// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Fri Jun 21 15:19:21 2024
// Host        : fractal running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -mode funcsim /home/tuil/MC8051/netlist_zcu104.v
// Design      : design_1_wrapper
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* HW_HANDOFF = "design_1.hwdef" *) 
module design_1
   ();

  wire mc8051_top_0_all_rxd_o;
  wire mc8051_top_0_all_rxdwr_o;
  wire mc8051_top_0_all_txd_o;
  wire [7:0]mc8051_top_0_p0_o;
  wire [7:0]mc8051_top_0_p1_o;
  wire [7:0]mc8051_top_0_p2_o;
  wire [7:0]mc8051_top_0_p3_o;
  wire proc_sys_reset_0_mb_reset;
  wire [37:0]xlconcat_0_dout;
  wire [7:0]xlslice_0_Dout;
  wire [7:0]xlslice_1_Dout;
  wire [7:0]xlslice_2_Dout;
  wire [7:0]xlslice_3_Dout;
  wire xlslice_4_Dout;
  wire xlslice_5_Dout;
  wire xlslice_6_Dout;
  wire xlslice_7_Dout;
  wire xlslice_8_Dout;
  wire xlslice_9_Dout;
  wire [37:0]zynq_ultra_ps_e_0_emio_gpio_o;
  wire zynq_ultra_ps_e_0_pl_clk0;
  wire zynq_ultra_ps_e_0_pl_resetn0;
  wire NLW_proc_sys_reset_0_aux_reset_in_UNCONNECTED;
  wire NLW_proc_sys_reset_0_dcm_locked_UNCONNECTED;
  wire NLW_proc_sys_reset_0_mb_debug_sys_rst_UNCONNECTED;
  wire [0:0]NLW_proc_sys_reset_0_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED;
  wire [0:0]NLW_proc_sys_reset_0_peripheral_aresetn_UNCONNECTED;
  wire [0:0]NLW_proc_sys_reset_0_peripheral_reset_UNCONNECTED;
  wire [37:8]NLW_xlslice_0_Din_UNCONNECTED;
  wire [37:0]NLW_xlslice_1_Din_UNCONNECTED;
  wire [37:0]NLW_xlslice_2_Din_UNCONNECTED;
  wire [37:0]NLW_xlslice_3_Din_UNCONNECTED;
  wire [37:0]NLW_xlslice_4_Din_UNCONNECTED;
  wire [37:0]NLW_xlslice_5_Din_UNCONNECTED;
  wire [37:0]NLW_xlslice_6_Din_UNCONNECTED;
  wire [37:0]NLW_xlslice_7_Din_UNCONNECTED;
  wire [37:0]NLW_xlslice_8_Din_UNCONNECTED;
  wire [36:0]NLW_xlslice_9_Din_UNCONNECTED;
  wire [37:0]NLW_zynq_ultra_ps_e_0_emio_gpio_t_UNCONNECTED;

  (* IMPORTED_FROM = "/home/tuil/MC8051_ZC104/MC8051_FFI/MC8051_FFI.gen/sources_1/bd/design_1/ip/design_1_StartupCtrl_0_0/design_1_StartupCtrl_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "StartupCtrl,Vivado 2022.2" *) 
  design_1_StartupCtrl_0_0 StartupCtrl_0
       (.plrest(xlslice_9_Dout));
  (* IMPORTED_FROM = "/home/tuil/MC8051_ZC104/MC8051_FFI/MC8051_FFI.gen/sources_1/bd/design_1/ip/design_1_mc8051_top_0_0/design_1_mc8051_top_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "mc8051_top,Vivado 2022.2" *) 
  design_1_mc8051_top_0_0 mc8051_top_0
       (.all_rxd_i(xlslice_8_Dout),
        .all_rxd_o(mc8051_top_0_all_rxd_o),
        .all_rxdwr_o(mc8051_top_0_all_rxdwr_o),
        .all_t0_i(xlslice_6_Dout),
        .all_t1_i(xlslice_7_Dout),
        .all_txd_o(mc8051_top_0_all_txd_o),
        .clk(zynq_ultra_ps_e_0_pl_clk0),
        .int0_i(xlslice_4_Dout),
        .int1_i(xlslice_5_Dout),
        .p0_i(xlslice_0_Dout),
        .p0_o(mc8051_top_0_p0_o),
        .p1_i(xlslice_1_Dout),
        .p1_o(mc8051_top_0_p1_o),
        .p2_i(xlslice_2_Dout),
        .p2_o(mc8051_top_0_p2_o),
        .p3_i(xlslice_3_Dout),
        .p3_o(mc8051_top_0_p3_o),
        .reset(proc_sys_reset_0_mb_reset));
  (* IMPORTED_FROM = "/home/tuil/MC8051_ZC104/MC8051_FFI/MC8051_FFI.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "proc_sys_reset,Vivado 2022.2" *) 
  design_1_proc_sys_reset_0_0 proc_sys_reset_0
       (.aux_reset_in(NLW_proc_sys_reset_0_aux_reset_in_UNCONNECTED),
        .bus_struct_reset(NLW_proc_sys_reset_0_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(NLW_proc_sys_reset_0_dcm_locked_UNCONNECTED),
        .ext_reset_in(zynq_ultra_ps_e_0_pl_resetn0),
        .interconnect_aresetn(NLW_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED[0]),
        .mb_debug_sys_rst(NLW_proc_sys_reset_0_mb_debug_sys_rst_UNCONNECTED),
        .mb_reset(proc_sys_reset_0_mb_reset),
        .peripheral_aresetn(NLW_proc_sys_reset_0_peripheral_aresetn_UNCONNECTED[0]),
        .peripheral_reset(NLW_proc_sys_reset_0_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(zynq_ultra_ps_e_0_pl_clk0));
  (* CHECK_LICENSE_TYPE = "design_1_xlconcat_0_4,xlconcat_v2_1_4_xlconcat,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconcat_v2_1_4_xlconcat,Vivado 2022.2" *) 
  design_1_xlconcat_0_4 xlconcat_0
       (.In0(mc8051_top_0_p0_o),
        .In1(mc8051_top_0_p1_o),
        .In2(mc8051_top_0_p2_o),
        .In3(mc8051_top_0_p3_o),
        .In4(mc8051_top_0_all_rxd_o),
        .In5(mc8051_top_0_all_txd_o),
        .In6(mc8051_top_0_all_rxdwr_o),
        .In7(mc8051_top_0_all_rxdwr_o),
        .In8(mc8051_top_0_all_rxdwr_o),
        .In9(xlslice_9_Dout),
        .dout(xlconcat_0_dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_0_2,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_0_2 xlslice_0
       (.Din({NLW_xlslice_0_Din_UNCONNECTED[37:8],zynq_ultra_ps_e_0_emio_gpio_o[7:0]}),
        .Dout(xlslice_0_Dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_0_3,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_0_3 xlslice_1
       (.Din({NLW_xlslice_1_Din_UNCONNECTED[37:16],zynq_ultra_ps_e_0_emio_gpio_o[15:8],NLW_xlslice_1_Din_UNCONNECTED[7:0]}),
        .Dout(xlslice_1_Dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_1_0,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_1_0 xlslice_2
       (.Din({NLW_xlslice_2_Din_UNCONNECTED[37:24],zynq_ultra_ps_e_0_emio_gpio_o[23:16],NLW_xlslice_2_Din_UNCONNECTED[15:0]}),
        .Dout(xlslice_2_Dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_1_1,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_1_1 xlslice_3
       (.Din({NLW_xlslice_3_Din_UNCONNECTED[37:32],zynq_ultra_ps_e_0_emio_gpio_o[31:24],NLW_xlslice_3_Din_UNCONNECTED[23:0]}),
        .Dout(xlslice_3_Dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_3_0,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_3_0 xlslice_4
       (.Din({NLW_xlslice_4_Din_UNCONNECTED[37:33],zynq_ultra_ps_e_0_emio_gpio_o[32],NLW_xlslice_4_Din_UNCONNECTED[31:0]}),
        .Dout(xlslice_4_Dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_4_0,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_4_0 xlslice_5
       (.Din({NLW_xlslice_5_Din_UNCONNECTED[37:34],zynq_ultra_ps_e_0_emio_gpio_o[33],NLW_xlslice_5_Din_UNCONNECTED[32:0]}),
        .Dout(xlslice_5_Dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_5_0,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_5_0 xlslice_6
       (.Din({NLW_xlslice_6_Din_UNCONNECTED[37:35],zynq_ultra_ps_e_0_emio_gpio_o[34],NLW_xlslice_6_Din_UNCONNECTED[33:0]}),
        .Dout(xlslice_6_Dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_6_0,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_6_0 xlslice_7
       (.Din({NLW_xlslice_7_Din_UNCONNECTED[37:36],zynq_ultra_ps_e_0_emio_gpio_o[35],NLW_xlslice_7_Din_UNCONNECTED[34:0]}),
        .Dout(xlslice_7_Dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_7_0,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_7_0 xlslice_8
       (.Din({NLW_xlslice_8_Din_UNCONNECTED[37],zynq_ultra_ps_e_0_emio_gpio_o[36],NLW_xlslice_8_Din_UNCONNECTED[35:0]}),
        .Dout(xlslice_8_Dout));
  (* CHECK_LICENSE_TYPE = "design_1_xlslice_7_1,xlslice_v1_0_2_xlslice,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
  design_1_xlslice_7_1 xlslice_9
       (.Din({zynq_ultra_ps_e_0_emio_gpio_o[37],NLW_xlslice_9_Din_UNCONNECTED[36:0]}),
        .Dout(xlslice_9_Dout));
  (* IMPORTED_FROM = "/home/tuil/MC8051_ZC104/MC8051_FFI/MC8051_FFI.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e,Vivado 2022.2" *) 
  design_1_zynq_ultra_ps_e_0_0 zynq_ultra_ps_e_0
       (.emio_gpio_i(xlconcat_0_dout),
        .emio_gpio_o(zynq_ultra_ps_e_0_emio_gpio_o),
        .emio_gpio_t(NLW_zynq_ultra_ps_e_0_emio_gpio_t_UNCONNECTED[37:0]),
        .pl_clk0(zynq_ultra_ps_e_0_pl_clk0),
        .pl_ps_irq0(1'b0),
        .pl_resetn0(zynq_ultra_ps_e_0_pl_resetn0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_StartupCtrl_0_0,StartupCtrl,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "StartupCtrl,Vivado 2022.2" *) 
module design_1_StartupCtrl_0_0
   (plrest);
  input plrest;

  wire plrest;

  design_1_StartupCtrl_0_0_StartupCtrl inst
       (.plrest(plrest));
endmodule

(* ORIG_REF_NAME = "StartupCtrl" *) 
module design_1_StartupCtrl_0_0_StartupCtrl
   (plrest);
  input plrest;

  wire plrest;
  wire NLW_STARTUPE2_inst_CFGCLK_UNCONNECTED;
  wire NLW_STARTUPE2_inst_CFGMCLK_UNCONNECTED;
  wire NLW_STARTUPE2_inst_EOS_UNCONNECTED;
  wire NLW_STARTUPE2_inst_PREQ_UNCONNECTED;
  wire [3:0]NLW_STARTUPE2_inst_DATA_IN_UNCONNECTED;
  wire [3:0]NLW_STARTUPE2_inst_DATA_OUT_UNCONNECTED;
  wire [3:0]NLW_STARTUPE2_inst_DI_UNCONNECTED;
  wire [3:0]NLW_STARTUPE2_inst_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "STARTUPE2" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:FCSBTS,FCSBO,DTS[3],DTS[2],DTS[1],DTS[0]" *) 
  STARTUPE3 #(
    .PROG_USR("FALSE"),
    .SIM_CCLK_FREQ(0.000000)) 
    STARTUPE2_inst
       (.CFGCLK(NLW_STARTUPE2_inst_CFGCLK_UNCONNECTED),
        .CFGMCLK(NLW_STARTUPE2_inst_CFGMCLK_UNCONNECTED),
        .DI(NLW_STARTUPE2_inst_DI_UNCONNECTED[3:0]),
        .DO(NLW_STARTUPE2_inst_DO_UNCONNECTED[3:0]),
        .DTS({1'b1,1'b1,1'b1,1'b1}),
        .EOS(NLW_STARTUPE2_inst_EOS_UNCONNECTED),
        .FCSBO(1'b1),
        .FCSBTS(1'b1),
        .GSR(plrest),
        .GTS(1'b0),
        .KEYCLEARB(1'b1),
        .PACK(1'b1),
        .PREQ(NLW_STARTUPE2_inst_PREQ_UNCONNECTED),
        .USRCCLKO(1'b0),
        .USRCCLKTS(1'b0),
        .USRDONEO(1'b1),
        .USRDONETS(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_mc8051_top_0_0,mc8051_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "mc8051_top,Vivado 2022.2" *) 
module design_1_mc8051_top_0_0
   (clk,
    reset,
    int0_i,
    int1_i,
    all_t0_i,
    all_t1_i,
    all_rxd_i,
    p0_i,
    p1_i,
    p2_i,
    p3_i,
    p0_o,
    p1_o,
    p2_o,
    p3_o,
    all_rxd_o,
    all_txd_o,
    all_rxdwr_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  input [0:0]int0_i;
  input [0:0]int1_i;
  input [0:0]all_t0_i;
  input [0:0]all_t1_i;
  input [0:0]all_rxd_i;
  input [7:0]p0_i;
  input [7:0]p1_i;
  input [7:0]p2_i;
  input [7:0]p3_i;
  output [7:0]p0_o;
  output [7:0]p1_o;
  output [7:0]p2_o;
  output [7:0]p3_o;
  output [0:0]all_rxd_o;
  output [0:0]all_txd_o;
  output [0:0]all_rxdwr_o;

  wire [0:0]all_rxd_i;
  wire [0:0]all_rxd_o;
  wire [0:0]all_rxdwr_o;
  wire [0:0]all_t0_i;
  wire [0:0]all_t1_i;
  wire [0:0]all_txd_o;
  wire clk;
  wire [0:0]int0_i;
  wire [0:0]int1_i;
  wire [7:0]p0_i;
  wire [7:0]p0_o;
  wire [7:0]p1_i;
  wire [7:0]p1_o;
  wire [7:0]p2_i;
  wire [7:0]p2_o;
  wire [7:0]p3_i;
  wire [7:0]p3_o;
  wire reset;

  design_1_mc8051_top_0_0_mc8051_top inst
       (.all_rxd_i(all_rxd_i),
        .all_rxd_o(all_rxd_o),
        .all_rxdwr_o(all_rxdwr_o),
        .all_t0_i(all_t0_i),
        .all_t1_i(all_t1_i),
        .all_txd_o(all_txd_o),
        .clk(clk),
        .int0_i(int0_i),
        .int1_i(int1_i),
        .p0_i(p0_i),
        .p0_o(p0_o),
        .p1_i(p1_i),
        .p1_o(p1_o),
        .p2_i(p2_i),
        .p2_o(p2_o),
        .p3_i(p3_i),
        .p3_o(p3_o),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "RAM" *) 
module design_1_mc8051_top_0_0_RAM
   (gpram_reg_bram_0_0,
    s_ram_data_out,
    clk,
    s_ram_adr,
    s_ram_data_in,
    WEA,
    reset);
  output [7:0]gpram_reg_bram_0_0;
  output [7:0]s_ram_data_out;
  input clk;
  input [6:0]s_ram_adr;
  input [7:0]s_ram_data_in;
  input [0:0]WEA;
  input reset;

  wire [0:0]WEA;
  wire clk;
  wire [7:0]gpram_reg_bram_0_0;
  wire reset;
  wire [6:0]s_ram_adr;
  wire [7:0]s_ram_data_in;
  wire [7:0]s_ram_data_out;
  wire [15:0]NLW_gpram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_gpram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_gpram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_gpram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_gpram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_gpram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_gpram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_gpram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \dpl[0]_i_47 
       (.I0(gpram_reg_bram_0_0[0]),
        .I1(reset),
        .O(s_ram_data_out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \dpl[1]_i_47 
       (.I0(gpram_reg_bram_0_0[1]),
        .I1(reset),
        .O(s_ram_data_out[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \dpl[2]_i_48 
       (.I0(gpram_reg_bram_0_0[2]),
        .I1(reset),
        .O(s_ram_data_out[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \dpl[3]_i_64 
       (.I0(gpram_reg_bram_0_0[3]),
        .I1(reset),
        .O(s_ram_data_out[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ram/gpram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    gpram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,s_ram_adr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_gpram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_gpram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_gpram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_gpram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_ram_data_in}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_gpram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],gpram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_gpram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_gpram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_gpram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \s_help[4]_i_18 
       (.I0(gpram_reg_bram_0_0[4]),
        .I1(reset),
        .O(s_ram_data_out[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \s_help[5]_i_20 
       (.I0(gpram_reg_bram_0_0[5]),
        .I1(reset),
        .O(s_ram_data_out[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \s_help[6]_i_18 
       (.I0(gpram_reg_bram_0_0[6]),
        .I1(reset),
        .O(s_ram_data_out[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \s_help[7]_i_85 
       (.I0(gpram_reg_bram_0_0[7]),
        .I1(reset),
        .O(s_ram_data_out[7]));
endmodule

(* ORIG_REF_NAME = "ROM" *) 
module design_1_mc8051_top_0_0_ROM
   (DOUTADOUT,
    s_rom_data,
    clk,
    outreg_reg_0,
    D,
    reset);
  output [7:0]DOUTADOUT;
  output [7:0]s_rom_data;
  input clk;
  input outreg_reg_0;
  input [11:0]D;
  input reset;

  wire [11:0]D;
  wire [7:0]DOUTADOUT;
  wire clk;
  wire outreg_reg_0;
  wire reset;
  wire [7:0]s_rom_data;
  wire NLW_outreg_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_outreg_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_outreg_reg_DBITERR_UNCONNECTED;
  wire NLW_outreg_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_outreg_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_outreg_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_outreg_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_outreg_reg_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_outreg_reg_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_outreg_reg_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_outreg_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_outreg_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_outreg_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_outreg_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_rom/outreg_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000C60A02),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'hFE330AE5FFE0250BE50BF50AF5E409F508F50012750011750110750FF50EF5E4),
    .INIT_41(256'hE483F53E83E582F52F82E583F58325A40AF07508E51D0A1209E50AF075000090),
    .INIT_42(256'hF57E24F9D8CE33CE33C3037808AE09E5FC330CE5FDE0250DE50DF50CF5F0A3F0),
    .INIT_43(256'hFE330AE5FFE0250BE5FB930174FA93E483F53C83E582F52D82E583F53E0A7482),
    .INIT_44(256'hE483F53E83E582F52F82E583F58325A40AF0750CE51D0A120DE50AF0759E0A90),
    .INIT_45(256'h0AF075000090FE330AE5FFE0250BE507AD06AC87091202AE03AFFD930174FC93),
    .INIT_46(256'h05CF0912F08DEC83F53E83E582F52F82E583F58325A40AF07508E51D0A1209E5),
    .INIT_47(256'h080203600A4505640A0502700BE50B0547080203600C4504640C0502700DE50D),
    .INIT_48(256'hFA330AE5FBE0250BE50BF50AF5E41208020360084504640805027009E5090517),
    .INIT_49(256'hFF4DEF80AD990912FC33E4FD0124ED80ADFFE0A3FEE083F53A007482F52B0074),
    .INIT_4A(256'h250FE5BA700A4505640A0502700BE50B05F0EFA3F0EE83F53A007482F52B0074),
    .INIT_4B(256'hB0AFA08FFF13E590F513F08514F5E5091283F5828F12A911AA10AB330EE5FFE0),
    .INIT_4C(256'hB209E730ECD5C222FE2EA4F08DCE28A4F08CCFF0A8A4F08DEFD6800F8F000E75),
    .INIT_4D(256'h80FC9CE4FD9DE4C3290A12FE9EE4FF9FC3E4D5B215E730EEFC9CE4FD9DC3E4D5),
    .INIT_4E(256'h150270821582E5F8F0C5F028E0A3F8F0C522FE9EE4FF9FE4C307D530290A1203),
    .INIT_4F(256'hF086F88225E9095022E0A3F0F5E083F53A83E582F52982E51001BB22F038E083),
    .INIT_50(256'h8225A42293E9A3F0F593E983F52A83E522E208F0F5E2F88225E90AFEBB22E608),
    .INIT_51(256'hFF2FEF08F075F8CCE422F0ADFF84F08DEF2900BE0B00BC2283F58335F0E582F5),
    .INIT_52(256'hD22084EEF0F5F8ED22FDCEE4E9F0D50FFE9DEEFC054098EC9DEEFC33ECFE33EE),
    .INIT_53(256'h3F1322EAF0D50FFD98C322F2F0D50650980740FD33EDFF2FEF08F075F0ADFE1C),
    .INIT_54(256'h24D3FF03D3E2C70E934E6DFC3D25F2FF55E9904C75D2070082C48EF0826E5CDE),
    .INIT_55(256'hD9FFFFFF70FD85EED8FC95FF6C25AA0F2E82A202F7018E4C00018F1C4F00A00F),
    .INIT_56(256'h0000000000000000000000000000000802148175FDD8F6E47F7801FF01078000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    outreg_reg
       (.ADDRARDADDR({D,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_outreg_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_outreg_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_outreg_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_outreg_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_outreg_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_outreg_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_outreg_reg_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_outreg_reg_DOUTADOUT_UNCONNECTED[31:8],DOUTADOUT}),
        .DOUTBDOUT(NLW_outreg_reg_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_outreg_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_outreg_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_outreg_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_outreg_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(outreg_reg_0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_outreg_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \pc[5]_i_4 
       (.I0(DOUTADOUT[5]),
        .I1(reset),
        .O(s_rom_data[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \pc[6]_i_4 
       (.I0(DOUTADOUT[6]),
        .I1(reset),
        .O(s_rom_data[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \pc[7]_i_5 
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .O(s_rom_data[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \s_help[0]_i_3 
       (.I0(DOUTADOUT[0]),
        .I1(reset),
        .O(s_rom_data[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \s_help[1]_i_3 
       (.I0(DOUTADOUT[1]),
        .I1(reset),
        .O(s_rom_data[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \s_preadr[2]_i_7 
       (.I0(DOUTADOUT[2]),
        .I1(reset),
        .O(s_rom_data[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \s_preadr[3]_i_8 
       (.I0(DOUTADOUT[3]),
        .I1(reset),
        .O(s_rom_data[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \s_preadr[4]_i_6 
       (.I0(DOUTADOUT[4]),
        .I1(reset),
        .O(s_rom_data[4]));
endmodule

(* ORIG_REF_NAME = "SRAMX" *) 
module design_1_mc8051_top_0_0_SRAMX
   (mem0_reg_bram_0_0,
    mem1_reg_bram_0_0,
    mem2_reg_bram_0_0,
    mem3_reg_bram_0_0,
    mem4_reg_bram_0_0,
    mem5_reg_bram_0_0,
    mem6_reg_bram_0_0,
    mem7_reg_bram_0_0,
    mem8_reg_bram_0_0,
    mem9_reg_bram_0_0,
    mem10_reg_bram_0_0,
    mem11_reg_bram_0_0,
    mem12_reg_bram_0_0,
    mem13_reg_bram_0_0,
    mem14_reg_bram_0_0,
    mem15_reg_bram_0_0,
    clk,
    ADDRARDADDR,
    s_ramx_data_out,
    mem0_reg_bram_0_1,
    mem1_reg_bram_0_1,
    mem2_reg_bram_0_1,
    mem3_reg_bram_0_1,
    mem4_reg_bram_0_1,
    mem5_reg_bram_0_1,
    mem6_reg_bram_0_1,
    mem7_reg_bram_0_1,
    mem8_reg_bram_0_1,
    mem9_reg_bram_0_1,
    mem10_reg_bram_0_1,
    mem11_reg_bram_0_1,
    mem12_reg_bram_0_1,
    mem13_reg_bram_0_1,
    mem14_reg_bram_0_1,
    mem15_reg_bram_0_1,
    \acc_reg[4]_0_repN_1_alias ,
    \acc_reg[4]_0_repN_2_alias ,
    \acc_reg[4]_0_repN_3_alias ,
    \acc_reg[4]_0_repN_4_alias ,
    \acc_reg[4]_0_repN_5_alias ,
    \acc_reg[4]_0_repN_6_alias ,
    \acc_reg[1]_0_repN_2_alias ,
    \acc_reg[1]_0_repN_3_alias ,
    \acc_reg[1]_0_repN_4_alias ,
    \acc_reg[1]_0_repN_5_alias ,
    \acc_reg[1]_0_repN_6_alias ,
    \acc_reg[5]_0_repN_1_alias ,
    \acc_reg[5]_0_repN_2_alias ,
    \acc_reg[5]_0_repN_3_alias ,
    \acc_reg[5]_0_repN_4_alias ,
    \acc_reg[5]_0_repN_5_alias ,
    \acc_reg[5]_0_repN_6_alias ,
    \acc_reg[7]_0_repN_1_alias ,
    \acc_reg[7]_0_repN_2_alias ,
    \acc_reg[7]_0_repN_3_alias ,
    \acc_reg[7]_0_repN_4_alias ,
    \acc_reg[7]_0_repN_5_alias ,
    \acc_reg[7]_0_repN_6_alias ,
    \acc_reg[3]_0_repN_1_alias ,
    \acc_reg[3]_0_repN_2_alias ,
    \acc_reg[3]_0_repN_3_alias ,
    \acc_reg[3]_0_repN_4_alias ,
    \acc_reg[3]_0_repN_5_alias ,
    \acc_reg[3]_0_repN_6_alias ,
    \acc_reg[6]_1_repN_2_alias ,
    \acc_reg[6]_1_repN_3_alias ,
    \acc_reg[6]_1_repN_4_alias ,
    \acc_reg[6]_1_repN_5_alias ,
    \acc_reg[6]_1_repN_6_alias ,
    \acc_reg[2]_2_repN_3_alias ,
    \acc_reg[2]_2_repN_4_alias ,
    \acc_reg[2]_2_repN_5_alias ,
    \acc_reg[2]_2_repN_6_alias ,
    \acc_reg[0]_0_repN_2_alias ,
    \acc_reg[0]_0_repN_3_alias ,
    \acc_reg[0]_0_repN_4_alias ,
    \acc_reg[0]_0_repN_5_alias );
  output [7:0]mem0_reg_bram_0_0;
  output [7:0]mem1_reg_bram_0_0;
  output [7:0]mem2_reg_bram_0_0;
  output [7:0]mem3_reg_bram_0_0;
  output [7:0]mem4_reg_bram_0_0;
  output [7:0]mem5_reg_bram_0_0;
  output [7:0]mem6_reg_bram_0_0;
  output [7:0]mem7_reg_bram_0_0;
  output [7:0]mem8_reg_bram_0_0;
  output [7:0]mem9_reg_bram_0_0;
  output [7:0]mem10_reg_bram_0_0;
  output [7:0]mem11_reg_bram_0_0;
  output [7:0]mem12_reg_bram_0_0;
  output [7:0]mem13_reg_bram_0_0;
  output [7:0]mem14_reg_bram_0_0;
  output [7:0]mem15_reg_bram_0_0;
  input clk;
  input [11:0]ADDRARDADDR;
  input [7:0]s_ramx_data_out;
  input [0:0]mem0_reg_bram_0_1;
  input [0:0]mem1_reg_bram_0_1;
  input [0:0]mem2_reg_bram_0_1;
  input [0:0]mem3_reg_bram_0_1;
  input [0:0]mem4_reg_bram_0_1;
  input [0:0]mem5_reg_bram_0_1;
  input [0:0]mem6_reg_bram_0_1;
  input [0:0]mem7_reg_bram_0_1;
  input [0:0]mem8_reg_bram_0_1;
  input [0:0]mem9_reg_bram_0_1;
  input [0:0]mem10_reg_bram_0_1;
  input [0:0]mem11_reg_bram_0_1;
  input [0:0]mem12_reg_bram_0_1;
  input [0:0]mem13_reg_bram_0_1;
  input [0:0]mem14_reg_bram_0_1;
  input [0:0]mem15_reg_bram_0_1;
  input \acc_reg[4]_0_repN_1_alias ;
  input \acc_reg[4]_0_repN_2_alias ;
  input \acc_reg[4]_0_repN_3_alias ;
  input \acc_reg[4]_0_repN_4_alias ;
  input \acc_reg[4]_0_repN_5_alias ;
  input \acc_reg[4]_0_repN_6_alias ;
  input \acc_reg[1]_0_repN_2_alias ;
  input \acc_reg[1]_0_repN_3_alias ;
  input \acc_reg[1]_0_repN_4_alias ;
  input \acc_reg[1]_0_repN_5_alias ;
  input \acc_reg[1]_0_repN_6_alias ;
  input \acc_reg[5]_0_repN_1_alias ;
  input \acc_reg[5]_0_repN_2_alias ;
  input \acc_reg[5]_0_repN_3_alias ;
  input \acc_reg[5]_0_repN_4_alias ;
  input \acc_reg[5]_0_repN_5_alias ;
  input \acc_reg[5]_0_repN_6_alias ;
  input \acc_reg[7]_0_repN_1_alias ;
  input \acc_reg[7]_0_repN_2_alias ;
  input \acc_reg[7]_0_repN_3_alias ;
  input \acc_reg[7]_0_repN_4_alias ;
  input \acc_reg[7]_0_repN_5_alias ;
  input \acc_reg[7]_0_repN_6_alias ;
  input \acc_reg[3]_0_repN_1_alias ;
  input \acc_reg[3]_0_repN_2_alias ;
  input \acc_reg[3]_0_repN_3_alias ;
  input \acc_reg[3]_0_repN_4_alias ;
  input \acc_reg[3]_0_repN_5_alias ;
  input \acc_reg[3]_0_repN_6_alias ;
  input \acc_reg[6]_1_repN_2_alias ;
  input \acc_reg[6]_1_repN_3_alias ;
  input \acc_reg[6]_1_repN_4_alias ;
  input \acc_reg[6]_1_repN_5_alias ;
  input \acc_reg[6]_1_repN_6_alias ;
  input \acc_reg[2]_2_repN_3_alias ;
  input \acc_reg[2]_2_repN_4_alias ;
  input \acc_reg[2]_2_repN_5_alias ;
  input \acc_reg[2]_2_repN_6_alias ;
  input \acc_reg[0]_0_repN_2_alias ;
  input \acc_reg[0]_0_repN_3_alias ;
  input \acc_reg[0]_0_repN_4_alias ;
  input \acc_reg[0]_0_repN_5_alias ;

  wire [11:0]ADDRARDADDR;
  wire \acc_reg[0]_0_repN_2_alias ;
  wire \acc_reg[0]_0_repN_3_alias ;
  wire \acc_reg[0]_0_repN_4_alias ;
  wire \acc_reg[0]_0_repN_5_alias ;
  wire \acc_reg[1]_0_repN_2_alias ;
  wire \acc_reg[1]_0_repN_3_alias ;
  wire \acc_reg[1]_0_repN_4_alias ;
  wire \acc_reg[1]_0_repN_5_alias ;
  wire \acc_reg[1]_0_repN_6_alias ;
  wire \acc_reg[2]_2_repN_3_alias ;
  wire \acc_reg[2]_2_repN_4_alias ;
  wire \acc_reg[2]_2_repN_5_alias ;
  wire \acc_reg[2]_2_repN_6_alias ;
  wire \acc_reg[3]_0_repN_1_alias ;
  wire \acc_reg[3]_0_repN_2_alias ;
  wire \acc_reg[3]_0_repN_3_alias ;
  wire \acc_reg[3]_0_repN_4_alias ;
  wire \acc_reg[3]_0_repN_5_alias ;
  wire \acc_reg[3]_0_repN_6_alias ;
  wire \acc_reg[4]_0_repN_1_alias ;
  wire \acc_reg[4]_0_repN_2_alias ;
  wire \acc_reg[4]_0_repN_3_alias ;
  wire \acc_reg[4]_0_repN_4_alias ;
  wire \acc_reg[4]_0_repN_5_alias ;
  wire \acc_reg[4]_0_repN_6_alias ;
  wire \acc_reg[5]_0_repN_1_alias ;
  wire \acc_reg[5]_0_repN_2_alias ;
  wire \acc_reg[5]_0_repN_3_alias ;
  wire \acc_reg[5]_0_repN_4_alias ;
  wire \acc_reg[5]_0_repN_5_alias ;
  wire \acc_reg[5]_0_repN_6_alias ;
  wire \acc_reg[6]_1_repN_2_alias ;
  wire \acc_reg[6]_1_repN_3_alias ;
  wire \acc_reg[6]_1_repN_4_alias ;
  wire \acc_reg[6]_1_repN_5_alias ;
  wire \acc_reg[6]_1_repN_6_alias ;
  wire \acc_reg[7]_0_repN_1_alias ;
  wire \acc_reg[7]_0_repN_2_alias ;
  wire \acc_reg[7]_0_repN_3_alias ;
  wire \acc_reg[7]_0_repN_4_alias ;
  wire \acc_reg[7]_0_repN_5_alias ;
  wire \acc_reg[7]_0_repN_6_alias ;
  wire clk;
  wire [7:0]mem0_reg_bram_0_0;
  wire [0:0]mem0_reg_bram_0_1;
  wire [7:0]mem10_reg_bram_0_0;
  wire [0:0]mem10_reg_bram_0_1;
  wire [7:0]mem11_reg_bram_0_0;
  wire [0:0]mem11_reg_bram_0_1;
  wire [7:0]mem12_reg_bram_0_0;
  wire [0:0]mem12_reg_bram_0_1;
  wire [7:0]mem13_reg_bram_0_0;
  wire [0:0]mem13_reg_bram_0_1;
  wire [7:0]mem14_reg_bram_0_0;
  wire [0:0]mem14_reg_bram_0_1;
  wire [7:0]mem15_reg_bram_0_0;
  wire [0:0]mem15_reg_bram_0_1;
  wire [7:0]mem1_reg_bram_0_0;
  wire [0:0]mem1_reg_bram_0_1;
  wire [7:0]mem2_reg_bram_0_0;
  wire [0:0]mem2_reg_bram_0_1;
  wire [7:0]mem3_reg_bram_0_0;
  wire [0:0]mem3_reg_bram_0_1;
  wire [7:0]mem4_reg_bram_0_0;
  wire [0:0]mem4_reg_bram_0_1;
  wire [7:0]mem5_reg_bram_0_0;
  wire [0:0]mem5_reg_bram_0_1;
  wire [7:0]mem6_reg_bram_0_0;
  wire [0:0]mem6_reg_bram_0_1;
  wire [7:0]mem7_reg_bram_0_0;
  wire [0:0]mem7_reg_bram_0_1;
  wire [7:0]mem8_reg_bram_0_0;
  wire [0:0]mem8_reg_bram_0_1;
  wire [7:0]mem9_reg_bram_0_0;
  wire [0:0]mem9_reg_bram_0_1;
  wire [7:0]s_ramx_data_out;
  wire NLW_mem0_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem0_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem0_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem0_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem0_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem0_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem10_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem10_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem10_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem10_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem10_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem10_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem10_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem10_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem10_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem10_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem10_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem10_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem10_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem10_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem11_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem11_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem11_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem11_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem11_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem11_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem11_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem11_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem11_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem11_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem11_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem11_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem11_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem11_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem12_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem12_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem12_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem12_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem12_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem12_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem12_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem12_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem12_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem12_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem12_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem12_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem12_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem12_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem13_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem13_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem13_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem13_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem13_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem13_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem13_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem13_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem13_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem13_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem13_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem13_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem13_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem13_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem14_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem14_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem14_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem14_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem14_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem14_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem14_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem14_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem14_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem14_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem14_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem14_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem14_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem14_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem15_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem15_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem15_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem15_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem15_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem15_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem15_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem15_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem15_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem15_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem15_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem15_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem15_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem15_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem1_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem1_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem1_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem1_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem1_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem1_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem2_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem2_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem2_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem2_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem2_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem2_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem2_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem2_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem2_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem2_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem2_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem2_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem2_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem2_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem3_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem3_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem3_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem3_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem3_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem3_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem3_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem3_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem3_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem3_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem3_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem3_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem3_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem3_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem4_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem4_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem4_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem4_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem4_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem4_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem4_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem4_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem4_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem4_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem4_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem4_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem4_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem4_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem5_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem5_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem5_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem5_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem5_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem5_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem5_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem5_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem5_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem5_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem5_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem5_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem5_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem5_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem6_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem6_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem6_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem6_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem6_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem6_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem6_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem6_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem6_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem6_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem6_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem6_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem6_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem6_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem7_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem7_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem7_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem7_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem7_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem7_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem7_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem7_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem7_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem7_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem7_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem7_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem7_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem7_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem8_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem8_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem8_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem8_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem8_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem8_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem8_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem8_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem8_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem8_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem8_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem8_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem8_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem8_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem9_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem9_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem9_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem9_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem9_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem9_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem9_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem9_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_mem9_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_mem9_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem9_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem9_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem9_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem9_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem0_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem0_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem0_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem0_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem0_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem0_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem0_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem0_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_2_alias ,\acc_reg[6]_1_repN_3_alias ,\acc_reg[5]_0_repN_2_alias ,\acc_reg[4]_0_repN_2_alias ,\acc_reg[3]_0_repN_2_alias ,\acc_reg[2]_2_repN_3_alias ,\acc_reg[1]_0_repN_2_alias ,\acc_reg[0]_0_repN_2_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem0_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem0_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem0_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem0_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem0_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem0_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem0_reg_bram_0_1,mem0_reg_bram_0_1,mem0_reg_bram_0_1,mem0_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem10_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem10_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem10_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem10_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem10_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem10_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem10_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem10_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem10_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_5_alias ,\acc_reg[6]_1_repN_6_alias ,\acc_reg[5]_0_repN_5_alias ,\acc_reg[4]_0_repN_5_alias ,\acc_reg[3]_0_repN_5_alias ,\acc_reg[2]_2_repN_5_alias ,\acc_reg[1]_0_repN_5_alias ,\acc_reg[0]_0_repN_4_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem10_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem10_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem10_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem10_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem10_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem10_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem10_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem10_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem10_reg_bram_0_1,mem10_reg_bram_0_1,mem10_reg_bram_0_1,mem10_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem11_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem11_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem11_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem11_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem11_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem11_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem11_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem11_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem11_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_5_alias ,\acc_reg[6]_1_repN_6_alias ,\acc_reg[5]_0_repN_5_alias ,\acc_reg[4]_0_repN_5_alias ,\acc_reg[3]_0_repN_5_alias ,\acc_reg[2]_2_repN_5_alias ,\acc_reg[1]_0_repN_5_alias ,\acc_reg[0]_0_repN_4_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem11_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem11_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem11_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem11_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem11_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem11_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem11_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem11_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem11_reg_bram_0_1,mem11_reg_bram_0_1,mem11_reg_bram_0_1,mem11_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem12_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem12_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem12_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem12_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem12_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem12_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem12_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem12_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem12_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_6_alias ,\acc_reg[6]_1_repN_2_alias ,\acc_reg[5]_0_repN_6_alias ,\acc_reg[4]_0_repN_6_alias ,\acc_reg[3]_0_repN_6_alias ,\acc_reg[2]_2_repN_6_alias ,\acc_reg[1]_0_repN_6_alias ,\acc_reg[0]_0_repN_5_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem12_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem12_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem12_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem12_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem12_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem12_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem12_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem12_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem12_reg_bram_0_1,mem12_reg_bram_0_1,mem12_reg_bram_0_1,mem12_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem13_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem13_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem13_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem13_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem13_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem13_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem13_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem13_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem13_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_6_alias ,\acc_reg[6]_1_repN_2_alias ,\acc_reg[5]_0_repN_6_alias ,\acc_reg[4]_0_repN_6_alias ,\acc_reg[3]_0_repN_6_alias ,\acc_reg[2]_2_repN_6_alias ,\acc_reg[1]_0_repN_6_alias ,\acc_reg[0]_0_repN_5_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem13_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem13_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem13_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem13_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem13_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem13_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem13_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem13_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem13_reg_bram_0_1,mem13_reg_bram_0_1,mem13_reg_bram_0_1,mem13_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem14_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem14_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem14_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem14_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem14_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem14_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem14_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem14_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem14_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_6_alias ,\acc_reg[6]_1_repN_2_alias ,\acc_reg[5]_0_repN_1_alias ,\acc_reg[4]_0_repN_6_alias ,\acc_reg[3]_0_repN_1_alias ,\acc_reg[2]_2_repN_6_alias ,\acc_reg[1]_0_repN_6_alias ,\acc_reg[0]_0_repN_5_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem14_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem14_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem14_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem14_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem14_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem14_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem14_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem14_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem14_reg_bram_0_1,mem14_reg_bram_0_1,mem14_reg_bram_0_1,mem14_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem15_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem15_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem15_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem15_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem15_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem15_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem15_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem15_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem15_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_1_alias ,\acc_reg[6]_1_repN_2_alias ,\acc_reg[5]_0_repN_1_alias ,\acc_reg[4]_0_repN_1_alias ,\acc_reg[3]_0_repN_1_alias ,\acc_reg[2]_2_repN_6_alias ,\acc_reg[1]_0_repN_6_alias ,\acc_reg[0]_0_repN_5_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem15_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem15_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem15_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem15_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem15_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem15_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem15_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem15_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem15_reg_bram_0_1,mem15_reg_bram_0_1,mem15_reg_bram_0_1,mem15_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem1_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem1_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem1_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem1_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem1_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem1_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem1_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem1_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_2_alias ,\acc_reg[6]_1_repN_3_alias ,\acc_reg[5]_0_repN_2_alias ,\acc_reg[4]_0_repN_2_alias ,\acc_reg[3]_0_repN_2_alias ,\acc_reg[2]_2_repN_3_alias ,\acc_reg[1]_0_repN_2_alias ,\acc_reg[0]_0_repN_2_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem1_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem1_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem1_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem1_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem1_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem1_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem1_reg_bram_0_1,mem1_reg_bram_0_1,mem1_reg_bram_0_1,mem1_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem2_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem2_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem2_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem2_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem2_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem2_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem2_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem2_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem2_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_2_alias ,\acc_reg[6]_1_repN_3_alias ,\acc_reg[5]_0_repN_2_alias ,\acc_reg[4]_0_repN_2_alias ,\acc_reg[3]_0_repN_2_alias ,\acc_reg[2]_2_repN_3_alias ,\acc_reg[1]_0_repN_2_alias ,\acc_reg[0]_0_repN_2_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem2_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem2_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem2_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem2_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem2_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem2_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem2_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem2_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem2_reg_bram_0_1,mem2_reg_bram_0_1,mem2_reg_bram_0_1,mem2_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem3_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem3_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem3_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem3_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem3_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem3_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem3_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem3_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem3_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_2_alias ,\acc_reg[6]_1_repN_3_alias ,\acc_reg[5]_0_repN_2_alias ,\acc_reg[4]_0_repN_2_alias ,\acc_reg[3]_0_repN_2_alias ,\acc_reg[2]_2_repN_3_alias ,\acc_reg[1]_0_repN_2_alias ,\acc_reg[0]_0_repN_2_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem3_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem3_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem3_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem3_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem3_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem3_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem3_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem3_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem3_reg_bram_0_1,mem3_reg_bram_0_1,mem3_reg_bram_0_1,mem3_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem4_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem4_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem4_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem4_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem4_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem4_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem4_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem4_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem4_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_3_alias ,\acc_reg[6]_1_repN_4_alias ,\acc_reg[5]_0_repN_3_alias ,\acc_reg[4]_0_repN_3_alias ,\acc_reg[3]_0_repN_3_alias ,\acc_reg[2]_2_repN_4_alias ,\acc_reg[1]_0_repN_3_alias ,\acc_reg[0]_0_repN_3_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem4_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem4_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem4_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem4_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem4_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem4_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem4_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem4_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem4_reg_bram_0_1,mem4_reg_bram_0_1,mem4_reg_bram_0_1,mem4_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem5_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem5_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem5_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem5_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem5_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem5_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem5_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem5_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem5_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_3_alias ,\acc_reg[6]_1_repN_4_alias ,\acc_reg[5]_0_repN_3_alias ,\acc_reg[4]_0_repN_3_alias ,\acc_reg[3]_0_repN_3_alias ,\acc_reg[2]_2_repN_4_alias ,\acc_reg[1]_0_repN_3_alias ,\acc_reg[0]_0_repN_3_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem5_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem5_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem5_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem5_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem5_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem5_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem5_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem5_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem5_reg_bram_0_1,mem5_reg_bram_0_1,mem5_reg_bram_0_1,mem5_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem6_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem6_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem6_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem6_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem6_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem6_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem6_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem6_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem6_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_4_alias ,\acc_reg[6]_1_repN_5_alias ,\acc_reg[5]_0_repN_4_alias ,\acc_reg[4]_0_repN_4_alias ,\acc_reg[3]_0_repN_4_alias ,\acc_reg[2]_2_repN_4_alias ,\acc_reg[1]_0_repN_4_alias ,\acc_reg[0]_0_repN_3_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem6_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem6_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem6_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem6_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem6_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem6_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem6_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem6_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem6_reg_bram_0_1,mem6_reg_bram_0_1,mem6_reg_bram_0_1,mem6_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem7_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem7_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem7_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem7_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem7_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem7_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem7_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem7_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem7_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_4_alias ,\acc_reg[6]_1_repN_5_alias ,\acc_reg[5]_0_repN_4_alias ,\acc_reg[4]_0_repN_4_alias ,\acc_reg[3]_0_repN_4_alias ,\acc_reg[2]_2_repN_4_alias ,\acc_reg[1]_0_repN_4_alias ,\acc_reg[0]_0_repN_3_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem7_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem7_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem7_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem7_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem7_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem7_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem7_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem7_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem7_reg_bram_0_1,mem7_reg_bram_0_1,mem7_reg_bram_0_1,mem7_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem8_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem8_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem8_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem8_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem8_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem8_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem8_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem8_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem8_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_4_alias ,\acc_reg[6]_1_repN_5_alias ,\acc_reg[5]_0_repN_4_alias ,\acc_reg[4]_0_repN_4_alias ,\acc_reg[3]_0_repN_4_alias ,\acc_reg[2]_2_repN_4_alias ,\acc_reg[1]_0_repN_4_alias ,\acc_reg[0]_0_repN_3_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem8_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem8_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem8_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem8_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem8_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem8_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem8_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem8_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem8_reg_bram_0_1,mem8_reg_bram_0_1,mem8_reg_bram_0_1,mem8_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/i_mc8051_ramx/mem9_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    mem9_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem9_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem9_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem9_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem9_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem9_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem9_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem9_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\acc_reg[7]_0_repN_5_alias ,\acc_reg[6]_1_repN_6_alias ,\acc_reg[5]_0_repN_5_alias ,\acc_reg[4]_0_repN_5_alias ,\acc_reg[3]_0_repN_5_alias ,\acc_reg[2]_2_repN_5_alias ,\acc_reg[1]_0_repN_5_alias ,\acc_reg[0]_0_repN_4_alias }),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_mem9_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],mem9_reg_bram_0_0}),
        .DOUTBDOUT(NLW_mem9_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_mem9_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem9_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem9_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem9_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem9_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({mem9_reg_bram_0_1,mem9_reg_bram_0_1,mem9_reg_bram_0_1,mem9_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "alucore" *) 
module design_1_mc8051_top_0_0_alucore
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [7:0]NLW_cy_o0_carry_CO_UNCONNECTED;
  wire [7:4]NLW_cy_o0_carry_DI_UNCONNECTED;
  wire [7:0]NLW_cy_o0_carry_O_UNCONNECTED;
  wire [7:4]NLW_cy_o0_carry_S_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    cy_o0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_cy_o0_carry_CO_UNCONNECTED[7:4],CO,NLW_cy_o0_carry_CO_UNCONNECTED[2:0]}),
        .DI({NLW_cy_o0_carry_DI_UNCONNECTED[7:4],DI}),
        .O(NLW_cy_o0_carry_O_UNCONNECTED[7:0]),
        .S({NLW_cy_o0_carry_S_UNCONNECTED[7:4],S}));
endmodule

(* ORIG_REF_NAME = "comb_divider" *) 
module design_1_mc8051_top_0_0_comb_divider
   (i__carry_i_6__3,
    \acc_reg[4] ,
    \acc_reg[3] ,
    \acc_reg[2] ,
    \acc_reg[1] ,
    i__carry_i_14__3,
    \dpl[4]_i_23 ,
    \dpl[4]_i_23_0 ,
    i__carry_i_18__0,
    i__carry_i_18__0_0,
    \dpl[2]_i_13 ,
    \dpl[2]_i_13_0 ,
    \dpl[1]_i_13 ,
    \dpl[1]_i_13_0 ,
    \dpl[0]_i_12 ,
    \dpl[0]_i_12_0 ,
    dvsor_i);
  output [0:0]i__carry_i_6__3;
  output [0:0]\acc_reg[4] ;
  output [0:0]\acc_reg[3] ;
  output [0:0]\acc_reg[2] ;
  output [0:0]\acc_reg[1] ;
  output i__carry_i_14__3;
  input [1:0]\dpl[4]_i_23 ;
  input [3:0]\dpl[4]_i_23_0 ;
  input [2:0]i__carry_i_18__0;
  input [3:0]i__carry_i_18__0_0;
  input [2:0]\dpl[2]_i_13 ;
  input [3:0]\dpl[2]_i_13_0 ;
  input [3:0]\dpl[1]_i_13 ;
  input [3:0]\dpl[1]_i_13_0 ;
  input [3:0]\dpl[0]_i_12 ;
  input [3:0]\dpl[0]_i_12_0 ;
  input [0:0]dvsor_i;

  wire [0:0]\acc_reg[1] ;
  wire [0:0]\acc_reg[2] ;
  wire [0:0]\acc_reg[3] ;
  wire [0:0]\acc_reg[4] ;
  wire [3:0]\dpl[0]_i_12 ;
  wire [3:0]\dpl[0]_i_12_0 ;
  wire [3:0]\dpl[1]_i_13 ;
  wire [3:0]\dpl[1]_i_13_0 ;
  wire [2:0]\dpl[2]_i_13 ;
  wire [3:0]\dpl[2]_i_13_0 ;
  wire [1:0]\dpl[4]_i_23 ;
  wire [3:0]\dpl[4]_i_23_0 ;
  wire [0:0]dvsor_i;
  wire i__carry_i_14__3;
  wire [2:0]i__carry_i_18__0;
  wire [3:0]i__carry_i_18__0_0;
  wire [0:0]i__carry_i_6__3;
  wire [7:0]\NLW_qutnt_o0_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__2/i__carry_DI_UNCONNECTED ;
  wire [7:0]\NLW_qutnt_o0_inferred__2/i__carry_O_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__2/i__carry_S_UNCONNECTED ;
  wire [7:0]\NLW_qutnt_o0_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__3/i__carry_DI_UNCONNECTED ;
  wire [7:0]\NLW_qutnt_o0_inferred__3/i__carry_O_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__3/i__carry_S_UNCONNECTED ;
  wire [7:0]\NLW_qutnt_o0_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__4/i__carry_DI_UNCONNECTED ;
  wire [7:0]\NLW_qutnt_o0_inferred__4/i__carry_O_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__4/i__carry_S_UNCONNECTED ;
  wire [7:0]\NLW_qutnt_o0_inferred__5/i__carry_CO_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__5/i__carry_DI_UNCONNECTED ;
  wire [7:0]\NLW_qutnt_o0_inferred__5/i__carry_O_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__5/i__carry_S_UNCONNECTED ;
  wire [7:0]\NLW_qutnt_o0_inferred__6/i__carry_CO_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__6/i__carry_DI_UNCONNECTED ;
  wire [7:0]\NLW_qutnt_o0_inferred__6/i__carry_O_UNCONNECTED ;
  wire [7:4]\NLW_qutnt_o0_inferred__6/i__carry_S_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \b[0]_i_5 
       (.I0(\acc_reg[1] ),
        .I1(dvsor_i),
        .O(i__carry_i_14__3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    \qutnt_o0_inferred__2/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_qutnt_o0_inferred__2/i__carry_CO_UNCONNECTED [7:4],i__carry_i_6__3,\NLW_qutnt_o0_inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .DI({\NLW_qutnt_o0_inferred__2/i__carry_DI_UNCONNECTED [7:4],1'b0,1'b0,\dpl[4]_i_23 }),
        .O(\NLW_qutnt_o0_inferred__2/i__carry_O_UNCONNECTED [7:0]),
        .S({\NLW_qutnt_o0_inferred__2/i__carry_S_UNCONNECTED [7:4],\dpl[4]_i_23_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    \qutnt_o0_inferred__3/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_qutnt_o0_inferred__3/i__carry_CO_UNCONNECTED [7:4],\acc_reg[4] ,\NLW_qutnt_o0_inferred__3/i__carry_CO_UNCONNECTED [2:0]}),
        .DI({\NLW_qutnt_o0_inferred__3/i__carry_DI_UNCONNECTED [7:4],1'b0,i__carry_i_18__0}),
        .O(\NLW_qutnt_o0_inferred__3/i__carry_O_UNCONNECTED [7:0]),
        .S({\NLW_qutnt_o0_inferred__3/i__carry_S_UNCONNECTED [7:4],i__carry_i_18__0_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    \qutnt_o0_inferred__4/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_qutnt_o0_inferred__4/i__carry_CO_UNCONNECTED [7:4],\acc_reg[3] ,\NLW_qutnt_o0_inferred__4/i__carry_CO_UNCONNECTED [2:0]}),
        .DI({\NLW_qutnt_o0_inferred__4/i__carry_DI_UNCONNECTED [7:4],1'b0,\dpl[2]_i_13 }),
        .O(\NLW_qutnt_o0_inferred__4/i__carry_O_UNCONNECTED [7:0]),
        .S({\NLW_qutnt_o0_inferred__4/i__carry_S_UNCONNECTED [7:4],\dpl[2]_i_13_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    \qutnt_o0_inferred__5/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_qutnt_o0_inferred__5/i__carry_CO_UNCONNECTED [7:4],\acc_reg[2] ,\NLW_qutnt_o0_inferred__5/i__carry_CO_UNCONNECTED [2:0]}),
        .DI({\NLW_qutnt_o0_inferred__5/i__carry_DI_UNCONNECTED [7:4],\dpl[1]_i_13 }),
        .O(\NLW_qutnt_o0_inferred__5/i__carry_O_UNCONNECTED [7:0]),
        .S({\NLW_qutnt_o0_inferred__5/i__carry_S_UNCONNECTED [7:4],\dpl[1]_i_13_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    \qutnt_o0_inferred__6/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_qutnt_o0_inferred__6/i__carry_CO_UNCONNECTED [7:4],\acc_reg[1] ,\NLW_qutnt_o0_inferred__6/i__carry_CO_UNCONNECTED [2:0]}),
        .DI({\NLW_qutnt_o0_inferred__6/i__carry_DI_UNCONNECTED [7:4],\dpl[0]_i_12 }),
        .O(\NLW_qutnt_o0_inferred__6/i__carry_O_UNCONNECTED [7:0]),
        .S({\NLW_qutnt_o0_inferred__6/i__carry_S_UNCONNECTED [7:4],\dpl[0]_i_12_0 }));
endmodule

(* ORIG_REF_NAME = "comb_mltplr" *) 
module design_1_mc8051_top_0_0_comb_mltplr
   (O,
    \acc_reg[1] ,
    \acc_reg[1]_0 ,
    \acc_reg[5] ,
    \acc_reg[4] ,
    \acc_reg[4]_0 ,
    multOp__60_carry_i_13_0,
    multOp__60_carry__0_i_9,
    \acc_reg[7] ,
    \acc_reg[7]_0 ,
    \psw[2]_i_15_0 ,
    \dpl[0]_i_12 ,
    \dpl[0]_i_12_0 ,
    multOp__60_carry_i_18,
    multOp__60_carry_i_18_0,
    multOp__60_carry_i_13_1,
    multOp__60_carry_i_13_2,
    multOp__60_carry__0_i_2,
    multOp__60_carry__0_i_2_0,
    \dpl[3]_i_12 ,
    \dpl[3]_i_12_0 ,
    \b[3]_i_2 ,
    \b[3]_i_2_0 ,
    multOp__60_carry_0,
    A,
    B,
    multOp__60_carry_1,
    multOp__60_carry_2);
  output [4:0]O;
  output [0:0]\acc_reg[1] ;
  output [1:0]\acc_reg[1]_0 ;
  output [4:0]\acc_reg[5] ;
  output [0:0]\acc_reg[4] ;
  output [1:0]\acc_reg[4]_0 ;
  output [7:0]multOp__60_carry_i_13_0;
  output [4:0]multOp__60_carry__0_i_9;
  output \acc_reg[7] ;
  output \acc_reg[7]_0 ;
  output \psw[2]_i_15_0 ;
  input [6:0]\dpl[0]_i_12 ;
  input [7:0]\dpl[0]_i_12_0 ;
  input [1:0]multOp__60_carry_i_18;
  input [1:0]multOp__60_carry_i_18_0;
  input [6:0]multOp__60_carry_i_13_1;
  input [7:0]multOp__60_carry_i_13_2;
  input [1:0]multOp__60_carry__0_i_2;
  input [1:0]multOp__60_carry__0_i_2_0;
  input [2:0]\dpl[3]_i_12 ;
  input [2:0]\dpl[3]_i_12_0 ;
  input [3:0]\b[3]_i_2 ;
  input [4:0]\b[3]_i_2_0 ;
  input multOp__60_carry_0;
  input [3:0]A;
  input [1:0]B;
  input multOp__60_carry_1;
  input multOp__60_carry_2;

  wire [3:0]A;
  wire [1:0]B;
  wire [4:0]O;
  wire [0:0]\acc_reg[1] ;
  wire [1:0]\acc_reg[1]_0 ;
  wire [0:0]\acc_reg[4] ;
  wire [1:0]\acc_reg[4]_0 ;
  wire [4:0]\acc_reg[5] ;
  wire \acc_reg[7] ;
  wire \acc_reg[7]_0 ;
  wire [3:0]\b[3]_i_2 ;
  wire [4:0]\b[3]_i_2_0 ;
  wire [6:0]\dpl[0]_i_12 ;
  wire [7:0]\dpl[0]_i_12_0 ;
  wire [2:0]\dpl[3]_i_12 ;
  wire [2:0]\dpl[3]_i_12_0 ;
  wire multOp__0_carry_n_0;
  wire multOp__0_carry_n_10;
  wire multOp__0_carry_n_11;
  wire multOp__0_carry_n_12;
  wire multOp__30_carry_n_0;
  wire multOp__30_carry_n_13;
  wire multOp__30_carry_n_14;
  wire multOp__30_carry_n_15;
  wire multOp__60_carry_0;
  wire multOp__60_carry_1;
  wire multOp__60_carry_2;
  wire [1:0]multOp__60_carry__0_i_2;
  wire [1:0]multOp__60_carry__0_i_2_0;
  wire [4:0]multOp__60_carry__0_i_9;
  wire multOp__60_carry_i_10_n_0;
  wire multOp__60_carry_i_11_n_0;
  wire multOp__60_carry_i_12_n_0;
  wire [7:0]multOp__60_carry_i_13_0;
  wire [6:0]multOp__60_carry_i_13_1;
  wire [7:0]multOp__60_carry_i_13_2;
  wire multOp__60_carry_i_13_n_0;
  wire [1:0]multOp__60_carry_i_18;
  wire [1:0]multOp__60_carry_i_18_0;
  wire multOp__60_carry_i_1_n_0;
  wire multOp__60_carry_i_20_n_0;
  wire multOp__60_carry_i_5_n_0;
  wire multOp__60_carry_i_6_n_0;
  wire multOp__60_carry_n_0;
  wire \psw[2]_i_15_0 ;
  wire \psw[2]_i_15_n_0 ;
  wire [6:0]NLW_multOp__0_carry_CO_UNCONNECTED;
  wire [7:0]NLW_multOp__0_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_multOp__0_carry__0_DI_UNCONNECTED;
  wire [7:2]NLW_multOp__0_carry__0_O_UNCONNECTED;
  wire [7:3]NLW_multOp__0_carry__0_S_UNCONNECTED;
  wire [6:0]NLW_multOp__30_carry_CO_UNCONNECTED;
  wire [7:0]NLW_multOp__30_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_multOp__30_carry__0_DI_UNCONNECTED;
  wire [7:2]NLW_multOp__30_carry__0_O_UNCONNECTED;
  wire [7:3]NLW_multOp__30_carry__0_S_UNCONNECTED;
  wire [6:0]NLW_multOp__60_carry_CO_UNCONNECTED;
  wire [7:0]NLW_multOp__60_carry__0_CO_UNCONNECTED;
  wire [7:5]NLW_multOp__60_carry__0_DI_UNCONNECTED;
  wire [7:5]NLW_multOp__60_carry__0_O_UNCONNECTED;
  wire [7:5]NLW_multOp__60_carry__0_S_UNCONNECTED;

  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    multOp__0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({multOp__0_carry_n_0,NLW_multOp__0_carry_CO_UNCONNECTED[6:0]}),
        .DI({\dpl[0]_i_12 ,1'b0}),
        .O({O[4:3],multOp__0_carry_n_10,multOp__0_carry_n_11,multOp__0_carry_n_12,O[2:0]}),
        .S(\dpl[0]_i_12_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    multOp__0_carry__0
       (.CI(multOp__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_multOp__0_carry__0_CO_UNCONNECTED[7:3],\acc_reg[1] ,NLW_multOp__0_carry__0_CO_UNCONNECTED[1:0]}),
        .DI({NLW_multOp__0_carry__0_DI_UNCONNECTED[7:3],1'b0,multOp__60_carry_i_18}),
        .O({NLW_multOp__0_carry__0_O_UNCONNECTED[7:2],\acc_reg[1]_0 }),
        .S({NLW_multOp__0_carry__0_S_UNCONNECTED[7:3],1'b1,multOp__60_carry_i_18_0}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    multOp__30_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({multOp__30_carry_n_0,NLW_multOp__30_carry_CO_UNCONNECTED[6:0]}),
        .DI({multOp__60_carry_i_13_1,1'b0}),
        .O({\acc_reg[5] ,multOp__30_carry_n_13,multOp__30_carry_n_14,multOp__30_carry_n_15}),
        .S(multOp__60_carry_i_13_2));
  (* OPT_MODIFIED = "RETARGET" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    multOp__30_carry__0
       (.CI(multOp__30_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_multOp__30_carry__0_CO_UNCONNECTED[7:3],\acc_reg[4] ,NLW_multOp__30_carry__0_CO_UNCONNECTED[1:0]}),
        .DI({NLW_multOp__30_carry__0_DI_UNCONNECTED[7:3],1'b0,multOp__60_carry__0_i_2}),
        .O({NLW_multOp__30_carry__0_O_UNCONNECTED[7:2],\acc_reg[4]_0 }),
        .S({NLW_multOp__30_carry__0_S_UNCONNECTED[7:3],1'b1,multOp__60_carry__0_i_2_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    multOp__60_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({multOp__60_carry_n_0,NLW_multOp__60_carry_CO_UNCONNECTED[6:0]}),
        .DI({multOp__60_carry_i_1_n_0,\dpl[3]_i_12 ,multOp__60_carry_i_5_n_0,multOp__0_carry_n_10,multOp__0_carry_n_11,multOp__0_carry_n_12}),
        .O(multOp__60_carry_i_13_0),
        .S({multOp__60_carry_i_6_n_0,\dpl[3]_i_12_0 ,multOp__60_carry_i_10_n_0,multOp__60_carry_i_11_n_0,multOp__60_carry_i_12_n_0,multOp__60_carry_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    multOp__60_carry__0
       (.CI(multOp__60_carry_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_multOp__60_carry__0_CO_UNCONNECTED[7:0]),
        .DI({NLW_multOp__60_carry__0_DI_UNCONNECTED[7:5],1'b0,\b[3]_i_2 }),
        .O({NLW_multOp__60_carry__0_O_UNCONNECTED[7:5],multOp__60_carry__0_i_9}),
        .S({NLW_multOp__60_carry__0_S_UNCONNECTED[7:5],\b[3]_i_2_0 }));
  LUT4 #(
    .INIT(16'hEA80)) 
    multOp__60_carry__0_i_12
       (.I0(\acc_reg[5] [4]),
        .I1(B[1]),
        .I2(A[3]),
        .I3(\acc_reg[1] ),
        .O(\acc_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hB2222BBB2BBBB222)) 
    multOp__60_carry_i_1
       (.I0(\acc_reg[7] ),
        .I1(multOp__60_carry_0),
        .I2(A[2]),
        .I3(B[1]),
        .I4(\acc_reg[5] [3]),
        .I5(\acc_reg[1]_0 [1]),
        .O(multOp__60_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    multOp__60_carry_i_10
       (.I0(\acc_reg[5] [0]),
        .I1(O[3]),
        .I2(B[0]),
        .I3(A[0]),
        .O(multOp__60_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__60_carry_i_11
       (.I0(multOp__0_carry_n_10),
        .I1(multOp__30_carry_n_13),
        .O(multOp__60_carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__60_carry_i_12
       (.I0(multOp__0_carry_n_11),
        .I1(multOp__30_carry_n_14),
        .O(multOp__60_carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__60_carry_i_13
       (.I0(multOp__0_carry_n_12),
        .I1(multOp__30_carry_n_15),
        .O(multOp__60_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'hEA80)) 
    multOp__60_carry_i_14
       (.I0(\acc_reg[5] [2]),
        .I1(B[1]),
        .I2(A[1]),
        .I3(\acc_reg[1]_0 [0]),
        .O(\acc_reg[7] ));
  LUT4 #(
    .INIT(16'hEA80)) 
    multOp__60_carry_i_20
       (.I0(\acc_reg[5] [3]),
        .I1(B[1]),
        .I2(A[2]),
        .I3(\acc_reg[1]_0 [1]),
        .O(multOp__60_carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    multOp__60_carry_i_5
       (.I0(O[3]),
        .I1(\acc_reg[5] [0]),
        .O(multOp__60_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    multOp__60_carry_i_6
       (.I0(multOp__60_carry_i_1_n_0),
        .I1(multOp__60_carry_1),
        .I2(multOp__60_carry_i_20_n_0),
        .I3(multOp__60_carry_2),
        .O(multOp__60_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \psw[2]_i_14 
       (.I0(multOp__60_carry__0_i_9[0]),
        .I1(multOp__60_carry_i_13_0[7]),
        .I2(multOp__60_carry_i_13_0[6]),
        .I3(multOp__60_carry_i_13_0[5]),
        .I4(\psw[2]_i_15_n_0 ),
        .O(\psw[2]_i_15_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \psw[2]_i_15 
       (.I0(multOp__60_carry__0_i_9[1]),
        .I1(multOp__60_carry__0_i_9[2]),
        .I2(multOp__60_carry__0_i_9[4]),
        .I3(multOp__60_carry__0_i_9[3]),
        .O(\psw[2]_i_15_n_0 ));
endmodule

(* ORIG_REF_NAME = "control_fsm" *) 
module design_1_mc8051_top_0_0_control_fsm
   (s_intpre2_reg,
    \ie_reg[3] ,
    s_help_en,
    outreg_reg,
    \tcon_reg[0][1] ,
    outreg_reg_0,
    \tcon_reg[0][1]_0 ,
    \ip_reg[4] ,
    s_intblock_o_reg,
    \ie_reg[0] ,
    \ip_reg[3] ,
    \ie_reg[2] ,
    \ip_reg[3]_0 ,
    s_regs_wr_en,
    \ip_reg[0] ,
    outreg_reg_1,
    \ip_reg[1] ,
    \tcon_reg[0][1]_1 ,
    s_data_mux,
    s_adr_mux,
    \ip_reg[0]_0 ,
    outreg_reg_2,
    \ip_reg[1]_0 ,
    \tcon_reg[0][1]_2 ,
    \tcon_reg[0][1]_3 ,
    outreg_reg_3,
    outreg_reg_4,
    outreg_reg_5,
    outreg_reg_6,
    s_intpre2_reg_0,
    \state_reg[1] ,
    s_pc_inc_en,
    s_bdata_mux,
    s_intblock_o_reg_0,
    s_intblock_o_reg_1,
    s_ramx_wr,
    s_help16_en,
    outreg_reg_7,
    s_adrx_mux,
    s_alu_cmd,
    \state_reg[0] ,
    outreg_reg_8,
    s_intlow_reg,
    s_inthigh_reg,
    outreg_reg_9,
    outreg_reg_10,
    s_intpre2,
    intblock_o,
    ip,
    ie,
    s_tf1,
    s_ie1,
    s_tf0,
    s_ie0,
    \state_reg[2] ,
    state_o,
    \i_/s_help[7]_i_52_0 ,
    s_command,
    s_ext1isrh_d_reg,
    \i_/dpl_reg[3]_i_51_0 ,
    D,
    \i_/psw[6]_i_28_0 ,
    \i_/s_help[7]_i_16_0 ,
    \i_/state_reg[1]_i_10_0 ,
    s_helpb_reg,
    s_ext1isrh_d_reg_0,
    \i_/s_preadr[7]_i_58_0 ,
    \i_/psw[6]_i_12_0 ,
    \i_/psw[6]_i_56_0 ,
    \i_/s_help[7]_i_70_0 ,
    \i_/dpl[3]_i_49_0 ,
    s_helpb_reg_0,
    \i_/b[7]_i_7_0 ,
    \i_/s_preadr[7]_i_36_0 ,
    \i_/s_preadr[7]_i_68_0 ,
    \i_/s_preadr[7]_i_24_0 ,
    s_intpre,
    \i_/s_preadr[7]_i_137_0 ,
    s_cy,
    \i_/pc[15]_i_18_0 ,
    s_bit_data,
    \pc[15]_i_61 ,
    \pc[15]_i_61_0 ,
    s_alu_data0,
    \i_/pc[15]_i_26_0 ,
    s_intlow,
    s_intpre0,
    \i_/state[0]_i_12_0 ,
    \i_/state[0]_i_12_1 ,
    s_inthigh,
    Q,
    \i_/g0_b0_i_23_0 ,
    reset,
    DOUTADOUT,
    help_o,
    \i_/pc[15]_i_86_0 ,
    \i_/pc[15]_i_86_1 ,
    \i_/pc[15]_i_76_0 ,
    \i_/pc[15]_i_76_1 ,
    \i_/pc[15]_i_76_2 ,
    \i_/pc[15]_i_76_3 ,
    \i_/pc[15]_i_76_4 ,
    \i_/pc[15]_i_76_5 ,
    \i_/s_preadr[7]_i_187_0 ,
    s_ti,
    \acc_reg[4]_0_repN_alias ,
    \acc_reg[4]_0_repN_1_alias ,
    \acc_reg[1]_0_repN_alias ,
    \acc_reg[1]_0_repN_1_alias ,
    \acc_reg[5]_0_repN_alias ,
    \acc_reg[5]_0_repN_1_alias ,
    \acc_reg[7]_0_repN_alias ,
    \acc_reg[7]_0_repN_1_alias ,
    \acc_reg[3]_0_repN_alias ,
    \acc_reg[3]_0_repN_1_alias ,
    \acc_reg[6]_1_repN_1_alias ,
    \acc_reg[6]_1_repN_2_alias ,
    \acc_reg[2]_2_repN_1_alias ,
    \acc_reg[2]_2_repN_2_alias ,
    \acc_reg[0]_0_repN_alias ,
    \acc_reg[0]_0_repN_1_alias ,
    \i_/pc[15]_i_60_n_0_alias ,
    s_intblock_o_reg_0_repN_alias,
    \dpl[0]_i_12_n_0_alias ,
    \s_alu_data0[0]_repN_alias ,
    \dpl[6]_i_37_n_0_alias ,
    \acc_reg[1][0]_alias ,
    \dpl[0]_i_12_n_0_repN_alias );
  output s_intpre2_reg;
  output \ie_reg[3] ;
  output [3:0]s_help_en;
  output outreg_reg;
  output \tcon_reg[0][1] ;
  output outreg_reg_0;
  output \tcon_reg[0][1]_0 ;
  output \ip_reg[4] ;
  output s_intblock_o_reg;
  output \ie_reg[0] ;
  output \ip_reg[3] ;
  output \ie_reg[2] ;
  output \ip_reg[3]_0 ;
  output [2:0]s_regs_wr_en;
  output \ip_reg[0] ;
  output outreg_reg_1;
  output \ip_reg[1] ;
  output \tcon_reg[0][1]_1 ;
  output [3:0]s_data_mux;
  output [3:0]s_adr_mux;
  output \ip_reg[0]_0 ;
  output outreg_reg_2;
  output \ip_reg[1]_0 ;
  output \tcon_reg[0][1]_2 ;
  output \tcon_reg[0][1]_3 ;
  output outreg_reg_3;
  output outreg_reg_4;
  output outreg_reg_5;
  output outreg_reg_6;
  output s_intpre2_reg_0;
  output [2:0]\state_reg[1] ;
  output [3:0]s_pc_inc_en;
  output [3:0]s_bdata_mux;
  output s_intblock_o_reg_0;
  output s_intblock_o_reg_1;
  output s_ramx_wr;
  output [1:0]s_help16_en;
  output outreg_reg_7;
  output [0:0]s_adrx_mux;
  output [5:0]s_alu_cmd;
  output \state_reg[0] ;
  output outreg_reg_8;
  output s_intlow_reg;
  output s_inthigh_reg;
  output outreg_reg_9;
  output outreg_reg_10;
  input s_intpre2;
  input intblock_o;
  input [4:0]ip;
  input [4:0]ie;
  input s_tf1;
  input s_ie1;
  input s_tf0;
  input s_ie0;
  input \state_reg[2] ;
  input [2:0]state_o;
  input \i_/s_help[7]_i_52_0 ;
  input [7:0]s_command;
  input s_ext1isrh_d_reg;
  input \i_/dpl_reg[3]_i_51_0 ;
  input [2:0]D;
  input \i_/psw[6]_i_28_0 ;
  input \i_/s_help[7]_i_16_0 ;
  input \i_/state_reg[1]_i_10_0 ;
  input s_helpb_reg;
  input s_ext1isrh_d_reg_0;
  input \i_/s_preadr[7]_i_58_0 ;
  input \i_/psw[6]_i_12_0 ;
  input \i_/psw[6]_i_56_0 ;
  input \i_/s_help[7]_i_70_0 ;
  input \i_/dpl[3]_i_49_0 ;
  input s_helpb_reg_0;
  input \i_/b[7]_i_7_0 ;
  input \i_/s_preadr[7]_i_36_0 ;
  input \i_/s_preadr[7]_i_68_0 ;
  input \i_/s_preadr[7]_i_24_0 ;
  input s_intpre;
  input \i_/s_preadr[7]_i_137_0 ;
  input [0:0]s_cy;
  input \i_/pc[15]_i_18_0 ;
  input s_bit_data;
  input \pc[15]_i_61 ;
  input \pc[15]_i_61_0 ;
  input [7:0]s_alu_data0;
  input \i_/pc[15]_i_26_0 ;
  input s_intlow;
  input s_intpre0;
  input \i_/state[0]_i_12_0 ;
  input \i_/state[0]_i_12_1 ;
  input s_inthigh;
  input [0:0]Q;
  input \i_/g0_b0_i_23_0 ;
  input reset;
  input [0:0]DOUTADOUT;
  input [7:0]help_o;
  input \i_/pc[15]_i_86_0 ;
  input \i_/pc[15]_i_86_1 ;
  input \i_/pc[15]_i_76_0 ;
  input \i_/pc[15]_i_76_1 ;
  input \i_/pc[15]_i_76_2 ;
  input \i_/pc[15]_i_76_3 ;
  input \i_/pc[15]_i_76_4 ;
  input \i_/pc[15]_i_76_5 ;
  input \i_/s_preadr[7]_i_187_0 ;
  input s_ti;
  input \acc_reg[4]_0_repN_alias ;
  input \acc_reg[4]_0_repN_1_alias ;
  input \acc_reg[1]_0_repN_alias ;
  input \acc_reg[1]_0_repN_1_alias ;
  input \acc_reg[5]_0_repN_alias ;
  input \acc_reg[5]_0_repN_1_alias ;
  input \acc_reg[7]_0_repN_alias ;
  input \acc_reg[7]_0_repN_1_alias ;
  input \acc_reg[3]_0_repN_alias ;
  input \acc_reg[3]_0_repN_1_alias ;
  input \acc_reg[6]_1_repN_1_alias ;
  input \acc_reg[6]_1_repN_2_alias ;
  input \acc_reg[2]_2_repN_1_alias ;
  input \acc_reg[2]_2_repN_2_alias ;
  input \acc_reg[0]_0_repN_alias ;
  input \acc_reg[0]_0_repN_1_alias ;
  output \i_/pc[15]_i_60_n_0_alias ;
  input s_intblock_o_reg_0_repN_alias;
  input \dpl[0]_i_12_n_0_alias ;
  input \s_alu_data0[0]_repN_alias ;
  input \dpl[6]_i_37_n_0_alias ;
  input \acc_reg[1][0]_alias ;
  input \dpl[0]_i_12_n_0_repN_alias ;

  wire [2:0]D;
  wire [0:0]DOUTADOUT;
  wire [0:0]Q;
  wire \acc_reg[0]_0_repN_1_alias ;
  wire \acc_reg[0]_0_repN_alias ;
  wire \acc_reg[1][0]_alias ;
  wire \acc_reg[1]_0_repN_1_alias ;
  wire \acc_reg[1]_0_repN_alias ;
  wire \acc_reg[2]_2_repN_1_alias ;
  wire \acc_reg[2]_2_repN_2_alias ;
  wire \acc_reg[3]_0_repN_1_alias ;
  wire \acc_reg[3]_0_repN_alias ;
  wire \acc_reg[4]_0_repN_1_alias ;
  wire \acc_reg[4]_0_repN_alias ;
  wire \acc_reg[5]_0_repN_1_alias ;
  wire \acc_reg[5]_0_repN_alias ;
  wire \acc_reg[6]_1_repN_1_alias ;
  wire \acc_reg[6]_1_repN_2_alias ;
  wire \acc_reg[7]_0_repN_1_alias ;
  wire \acc_reg[7]_0_repN_alias ;
  wire \dpl[0]_i_12_n_0_alias ;
  wire \dpl[0]_i_12_n_0_repN_alias ;
  wire \dpl[6]_i_37_n_0_alias ;
  wire [7:0]help_o;
  wire \i_/b[7]_i_13_n_0 ;
  wire \i_/b[7]_i_14_n_0 ;
  wire \i_/b[7]_i_15_n_0 ;
  wire \i_/b[7]_i_16_n_0 ;
  wire \i_/b[7]_i_20_n_0 ;
  wire \i_/b[7]_i_21_n_0 ;
  wire \i_/b[7]_i_22_n_0 ;
  wire \i_/b[7]_i_24_n_0 ;
  wire \i_/b[7]_i_25_n_0 ;
  wire \i_/b[7]_i_27_n_0 ;
  wire \i_/b[7]_i_28_n_0 ;
  wire \i_/b[7]_i_32_n_0 ;
  wire \i_/b[7]_i_33_n_0 ;
  wire \i_/b[7]_i_34_n_0 ;
  wire \i_/b[7]_i_35_n_0 ;
  wire \i_/b[7]_i_38_n_0 ;
  wire \i_/b[7]_i_39_n_0 ;
  wire \i_/b[7]_i_40_n_0 ;
  wire \i_/b[7]_i_41_n_0 ;
  wire \i_/b[7]_i_42_n_0 ;
  wire \i_/b[7]_i_44_n_0 ;
  wire \i_/b[7]_i_45_n_0 ;
  wire \i_/b[7]_i_46_n_0 ;
  wire \i_/b[7]_i_47_n_0 ;
  wire \i_/b[7]_i_49_n_0 ;
  wire \i_/b[7]_i_50_n_0 ;
  wire \i_/b[7]_i_51_n_0 ;
  wire \i_/b[7]_i_53_n_0 ;
  wire \i_/b[7]_i_54_n_0 ;
  wire \i_/b[7]_i_55_n_0 ;
  wire \i_/b[7]_i_56_n_0 ;
  wire \i_/b[7]_i_57_n_0 ;
  wire \i_/b[7]_i_58_n_0 ;
  wire \i_/b[7]_i_59_n_0 ;
  wire \i_/b[7]_i_5_n_0 ;
  wire \i_/b[7]_i_60_n_0 ;
  wire \i_/b[7]_i_61_n_0 ;
  wire \i_/b[7]_i_62_n_0 ;
  wire \i_/b[7]_i_63_n_0 ;
  wire \i_/b[7]_i_6_n_0 ;
  wire \i_/b[7]_i_7_0 ;
  wire \i_/b[7]_i_7_n_0 ;
  wire \i_/b_reg[7]_i_26_n_0 ;
  wire \i_/b_reg[7]_i_43_n_0 ;
  wire \i_/b_reg[7]_i_48_n_0 ;
  wire \i_/b_reg[7]_i_52_n_0 ;
  wire \i_/dpl[3]_i_16_n_0 ;
  wire \i_/dpl[3]_i_17_n_0 ;
  wire \i_/dpl[3]_i_33_n_0 ;
  wire \i_/dpl[3]_i_34_n_0 ;
  wire \i_/dpl[3]_i_35_n_0 ;
  wire \i_/dpl[3]_i_36_n_0 ;
  wire \i_/dpl[3]_i_37_n_0 ;
  wire \i_/dpl[3]_i_38_n_0 ;
  wire \i_/dpl[3]_i_46_n_0 ;
  wire \i_/dpl[3]_i_47_n_0 ;
  wire \i_/dpl[3]_i_48_n_0 ;
  wire \i_/dpl[3]_i_49_0 ;
  wire \i_/dpl[3]_i_49_n_0 ;
  wire \i_/dpl[3]_i_50_n_0 ;
  wire \i_/dpl[3]_i_58_n_0 ;
  wire \i_/dpl[3]_i_59_n_0 ;
  wire \i_/dpl[3]_i_60_n_0 ;
  wire \i_/dpl[7]_i_100_n_0 ;
  wire \i_/dpl[7]_i_20_n_0 ;
  wire \i_/dpl[7]_i_21_n_0 ;
  wire \i_/dpl[7]_i_22_n_0 ;
  wire \i_/dpl[7]_i_24_n_0 ;
  wire \i_/dpl[7]_i_34_n_0 ;
  wire \i_/dpl[7]_i_35_n_0 ;
  wire \i_/dpl[7]_i_36_n_0 ;
  wire \i_/dpl[7]_i_37_n_0 ;
  wire \i_/dpl[7]_i_39_n_0 ;
  wire \i_/dpl[7]_i_40_n_0 ;
  wire \i_/dpl[7]_i_41_n_0 ;
  wire \i_/dpl[7]_i_42_n_0 ;
  wire \i_/dpl[7]_i_43_n_0 ;
  wire \i_/dpl[7]_i_58_n_0 ;
  wire \i_/dpl[7]_i_59_n_0 ;
  wire \i_/dpl[7]_i_60_n_0 ;
  wire \i_/dpl[7]_i_61_n_0 ;
  wire \i_/dpl[7]_i_62_n_0 ;
  wire \i_/dpl[7]_i_63_n_0 ;
  wire \i_/dpl[7]_i_64_n_0 ;
  wire \i_/dpl[7]_i_65_n_0 ;
  wire \i_/dpl[7]_i_67_n_0 ;
  wire \i_/dpl[7]_i_68_n_0 ;
  wire \i_/dpl[7]_i_69_n_0 ;
  wire \i_/dpl[7]_i_77_n_0 ;
  wire \i_/dpl[7]_i_78_n_0 ;
  wire \i_/dpl[7]_i_79_n_0 ;
  wire \i_/dpl[7]_i_80_n_0 ;
  wire \i_/dpl[7]_i_81_n_0 ;
  wire \i_/dpl[7]_i_82_n_0 ;
  wire \i_/dpl[7]_i_83_n_0 ;
  wire \i_/dpl[7]_i_84_n_0 ;
  wire \i_/dpl[7]_i_85_n_0 ;
  wire \i_/dpl[7]_i_86_n_0 ;
  wire \i_/dpl[7]_i_87_n_0 ;
  wire \i_/dpl[7]_i_88_n_0 ;
  wire \i_/dpl[7]_i_89_n_0 ;
  wire \i_/dpl[7]_i_91_n_0 ;
  wire \i_/dpl[7]_i_92_n_0 ;
  wire \i_/dpl[7]_i_93_n_0 ;
  wire \i_/dpl[7]_i_94_n_0 ;
  wire \i_/dpl[7]_i_95_n_0 ;
  wire \i_/dpl[7]_i_96_n_0 ;
  wire \i_/dpl[7]_i_97_n_0 ;
  wire \i_/dpl[7]_i_98_n_0 ;
  wire \i_/dpl[7]_i_99_n_0 ;
  wire \i_/dpl_reg[3]_i_18_n_0 ;
  wire \i_/dpl_reg[3]_i_51_0 ;
  wire \i_/dpl_reg[3]_i_51_n_0 ;
  wire \i_/dpl_reg[7]_i_23_n_0 ;
  wire \i_/dpl_reg[7]_i_33_n_0 ;
  wire \i_/dpl_reg[7]_i_66_n_0 ;
  wire \i_/dpl_reg[7]_i_76_n_0 ;
  wire \i_/g0_b0_i_10_n_0 ;
  wire \i_/g0_b0_i_11_n_0 ;
  wire \i_/g0_b0_i_12_n_0 ;
  wire \i_/g0_b0_i_13_n_0 ;
  wire \i_/g0_b0_i_14_n_0 ;
  wire \i_/g0_b0_i_15_n_0 ;
  wire \i_/g0_b0_i_16_n_0 ;
  wire \i_/g0_b0_i_17_n_0 ;
  wire \i_/g0_b0_i_18_n_0 ;
  wire \i_/g0_b0_i_19_n_0 ;
  wire \i_/g0_b0_i_20_n_0 ;
  wire \i_/g0_b0_i_21_n_0 ;
  wire \i_/g0_b0_i_22_n_0 ;
  wire \i_/g0_b0_i_23_0 ;
  wire \i_/g0_b0_i_23_n_0 ;
  wire \i_/g0_b0_i_24_n_0 ;
  wire \i_/g0_b0_i_25_n_0 ;
  wire \i_/g0_b0_i_26_n_0 ;
  wire \i_/g0_b0_i_27_n_0 ;
  wire \i_/g0_b0_i_28_n_0 ;
  wire \i_/g0_b0_i_29_n_0 ;
  wire \i_/g0_b0_i_30_n_0 ;
  wire \i_/g0_b0_i_31_n_0 ;
  wire \i_/g0_b0_i_32_n_0 ;
  wire \i_/g0_b0_i_34_n_0 ;
  wire \i_/g0_b0_i_35_n_0 ;
  wire \i_/g0_b0_i_36_n_0 ;
  wire \i_/g0_b0_i_37_n_0 ;
  wire \i_/g0_b0_i_38_n_0 ;
  wire \i_/g0_b0_i_39_n_0 ;
  wire \i_/g0_b0_i_40_n_0 ;
  wire \i_/g0_b0_i_41_n_0 ;
  wire \i_/g0_b0_i_42_n_0 ;
  wire \i_/g0_b0_i_43_n_0 ;
  wire \i_/g0_b0_i_44_n_0 ;
  wire \i_/g0_b0_i_45_n_0 ;
  wire \i_/g0_b0_i_46_n_0 ;
  wire \i_/g0_b0_i_47_n_0 ;
  wire \i_/g0_b0_i_48_n_0 ;
  wire \i_/g0_b0_i_49_n_0 ;
  wire \i_/g0_b0_i_50_n_0 ;
  wire \i_/g0_b0_i_51_n_0 ;
  wire \i_/g0_b0_i_52_n_0 ;
  wire \i_/g0_b0_i_53_n_0 ;
  wire \i_/g0_b0_i_54_n_0 ;
  wire \i_/g0_b0_i_55_n_0 ;
  wire \i_/g0_b0_i_56_n_0 ;
  wire \i_/g0_b0_i_57_n_0 ;
  wire \i_/g0_b0_i_58_n_0 ;
  wire \i_/g0_b0_i_59_n_0 ;
  wire \i_/g0_b0_i_60_n_0 ;
  wire \i_/g0_b0_i_61_n_0 ;
  wire \i_/g0_b0_i_62_n_0 ;
  wire \i_/g0_b0_i_63_n_0 ;
  wire \i_/g0_b0_i_64_n_0 ;
  wire \i_/g0_b0_i_65_n_0 ;
  wire \i_/g0_b0_i_66_n_0 ;
  wire \i_/g0_b0_i_67_n_0 ;
  wire \i_/g0_b0_i_68_n_0 ;
  wire \i_/g0_b0_i_69_n_0 ;
  wire \i_/g0_b0_i_6_n_0 ;
  wire \i_/g0_b0_i_70_n_0 ;
  wire \i_/g0_b0_i_71_n_0 ;
  wire \i_/g0_b0_i_72_n_0 ;
  wire \i_/g0_b0_i_73_n_0 ;
  wire \i_/g0_b0_i_74_n_0 ;
  wire \i_/g0_b0_i_75_n_0 ;
  wire \i_/g0_b0_i_76_n_0 ;
  wire \i_/g0_b0_i_77_n_0 ;
  wire \i_/g0_b0_i_7_n_0 ;
  wire \i_/g0_b0_i_80_n_0 ;
  wire \i_/g0_b0_i_81_n_0 ;
  wire \i_/g0_b0_i_82_n_0 ;
  wire \i_/g0_b0_i_83_n_0 ;
  wire \i_/g0_b0_i_84_n_0 ;
  wire \i_/g0_b0_i_85_n_0 ;
  wire \i_/g0_b0_i_8_n_0 ;
  wire \i_/g0_b0_i_9_n_0 ;
  wire \i_/mem0_reg_bram_0_i_38_n_0 ;
  wire \i_/mem0_reg_bram_0_i_39_n_0 ;
  wire \i_/mem0_reg_bram_0_i_40_n_0 ;
  wire \i_/mem0_reg_bram_0_i_41_n_0 ;
  wire \i_/mem0_reg_bram_0_i_42_n_0 ;
  wire \i_/mem0_reg_bram_0_i_43_n_0 ;
  wire \i_/p0[7]_i_27_n_0 ;
  wire \i_/p0[7]_i_28_n_0 ;
  wire \i_/p0[7]_i_29_n_0 ;
  wire \i_/p0[7]_i_33_n_0 ;
  wire \i_/p0[7]_i_34_n_0 ;
  wire \i_/p0[7]_i_35_n_0 ;
  wire \i_/p0[7]_i_36_n_0 ;
  wire \i_/p0[7]_i_37_n_0 ;
  wire \i_/p0[7]_i_38_n_0 ;
  wire \i_/p0[7]_i_48_n_0 ;
  wire \i_/p0[7]_i_76_n_0 ;
  wire \i_/pc[15]_i_10_n_0 ;
  wire \i_/pc[15]_i_11_n_0 ;
  wire \i_/pc[15]_i_12_n_0 ;
  wire \i_/pc[15]_i_13_n_0 ;
  wire \i_/pc[15]_i_14_n_0 ;
  wire \i_/pc[15]_i_15_n_0 ;
  wire \i_/pc[15]_i_16_n_0 ;
  wire \i_/pc[15]_i_17_n_0 ;
  wire \i_/pc[15]_i_18_0 ;
  wire \i_/pc[15]_i_18_n_0 ;
  wire \i_/pc[15]_i_19_n_0 ;
  wire \i_/pc[15]_i_21_n_0 ;
  wire \i_/pc[15]_i_22_n_0 ;
  wire \i_/pc[15]_i_23_n_0 ;
  wire \i_/pc[15]_i_24_n_0 ;
  wire \i_/pc[15]_i_25_n_0 ;
  wire \i_/pc[15]_i_26_0 ;
  wire \i_/pc[15]_i_26_n_0 ;
  wire \i_/pc[15]_i_27_n_0 ;
  wire \i_/pc[15]_i_28_n_0 ;
  wire \i_/pc[15]_i_29_n_0 ;
  wire \i_/pc[15]_i_30_n_0 ;
  wire \i_/pc[15]_i_31_n_0 ;
  wire \i_/pc[15]_i_32_n_0 ;
  wire \i_/pc[15]_i_33_n_0 ;
  wire \i_/pc[15]_i_34_n_0 ;
  wire \i_/pc[15]_i_35_n_0 ;
  wire \i_/pc[15]_i_35_n_0_repN ;
  wire \i_/pc[15]_i_38_n_0 ;
  wire \i_/pc[15]_i_39_n_0 ;
  wire \i_/pc[15]_i_40_n_0 ;
  wire \i_/pc[15]_i_41_n_0 ;
  wire \i_/pc[15]_i_42_n_0 ;
  wire \i_/pc[15]_i_43_n_0 ;
  wire \i_/pc[15]_i_44_n_0 ;
  wire \i_/pc[15]_i_45_n_0 ;
  wire \i_/pc[15]_i_46_n_0 ;
  wire \i_/pc[15]_i_47_n_0 ;
  wire \i_/pc[15]_i_48_n_0 ;
  wire \i_/pc[15]_i_49_n_0 ;
  wire \i_/pc[15]_i_50_n_0 ;
  wire \i_/pc[15]_i_51_n_0 ;
  wire \i_/pc[15]_i_52_n_0 ;
  wire \i_/pc[15]_i_53_n_0 ;
  wire \i_/pc[15]_i_54_n_0 ;
  wire \i_/pc[15]_i_55_n_0 ;
  wire \i_/pc[15]_i_56_n_0 ;
  wire \i_/pc[15]_i_57_n_0 ;
  wire \i_/pc[15]_i_58_n_0 ;
  wire \i_/pc[15]_i_59_n_0 ;
  wire \i_/pc[15]_i_60_n_0 ;
  wire \i_/pc[15]_i_62_n_0 ;
  wire \i_/pc[15]_i_63_n_0 ;
  wire \i_/pc[15]_i_64_n_0 ;
  wire \i_/pc[15]_i_65_n_0 ;
  wire \i_/pc[15]_i_66_n_0 ;
  wire \i_/pc[15]_i_67_n_0 ;
  wire \i_/pc[15]_i_68_n_0 ;
  wire \i_/pc[15]_i_69_n_0 ;
  wire \i_/pc[15]_i_70_n_0 ;
  wire \i_/pc[15]_i_71_n_0 ;
  wire \i_/pc[15]_i_72_n_0 ;
  wire \i_/pc[15]_i_73_n_0 ;
  wire \i_/pc[15]_i_74_n_0 ;
  wire \i_/pc[15]_i_76_0 ;
  wire \i_/pc[15]_i_76_1 ;
  wire \i_/pc[15]_i_76_2 ;
  wire \i_/pc[15]_i_76_3 ;
  wire \i_/pc[15]_i_76_4 ;
  wire \i_/pc[15]_i_76_5 ;
  wire \i_/pc[15]_i_76_n_0 ;
  wire \i_/pc[15]_i_77_n_0 ;
  wire \i_/pc[15]_i_78_n_0 ;
  wire \i_/pc[15]_i_79_n_0 ;
  wire \i_/pc[15]_i_80_n_0 ;
  wire \i_/pc[15]_i_81_n_0 ;
  wire \i_/pc[15]_i_81_n_0_repN ;
  wire \i_/pc[15]_i_82_n_0 ;
  wire \i_/pc[15]_i_85_n_0 ;
  wire \i_/pc[15]_i_86_0 ;
  wire \i_/pc[15]_i_86_1 ;
  wire \i_/pc[15]_i_86_n_0 ;
  wire \i_/pc[15]_i_87_n_0 ;
  wire \i_/pc[15]_i_88_n_0 ;
  wire \i_/pc[15]_i_90_n_0 ;
  wire \i_/pc_reg[15]_i_20_n_0 ;
  wire \i_/pc_reg[15]_i_36_n_0 ;
  wire \i_/pc_reg[15]_i_37_n_0 ;
  wire \i_/psw[6]_i_100_n_0 ;
  wire \i_/psw[6]_i_10_n_0 ;
  wire \i_/psw[6]_i_11_n_0 ;
  wire \i_/psw[6]_i_12_0 ;
  wire \i_/psw[6]_i_12_n_0 ;
  wire \i_/psw[6]_i_23_n_0 ;
  wire \i_/psw[6]_i_24_n_0 ;
  wire \i_/psw[6]_i_25_n_0 ;
  wire \i_/psw[6]_i_26_n_0 ;
  wire \i_/psw[6]_i_27_n_0 ;
  wire \i_/psw[6]_i_28_0 ;
  wire \i_/psw[6]_i_28_n_0 ;
  wire \i_/psw[6]_i_29_n_0 ;
  wire \i_/psw[6]_i_30_n_0 ;
  wire \i_/psw[6]_i_31_n_0 ;
  wire \i_/psw[6]_i_32_n_0 ;
  wire \i_/psw[6]_i_34_n_0 ;
  wire \i_/psw[6]_i_38_n_0 ;
  wire \i_/psw[6]_i_39_n_0 ;
  wire \i_/psw[6]_i_40_n_0 ;
  wire \i_/psw[6]_i_41_n_0 ;
  wire \i_/psw[6]_i_42_n_0 ;
  wire \i_/psw[6]_i_44_n_0 ;
  wire \i_/psw[6]_i_45_n_0 ;
  wire \i_/psw[6]_i_46_n_0 ;
  wire \i_/psw[6]_i_47_n_0 ;
  wire \i_/psw[6]_i_48_n_0 ;
  wire \i_/psw[6]_i_49_n_0 ;
  wire \i_/psw[6]_i_50_n_0 ;
  wire \i_/psw[6]_i_51_n_0 ;
  wire \i_/psw[6]_i_54_n_0 ;
  wire \i_/psw[6]_i_55_n_0 ;
  wire \i_/psw[6]_i_56_0 ;
  wire \i_/psw[6]_i_59_n_0 ;
  wire \i_/psw[6]_i_60_n_0 ;
  wire \i_/psw[6]_i_61_n_0 ;
  wire \i_/psw[6]_i_62_n_0 ;
  wire \i_/psw[6]_i_63_n_0 ;
  wire \i_/psw[6]_i_64_n_0 ;
  wire \i_/psw[6]_i_65_n_0 ;
  wire \i_/psw[6]_i_66_n_0 ;
  wire \i_/psw[6]_i_67_n_0 ;
  wire \i_/psw[6]_i_69_n_0 ;
  wire \i_/psw[6]_i_70_n_0 ;
  wire \i_/psw[6]_i_73_n_0 ;
  wire \i_/psw[6]_i_74_n_0 ;
  wire \i_/psw[6]_i_75_n_0 ;
  wire \i_/psw[6]_i_76_n_0 ;
  wire \i_/psw[6]_i_77_n_0 ;
  wire \i_/psw[6]_i_78_n_0 ;
  wire \i_/psw[6]_i_79_n_0 ;
  wire \i_/psw[6]_i_80_n_0 ;
  wire \i_/psw[6]_i_81_n_0 ;
  wire \i_/psw[6]_i_82_n_0 ;
  wire \i_/psw[6]_i_84_n_0 ;
  wire \i_/psw[6]_i_85_n_0 ;
  wire \i_/psw[6]_i_87_n_0 ;
  wire \i_/psw[6]_i_88_n_0 ;
  wire \i_/psw[6]_i_89_n_0 ;
  wire \i_/psw[6]_i_90_n_0 ;
  wire \i_/psw[6]_i_91_n_0 ;
  wire \i_/psw[6]_i_92_n_0 ;
  wire \i_/psw[6]_i_93_n_0 ;
  wire \i_/psw[6]_i_94_n_0 ;
  wire \i_/psw[6]_i_95_n_0 ;
  wire \i_/psw[6]_i_96_n_0 ;
  wire \i_/psw[6]_i_97_n_0 ;
  wire \i_/psw[6]_i_98_n_0 ;
  wire \i_/psw[6]_i_99_n_0 ;
  wire \i_/psw_reg[6]_i_33_n_0 ;
  wire \i_/psw_reg[6]_i_52_n_0 ;
  wire \i_/psw_reg[6]_i_53_n_0 ;
  wire \i_/psw_reg[6]_i_68_n_0 ;
  wire \i_/psw_reg[6]_i_83_n_0 ;
  wire \i_/psw_reg[6]_i_86_n_0 ;
  wire \i_/s_ext0isr_d_i_3_n_0 ;
  wire \i_/s_ext0isr_d_i_4_n_0 ;
  wire \i_/s_ext0isr_d_i_5_n_0 ;
  wire \i_/s_ext1isr_d_i_4_n_0 ;
  wire \i_/s_ext1isr_d_i_5_n_0 ;
  wire \i_/s_ext1isr_d_i_6_n_0 ;
  wire \i_/s_ext1isr_d_i_7_n_0 ;
  wire \i_/s_ext1isr_d_i_8_n_0 ;
  wire \i_/s_ext1isrh_d_i_4_n_0 ;
  wire \i_/s_ext1isrh_d_i_6_n_0 ;
  wire \i_/s_ext1isrh_d_i_7_n_0 ;
  wire \i_/s_help16[15]_i_10_n_0 ;
  wire \i_/s_help16[15]_i_8_n_0 ;
  wire \i_/s_help16[15]_i_9_n_0 ;
  wire \i_/s_help[7]_i_100_n_0 ;
  wire \i_/s_help[7]_i_101_n_0 ;
  wire \i_/s_help[7]_i_102_n_0 ;
  wire \i_/s_help[7]_i_103_n_0 ;
  wire \i_/s_help[7]_i_104_n_0 ;
  wire \i_/s_help[7]_i_105_n_0 ;
  wire \i_/s_help[7]_i_106_n_0 ;
  wire \i_/s_help[7]_i_107_n_0 ;
  wire \i_/s_help[7]_i_108_n_0 ;
  wire \i_/s_help[7]_i_109_n_0 ;
  wire \i_/s_help[7]_i_110_n_0 ;
  wire \i_/s_help[7]_i_112_n_0 ;
  wire \i_/s_help[7]_i_113_n_0 ;
  wire \i_/s_help[7]_i_114_n_0 ;
  wire \i_/s_help[7]_i_115_n_0 ;
  wire \i_/s_help[7]_i_116_n_0 ;
  wire \i_/s_help[7]_i_117_n_0 ;
  wire \i_/s_help[7]_i_119_n_0 ;
  wire \i_/s_help[7]_i_120_n_0 ;
  wire \i_/s_help[7]_i_12_n_0 ;
  wire \i_/s_help[7]_i_13_n_0 ;
  wire \i_/s_help[7]_i_14_n_0 ;
  wire \i_/s_help[7]_i_15_n_0 ;
  wire \i_/s_help[7]_i_16_0 ;
  wire \i_/s_help[7]_i_16_n_0 ;
  wire \i_/s_help[7]_i_17_n_0 ;
  wire \i_/s_help[7]_i_25_n_0 ;
  wire \i_/s_help[7]_i_26_n_0 ;
  wire \i_/s_help[7]_i_27_n_0 ;
  wire \i_/s_help[7]_i_28_n_0 ;
  wire \i_/s_help[7]_i_29_n_0 ;
  wire \i_/s_help[7]_i_30_n_0 ;
  wire \i_/s_help[7]_i_31_n_0 ;
  wire \i_/s_help[7]_i_32_n_0 ;
  wire \i_/s_help[7]_i_33_n_0 ;
  wire \i_/s_help[7]_i_34_n_0 ;
  wire \i_/s_help[7]_i_40_n_0 ;
  wire \i_/s_help[7]_i_41_n_0 ;
  wire \i_/s_help[7]_i_42_n_0 ;
  wire \i_/s_help[7]_i_43_n_0 ;
  wire \i_/s_help[7]_i_44_n_0 ;
  wire \i_/s_help[7]_i_45_n_0 ;
  wire \i_/s_help[7]_i_46_n_0 ;
  wire \i_/s_help[7]_i_48_n_0 ;
  wire \i_/s_help[7]_i_49_n_0 ;
  wire \i_/s_help[7]_i_51_n_0 ;
  wire \i_/s_help[7]_i_52_0 ;
  wire \i_/s_help[7]_i_52_n_0 ;
  wire \i_/s_help[7]_i_53_n_0 ;
  wire \i_/s_help[7]_i_54_n_0 ;
  wire \i_/s_help[7]_i_64_n_0 ;
  wire \i_/s_help[7]_i_65_n_0 ;
  wire \i_/s_help[7]_i_66_n_0 ;
  wire \i_/s_help[7]_i_67_n_0 ;
  wire \i_/s_help[7]_i_68_n_0 ;
  wire \i_/s_help[7]_i_69_n_0 ;
  wire \i_/s_help[7]_i_70_0 ;
  wire \i_/s_help[7]_i_73_n_0 ;
  wire \i_/s_help[7]_i_74_n_0 ;
  wire \i_/s_help[7]_i_75_n_0 ;
  wire \i_/s_help[7]_i_90_n_0 ;
  wire \i_/s_help[7]_i_91_n_0 ;
  wire \i_/s_help[7]_i_92_n_0 ;
  wire \i_/s_help[7]_i_93_n_0 ;
  wire \i_/s_help[7]_i_96_n_0 ;
  wire \i_/s_help[7]_i_97_n_0 ;
  wire \i_/s_help[7]_i_99_n_0 ;
  wire \i_/s_help_reg[7]_i_71_n_0 ;
  wire \i_/s_help_reg[7]_i_94_n_0 ;
  wire \i_/s_help_reg[7]_i_98_n_0 ;
  wire \i_/s_helpb_i_10_n_0 ;
  wire \i_/s_helpb_i_23_n_0 ;
  wire \i_/s_helpb_i_24_n_0 ;
  wire \i_/s_helpb_i_25_n_0 ;
  wire \i_/s_helpb_i_26_n_0 ;
  wire \i_/s_helpb_i_35_n_0 ;
  wire \i_/s_helpb_i_36_n_0 ;
  wire \i_/s_helpb_i_37_n_0 ;
  wire \i_/s_helpb_i_38_n_0 ;
  wire \i_/s_helpb_i_39_n_0 ;
  wire \i_/s_helpb_i_40_n_0 ;
  wire \i_/s_inthigh_i_3_n_0 ;
  wire \i_/s_inthigh_i_4_n_0 ;
  wire \i_/s_inthigh_i_5_n_0 ;
  wire \i_/s_inthigh_i_6_n_0 ;
  wire \i_/s_intlow_i_3_n_0 ;
  wire \i_/s_intlow_i_4_n_0 ;
  wire \i_/s_intlow_i_5_n_0 ;
  wire \i_/s_intlow_i_6_n_0 ;
  wire \i_/s_intlow_i_7_n_0 ;
  wire \i_/s_intlow_i_8_n_0 ;
  wire \i_/s_intlow_i_9_n_0 ;
  wire \i_/s_preadr[7]_i_101_n_0 ;
  wire \i_/s_preadr[7]_i_102_n_0 ;
  wire \i_/s_preadr[7]_i_104_n_0 ;
  wire \i_/s_preadr[7]_i_105_n_0 ;
  wire \i_/s_preadr[7]_i_106_n_0 ;
  wire \i_/s_preadr[7]_i_107_n_0 ;
  wire \i_/s_preadr[7]_i_109_n_0 ;
  wire \i_/s_preadr[7]_i_110_n_0 ;
  wire \i_/s_preadr[7]_i_113_n_0 ;
  wire \i_/s_preadr[7]_i_114_n_0 ;
  wire \i_/s_preadr[7]_i_115_n_0 ;
  wire \i_/s_preadr[7]_i_116_n_0 ;
  wire \i_/s_preadr[7]_i_117_n_0 ;
  wire \i_/s_preadr[7]_i_11_n_0 ;
  wire \i_/s_preadr[7]_i_121_n_0 ;
  wire \i_/s_preadr[7]_i_122_n_0 ;
  wire \i_/s_preadr[7]_i_123_n_0 ;
  wire \i_/s_preadr[7]_i_124_n_0 ;
  wire \i_/s_preadr[7]_i_125_n_0 ;
  wire \i_/s_preadr[7]_i_126_n_0 ;
  wire \i_/s_preadr[7]_i_127_n_0 ;
  wire \i_/s_preadr[7]_i_128_n_0 ;
  wire \i_/s_preadr[7]_i_129_n_0 ;
  wire \i_/s_preadr[7]_i_12_n_0 ;
  wire \i_/s_preadr[7]_i_130_n_0 ;
  wire \i_/s_preadr[7]_i_132_n_0 ;
  wire \i_/s_preadr[7]_i_133_n_0 ;
  wire \i_/s_preadr[7]_i_134_n_0 ;
  wire \i_/s_preadr[7]_i_135_n_0 ;
  wire \i_/s_preadr[7]_i_136_n_0 ;
  wire \i_/s_preadr[7]_i_137_0 ;
  wire \i_/s_preadr[7]_i_137_n_0 ;
  wire \i_/s_preadr[7]_i_139_n_0 ;
  wire \i_/s_preadr[7]_i_13_n_0 ;
  wire \i_/s_preadr[7]_i_140_n_0 ;
  wire \i_/s_preadr[7]_i_142_n_0 ;
  wire \i_/s_preadr[7]_i_143_n_0 ;
  wire \i_/s_preadr[7]_i_144_n_0 ;
  wire \i_/s_preadr[7]_i_145_n_0 ;
  wire \i_/s_preadr[7]_i_146_n_0 ;
  wire \i_/s_preadr[7]_i_147_n_0 ;
  wire \i_/s_preadr[7]_i_148_n_0 ;
  wire \i_/s_preadr[7]_i_149_n_0 ;
  wire \i_/s_preadr[7]_i_14_n_0 ;
  wire \i_/s_preadr[7]_i_150_n_0 ;
  wire \i_/s_preadr[7]_i_151_n_0 ;
  wire \i_/s_preadr[7]_i_152_n_0 ;
  wire \i_/s_preadr[7]_i_153_n_0 ;
  wire \i_/s_preadr[7]_i_154_n_0 ;
  wire \i_/s_preadr[7]_i_155_n_0 ;
  wire \i_/s_preadr[7]_i_156_n_0 ;
  wire \i_/s_preadr[7]_i_157_n_0 ;
  wire \i_/s_preadr[7]_i_158_n_0 ;
  wire \i_/s_preadr[7]_i_159_n_0 ;
  wire \i_/s_preadr[7]_i_15_n_0 ;
  wire \i_/s_preadr[7]_i_160_n_0 ;
  wire \i_/s_preadr[7]_i_161_n_0 ;
  wire \i_/s_preadr[7]_i_162_n_0 ;
  wire \i_/s_preadr[7]_i_163_n_0 ;
  wire \i_/s_preadr[7]_i_164_n_0 ;
  wire \i_/s_preadr[7]_i_165_n_0 ;
  wire \i_/s_preadr[7]_i_166_n_0 ;
  wire \i_/s_preadr[7]_i_167_n_0 ;
  wire \i_/s_preadr[7]_i_168_n_0 ;
  wire \i_/s_preadr[7]_i_16_n_0 ;
  wire \i_/s_preadr[7]_i_170_n_0 ;
  wire \i_/s_preadr[7]_i_172_n_0 ;
  wire \i_/s_preadr[7]_i_173_n_0 ;
  wire \i_/s_preadr[7]_i_174_n_0 ;
  wire \i_/s_preadr[7]_i_175_n_0 ;
  wire \i_/s_preadr[7]_i_176_n_0 ;
  wire \i_/s_preadr[7]_i_177_n_0 ;
  wire \i_/s_preadr[7]_i_178_n_0 ;
  wire \i_/s_preadr[7]_i_179_n_0 ;
  wire \i_/s_preadr[7]_i_17_n_0 ;
  wire \i_/s_preadr[7]_i_180_n_0 ;
  wire \i_/s_preadr[7]_i_181_n_0 ;
  wire \i_/s_preadr[7]_i_182_n_0 ;
  wire \i_/s_preadr[7]_i_183_n_0 ;
  wire \i_/s_preadr[7]_i_185_n_0 ;
  wire \i_/s_preadr[7]_i_187_0 ;
  wire \i_/s_preadr[7]_i_187_n_0 ;
  wire \i_/s_preadr[7]_i_188_n_0 ;
  wire \i_/s_preadr[7]_i_189_n_0 ;
  wire \i_/s_preadr[7]_i_18_n_0 ;
  wire \i_/s_preadr[7]_i_190_n_0 ;
  wire \i_/s_preadr[7]_i_19_n_0 ;
  wire \i_/s_preadr[7]_i_21_n_0 ;
  wire \i_/s_preadr[7]_i_22_n_0 ;
  wire \i_/s_preadr[7]_i_23_n_0 ;
  wire \i_/s_preadr[7]_i_24_0 ;
  wire \i_/s_preadr[7]_i_24_n_0 ;
  wire \i_/s_preadr[7]_i_26_n_0 ;
  wire \i_/s_preadr[7]_i_27_n_0 ;
  wire \i_/s_preadr[7]_i_28_n_0 ;
  wire \i_/s_preadr[7]_i_29_n_0 ;
  wire \i_/s_preadr[7]_i_30_n_0 ;
  wire \i_/s_preadr[7]_i_32_n_0 ;
  wire \i_/s_preadr[7]_i_33_n_0 ;
  wire \i_/s_preadr[7]_i_34_n_0 ;
  wire \i_/s_preadr[7]_i_36_0 ;
  wire \i_/s_preadr[7]_i_36_n_0 ;
  wire \i_/s_preadr[7]_i_37_n_0 ;
  wire \i_/s_preadr[7]_i_38_n_0 ;
  wire \i_/s_preadr[7]_i_39_n_0 ;
  wire \i_/s_preadr[7]_i_43_n_0 ;
  wire \i_/s_preadr[7]_i_44_n_0 ;
  wire \i_/s_preadr[7]_i_45_n_0 ;
  wire \i_/s_preadr[7]_i_46_n_0 ;
  wire \i_/s_preadr[7]_i_47_n_0 ;
  wire \i_/s_preadr[7]_i_48_n_0 ;
  wire \i_/s_preadr[7]_i_49_n_0 ;
  wire \i_/s_preadr[7]_i_50_n_0 ;
  wire \i_/s_preadr[7]_i_51_n_0 ;
  wire \i_/s_preadr[7]_i_52_n_0 ;
  wire \i_/s_preadr[7]_i_53_n_0 ;
  wire \i_/s_preadr[7]_i_54_n_0 ;
  wire \i_/s_preadr[7]_i_55_n_0 ;
  wire \i_/s_preadr[7]_i_56_n_0 ;
  wire \i_/s_preadr[7]_i_57_n_0 ;
  wire \i_/s_preadr[7]_i_58_0 ;
  wire \i_/s_preadr[7]_i_58_n_0 ;
  wire \i_/s_preadr[7]_i_59_n_0 ;
  wire \i_/s_preadr[7]_i_61_n_0 ;
  wire \i_/s_preadr[7]_i_62_n_0 ;
  wire \i_/s_preadr[7]_i_63_n_0 ;
  wire \i_/s_preadr[7]_i_64_n_0 ;
  wire \i_/s_preadr[7]_i_65_n_0 ;
  wire \i_/s_preadr[7]_i_66_n_0 ;
  wire \i_/s_preadr[7]_i_67_n_0 ;
  wire \i_/s_preadr[7]_i_68_0 ;
  wire \i_/s_preadr[7]_i_68_n_0 ;
  wire \i_/s_preadr[7]_i_69_n_0 ;
  wire \i_/s_preadr[7]_i_70_n_0 ;
  wire \i_/s_preadr[7]_i_71_n_0 ;
  wire \i_/s_preadr[7]_i_72_n_0 ;
  wire \i_/s_preadr[7]_i_73_n_0 ;
  wire \i_/s_preadr[7]_i_74_n_0 ;
  wire \i_/s_preadr[7]_i_75_n_0 ;
  wire \i_/s_preadr[7]_i_76_n_0 ;
  wire \i_/s_preadr[7]_i_77_n_0 ;
  wire \i_/s_preadr[7]_i_78_n_0 ;
  wire \i_/s_preadr[7]_i_79_n_0 ;
  wire \i_/s_preadr[7]_i_80_n_0 ;
  wire \i_/s_preadr[7]_i_81_n_0 ;
  wire \i_/s_preadr[7]_i_82_n_0 ;
  wire \i_/s_preadr[7]_i_83_n_0 ;
  wire \i_/s_preadr[7]_i_84_n_0 ;
  wire \i_/s_preadr[7]_i_85_n_0 ;
  wire \i_/s_preadr[7]_i_87_n_0 ;
  wire \i_/s_preadr[7]_i_88_n_0 ;
  wire \i_/s_preadr[7]_i_89_n_0 ;
  wire \i_/s_preadr[7]_i_90_n_0 ;
  wire \i_/s_preadr[7]_i_91_n_0 ;
  wire \i_/s_preadr[7]_i_92_n_0 ;
  wire \i_/s_preadr[7]_i_93_n_0 ;
  wire \i_/s_preadr[7]_i_96_n_0 ;
  wire \i_/s_preadr[7]_i_97_n_0 ;
  wire \i_/s_preadr[7]_i_98_n_0 ;
  wire \i_/s_preadr[7]_i_99_n_0 ;
  wire \i_/s_preadr_reg[7]_i_108_n_0 ;
  wire \i_/s_preadr_reg[7]_i_131_n_0 ;
  wire \i_/s_preadr_reg[7]_i_138_n_0 ;
  wire \i_/s_preadr_reg[7]_i_169_n_0 ;
  wire \i_/s_preadr_reg[7]_i_171_n_0 ;
  wire \i_/s_preadr_reg[7]_i_184_n_0 ;
  wire \i_/s_preadr_reg[7]_i_186_n_0 ;
  wire \i_/s_preadr_reg[7]_i_31_n_0 ;
  wire \i_/s_preadr_reg[7]_i_35_n_0 ;
  wire \i_/s_preadr_reg[7]_i_40_n_0 ;
  wire \i_/s_preadr_reg[7]_i_41_n_0 ;
  wire \i_/s_preadr_reg[7]_i_42_n_0 ;
  wire \i_/s_preadr_reg[7]_i_60_n_0 ;
  wire \i_/s_preadr_reg[7]_i_94_n_0 ;
  wire \i_/s_preadr_reg[7]_i_95_n_0 ;
  wire \i_/sp[7]_i_11_n_0 ;
  wire \i_/sp[7]_i_21_n_0 ;
  wire \i_/sp[7]_i_22_n_0 ;
  wire \i_/sp[7]_i_28_n_0 ;
  wire \i_/sp[7]_i_29_n_0 ;
  wire \i_/sp[7]_i_30_n_0 ;
  wire \i_/sp[7]_i_31_n_0 ;
  wire \i_/sp[7]_i_32_n_0 ;
  wire \i_/sp[7]_i_33_n_0 ;
  wire \i_/sp[7]_i_34_n_0 ;
  wire \i_/sp[7]_i_38_n_0 ;
  wire \i_/sp[7]_i_39_n_0 ;
  wire \i_/sp[7]_i_40_n_0 ;
  wire \i_/sp[7]_i_41_n_0 ;
  wire \i_/sp[7]_i_42_n_0 ;
  wire \i_/sp[7]_i_9_n_0 ;
  wire \i_/sp_reg[7]_i_10_n_0 ;
  wire \i_/sp_reg[7]_i_19_n_0 ;
  wire \i_/sp_reg[7]_i_20_n_0 ;
  wire \i_/sp_reg[7]_i_23_n_0 ;
  wire \i_/state[0]_i_10_n_0 ;
  wire \i_/state[0]_i_11_n_0 ;
  wire \i_/state[0]_i_12_0 ;
  wire \i_/state[0]_i_12_1 ;
  wire \i_/state[0]_i_12_n_0 ;
  wire \i_/state[0]_i_13_n_0 ;
  wire \i_/state[0]_i_14_n_0 ;
  wire \i_/state[0]_i_15_n_0 ;
  wire \i_/state[0]_i_18_n_0 ;
  wire \i_/state[0]_i_2_n_0 ;
  wire \i_/state[0]_i_3_n_0 ;
  wire \i_/state[0]_i_4_n_0 ;
  wire \i_/state[0]_i_5_n_0 ;
  wire \i_/state[0]_i_6_n_0 ;
  wire \i_/state[0]_i_7_n_0 ;
  wire \i_/state[0]_i_8_n_0 ;
  wire \i_/state[1]_i_11_n_0 ;
  wire \i_/state[1]_i_12_n_0 ;
  wire \i_/state[1]_i_13_n_0 ;
  wire \i_/state[1]_i_14_n_0 ;
  wire \i_/state[1]_i_15_n_0 ;
  wire \i_/state[1]_i_16_n_0 ;
  wire \i_/state[1]_i_17_n_0 ;
  wire \i_/state[1]_i_18_n_0 ;
  wire \i_/state[1]_i_19_n_0 ;
  wire \i_/state[1]_i_20_n_0 ;
  wire \i_/state[1]_i_21_n_0 ;
  wire \i_/state[1]_i_2_n_0 ;
  wire \i_/state[1]_i_3_n_0 ;
  wire \i_/state[1]_i_5_n_0 ;
  wire \i_/state[1]_i_6_n_0 ;
  wire \i_/state[1]_i_7_n_0 ;
  wire \i_/state[1]_i_8_n_0 ;
  wire \i_/state[2]_i_3_n_0 ;
  wire \i_/state[2]_i_4_n_0 ;
  wire \i_/state[2]_i_6_n_0 ;
  wire \i_/state_reg[1]_i_10_0 ;
  wire \i_/state_reg[1]_i_10_n_0 ;
  wire \i_/state_reg[1]_i_4_n_0 ;
  wire \i_/state_reg[1]_i_9_n_0 ;
  wire [4:0]ie;
  wire \ie_reg[0] ;
  wire \ie_reg[2] ;
  wire \ie_reg[3] ;
  wire intblock_o;
  wire [4:0]ip;
  wire \ip_reg[0] ;
  wire \ip_reg[0]_0 ;
  wire \ip_reg[1] ;
  wire \ip_reg[1]_0 ;
  wire \ip_reg[3] ;
  wire \ip_reg[3]_0 ;
  wire \ip_reg[4] ;
  wire outreg_reg;
  wire outreg_reg_0;
  wire outreg_reg_1;
  wire outreg_reg_10;
  wire outreg_reg_2;
  wire outreg_reg_3;
  wire outreg_reg_4;
  wire outreg_reg_5;
  wire outreg_reg_6;
  wire outreg_reg_7;
  wire outreg_reg_8;
  wire outreg_reg_9;
  wire \pc[15]_i_61 ;
  wire \pc[15]_i_61_0 ;
  wire reset;
  wire [3:0]s_adr_mux;
  wire [0:0]s_adrx_mux;
  wire [5:0]s_alu_cmd;
  wire [7:0]s_alu_data0;
  wire \s_alu_data0[0]_repN_alias ;
  wire [3:0]s_bdata_mux;
  wire s_bit_data;
  wire [7:0]s_command;
  wire [0:0]s_cy;
  wire [3:0]s_data_mux;
  wire s_ext1isrh_d_reg;
  wire s_ext1isrh_d_reg_0;
  wire [1:0]s_help16_en;
  wire [3:0]s_help_en;
  wire s_helpb_reg;
  wire s_helpb_reg_0;
  wire s_ie0;
  wire s_ie1;
  wire s_intblock_o_reg;
  wire s_intblock_o_reg_0;
  wire s_intblock_o_reg_0_repN_alias;
  wire s_intblock_o_reg_1;
  wire s_intblock_o_reg_1_repN;
  wire s_intblock_o_reg_1_repN_1;
  wire s_inthigh;
  wire s_inthigh_reg;
  wire s_intlow;
  wire s_intlow_reg;
  wire s_intpre;
  wire s_intpre0;
  wire s_intpre2;
  wire s_intpre2_reg;
  wire s_intpre2_reg_0;
  wire [3:0]s_pc_inc_en;
  wire s_ramx_wr;
  wire [2:0]s_regs_wr_en;
  wire s_tf0;
  wire s_tf1;
  wire s_ti;
  wire [2:0]state_o;
  wire \state_reg[0] ;
  wire [2:0]\state_reg[1] ;
  wire \state_reg[2] ;
  wire \tcon_reg[0][1] ;
  wire \tcon_reg[0][1]_0 ;
  wire \tcon_reg[0][1]_1 ;
  wire \tcon_reg[0][1]_2 ;
  wire \tcon_reg[0][1]_3 ;

  assign \i_/pc[15]_i_60_n_0_alias  = \i_/pc[15]_i_60_n_0 ;
  LUT6 #(
    .INIT(64'h0000040000003000)) 
    \i_/b[7]_i_13 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_command[2]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(\i_/s_preadr[7]_i_137_0 ),
        .O(\i_/b[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h003000001F000000)) 
    \i_/b[7]_i_14 
       (.I0(s_helpb_reg_0),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(s_command[2]),
        .I4(\i_/b[7]_i_20_n_0 ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/b[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \i_/b[7]_i_15 
       (.I0(\i_/b[7]_i_21_n_0 ),
        .I1(state_o[0]),
        .I2(\i_/b[7]_i_22_n_0 ),
        .I3(ie[3]),
        .I4(s_tf1),
        .I5(\i_/b[7]_i_7_0 ),
        .O(\i_/b[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3C0088880C008888)) 
    \i_/b[7]_i_16 
       (.I0(\i_/b[7]_i_24_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(\i_/s_help16[15]_i_10_n_0 ),
        .I4(D[0]),
        .I5(s_helpb_reg_0),
        .O(\i_/b[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \i_/b[7]_i_2 
       (.I0(state_o[1]),
        .I1(\i_/b[7]_i_5_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/b[7]_i_6_n_0 ),
        .I4(state_o[2]),
        .I5(\i_/b[7]_i_7_n_0 ),
        .O(s_regs_wr_en[1]));
  LUT6 #(
    .INIT(64'hDD0D000DDD0DDD0D)) 
    \i_/b[7]_i_20 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .I2(Q),
        .I3(\i_/g0_b0_i_23_0 ),
        .I4(reset),
        .I5(DOUTADOUT),
        .O(\i_/b[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/b[7]_i_21 
       (.I0(\i_/b[7]_i_25_n_0 ),
        .I1(\i_/b_reg[7]_i_26_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/b[7]_i_27_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/b[7]_i_28_n_0 ),
        .O(\i_/b[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCDDDDDDDC8888888)) 
    \i_/b[7]_i_22 
       (.I0(ip[3]),
        .I1(outreg_reg_2),
        .I2(ip[2]),
        .I3(ie[2]),
        .I4(s_ie1),
        .I5(\ip_reg[1]_0 ),
        .O(\i_/b[7]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_/b[7]_i_24 
       (.I0(s_command[2]),
        .I1(\i_/g0_b0_i_57_n_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .O(\i_/b[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h3F00BF8F3F00B080)) 
    \i_/b[7]_i_25 
       (.I0(\i_/s_ext1isr_d_i_6_n_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(\i_/s_preadr[7]_i_58_0 ),
        .I5(\i_/g0_b0_i_82_n_0 ),
        .O(\i_/b[7]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h3F008080)) 
    \i_/b[7]_i_27 
       (.I0(\i_/s_ext1isr_d_i_6_n_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(D[0]),
        .O(\i_/b[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00F00000C3020000)) 
    \i_/b[7]_i_28 
       (.I0(s_helpb_reg_0),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(D[0]),
        .I3(s_command[2]),
        .I4(\i_/b[7]_i_20_n_0 ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/b[7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/b[7]_i_30 
       (.I0(outreg_reg_2),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(\tcon_reg[0][1]_2 ),
        .O(\ip_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000003000E0)) 
    \i_/b[7]_i_32 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(s_command[2]),
        .I2(\i_/state[0]_i_11_n_0 ),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/psw[6]_i_28_0 ),
        .I5(D[0]),
        .O(\i_/b[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAB00A800AA00AA00)) 
    \i_/b[7]_i_33 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/psw[6]_i_28_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(s_command[2]),
        .I5(D[0]),
        .O(\i_/b[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \i_/b[7]_i_34 
       (.I0(\i_/dpl[3]_i_47_n_0 ),
        .I1(s_helpb_reg),
        .I2(s_helpb_reg_0),
        .I3(\i_/dpl[3]_i_46_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/b[7]_i_38_n_0 ),
        .O(\i_/b[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/b[7]_i_35 
       (.I0(\i_/b[7]_i_39_n_0 ),
        .I1(\i_/b[7]_i_40_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/b[7]_i_41_n_0 ),
        .I4(s_helpb_reg_0),
        .I5(\i_/b[7]_i_42_n_0 ),
        .O(\i_/b[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \i_/b[7]_i_36 
       (.I0(s_ie0),
        .I1(ie[0]),
        .I2(ip[0]),
        .I3(\i_/b_reg[7]_i_43_n_0 ),
        .I4(ip[4]),
        .I5(outreg_reg_2),
        .O(\tcon_reg[0][1]_2 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \i_/b[7]_i_37 
       (.I0(ip[0]),
        .I1(\i_/b[7]_i_44_n_0 ),
        .I2(ip[4]),
        .I3(\i_/b[7]_i_45_n_0 ),
        .O(\ip_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA3AAC0)) 
    \i_/b[7]_i_38 
       (.I0(s_helpb_reg),
        .I1(D[0]),
        .I2(s_command[1]),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/b[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00530050)) 
    \i_/b[7]_i_39 
       (.I0(s_helpb_reg),
        .I1(D[0]),
        .I2(s_command[1]),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/b[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA3AAF2)) 
    \i_/b[7]_i_40 
       (.I0(s_helpb_reg),
        .I1(D[0]),
        .I2(s_command[1]),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/b[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFF55FF5DFF55FF10)) 
    \i_/b[7]_i_41 
       (.I0(s_helpb_reg),
        .I1(D[0]),
        .I2(s_command[2]),
        .I3(\state_reg[2] ),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(s_command[1]),
        .O(\i_/b[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \i_/b[7]_i_42 
       (.I0(s_helpb_reg),
        .I1(s_command[2]),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(s_command[1]),
        .I4(D[0]),
        .I5(\state_reg[2] ),
        .O(\i_/b[7]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/b[7]_i_44 
       (.I0(\i_/b_reg[7]_i_43_n_0 ),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/b_reg[7]_i_48_n_0 ),
        .O(\i_/b[7]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/b[7]_i_45 
       (.I0(outreg_reg_2),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/b_reg[7]_i_48_n_0 ),
        .O(\i_/b[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \i_/b[7]_i_46 
       (.I0(\i_/s_preadr[7]_i_158_n_0 ),
        .I1(s_helpb_reg),
        .I2(s_helpb_reg_0),
        .I3(\i_/b[7]_i_49_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/b[7]_i_50_n_0 ),
        .O(\i_/b[7]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/b[7]_i_47 
       (.I0(\i_/b[7]_i_51_n_0 ),
        .I1(s_helpb_reg_0),
        .I2(\i_/b_reg[7]_i_52_n_0 ),
        .I3(s_command[6]),
        .I4(\i_/b[7]_i_53_n_0 ),
        .O(\i_/b[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF4FFF00B000)) 
    \i_/b[7]_i_49 
       (.I0(\i_/psw[6]_i_28_0 ),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_command[2]),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(D[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/b[7]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/b[7]_i_5 
       (.I0(\i_/b[7]_i_13_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_preadr[7]_i_32_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/g0_b0_i_43_n_0 ),
        .O(\i_/b[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/b[7]_i_50 
       (.I0(\i_/psw[6]_i_88_n_0 ),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/b[7]_i_56_n_0 ),
        .I3(s_helpb_reg),
        .I4(\i_/s_preadr[7]_i_157_n_0 ),
        .O(\i_/b[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFACFFAF53005000)) 
    \i_/b[7]_i_51 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(\i_/b[7]_i_57_n_0 ),
        .I4(s_command[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/b[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFB38FBFBCB080808)) 
    \i_/b[7]_i_53 
       (.I0(\i_/b[7]_i_60_n_0 ),
        .I1(s_helpb_reg_0),
        .I2(s_helpb_reg),
        .I3(\i_/s_help[7]_i_117_n_0 ),
        .I4(\i_/state_reg[1]_i_10_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/b[7]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \i_/b[7]_i_54 
       (.I0(\i_/dpl[7]_i_36_n_0 ),
        .I1(s_helpb_reg),
        .I2(s_helpb_reg_0),
        .I3(\i_/s_helpb_i_10_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/b[7]_i_61_n_0 ),
        .O(\i_/b[7]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/b[7]_i_55 
       (.I0(\i_/b[7]_i_62_n_0 ),
        .I1(\i_/pc[15]_i_62_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/b[7]_i_63_n_0 ),
        .I4(s_helpb_reg_0),
        .I5(\i_/s_preadr[7]_i_33_n_0 ),
        .O(\i_/b[7]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \i_/b[7]_i_56 
       (.I0(s_command[2]),
        .I1(\i_/s_preadr[7]_i_177_n_0 ),
        .I2(D[2]),
        .I3(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/b[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h4447777755555555)) 
    \i_/b[7]_i_57 
       (.I0(D[2]),
        .I1(intblock_o),
        .I2(\i_/s_preadr[7]_i_187_0 ),
        .I3(s_ti),
        .I4(ie[4]),
        .I5(s_intpre2),
        .O(\i_/b[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF301000C00)) 
    \i_/b[7]_i_58 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(D[2]),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(s_command[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/b[7]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    \i_/b[7]_i_59 
       (.I0(\i_/s_help[7]_i_70_0 ),
        .I1(D[2]),
        .I2(\i_/s_ext1isr_d_i_8_n_0 ),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(\i_/s_preadr[7]_i_177_n_0 ),
        .O(\i_/b[7]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/b[7]_i_6 
       (.I0(\i_/b[7]_i_14_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_preadr[7]_i_32_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/g0_b0_i_43_n_0 ),
        .O(\i_/b[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF23FF00DC00)) 
    \i_/b[7]_i_60 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(\i_/psw[6]_i_28_0 ),
        .I2(s_command[2]),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(D[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/b[7]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AC00AA003000)) 
    \i_/b[7]_i_61 
       (.I0(s_helpb_reg),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(s_command[1]),
        .O(\i_/b[7]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0053000000500000)) 
    \i_/b[7]_i_62 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_command[1]),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(s_command[2]),
        .O(\i_/b[7]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h5555000051D00000)) 
    \i_/b[7]_i_63 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_command[1]),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/b[7]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \i_/b[7]_i_7 
       (.I0(\i_/b[7]_i_15_n_0 ),
        .I1(state_o[1]),
        .I2(\i_/g0_b0_i_46_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/b[7]_i_16_n_0 ),
        .I5(state_o[0]),
        .O(\i_/b[7]_i_7_n_0 ));
  MUXF7 \i_/b_reg[7]_i_26 
       (.I0(\i_/b[7]_i_32_n_0 ),
        .I1(\i_/b[7]_i_33_n_0 ),
        .O(\i_/b_reg[7]_i_26_n_0 ),
        .S(s_helpb_reg_0));
  MUXF7 \i_/b_reg[7]_i_29 
       (.I0(\i_/b[7]_i_34_n_0 ),
        .I1(\i_/b[7]_i_35_n_0 ),
        .O(outreg_reg_2),
        .S(s_command[7]));
  MUXF7 \i_/b_reg[7]_i_43 
       (.I0(\i_/b[7]_i_46_n_0 ),
        .I1(\i_/b[7]_i_47_n_0 ),
        .O(\i_/b_reg[7]_i_43_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/b_reg[7]_i_48 
       (.I0(\i_/b[7]_i_54_n_0 ),
        .I1(\i_/b[7]_i_55_n_0 ),
        .O(\i_/b_reg[7]_i_48_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/b_reg[7]_i_52 
       (.I0(\i_/b[7]_i_58_n_0 ),
        .I1(\i_/b[7]_i_59_n_0 ),
        .O(\i_/b_reg[7]_i_52_n_0 ),
        .S(s_helpb_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/dpl[3]_i_16 
       (.I0(\i_/dpl[3]_i_33_n_0 ),
        .I1(s_command[7]),
        .I2(\i_/g0_b0_i_43_n_0 ),
        .O(\i_/dpl[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/dpl[3]_i_17 
       (.I0(\i_/dpl[3]_i_34_n_0 ),
        .I1(\i_/dpl[3]_i_35_n_0 ),
        .I2(s_command[7]),
        .I3(\state_reg[2] ),
        .I4(s_command[6]),
        .I5(\i_/dpl[3]_i_36_n_0 ),
        .O(\i_/dpl[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hE4440000)) 
    \i_/dpl[3]_i_33 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[7]_i_36_n_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/s_helpb_i_10_n_0 ),
        .I4(s_command[6]),
        .O(\i_/dpl[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \i_/dpl[3]_i_34 
       (.I0(\i_/dpl[3]_i_46_n_0 ),
        .I1(s_helpb_reg_0),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(s_helpb_reg),
        .I5(\i_/dpl[3]_i_47_n_0 ),
        .O(\i_/dpl[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \i_/dpl[3]_i_35 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .I2(s_helpb_reg_0),
        .I3(\i_/psw[6]_i_40_n_0 ),
        .O(\i_/dpl[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000100C0)) 
    \i_/dpl[3]_i_36 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/dpl[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFCE230E200000000)) 
    \i_/dpl[3]_i_37 
       (.I0(\i_/dpl[3]_i_48_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/dpl[7]_i_24_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/dpl[3]_i_49_n_0 ),
        .I5(state_o[0]),
        .O(\i_/dpl[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/dpl[3]_i_38 
       (.I0(\i_/dpl[3]_i_50_n_0 ),
        .I1(\i_/s_helpb_i_37_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/dpl_reg[3]_i_51_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/s_helpb_i_39_n_0 ),
        .O(\i_/dpl[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFFFBF0F0FFF0)) 
    \i_/dpl[3]_i_46 
       (.I0(s_command[1]),
        .I1(D[0]),
        .I2(D[2]),
        .I3(s_intpre2),
        .I4(intblock_o),
        .I5(s_command[2]),
        .O(\i_/dpl[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h01000100FFFF0100)) 
    \i_/dpl[3]_i_47 
       (.I0(D[0]),
        .I1(s_command[1]),
        .I2(D[2]),
        .I3(s_command[2]),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/dpl[3]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000003A00000)) 
    \i_/dpl[3]_i_48 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(D[0]),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_14_n_0 ),
        .I5(s_command[1]),
        .O(\i_/dpl[3]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \i_/dpl[3]_i_49 
       (.I0(\i_/dpl[3]_i_58_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/g0_b0_i_32_n_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/dpl[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h8F0C80008C3F8000)) 
    \i_/dpl[3]_i_50 
       (.I0(\i_/s_helpb_i_10_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(s_ext1isrh_d_reg_0),
        .I4(\i_/dpl[7]_i_37_n_0 ),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/dpl[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAA00A000AA003C00)) 
    \i_/dpl[3]_i_58 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_command[2]),
        .I3(\i_/g0_b0_i_57_n_0 ),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(s_command[1]),
        .O(\i_/dpl[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h3088308833BB0088)) 
    \i_/dpl[3]_i_59 
       (.I0(\i_/s_helpb_i_10_n_0 ),
        .I1(s_ext1isrh_d_reg_0),
        .I2(\i_/s_ext1isr_d_i_6_n_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .I4(\i_/dpl[7]_i_37_n_0 ),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/dpl[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \i_/dpl[3]_i_6 
       (.I0(state_o[1]),
        .I1(\i_/dpl[3]_i_16_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/dpl[3]_i_17_n_0 ),
        .I4(state_o[2]),
        .I5(\i_/dpl_reg[3]_i_18_n_0 ),
        .O(s_data_mux[1]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \i_/dpl[3]_i_60 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(\i_/mem0_reg_bram_0_i_43_n_0 ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(\i_/dpl[7]_i_35_n_0 ),
        .I4(D[0]),
        .I5(\i_/state[0]_i_18_n_0 ),
        .O(\i_/dpl[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h5554551D00000000)) 
    \i_/dpl[7]_i_100 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(D[2]),
        .I4(s_command[1]),
        .I5(\i_/state[0]_i_11_n_0 ),
        .O(\i_/dpl[7]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h3033300030883088)) 
    \i_/dpl[7]_i_12 
       (.I0(\i_/dpl[7]_i_22_n_0 ),
        .I1(state_o[2]),
        .I2(\i_/dpl_reg[7]_i_23_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/dpl[7]_i_24_n_0 ),
        .I5(state_o[0]),
        .O(s_data_mux[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \i_/dpl[7]_i_20 
       (.I0(\i_/dpl_reg[7]_i_33_n_0 ),
        .I1(state_o[1]),
        .I2(\i_/dpl[7]_i_24_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/dpl[7]_i_34_n_0 ),
        .I5(state_o[0]),
        .O(\i_/dpl[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h80800A0000000000)) 
    \i_/dpl[7]_i_21 
       (.I0(s_command[6]),
        .I1(\i_/dpl[7]_i_35_n_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\i_/dpl[7]_i_36_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(s_command[7]),
        .O(\i_/dpl[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \i_/dpl[7]_i_22 
       (.I0(s_command[6]),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/dpl[7]_i_37_n_0 ),
        .I3(D[0]),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(s_command[7]),
        .O(\i_/dpl[7]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_/dpl[7]_i_24 
       (.I0(\i_/dpl[7]_i_41_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/dpl[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFA0000C000C00)) 
    \i_/dpl[7]_i_34 
       (.I0(\i_/dpl[7]_i_60_n_0 ),
        .I1(\i_/g0_b0_i_32_n_0 ),
        .I2(s_ext1isrh_d_reg),
        .I3(s_command[6]),
        .I4(\i_/dpl[7]_i_41_n_0 ),
        .I5(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/dpl[7]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hFF0F8808)) 
    \i_/dpl[7]_i_35 
       (.I0(D[1]),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(\i_/psw[6]_i_56_0 ),
        .O(\i_/dpl[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010110000)) 
    \i_/dpl[7]_i_36 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(intblock_o),
        .I3(s_intpre2),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/dpl[7]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h000000A2)) 
    \i_/dpl[7]_i_37 
       (.I0(D[1]),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .O(\i_/dpl[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hB888F333B888C000)) 
    \i_/dpl[7]_i_39 
       (.I0(\i_/dpl[7]_i_61_n_0 ),
        .I1(s_command[7]),
        .I2(\i_/dpl[7]_i_62_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(s_command[6]),
        .I5(\i_/dpl[7]_i_63_n_0 ),
        .O(\i_/dpl[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800003000)) 
    \i_/dpl[7]_i_40 
       (.I0(\i_/dpl[7]_i_64_n_0 ),
        .I1(s_command[7]),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/s_ext1isrh_d_i_4_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(s_command[6]),
        .O(\i_/dpl[7]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \i_/dpl[7]_i_41 
       (.I0(\i_/s_help[7]_i_70_0 ),
        .I1(\i_/state[0]_i_15_n_0 ),
        .I2(D[0]),
        .O(\i_/dpl[7]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \i_/dpl[7]_i_42 
       (.I0(\i_/dpl[7]_i_65_n_0 ),
        .I1(\i_/dpl_reg[7]_i_66_n_0 ),
        .I2(state_o[1]),
        .I3(\i_/dpl[7]_i_67_n_0 ),
        .I4(state_o[0]),
        .O(\i_/dpl[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \i_/dpl[7]_i_43 
       (.I0(state_o[1]),
        .I1(\i_/dpl[7]_i_68_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/dpl[7]_i_69_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_43_n_0 ),
        .O(\i_/dpl[7]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/dpl[7]_i_58 
       (.I0(\i_/dpl_reg[7]_i_76_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/dpl[7]_i_77_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/dpl[7]_i_78_n_0 ),
        .O(\i_/dpl[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/dpl[7]_i_59 
       (.I0(\i_/dpl[7]_i_79_n_0 ),
        .I1(\i_/dpl[7]_i_80_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/dpl[7]_i_81_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/dpl[7]_i_82_n_0 ),
        .O(\i_/dpl[7]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/dpl[7]_i_60 
       (.I0(\i_/s_preadr[7]_i_54_n_0 ),
        .I1(D[0]),
        .I2(\i_/s_preadr[7]_i_55_n_0 ),
        .O(\i_/dpl[7]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h1010201080802000)) 
    \i_/dpl[7]_i_61 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(D[1]),
        .I2(\i_/b[7]_i_20_n_0 ),
        .I3(\i_/dpl[3]_i_49_0 ),
        .I4(s_command[1]),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/dpl[7]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0000101100000000)) 
    \i_/dpl[7]_i_62 
       (.I0(s_command[1]),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(intblock_o),
        .I3(s_intpre2),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/dpl[7]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h40480000)) 
    \i_/dpl[7]_i_63 
       (.I0(s_command[1]),
        .I1(\i_/dpl[7]_i_83_n_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/dpl[7]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0000000070404040)) 
    \i_/dpl[7]_i_64 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(\i_/state[0]_i_11_n_0 ),
        .I3(s_command[1]),
        .I4(s_command[2]),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/dpl[7]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/dpl[7]_i_65 
       (.I0(\i_/dpl[7]_i_84_n_0 ),
        .I1(\i_/dpl[7]_i_85_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/dpl[7]_i_86_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/dpl[7]_i_87_n_0 ),
        .O(\i_/dpl[7]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hC400FFFFC4000000)) 
    \i_/dpl[7]_i_67 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/g0_b0_i_32_n_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(s_command[6]),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_46_n_0 ),
        .O(\i_/dpl[7]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hC400FFFFC4000000)) 
    \i_/dpl[7]_i_68 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[7]_i_36_n_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(s_command[6]),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_43_n_0 ),
        .O(\i_/dpl[7]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h8CFF8C00)) 
    \i_/dpl[7]_i_69 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/dpl[7]_i_36_n_0 ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(s_command[6]),
        .I4(\i_/g0_b0_i_23_n_0 ),
        .O(\i_/dpl[7]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h080008008CFF8C00)) 
    \i_/dpl[7]_i_77 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(\i_/dpl[7]_i_83_n_0 ),
        .I2(s_command[1]),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(\i_/g0_b0_i_75_n_0 ),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/dpl[7]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hBBFC883000000000)) 
    \i_/dpl[7]_i_78 
       (.I0(\i_/sp[7]_i_40_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/dpl[7]_i_93_n_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(\i_/dpl[7]_i_62_n_0 ),
        .I5(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/dpl[7]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hB3808383B3808080)) 
    \i_/dpl[7]_i_79 
       (.I0(\i_/dpl[7]_i_35_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(s_ext1isrh_d_reg),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(\i_/state_reg[1]_i_10_0 ),
        .I5(\i_/dpl[7]_i_94_n_0 ),
        .O(\i_/dpl[7]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h3033300030883088)) 
    \i_/dpl[7]_i_80 
       (.I0(\i_/mem0_reg_bram_0_i_40_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/dpl[7]_i_35_n_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(\i_/dpl[7]_i_37_n_0 ),
        .I5(\i_/state_reg[1]_i_10_0 ),
        .O(\i_/dpl[7]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_/dpl[7]_i_81 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/dpl[7]_i_37_n_0 ),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/dpl[7]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \i_/dpl[7]_i_82 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/s_ext1isr_d_i_6_n_0 ),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/dpl[7]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h0045)) 
    \i_/dpl[7]_i_83 
       (.I0(\i_/psw[6]_i_56_0 ),
        .I1(intblock_o),
        .I2(s_intpre2),
        .I3(D[1]),
        .O(\i_/dpl[7]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hFF22FF2BDD00D400)) 
    \i_/dpl[7]_i_84 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(\state_reg[2] ),
        .I4(s_command[1]),
        .I5(\i_/dpl[7]_i_95_n_0 ),
        .O(\i_/dpl[7]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hFF50EF4FAF00E040)) 
    \i_/dpl[7]_i_85 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[7]_i_96_n_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\state_reg[2] ),
        .I4(\i_/dpl[3]_i_49_0 ),
        .I5(\i_/sp[7]_i_42_n_0 ),
        .O(\i_/dpl[7]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \i_/dpl[7]_i_86 
       (.I0(\i_/sp[7]_i_42_n_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(\state_reg[2] ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(\i_/state[1]_i_15_n_0 ),
        .O(\i_/dpl[7]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CFC5FF00CAC0)) 
    \i_/dpl[7]_i_87 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\state_reg[2] ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(\i_/pc[15]_i_74_n_0 ),
        .I4(\i_/dpl[3]_i_49_0 ),
        .I5(\i_/sp[7]_i_42_n_0 ),
        .O(\i_/dpl[7]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/dpl[7]_i_88 
       (.I0(\i_/sp[7]_i_40_n_0 ),
        .I1(\i_/s_helpb_i_10_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/dpl[7]_i_97_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(\i_/g0_b0_i_82_n_0 ),
        .O(\i_/dpl[7]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/dpl[7]_i_89 
       (.I0(\i_/dpl[7]_i_98_n_0 ),
        .I1(\i_/dpl[7]_i_99_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/dpl[7]_i_100_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(\i_/pc[15]_i_71_n_0 ),
        .O(\i_/dpl[7]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000CD8A0000)) 
    \i_/dpl[7]_i_91 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/psw[6]_i_28_0 ),
        .I2(D[0]),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/dpl[7]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hCC00C000CC008B00)) 
    \i_/dpl[7]_i_92 
       (.I0(D[0]),
        .I1(s_ext1isrh_d_reg),
        .I2(s_command[2]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(\i_/psw[6]_i_28_0 ),
        .O(\i_/dpl[7]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h0000110100002202)) 
    \i_/dpl[7]_i_93 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(s_command[1]),
        .O(\i_/dpl[7]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h0045)) 
    \i_/dpl[7]_i_94 
       (.I0(\i_/psw[6]_i_56_0 ),
        .I1(intblock_o),
        .I2(s_intpre2),
        .I3(s_command[1]),
        .O(\i_/dpl[7]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \i_/dpl[7]_i_95 
       (.I0(D[2]),
        .I1(s_command[2]),
        .I2(s_intpre2),
        .I3(intblock_o),
        .O(\i_/dpl[7]_i_95_n_0 ));
  LUT5 #(
    .INIT(32'h0F001F11)) 
    \i_/dpl[7]_i_96 
       (.I0(\i_/s_help[7]_i_70_0 ),
        .I1(s_command[2]),
        .I2(intblock_o),
        .I3(s_intpre2),
        .I4(D[2]),
        .O(\i_/dpl[7]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFBCBC00BC)) 
    \i_/dpl[7]_i_97 
       (.I0(s_command[1]),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(s_intpre2),
        .I4(intblock_o),
        .I5(D[2]),
        .O(\i_/dpl[7]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h55550000030C0000)) 
    \i_/dpl[7]_i_98 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_command[1]),
        .I3(D[1]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(D[2]),
        .O(\i_/dpl[7]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h0000080001000A00)) 
    \i_/dpl[7]_i_99 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(s_command[1]),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/dpl[7]_i_99_n_0 ));
  MUXF7 \i_/dpl_reg[3]_i_18 
       (.I0(\i_/dpl[3]_i_37_n_0 ),
        .I1(\i_/dpl[3]_i_38_n_0 ),
        .O(\i_/dpl_reg[3]_i_18_n_0 ),
        .S(state_o[1]));
  MUXF7 \i_/dpl_reg[3]_i_51 
       (.I0(\i_/dpl[3]_i_59_n_0 ),
        .I1(\i_/dpl[3]_i_60_n_0 ),
        .O(\i_/dpl_reg[3]_i_51_n_0 ),
        .S(s_command[6]));
  MUXF7 \i_/dpl_reg[7]_i_11 
       (.I0(\i_/dpl[7]_i_20_n_0 ),
        .I1(\i_/dpl[7]_i_21_n_0 ),
        .O(s_data_mux[2]),
        .S(state_o[2]));
  MUXF7 \i_/dpl_reg[7]_i_23 
       (.I0(\i_/dpl[7]_i_39_n_0 ),
        .I1(\i_/dpl[7]_i_40_n_0 ),
        .O(\i_/dpl_reg[7]_i_23_n_0 ),
        .S(state_o[0]));
  MUXF7 \i_/dpl_reg[7]_i_25 
       (.I0(\i_/dpl[7]_i_42_n_0 ),
        .I1(\i_/dpl[7]_i_43_n_0 ),
        .O(s_data_mux[0]),
        .S(state_o[2]));
  MUXF7 \i_/dpl_reg[7]_i_33 
       (.I0(\i_/dpl[7]_i_58_n_0 ),
        .I1(\i_/dpl[7]_i_59_n_0 ),
        .O(\i_/dpl_reg[7]_i_33_n_0 ),
        .S(state_o[0]));
  MUXF7 \i_/dpl_reg[7]_i_66 
       (.I0(\i_/dpl[7]_i_88_n_0 ),
        .I1(\i_/dpl[7]_i_89_n_0 ),
        .O(\i_/dpl_reg[7]_i_66_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/dpl_reg[7]_i_76 
       (.I0(\i_/dpl[7]_i_91_n_0 ),
        .I1(\i_/dpl[7]_i_92_n_0 ),
        .O(\i_/dpl_reg[7]_i_76_n_0 ),
        .S(\i_/dpl_reg[3]_i_51_0 ));
  MUXF7 \i_/g0_b0_i_1 
       (.I0(\i_/g0_b0_i_6_n_0 ),
        .I1(\i_/g0_b0_i_7_n_0 ),
        .O(s_alu_cmd[0]),
        .S(state_o[2]));
  LUT6 #(
    .INIT(64'h808000005000DC8C)) 
    \i_/g0_b0_i_10 
       (.I0(s_command[7]),
        .I1(\i_/g0_b0_i_32_n_0 ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(\i_/g0_b0_i_34_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(s_command[6]),
        .O(\i_/g0_b0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \i_/g0_b0_i_11 
       (.I0(state_o[1]),
        .I1(\i_/g0_b0_i_25_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/g0_b0_i_26_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_35_n_0 ),
        .O(\i_/g0_b0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/g0_b0_i_12 
       (.I0(\i_/g0_b0_i_25_n_0 ),
        .I1(\i_/g0_b0_i_36_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/g0_b0_i_37_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_38_n_0 ),
        .O(\i_/g0_b0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8000800000FF0000)) 
    \i_/g0_b0_i_13 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/g0_b0_i_32_n_0 ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(s_command[7]),
        .I4(\i_/g0_b0_i_39_n_0 ),
        .I5(s_command[6]),
        .O(\i_/g0_b0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010FF1000)) 
    \i_/g0_b0_i_14 
       (.I0(state_o[1]),
        .I1(state_o[0]),
        .I2(\i_/g0_b0_i_23_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/g0_b0_i_40_n_0 ),
        .I5(s_command[6]),
        .O(\i_/g0_b0_i_14_n_0 ));
  MUXF8 \i_/g0_b0_i_15 
       (.I0(\i_/g0_b0_i_41_n_0 ),
        .I1(\i_/g0_b0_i_42_n_0 ),
        .O(\i_/g0_b0_i_15_n_0 ),
        .S(state_o[0]));
  LUT6 #(
    .INIT(64'h0004440400000000)) 
    \i_/g0_b0_i_16 
       (.I0(s_command[6]),
        .I1(\i_/g0_b0_i_32_n_0 ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(s_command[7]),
        .I4(s_ext1isrh_d_reg_0),
        .I5(state_o[0]),
        .O(\i_/g0_b0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \i_/g0_b0_i_17 
       (.I0(state_o[1]),
        .I1(\i_/g0_b0_i_25_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/g0_b0_i_26_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_43_n_0 ),
        .O(\i_/g0_b0_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \i_/g0_b0_i_18 
       (.I0(state_o[0]),
        .I1(\i_/g0_b0_i_44_n_0 ),
        .I2(\i_/g0_b0_i_45_n_0 ),
        .O(\i_/g0_b0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \i_/g0_b0_i_19 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/g0_b0_i_32_n_0 ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(s_command[6]),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_46_n_0 ),
        .O(\i_/g0_b0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \i_/g0_b0_i_2 
       (.I0(\i_/g0_b0_i_8_n_0 ),
        .I1(state_o[2]),
        .I2(\i_/g0_b0_i_9_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/g0_b0_i_10_n_0 ),
        .I5(state_o[0]),
        .O(s_alu_cmd[1]));
  MUXF7 \i_/g0_b0_i_20 
       (.I0(\i_/g0_b0_i_47_n_0 ),
        .I1(\i_/g0_b0_i_48_n_0 ),
        .O(\i_/g0_b0_i_20_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/g0_b0_i_21 
       (.I0(\i_/g0_b0_i_49_n_0 ),
        .I1(\i_/g0_b0_i_50_n_0 ),
        .O(\i_/g0_b0_i_21_n_0 ),
        .S(s_command[7]));
  LUT6 #(
    .INIT(64'h000000000F200020)) 
    \i_/g0_b0_i_22 
       (.I0(\i_/g0_b0_i_32_n_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_command[7]),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(\i_/g0_b0_i_34_n_0 ),
        .I5(s_command[6]),
        .O(\i_/g0_b0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \i_/g0_b0_i_23 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(\i_/g0_b0_i_51_n_0 ),
        .I3(D[1]),
        .I4(\i_/dpl[3]_i_49_0 ),
        .I5(s_ext1isrh_d_reg_0),
        .O(\i_/g0_b0_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \i_/g0_b0_i_24 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/psw[6]_i_24_n_0 ),
        .I2(s_command[6]),
        .O(\i_/g0_b0_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_/g0_b0_i_25 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/dpl[7]_i_36_n_0 ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(s_command[6]),
        .O(\i_/g0_b0_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \i_/g0_b0_i_26 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[7]_i_36_n_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(s_command[6]),
        .I4(\i_/g0_b0_i_23_n_0 ),
        .O(\i_/g0_b0_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h0000C0E2)) 
    \i_/g0_b0_i_27 
       (.I0(\i_/dpl[7]_i_36_n_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(\i_/psw[6]_i_24_n_0 ),
        .I3(s_ext1isrh_d_reg_0),
        .I4(s_command[6]),
        .O(\i_/g0_b0_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h40008500)) 
    \i_/g0_b0_i_28 
       (.I0(s_command[6]),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(D[0]),
        .O(\i_/g0_b0_i_28_n_0 ));
  MUXF7 \i_/g0_b0_i_29 
       (.I0(\i_/g0_b0_i_52_n_0 ),
        .I1(\i_/g0_b0_i_53_n_0 ),
        .O(\i_/g0_b0_i_29_n_0 ),
        .S(s_command[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \i_/g0_b0_i_3 
       (.I0(\i_/g0_b0_i_11_n_0 ),
        .I1(state_o[2]),
        .I2(\i_/g0_b0_i_12_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/g0_b0_i_13_n_0 ),
        .I5(state_o[0]),
        .O(s_alu_cmd[2]));
  LUT6 #(
    .INIT(64'h10001000DD110000)) 
    \i_/g0_b0_i_30 
       (.I0(s_command[6]),
        .I1(s_ext1isrh_d_reg_0),
        .I2(\i_/s_ext1isr_d_i_6_n_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .I4(\i_/dpl[7]_i_37_n_0 ),
        .I5(D[0]),
        .O(\i_/g0_b0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/g0_b0_i_31 
       (.I0(\i_/g0_b0_i_40_n_0 ),
        .I1(\i_/g0_b0_i_54_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/g0_b0_i_55_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(\i_/g0_b0_i_56_n_0 ),
        .O(\i_/g0_b0_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \i_/g0_b0_i_32 
       (.I0(\i_/psw[6]_i_28_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(\i_/g0_b0_i_57_n_0 ),
        .I3(s_command[2]),
        .I4(D[0]),
        .O(\i_/g0_b0_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \i_/g0_b0_i_34 
       (.I0(\i_/psw[6]_i_28_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(\i_/g0_b0_i_57_n_0 ),
        .I3(s_command[2]),
        .I4(D[0]),
        .O(\i_/g0_b0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    \i_/g0_b0_i_35 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/s_ext1isr_d_i_6_n_0 ),
        .I2(D[0]),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(s_command[6]),
        .O(\i_/g0_b0_i_35_n_0 ));
  MUXF7 \i_/g0_b0_i_36 
       (.I0(\i_/g0_b0_i_58_n_0 ),
        .I1(\i_/g0_b0_i_59_n_0 ),
        .O(\i_/g0_b0_i_36_n_0 ),
        .S(s_command[6]));
  LUT6 #(
    .INIT(64'hB833B80000000000)) 
    \i_/g0_b0_i_37 
       (.I0(\i_/dpl[7]_i_36_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/dpl[7]_i_35_n_0 ),
        .I3(s_ext1isrh_d_reg_0),
        .I4(\i_/psw[6]_i_24_n_0 ),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/g0_b0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/g0_b0_i_38 
       (.I0(\i_/g0_b0_i_60_n_0 ),
        .I1(\i_/g0_b0_i_61_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/g0_b0_i_62_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(\i_/g0_b0_i_63_n_0 ),
        .O(\i_/g0_b0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000C01000)) 
    \i_/g0_b0_i_39 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(\i_/state[0]_i_14_n_0 ),
        .I3(s_command[2]),
        .I4(D[0]),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/g0_b0_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/g0_b0_i_4 
       (.I0(\i_/g0_b0_i_14_n_0 ),
        .I1(state_o[2]),
        .I2(\i_/g0_b0_i_15_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/g0_b0_i_16_n_0 ),
        .O(s_alu_cmd[3]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \i_/g0_b0_i_40 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(\i_/state[0]_i_11_n_0 ),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/g0_b0_i_40_n_0 ));
  MUXF7 \i_/g0_b0_i_41 
       (.I0(\i_/g0_b0_i_64_n_0 ),
        .I1(\i_/g0_b0_i_65_n_0 ),
        .O(\i_/g0_b0_i_41_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/g0_b0_i_42 
       (.I0(\i_/g0_b0_i_66_n_0 ),
        .I1(\i_/g0_b0_i_67_n_0 ),
        .O(\i_/g0_b0_i_42_n_0 ),
        .S(s_command[7]));
  LUT5 #(
    .INIT(32'h0000C0E2)) 
    \i_/g0_b0_i_43 
       (.I0(\i_/dpl[7]_i_37_n_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(\i_/s_ext1isr_d_i_6_n_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .I4(s_command[6]),
        .O(\i_/g0_b0_i_43_n_0 ));
  MUXF7 \i_/g0_b0_i_44 
       (.I0(\i_/g0_b0_i_68_n_0 ),
        .I1(\i_/g0_b0_i_69_n_0 ),
        .O(\i_/g0_b0_i_44_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/g0_b0_i_45 
       (.I0(\i_/g0_b0_i_70_n_0 ),
        .I1(\i_/g0_b0_i_71_n_0 ),
        .O(\i_/g0_b0_i_45_n_0 ),
        .S(s_command[7]));
  LUT6 #(
    .INIT(64'h0000000008000840)) 
    \i_/g0_b0_i_46 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/state[0]_i_14_n_0 ),
        .I2(s_command[2]),
        .I3(D[0]),
        .I4(\i_/s_preadr[7]_i_58_0 ),
        .I5(s_command[6]),
        .O(\i_/g0_b0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h2F208F8F2F208080)) 
    \i_/g0_b0_i_47 
       (.I0(\i_/g0_b0_i_72_n_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_command[6]),
        .I3(\i_/g0_b0_i_73_n_0 ),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(\i_/g0_b0_i_74_n_0 ),
        .O(\i_/g0_b0_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h20000010)) 
    \i_/g0_b0_i_48 
       (.I0(s_command[6]),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(\i_/dpl[7]_i_37_n_0 ),
        .I3(D[0]),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/g0_b0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h5F50EFEF0F004040)) 
    \i_/g0_b0_i_49 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[7]_i_36_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/g0_b0_i_75_n_0 ),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(\i_/dpl[7]_i_35_n_0 ),
        .O(\i_/g0_b0_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \i_/g0_b0_i_5 
       (.I0(\i_/g0_b0_i_17_n_0 ),
        .I1(state_o[2]),
        .I2(\i_/g0_b0_i_18_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/g0_b0_i_19_n_0 ),
        .I5(state_o[0]),
        .O(s_alu_cmd[4]));
  LUT6 #(
    .INIT(64'h3330B3B303008080)) 
    \i_/g0_b0_i_50 
       (.I0(\i_/g0_b0_i_76_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/psw[6]_i_24_n_0 ),
        .I4(\i_/s_preadr[7]_i_58_0 ),
        .I5(\i_/dpl[7]_i_36_n_0 ),
        .O(\i_/g0_b0_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hA202A2A2)) 
    \i_/g0_b0_i_51 
       (.I0(\i_/g0_b0_i_77_n_0 ),
        .I1(Q),
        .I2(\i_/g0_b0_i_23_0 ),
        .I3(reset),
        .I4(DOUTADOUT),
        .O(\i_/g0_b0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h00C0000085000000)) 
    \i_/g0_b0_i_52 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(D[0]),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(s_command[2]),
        .I4(\i_/b[7]_i_20_n_0 ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/g0_b0_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0400300000004000)) 
    \i_/g0_b0_i_53 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(\i_/b[7]_i_20_n_0 ),
        .I4(s_command[2]),
        .I5(D[0]),
        .O(\i_/g0_b0_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hCF8A8A8A00000000)) 
    \i_/g0_b0_i_54 
       (.I0(\i_/psw[6]_i_56_0 ),
        .I1(intblock_o),
        .I2(s_intpre2),
        .I3(\i_/s_preadr[7]_i_137_0 ),
        .I4(D[1]),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/g0_b0_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C88800000000)) 
    \i_/g0_b0_i_55 
       (.I0(\i_/psw[6]_i_56_0 ),
        .I1(\i_/state[0]_i_11_n_0 ),
        .I2(\i_/s_preadr[7]_i_137_0 ),
        .I3(D[1]),
        .I4(\i_/dpl[3]_i_49_0 ),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/g0_b0_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h5555000047800000)) 
    \i_/g0_b0_i_56 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(D[1]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/g0_b0_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFF2)) 
    \i_/g0_b0_i_57 
       (.I0(s_intlow),
        .I1(s_intpre0),
        .I2(\i_/state[0]_i_12_0 ),
        .I3(\i_/state[0]_i_12_1 ),
        .I4(intblock_o),
        .I5(s_intpre2),
        .O(\i_/g0_b0_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010C01000)) 
    \i_/g0_b0_i_58 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(\i_/b[7]_i_20_n_0 ),
        .I3(s_command[2]),
        .I4(D[0]),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/g0_b0_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0037000070000000)) 
    \i_/g0_b0_i_59 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(D[0]),
        .I3(s_command[2]),
        .I4(\i_/b[7]_i_20_n_0 ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/g0_b0_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \i_/g0_b0_i_6 
       (.I0(\i_/g0_b0_i_20_n_0 ),
        .I1(\i_/g0_b0_i_21_n_0 ),
        .I2(state_o[1]),
        .I3(\i_/g0_b0_i_22_n_0 ),
        .I4(state_o[0]),
        .O(\i_/g0_b0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C8C888C8)) 
    \i_/g0_b0_i_60 
       (.I0(\i_/psw[6]_i_56_0 ),
        .I1(\i_/state[0]_i_11_n_0 ),
        .I2(s_command[2]),
        .I3(D[0]),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/g0_b0_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000CD000000)) 
    \i_/g0_b0_i_61 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(D[0]),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/g0_b0_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0000040002000000)) 
    \i_/g0_b0_i_62 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(s_command[2]),
        .I5(D[0]),
        .O(\i_/g0_b0_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCC888C8)) 
    \i_/g0_b0_i_63 
       (.I0(\i_/psw[6]_i_56_0 ),
        .I1(\i_/state[0]_i_11_n_0 ),
        .I2(s_command[2]),
        .I3(D[0]),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/g0_b0_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h4444000077700070)) 
    \i_/g0_b0_i_64 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(s_command[6]),
        .I2(\i_/state[0]_i_18_n_0 ),
        .I3(D[0]),
        .I4(\i_/dpl[7]_i_35_n_0 ),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/g0_b0_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h4F400F0F4F400000)) 
    \i_/g0_b0_i_65 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/g0_b0_i_76_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/s_helpb_i_10_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(\i_/g0_b0_i_80_n_0 ),
        .O(\i_/g0_b0_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \i_/g0_b0_i_66 
       (.I0(\i_/g0_b0_i_81_n_0 ),
        .I1(s_ext1isrh_d_reg_0),
        .I2(s_command[6]),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/g0_b0_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h70000300)) 
    \i_/g0_b0_i_67 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(s_command[6]),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(D[0]),
        .O(\i_/g0_b0_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \i_/g0_b0_i_68 
       (.I0(\i_/dpl[7]_i_36_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(s_command[6]),
        .I3(\i_/psw[6]_i_24_n_0 ),
        .I4(\i_/s_preadr[7]_i_58_0 ),
        .I5(\i_/g0_b0_i_82_n_0 ),
        .O(\i_/g0_b0_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hB833B80088008800)) 
    \i_/g0_b0_i_69 
       (.I0(\i_/g0_b0_i_83_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_helpb_i_10_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(\i_/psw[6]_i_24_n_0 ),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/g0_b0_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \i_/g0_b0_i_7 
       (.I0(state_o[1]),
        .I1(state_o[0]),
        .I2(\i_/g0_b0_i_23_n_0 ),
        .I3(s_command[6]),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_24_n_0 ),
        .O(\i_/g0_b0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h70337000)) 
    \i_/g0_b0_i_70 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(s_command[6]),
        .I2(\i_/psw[6]_i_24_n_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .I4(\i_/g0_b0_i_84_n_0 ),
        .O(\i_/g0_b0_i_70_n_0 ));
  LUT5 #(
    .INIT(32'h60800000)) 
    \i_/g0_b0_i_71 
       (.I0(s_command[6]),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(\i_/dpl[7]_i_37_n_0 ),
        .I3(D[0]),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/g0_b0_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0000330300008808)) 
    \i_/g0_b0_i_72 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(\i_/s_preadr[7]_i_137_0 ),
        .O(\i_/g0_b0_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h005100A200000000)) 
    \i_/g0_b0_i_73 
       (.I0(D[1]),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/g0_b0_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    \i_/g0_b0_i_74 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(intblock_o),
        .I3(s_intpre2),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/g0_b0_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFE0E000E0)) 
    \i_/g0_b0_i_75 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(\i_/s_preadr[7]_i_137_0 ),
        .I3(s_intpre2),
        .I4(intblock_o),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/g0_b0_i_75_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \i_/g0_b0_i_76 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .I2(\i_/psw[6]_i_56_0 ),
        .O(\i_/g0_b0_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h00000B00)) 
    \i_/g0_b0_i_77 
       (.I0(intblock_o),
        .I1(s_intpre2),
        .I2(help_o[7]),
        .I3(\i_/g0_b0_i_85_n_0 ),
        .I4(help_o[6]),
        .O(\i_/g0_b0_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \i_/g0_b0_i_8 
       (.I0(state_o[1]),
        .I1(\i_/g0_b0_i_25_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/g0_b0_i_26_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_27_n_0 ),
        .O(\i_/g0_b0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000080003000000)) 
    \i_/g0_b0_i_80 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/g0_b0_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h000007000000C000)) 
    \i_/g0_b0_i_81 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(D[0]),
        .I2(D[1]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(\i_/s_preadr[7]_i_137_0 ),
        .O(\i_/g0_b0_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFB8B800B8)) 
    \i_/g0_b0_i_82 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(s_intpre2),
        .I4(intblock_o),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/g0_b0_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000004000000)) 
    \i_/g0_b0_i_83 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(D[1]),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/g0_b0_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h000022020000CC0C)) 
    \i_/g0_b0_i_84 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(\i_/s_preadr[7]_i_137_0 ),
        .O(\i_/g0_b0_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \i_/g0_b0_i_85 
       (.I0(help_o[5]),
        .I1(help_o[3]),
        .I2(help_o[1]),
        .I3(help_o[0]),
        .I4(help_o[2]),
        .I5(help_o[4]),
        .O(\i_/g0_b0_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/g0_b0_i_9 
       (.I0(\i_/g0_b0_i_28_n_0 ),
        .I1(\i_/g0_b0_i_29_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/g0_b0_i_30_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_31_n_0 ),
        .O(\i_/g0_b0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8C8C8C8C8C8C8)) 
    \i_/mem0_reg_bram_0_i_22 
       (.I0(state_o[2]),
        .I1(\i_/mem0_reg_bram_0_i_38_n_0 ),
        .I2(state_o[1]),
        .I3(s_command[7]),
        .I4(\i_/mem0_reg_bram_0_i_39_n_0 ),
        .I5(state_o[0]),
        .O(s_ramx_wr));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_/mem0_reg_bram_0_i_23 
       (.I0(s_command[6]),
        .I1(s_command[5]),
        .I2(\i_/mem0_reg_bram_0_i_40_n_0 ),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(s_command[7]),
        .O(outreg_reg_8));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \i_/mem0_reg_bram_0_i_24 
       (.I0(s_command[6]),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/state[0]_i_15_n_0 ),
        .I3(\i_/s_preadr[7]_i_137_0 ),
        .I4(s_command[5]),
        .I5(s_command[7]),
        .O(outreg_reg_7));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \i_/mem0_reg_bram_0_i_25 
       (.I0(state_o[2]),
        .I1(\i_/mem0_reg_bram_0_i_41_n_0 ),
        .I2(state_o[1]),
        .I3(\i_/mem0_reg_bram_0_i_42_n_0 ),
        .O(s_adrx_mux));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_/mem0_reg_bram_0_i_38 
       (.I0(s_command[6]),
        .I1(s_command[5]),
        .I2(\i_/mem0_reg_bram_0_i_43_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(s_command[7]),
        .O(\i_/mem0_reg_bram_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \i_/mem0_reg_bram_0_i_39 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(\i_/state[0]_i_15_n_0 ),
        .I2(D[0]),
        .I3(\i_/s_preadr[7]_i_137_0 ),
        .I4(s_command[5]),
        .I5(s_command[6]),
        .O(\i_/mem0_reg_bram_0_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000051)) 
    \i_/mem0_reg_bram_0_i_40 
       (.I0(D[1]),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .O(\i_/mem0_reg_bram_0_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_/mem0_reg_bram_0_i_41 
       (.I0(s_command[6]),
        .I1(s_command[5]),
        .I2(\i_/s_ext1isr_d_i_6_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(s_command[7]),
        .O(\i_/mem0_reg_bram_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_/mem0_reg_bram_0_i_42 
       (.I0(s_command[7]),
        .I1(s_command[5]),
        .I2(\i_/state[0]_i_15_n_0 ),
        .I3(\i_/s_preadr[7]_i_137_0 ),
        .I4(s_command[6]),
        .I5(state_o[0]),
        .O(\i_/mem0_reg_bram_0_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h000000000B000B0B)) 
    \i_/mem0_reg_bram_0_i_43 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(D[0]),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(intblock_o),
        .I4(s_intpre2),
        .I5(D[1]),
        .O(\i_/mem0_reg_bram_0_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p0[7]_i_22 
       (.I0(\i_/psw[6]_i_32_n_0 ),
        .I1(state_o[2]),
        .I2(\i_/p0[7]_i_27_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/psw[6]_i_34_n_0 ),
        .O(s_bdata_mux[1]));
  LUT6 #(
    .INIT(64'hCFA0C0A000000000)) 
    \i_/p0[7]_i_27 
       (.I0(\i_/p0[7]_i_33_n_0 ),
        .I1(\i_/p0[7]_i_34_n_0 ),
        .I2(state_o[0]),
        .I3(s_command[6]),
        .I4(\i_/p0[7]_i_35_n_0 ),
        .I5(s_command[7]),
        .O(\i_/p0[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0A0A0C000C000)) 
    \i_/p0[7]_i_28 
       (.I0(\i_/p0[7]_i_36_n_0 ),
        .I1(\i_/p0[7]_i_37_n_0 ),
        .I2(state_o[1]),
        .I3(s_command[7]),
        .I4(\i_/p0[7]_i_38_n_0 ),
        .I5(state_o[0]),
        .O(\i_/p0[7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h08800000)) 
    \i_/p0[7]_i_29 
       (.I0(s_helpb_reg_0),
        .I1(\i_/psw[6]_i_24_n_0 ),
        .I2(s_helpb_reg),
        .I3(s_command[6]),
        .I4(s_command[7]),
        .O(\i_/p0[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h8F800000)) 
    \i_/p0[7]_i_33 
       (.I0(\i_/pc[15]_i_53_n_0 ),
        .I1(s_ext1isrh_d_reg_0),
        .I2(D[0]),
        .I3(\i_/dpl[7]_i_83_n_0 ),
        .I4(s_helpb_reg),
        .O(\i_/p0[7]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \i_/p0[7]_i_34 
       (.I0(s_helpb_reg),
        .I1(\i_/psw[6]_i_24_n_0 ),
        .I2(s_helpb_reg_0),
        .O(\i_/p0[7]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \i_/p0[7]_i_35 
       (.I0(s_helpb_reg),
        .I1(\i_/s_ext1isr_d_i_6_n_0 ),
        .I2(s_helpb_reg_0),
        .O(\i_/p0[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAF00A000C0C0C0C0)) 
    \i_/p0[7]_i_36 
       (.I0(\i_/s_preadr[7]_i_33_n_0 ),
        .I1(\i_/p0[7]_i_48_n_0 ),
        .I2(s_command[7]),
        .I3(s_helpb_reg_0),
        .I4(\i_/s_ext1isr_d_i_4_n_0 ),
        .I5(s_command[6]),
        .O(\i_/p0[7]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h60200000)) 
    \i_/p0[7]_i_37 
       (.I0(s_command[6]),
        .I1(s_helpb_reg),
        .I2(\i_/s_ext1isr_d_i_6_n_0 ),
        .I3(D[0]),
        .I4(s_helpb_reg_0),
        .O(\i_/p0[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h6000000000000000)) 
    \i_/p0[7]_i_38 
       (.I0(s_command[6]),
        .I1(s_helpb_reg),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(\i_/state[0]_i_15_n_0 ),
        .I4(D[0]),
        .I5(s_helpb_reg_0),
        .O(\i_/p0[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hC08000800F000000)) 
    \i_/p0[7]_i_48 
       (.I0(\i_/p0[7]_i_76_n_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(\i_/dpl[7]_i_83_n_0 ),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/p0[7]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \i_/p0[7]_i_76 
       (.I0(\i_/psw[6]_i_56_0 ),
        .I1(\i_/pc[15]_i_49_n_0 ),
        .I2(D[1]),
        .O(\i_/p0[7]_i_76_n_0 ));
  MUXF7 \i_/p0_reg[7]_i_23 
       (.I0(\i_/p0[7]_i_28_n_0 ),
        .I1(\i_/p0[7]_i_29_n_0 ),
        .O(s_bdata_mux[0]),
        .S(state_o[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/pc[15]_i_10 
       (.I0(\i_/pc[15]_i_17_n_0 ),
        .I1(state_o[0]),
        .I2(\i_/pc[15]_i_18_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/pc[15]_i_19_n_0 ),
        .O(\i_/pc[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \i_/pc[15]_i_11 
       (.I0(state_o[1]),
        .I1(\i_/pc_reg[15]_i_20_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/pc[15]_i_21_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/pc[15]_i_22_n_0 ),
        .O(\i_/pc[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/pc[15]_i_12 
       (.I0(\i_/pc[15]_i_23_n_0 ),
        .I1(state_o[0]),
        .I2(\i_/pc[15]_i_24_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/pc[15]_i_25_n_0 ),
        .O(\i_/pc[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \i_/pc[15]_i_13 
       (.I0(s_helpb_reg_0),
        .I1(\i_/psw[6]_i_45_n_0 ),
        .I2(s_command[6]),
        .O(\i_/pc[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_/pc[15]_i_14 
       (.I0(s_helpb_reg),
        .I1(\i_/s_ext1isr_d_i_6_n_0 ),
        .I2(D[0]),
        .I3(s_command[6]),
        .O(\i_/pc[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \i_/pc[15]_i_15 
       (.I0(\i_/pc[15]_i_26_n_0 ),
        .I1(\i_/pc[15]_i_27_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/pc[15]_i_28_n_0 ),
        .I4(s_command[6]),
        .O(\i_/pc[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000F0BBF088)) 
    \i_/pc[15]_i_16 
       (.I0(\i_/pc[15]_i_29_n_0 ),
        .I1(s_bit_data),
        .I2(\i_/pc[15]_i_30_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/pc[15]_i_31_n_0 ),
        .I5(s_command[6]),
        .O(\i_/pc[15]_i_16_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hFD75AAAAFD750000)) 
    \i_/pc[15]_i_17_comp 
       (.I0(s_command[7]),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/pc[15]_i_58_n_0 ),
        .I3(\i_/pc[15]_i_57_n_0 ),
        .I4(\i_/pc[15]_i_33_n_0 ),
        .I5(\i_/pc[15]_i_56_n_0 ),
        .O(\i_/pc[15]_i_17_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hECEC64ECEC646464)) 
    \i_/pc[15]_i_18_comp_1 
       (.I0(\i_/pc[15]_i_35_n_0_repN ),
        .I1(\i_/pc[15]_i_35_n_0 ),
        .I2(\i_/pc_reg[15]_i_37_n_0 ),
        .I3(\i_/pc[15]_i_18_0 ),
        .I4(s_intblock_o_reg_0),
        .I5(s_intblock_o_reg_0_repN_alias),
        .O(\i_/pc[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \i_/pc[15]_i_19 
       (.I0(\i_/pc[15]_i_39_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/pc[15]_i_40_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/pc[15]_i_41_n_0 ),
        .I5(state_o[0]),
        .O(\i_/pc[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/pc[15]_i_21 
       (.I0(\i_/pc[15]_i_44_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/pc[15]_i_45_n_0 ),
        .I3(s_command[6]),
        .I4(\i_/pc[15]_i_46_n_0 ),
        .O(\i_/pc[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/pc[15]_i_22 
       (.I0(\i_/psw[6]_i_39_n_0 ),
        .I1(\state_reg[2] ),
        .I2(s_command[6]),
        .I3(\i_/dpl[3]_i_36_n_0 ),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(\i_/pc[15]_i_47_n_0 ),
        .O(\i_/pc[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080040004)) 
    \i_/pc[15]_i_23 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/s_ext1isr_d_i_6_n_0 ),
        .I2(D[0]),
        .I3(s_command[6]),
        .I4(s_helpb_reg_0),
        .I5(s_command[7]),
        .O(\i_/pc[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFDFD40000808)) 
    \i_/pc[15]_i_24 
       (.I0(s_command[7]),
        .I1(\i_/pc[15]_i_48_n_0 ),
        .I2(s_ext1isrh_d_reg),
        .I3(s_helpb_reg_0),
        .I4(s_command[6]),
        .I5(\i_/dpl[7]_i_62_n_0 ),
        .O(\i_/pc[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h1000800000000000)) 
    \i_/pc[15]_i_25 
       (.I0(s_command[6]),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/g0_b0_i_34_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(s_command[7]),
        .I5(state_o[0]),
        .O(\i_/pc[15]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_/pc[15]_i_26 
       (.I0(s_helpb_reg),
        .I1(\i_/pc[15]_i_49_n_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(s_helpb_reg_0),
        .O(\i_/pc[15]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h0000C010)) 
    \i_/pc[15]_i_27 
       (.I0(s_helpb_reg_0),
        .I1(s_command[1]),
        .I2(\i_/dpl[7]_i_83_n_0 ),
        .I3(D[0]),
        .I4(s_helpb_reg),
        .O(\i_/pc[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCC0050A050A0)) 
    \i_/pc[15]_i_28 
       (.I0(s_cy),
        .I1(\i_/pc[15]_i_50_n_0 ),
        .I2(\i_/pc[15]_i_51_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(\i_/pc[15]_i_52_n_0 ),
        .I5(s_helpb_reg),
        .O(\i_/pc[15]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h00003600)) 
    \i_/pc[15]_i_29 
       (.I0(s_helpb_reg_0),
        .I1(s_helpb_reg),
        .I2(s_command[1]),
        .I3(\i_/dpl[7]_i_83_n_0 ),
        .I4(D[0]),
        .O(\i_/pc[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0F80008000000000)) 
    \i_/pc[15]_i_30 
       (.I0(\i_/pc[15]_i_53_n_0 ),
        .I1(D[0]),
        .I2(s_command[6]),
        .I3(s_helpb_reg),
        .I4(\i_/pc[15]_i_54_n_0 ),
        .I5(s_helpb_reg_0),
        .O(\i_/pc[15]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h00203000)) 
    \i_/pc[15]_i_31 
       (.I0(s_helpb_reg_0),
        .I1(D[0]),
        .I2(\i_/dpl[7]_i_83_n_0 ),
        .I3(s_command[1]),
        .I4(s_helpb_reg),
        .O(\i_/pc[15]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/pc[15]_i_32 
       (.I0(\i_/g0_b0_i_72_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/pc[15]_i_55_n_0 ),
        .O(\i_/pc[15]_i_32_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'h72727722)) 
    \i_/pc[15]_i_33_comp 
       (.I0(s_command[7]),
        .I1(s_command[6]),
        .I2(\i_/pc[15]_i_32_n_0 ),
        .I3(\i_/pc[15]_i_34_n_0 ),
        .I4(s_bit_data),
        .O(\i_/pc[15]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/pc[15]_i_34 
       (.I0(\i_/g0_b0_i_72_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/pc[15]_i_59_n_0 ),
        .O(\i_/pc[15]_i_34_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    \i_/pc[15]_i_35_comp 
       (.I0(s_command[7]),
        .I1(s_command[6]),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/pc[15]_i_35_n_0_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hBBAAB3A299889180)) 
    \i_/pc[15]_i_35_comp_1 
       (.I0(s_command[7]),
        .I1(s_command[6]),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/pc[15]_i_38_n_0 ),
        .I4(\i_/pc[15]_i_62_n_0 ),
        .I5(\i_/pc_reg[15]_i_36_n_0 ),
        .O(\i_/pc[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFBF00000000)) 
    \i_/pc[15]_i_38 
       (.I0(s_command[2]),
        .I1(s_helpb_reg),
        .I2(\i_/s_preadr[7]_i_137_0 ),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(D[0]),
        .I5(\i_/state[0]_i_11_n_0 ),
        .O(\i_/pc[15]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h0BFF0000)) 
    \i_/pc[15]_i_39 
       (.I0(D[0]),
        .I1(s_helpb_reg),
        .I2(s_command[2]),
        .I3(s_command[1]),
        .I4(\i_/state[0]_i_14_n_0 ),
        .O(\i_/pc[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h888800008FFF0000)) 
    \i_/pc[15]_i_40 
       (.I0(s_helpb_reg),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(s_command[2]),
        .I3(s_command[1]),
        .I4(\i_/g0_b0_i_57_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/pc[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/pc[15]_i_41 
       (.I0(\i_/pc[15]_i_67_n_0 ),
        .I1(\i_/pc[15]_i_68_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/pc[15]_i_69_n_0 ),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(\i_/pc[15]_i_70_n_0 ),
        .O(\i_/pc[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF5004545F5004040)) 
    \i_/pc[15]_i_42 
       (.I0(s_command[6]),
        .I1(\i_/pc[15]_i_71_n_0 ),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/psw[6]_i_24_n_0 ),
        .I4(s_helpb_reg),
        .I5(\i_/pc[15]_i_72_n_0 ),
        .O(\i_/pc[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88888888888)) 
    \i_/pc[15]_i_43 
       (.I0(\i_/pc[15]_i_73_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/psw[6]_i_24_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(\i_/g0_b0_i_74_n_0 ),
        .I5(s_helpb_reg),
        .O(\i_/pc[15]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA3AAE2)) 
    \i_/pc[15]_i_44 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_command[1]),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/pc[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00070040)) 
    \i_/pc[15]_i_45 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_command[1]),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/pc[15]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \i_/pc[15]_i_46 
       (.I0(\i_/state[2]_i_6_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/pc[15]_i_74_n_0 ),
        .I3(D[0]),
        .I4(s_helpb_reg),
        .I5(\state_reg[2] ),
        .O(\i_/pc[15]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF3005)) 
    \i_/pc[15]_i_47 
       (.I0(s_helpb_reg),
        .I1(s_command[2]),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/pc[15]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h00510000)) 
    \i_/pc[15]_i_48 
       (.I0(D[1]),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/dpl[3]_i_49_0 ),
        .O(\i_/pc[15]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBB0)) 
    \i_/pc[15]_i_49 
       (.I0(intblock_o),
        .I1(s_intpre2),
        .I2(s_alu_data0[7]),
        .I3(\i_/pc[15]_i_26_0 ),
        .I4(s_alu_data0[6]),
        .O(\i_/pc[15]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \i_/pc[15]_i_50 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(\i_/pc[15]_i_76_n_0 ),
        .I3(D[1]),
        .I4(\i_/dpl[3]_i_49_0 ),
        .O(\i_/pc[15]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001011)) 
    \i_/pc[15]_i_51 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(intblock_o),
        .I3(s_intpre2),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/pc[15]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \i_/pc[15]_i_52 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(\i_/pc[15]_i_77_n_0 ),
        .I3(D[1]),
        .I4(\i_/dpl[3]_i_49_0 ),
        .O(\i_/pc[15]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \i_/pc[15]_i_53 
       (.I0(D[1]),
        .I1(\i_/pc[15]_i_49_n_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .O(\i_/pc[15]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EF004000)) 
    \i_/pc[15]_i_54 
       (.I0(\i_/s_help[7]_i_70_0 ),
        .I1(\i_/pc[15]_i_49_n_0 ),
        .I2(D[0]),
        .I3(D[1]),
        .I4(\i_/psw[6]_i_59_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/pc[15]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h00F3F30900000000)) 
    \i_/pc[15]_i_55 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(s_helpb_reg),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(D[1]),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .I5(\i_/b[7]_i_20_n_0 ),
        .O(\i_/pc[15]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/pc[15]_i_56 
       (.I0(\i_/pc[15]_i_78_n_0 ),
        .I1(\i_/pc[15]_i_79_n_0 ),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(s_helpb_reg),
        .I5(\i_/pc[15]_i_80_n_0 ),
        .O(\i_/pc[15]_i_56_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF8FFC800380008)) 
    \i_/pc[15]_i_57_comp 
       (.I0(\i_/state[0]_i_11_n_0 ),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(D[1]),
        .I3(\i_/pc[15]_i_81_n_0 ),
        .I4(s_intblock_o_reg_1),
        .I5(\i_/pc[15]_i_81_n_0_repN ),
        .O(\i_/pc[15]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAAAF0000AA320000)) 
    \i_/pc[15]_i_58 
       (.I0(s_helpb_reg),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(\i_/s_preadr[7]_i_137_0 ),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(s_command[2]),
        .O(\i_/pc[15]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h00F3F30700000000)) 
    \i_/pc[15]_i_59 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(s_helpb_reg),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(D[1]),
        .I4(s_command[1]),
        .I5(\i_/b[7]_i_20_n_0 ),
        .O(\i_/pc[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF0000FEFFFEFF)) 
    \i_/pc[15]_i_60 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(s_command[2]),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/dpl[3]_i_49_0 ),
        .I4(intblock_o),
        .I5(s_intpre2),
        .O(\i_/pc[15]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAAA30000AAF20000)) 
    \i_/pc[15]_i_62 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_command[1]),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(s_command[2]),
        .O(\i_/pc[15]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h5555000050C00000)) 
    \i_/pc[15]_i_63 
       (.I0(s_helpb_reg),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_command[2]),
        .I3(\i_/psw[6]_i_28_0 ),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/pc[15]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFE8FFDD00000000)) 
    \i_/pc[15]_i_64 
       (.I0(s_helpb_reg),
        .I1(s_command[2]),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/dpl[3]_i_49_0 ),
        .I5(\i_/state[0]_i_11_n_0 ),
        .O(\i_/pc[15]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/pc[15]_i_65 
       (.I0(\i_/pc[15]_i_85_n_0 ),
        .I1(\i_/g0_b0_i_82_n_0 ),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/pc[15]_i_86_n_0 ),
        .I4(s_helpb_reg),
        .I5(\i_/pc[15]_i_80_n_0 ),
        .O(\i_/pc[15]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/pc[15]_i_66 
       (.I0(\i_/pc[15]_i_85_n_0 ),
        .I1(\i_/pc[15]_i_80_n_0 ),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/pc[15]_i_86_n_0 ),
        .I4(s_helpb_reg),
        .I5(\i_/g0_b0_i_82_n_0 ),
        .O(\i_/pc[15]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \i_/pc[15]_i_67 
       (.I0(s_helpb_reg),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(s_command[2]),
        .I3(s_command[1]),
        .I4(\i_/g0_b0_i_57_n_0 ),
        .O(\i_/pc[15]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h03FB0000)) 
    \i_/pc[15]_i_68 
       (.I0(D[0]),
        .I1(s_helpb_reg),
        .I2(s_command[2]),
        .I3(s_command[1]),
        .I4(\i_/state[0]_i_14_n_0 ),
        .O(\i_/pc[15]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hAA00BF00)) 
    \i_/pc[15]_i_69 
       (.I0(s_helpb_reg),
        .I1(s_command[2]),
        .I2(s_command[1]),
        .I3(\i_/g0_b0_i_57_n_0 ),
        .I4(\i_/psw[6]_i_56_0 ),
        .O(\i_/pc[15]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \i_/pc[15]_i_7 
       (.I0(s_command[6]),
        .I1(\i_/s_preadr[7]_i_32_n_0 ),
        .I2(s_command[7]),
        .I3(state_o[2]),
        .I4(\i_/pc[15]_i_12_n_0 ),
        .O(s_pc_inc_en[2]));
  LUT6 #(
    .INIT(64'hFFFCFF7F00000000)) 
    \i_/pc[15]_i_70 
       (.I0(s_helpb_reg),
        .I1(D[0]),
        .I2(s_command[1]),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(s_command[2]),
        .I5(\i_/g0_b0_i_57_n_0 ),
        .O(\i_/pc[15]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0000220200004404)) 
    \i_/pc[15]_i_71 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(s_command[1]),
        .O(\i_/pc[15]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0400040403000303)) 
    \i_/pc[15]_i_72 
       (.I0(D[1]),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(intblock_o),
        .I4(s_intpre2),
        .I5(s_command[1]),
        .O(\i_/pc[15]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h8F80BFBF8F808080)) 
    \i_/pc[15]_i_73 
       (.I0(\i_/pc[15]_i_78_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(s_helpb_reg),
        .I3(\i_/s_ext1isr_d_i_6_n_0 ),
        .I4(\i_/dpl[3]_i_49_0 ),
        .I5(\i_/dpl[7]_i_37_n_0 ),
        .O(\i_/pc[15]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'h1212FF12)) 
    \i_/pc[15]_i_74 
       (.I0(s_command[1]),
        .I1(D[2]),
        .I2(s_command[2]),
        .I3(s_intpre2),
        .I4(intblock_o),
        .O(\i_/pc[15]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBB0)) 
    \i_/pc[15]_i_76 
       (.I0(intblock_o),
        .I1(s_intpre2),
        .I2(\acc_reg[7]_0_repN_alias ),
        .I3(\i_/pc[15]_i_87_n_0 ),
        .I4(\acc_reg[6]_1_repN_1_alias ),
        .O(\i_/pc[15]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h00000B00)) 
    \i_/pc[15]_i_77 
       (.I0(intblock_o),
        .I1(s_intpre2),
        .I2(\acc_reg[7]_0_repN_1_alias ),
        .I3(\i_/pc[15]_i_88_n_0 ),
        .I4(\acc_reg[6]_1_repN_2_alias ),
        .O(\i_/pc[15]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'hEF00EFEF)) 
    \i_/pc[15]_i_78 
       (.I0(s_command[1]),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(intblock_o),
        .I4(s_intpre2),
        .O(\i_/pc[15]_i_78_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0100)) 
    \i_/pc[15]_i_79_comp 
       (.I0(\pc[15]_i_61 ),
        .I1(s_alu_data0[6]),
        .I2(\pc[15]_i_61_0 ),
        .I3(\i_/pc[15]_i_90_n_0 ),
        .I4(s_intblock_o_reg_1_repN),
        .I5(s_intblock_o_reg_1_repN_1),
        .O(\i_/pc[15]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A800080)) 
    \i_/pc[15]_i_8 
       (.I0(state_o[0]),
        .I1(\i_/pc[15]_i_13_n_0 ),
        .I2(s_command[7]),
        .I3(state_o[1]),
        .I4(\i_/pc[15]_i_14_n_0 ),
        .I5(state_o[2]),
        .O(s_pc_inc_en[3]));
  LUT6 #(
    .INIT(64'hFEF50000FEF5FEF5)) 
    \i_/pc[15]_i_80 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/s_preadr[7]_i_137_0 ),
        .I4(intblock_o),
        .I5(s_intpre2),
        .O(\i_/pc[15]_i_80_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \i_/pc[15]_i_81_comp 
       (.I0(s_helpb_reg),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .O(\i_/pc[15]_i_81_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \i_/pc[15]_i_81_comp_1 
       (.I0(\i_/g0_b0_i_77_n_0 ),
        .I1(s_helpb_reg),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(\i_/pc[15]_i_82_n_0 ),
        .I5(\i_/mem0_reg_bram_0_i_40_n_0 ),
        .O(\i_/pc[15]_i_81_n_0_repN ));
  LUT5 #(
    .INIT(32'hCDC8CDCD)) 
    \i_/pc[15]_i_82 
       (.I0(D[1]),
        .I1(\i_/g0_b0_i_77_n_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(intblock_o),
        .I4(s_intpre2),
        .O(\i_/pc[15]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000B0000)) 
    \i_/pc[15]_i_83 
       (.I0(intblock_o),
        .I1(s_intpre2),
        .I2(\pc[15]_i_61 ),
        .I3(\pc[15]_i_61_0 ),
        .I4(\i_/pc[15]_i_90_n_0 ),
        .I5(s_alu_data0[6]),
        .O(s_intblock_o_reg_1));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'h20202200)) 
    \i_/pc[15]_i_83_comp 
       (.I0(\i_/state[0]_i_11_n_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(\i_/s_preadr[7]_i_137_0 ),
        .I3(D[1]),
        .I4(\i_/dpl[3]_i_49_0 ),
        .O(s_intblock_o_reg_1_repN));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFFFFFFFFFF)) 
    \i_/pc[15]_i_83_comp_1 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/s_preadr[7]_i_137_0 ),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(s_intblock_o_reg_1_repN_1));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \i_/pc[15]_i_84 
       (.I0(s_intblock_o_reg_1),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(intblock_o),
        .I3(s_intpre2),
        .O(s_intblock_o_reg_0));
  LUT6 #(
    .INIT(64'hFF00F901FF00F800)) 
    \i_/pc[15]_i_85 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(D[1]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(D[2]),
        .I5(\i_/pc[15]_i_77_n_0 ),
        .O(\i_/pc[15]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hFF00D901FF00D800)) 
    \i_/pc[15]_i_86 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(D[1]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(D[2]),
        .I5(\i_/pc[15]_i_76_n_0 ),
        .O(\i_/pc[15]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_/pc[15]_i_87 
       (.I0(\acc_reg[5]_0_repN_alias ),
        .I1(\acc_reg[3]_0_repN_alias ),
        .I2(\acc_reg[1]_0_repN_alias ),
        .I3(\acc_reg[0]_0_repN_alias ),
        .I4(\acc_reg[2]_2_repN_1_alias ),
        .I5(\acc_reg[4]_0_repN_alias ),
        .O(\i_/pc[15]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \i_/pc[15]_i_88 
       (.I0(\acc_reg[5]_0_repN_1_alias ),
        .I1(\acc_reg[3]_0_repN_1_alias ),
        .I2(\acc_reg[0]_0_repN_1_alias ),
        .I3(\acc_reg[1]_0_repN_1_alias ),
        .I4(\acc_reg[2]_2_repN_2_alias ),
        .I5(\acc_reg[4]_0_repN_1_alias ),
        .O(\i_/pc[15]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \i_/pc[15]_i_9 
       (.I0(\state_reg[2] ),
        .I1(state_o[2]),
        .I2(\i_/pc[15]_i_15_n_0 ),
        .I3(state_o[0]),
        .I4(\i_/pc[15]_i_16_n_0 ),
        .I5(state_o[1]),
        .O(s_pc_inc_en[1]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'h0001000300000000)) 
    \i_/pc[15]_i_90_comp_1 
       (.I0(\dpl[6]_i_37_n_0_alias ),
        .I1(s_alu_data0[3]),
        .I2(s_alu_data0[2]),
        .I3(s_alu_data0[1]),
        .I4(\acc_reg[1][0]_alias ),
        .I5(\dpl[0]_i_12_n_0_repN_alias ),
        .O(\i_/pc[15]_i_90_n_0 ));
  MUXF7 \i_/pc_reg[15]_i_20 
       (.I0(\i_/pc[15]_i_42_n_0 ),
        .I1(\i_/pc[15]_i_43_n_0 ),
        .O(\i_/pc_reg[15]_i_20_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/pc_reg[15]_i_36 
       (.I0(\i_/pc[15]_i_63_n_0 ),
        .I1(\i_/pc[15]_i_64_n_0 ),
        .O(\i_/pc_reg[15]_i_36_n_0 ),
        .S(\i_/dpl_reg[3]_i_51_0 ));
  MUXF7 \i_/pc_reg[15]_i_37 
       (.I0(\i_/pc[15]_i_65_n_0 ),
        .I1(\i_/pc[15]_i_66_n_0 ),
        .O(\i_/pc_reg[15]_i_37_n_0 ),
        .S(s_cy));
  MUXF7 \i_/pc_reg[15]_i_6 
       (.I0(\i_/pc[15]_i_10_n_0 ),
        .I1(\i_/pc[15]_i_11_n_0 ),
        .O(s_pc_inc_en[0]),
        .S(state_o[2]));
  LUT6 #(
    .INIT(64'hA030A000CF000000)) 
    \i_/psw[6]_i_10 
       (.I0(\i_/psw[6]_i_23_n_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_command[7]),
        .I3(s_ext1isrh_d_reg_0),
        .I4(\i_/psw[6]_i_24_n_0 ),
        .I5(s_command[6]),
        .O(\i_/psw[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hE00075F5E00020A0)) 
    \i_/psw[6]_i_100 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(\i_/dpl[7]_i_83_n_0 ),
        .I3(D[0]),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/dpl[7]_i_35_n_0 ),
        .O(\i_/psw[6]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \i_/psw[6]_i_11 
       (.I0(\i_/psw[6]_i_25_n_0 ),
        .I1(s_command[7]),
        .I2(s_command[6]),
        .I3(\i_/state[2]_i_6_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(\state_reg[2] ),
        .O(\i_/psw[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \i_/psw[6]_i_12 
       (.I0(\i_/psw[6]_i_26_n_0 ),
        .I1(state_o[1]),
        .I2(\i_/psw[6]_i_27_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/psw[6]_i_28_n_0 ),
        .I5(state_o[0]),
        .O(\i_/psw[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEF40FF55EF40AA00)) 
    \i_/psw[6]_i_13 
       (.I0(state_o[2]),
        .I1(\i_/psw[6]_i_29_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/psw[6]_i_30_n_0 ),
        .I4(state_o[1]),
        .I5(\i_/psw[6]_i_31_n_0 ),
        .O(s_bdata_mux[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/psw[6]_i_14 
       (.I0(\i_/psw[6]_i_32_n_0 ),
        .I1(state_o[2]),
        .I2(\i_/psw_reg[6]_i_33_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/psw[6]_i_34_n_0 ),
        .O(s_bdata_mux[3]));
  LUT6 #(
    .INIT(64'hAA00A400AA001000)) 
    \i_/psw[6]_i_23 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/psw[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \i_/psw[6]_i_24 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(intblock_o),
        .I3(s_intpre2),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/psw[6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/psw[6]_i_25 
       (.I0(\i_/psw[6]_i_38_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/psw[6]_i_39_n_0 ),
        .I3(s_ext1isrh_d_reg_0),
        .I4(\i_/psw[6]_i_40_n_0 ),
        .O(\i_/psw[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \i_/psw[6]_i_26 
       (.I0(\i_/psw[6]_i_41_n_0 ),
        .I1(state_o[0]),
        .I2(\i_/psw[6]_i_42_n_0 ),
        .I3(ie[3]),
        .I4(s_tf1),
        .I5(\i_/psw[6]_i_12_0 ),
        .O(\i_/psw[6]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h70000000)) 
    \i_/psw[6]_i_27 
       (.I0(\i_/s_help[7]_i_70_0 ),
        .I1(s_command[6]),
        .I2(D[0]),
        .I3(\i_/state[0]_i_15_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .O(\i_/psw[6]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \i_/psw[6]_i_28 
       (.I0(\i_/psw[6]_i_44_n_0 ),
        .I1(\i_/psw[6]_i_45_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/psw[6]_i_46_n_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .O(\i_/psw[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    \i_/psw[6]_i_29 
       (.I0(s_command[6]),
        .I1(\i_/psw[6]_i_47_n_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\i_/s_ext1isrh_d_i_4_n_0 ),
        .I4(s_helpb_reg),
        .I5(s_command[7]),
        .O(\i_/psw[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \i_/psw[6]_i_3 
       (.I0(state_o[1]),
        .I1(\i_/psw[6]_i_10_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/psw[6]_i_11_n_0 ),
        .I4(state_o[2]),
        .I5(\i_/psw[6]_i_12_n_0 ),
        .O(s_regs_wr_en[2]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \i_/psw[6]_i_30 
       (.I0(s_command[6]),
        .I1(s_helpb_reg),
        .I2(\i_/psw[6]_i_24_n_0 ),
        .I3(s_ext1isrh_d_reg_0),
        .I4(s_command[7]),
        .O(\i_/psw[6]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_/psw[6]_i_31 
       (.I0(s_command[7]),
        .I1(\i_/state[0]_i_6_n_0 ),
        .I2(s_command[6]),
        .I3(state_o[0]),
        .O(\i_/psw[6]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \i_/psw[6]_i_32 
       (.I0(s_command[6]),
        .I1(s_helpb_reg),
        .I2(\i_/psw[6]_i_24_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(s_command[7]),
        .O(\i_/psw[6]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_/psw[6]_i_34 
       (.I0(s_command[7]),
        .I1(s_helpb_reg_0),
        .I2(\i_/psw[6]_i_45_n_0 ),
        .I3(s_command[6]),
        .I4(state_o[0]),
        .O(\i_/psw[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/psw[6]_i_38 
       (.I0(\i_/s_preadr[7]_i_45_n_0 ),
        .I1(\i_/psw[6]_i_50_n_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\state_reg[2] ),
        .I4(s_helpb_reg),
        .I5(\i_/state[2]_i_6_n_0 ),
        .O(\i_/psw[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \i_/psw[6]_i_39 
       (.I0(s_command[2]),
        .I1(D[2]),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(s_helpb_reg),
        .I5(\state_reg[2] ),
        .O(\i_/psw[6]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \i_/psw[6]_i_40 
       (.I0(\i_/psw[6]_i_51_n_0 ),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_helpb_reg),
        .I3(s_intpre2),
        .I4(intblock_o),
        .O(\i_/psw[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/psw[6]_i_41 
       (.I0(\i_/psw_reg[6]_i_52_n_0 ),
        .I1(\i_/psw_reg[6]_i_53_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/psw[6]_i_54_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/psw[6]_i_55_n_0 ),
        .O(\i_/psw[6]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hCDDDDDDDC8888888)) 
    \i_/psw[6]_i_42 
       (.I0(ip[3]),
        .I1(outreg_reg_1),
        .I2(ip[2]),
        .I3(ie[2]),
        .I4(s_ie1),
        .I5(\ip_reg[1] ),
        .O(\i_/psw[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h88B888888BB88888)) 
    \i_/psw[6]_i_44 
       (.I0(\i_/dpl[7]_i_60_n_0 ),
        .I1(s_helpb_reg),
        .I2(D[0]),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_14_n_0 ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/psw[6]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \i_/psw[6]_i_45 
       (.I0(D[0]),
        .I1(\i_/state[0]_i_15_n_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(s_helpb_reg),
        .O(\i_/psw[6]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hB000)) 
    \i_/psw[6]_i_46 
       (.I0(s_helpb_reg),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(\i_/state[0]_i_15_n_0 ),
        .I3(D[0]),
        .O(\i_/psw[6]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F5C000C0)) 
    \i_/psw[6]_i_47 
       (.I0(D[0]),
        .I1(\i_/state[0]_i_11_n_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(s_command[2]),
        .I4(\i_/psw[6]_i_59_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/psw[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h00A0002000000000)) 
    \i_/psw[6]_i_48 
       (.I0(s_helpb_reg_0),
        .I1(D[0]),
        .I2(\i_/s_ext1isr_d_i_6_n_0 ),
        .I3(s_helpb_reg),
        .I4(s_command[6]),
        .I5(s_command[7]),
        .O(\i_/psw[6]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAF00A00000C000C0)) 
    \i_/psw[6]_i_49 
       (.I0(\i_/s_preadr[7]_i_33_n_0 ),
        .I1(\i_/psw[6]_i_60_n_0 ),
        .I2(s_command[7]),
        .I3(s_helpb_reg_0),
        .I4(\i_/s_ext1isr_d_i_4_n_0 ),
        .I5(s_command[6]),
        .O(\i_/psw[6]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h01080108FFFF0108)) 
    \i_/psw[6]_i_50 
       (.I0(D[0]),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(D[2]),
        .I3(s_command[2]),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/psw[6]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h10001000FFFF1000)) 
    \i_/psw[6]_i_51 
       (.I0(s_command[2]),
        .I1(D[2]),
        .I2(\i_/psw[6]_i_61_n_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/psw[6]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/psw[6]_i_54 
       (.I0(\i_/sp[7]_i_42_n_0 ),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_helpb_reg),
        .I3(s_ext1isrh_d_reg_0),
        .I4(\i_/s_preadr[7]_i_84_n_0 ),
        .O(\i_/psw[6]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \i_/psw[6]_i_55 
       (.I0(\i_/psw[6]_i_66_n_0 ),
        .I1(s_ext1isrh_d_reg_0),
        .I2(s_helpb_reg),
        .I3(\i_/sp[7]_i_42_n_0 ),
        .I4(\i_/state_reg[1]_i_10_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/psw[6]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/psw[6]_i_56 
       (.I0(\i_/psw[6]_i_67_n_0 ),
        .I1(\i_/psw_reg[6]_i_68_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/psw[6]_i_69_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/psw[6]_i_70_n_0 ),
        .O(outreg_reg_1));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/psw[6]_i_57 
       (.I0(outreg_reg_1),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(\tcon_reg[0][1]_1 ),
        .O(\ip_reg[1] ));
  LUT5 #(
    .INIT(32'hBBBBBBB0)) 
    \i_/psw[6]_i_59 
       (.I0(intblock_o),
        .I1(s_intpre2),
        .I2(help_o[7]),
        .I3(\i_/psw[6]_i_73_n_0 ),
        .I4(help_o[6]),
        .O(\i_/psw[6]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \i_/psw[6]_i_60 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(\i_/dpl[7]_i_83_n_0 ),
        .I2(\i_/s_preadr[7]_i_137_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/psw[6]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \i_/psw[6]_i_61 
       (.I0(help_o[7]),
        .I1(\i_/g0_b0_i_85_n_0 ),
        .I2(help_o[6]),
        .O(\i_/psw[6]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0441)) 
    \i_/psw[6]_i_62 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(s_command[2]),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/psw[6]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAADDAA40)) 
    \i_/psw[6]_i_63 
       (.I0(s_helpb_reg),
        .I1(\i_/psw[6]_i_28_0 ),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/psw[6]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA7AA32)) 
    \i_/psw[6]_i_64 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/psw[6]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFFAAA3)) 
    \i_/psw[6]_i_65 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(s_command[2]),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/psw[6]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF10C5)) 
    \i_/psw[6]_i_66 
       (.I0(s_helpb_reg),
        .I1(s_command[1]),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(s_command[2]),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/psw[6]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8B8BBBBB8B88)) 
    \i_/psw[6]_i_67 
       (.I0(\i_/psw[6]_i_74_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(s_ext1isrh_d_reg),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\state_reg[2] ),
        .I5(s_command[1]),
        .O(\i_/psw[6]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \i_/psw[6]_i_69 
       (.I0(\i_/psw[6]_i_77_n_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/dpl[7]_i_96_n_0 ),
        .I3(D[0]),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/psw[6]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \i_/psw[6]_i_70 
       (.I0(\i_/psw[6]_i_78_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_preadr[7]_i_45_n_0 ),
        .O(\i_/psw[6]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \i_/psw[6]_i_71 
       (.I0(s_ie0),
        .I1(ie[0]),
        .I2(ip[0]),
        .I3(\i_/psw[6]_i_79_n_0 ),
        .I4(ip[4]),
        .I5(outreg_reg_1),
        .O(\tcon_reg[0][1]_1 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \i_/psw[6]_i_72 
       (.I0(ip[0]),
        .I1(\i_/psw[6]_i_80_n_0 ),
        .I2(ip[4]),
        .I3(\i_/psw[6]_i_81_n_0 ),
        .O(\ip_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_/psw[6]_i_73 
       (.I0(help_o[5]),
        .I1(help_o[3]),
        .I2(help_o[0]),
        .I3(help_o[1]),
        .I4(help_o[2]),
        .I5(help_o[4]),
        .O(\i_/psw[6]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA5FFFFFF9D)) 
    \i_/psw[6]_i_74 
       (.I0(s_ext1isrh_d_reg),
        .I1(D[0]),
        .I2(s_command[2]),
        .I3(\state_reg[2] ),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(s_command[1]),
        .O(\i_/psw[6]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3333FFFF3800)) 
    \i_/psw[6]_i_75 
       (.I0(D[0]),
        .I1(s_ext1isrh_d_reg),
        .I2(s_command[2]),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(\state_reg[2] ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/psw[6]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF00B5)) 
    \i_/psw[6]_i_76 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(D[0]),
        .I3(s_command[2]),
        .I4(\state_reg[2] ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/psw[6]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC2FFC2C2)) 
    \i_/psw[6]_i_77 
       (.I0(D[0]),
        .I1(s_command[2]),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(intblock_o),
        .I4(s_intpre2),
        .I5(D[2]),
        .O(\i_/psw[6]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5575FFFF5530)) 
    \i_/psw[6]_i_78 
       (.I0(s_ext1isrh_d_reg),
        .I1(s_command[2]),
        .I2(D[0]),
        .I3(D[2]),
        .I4(\state_reg[2] ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/psw[6]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/psw[6]_i_79 
       (.I0(\i_/psw[6]_i_82_n_0 ),
        .I1(\i_/psw_reg[6]_i_83_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/psw[6]_i_84_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/psw[6]_i_85_n_0 ),
        .O(\i_/psw[6]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/psw[6]_i_80 
       (.I0(\i_/psw[6]_i_79_n_0 ),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/psw_reg[6]_i_86_n_0 ),
        .O(\i_/psw[6]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/psw[6]_i_81 
       (.I0(outreg_reg_1),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/psw_reg[6]_i_86_n_0 ),
        .O(\i_/psw[6]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/psw[6]_i_82 
       (.I0(\i_/psw[6]_i_87_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/s_ext1isr_d_i_8_n_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(\i_/psw[6]_i_88_n_0 ),
        .O(\i_/psw[6]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/psw[6]_i_84 
       (.I0(\i_/s_preadr[7]_i_152_n_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/s_preadr[7]_i_155_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/psw[6]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/psw[6]_i_85 
       (.I0(\i_/psw[6]_i_91_n_0 ),
        .I1(\i_/psw[6]_i_92_n_0 ),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/s_ext1isr_d_i_8_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_preadr[7]_i_154_n_0 ),
        .O(\i_/psw[6]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hFAF5F9FD50A06020)) 
    \i_/psw[6]_i_87 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_95_n_0 ),
        .I3(s_command[2]),
        .I4(\i_/psw[6]_i_28_0 ),
        .I5(\i_/s_preadr[7]_i_177_n_0 ),
        .O(\i_/psw[6]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \i_/psw[6]_i_88 
       (.I0(\i_/psw[6]_i_28_0 ),
        .I1(\i_/s_preadr[7]_i_177_n_0 ),
        .I2(D[2]),
        .I3(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/psw[6]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \i_/psw[6]_i_89 
       (.I0(\i_/s_help[7]_i_107_n_0 ),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(\i_/s_ext1isr_d_i_8_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_preadr[7]_i_154_n_0 ),
        .O(\i_/psw[6]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'hEFDD4088)) 
    \i_/psw[6]_i_90 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/s_ext1isr_d_i_8_n_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(\i_/s_help[7]_i_107_n_0 ),
        .O(\i_/psw[6]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    \i_/psw[6]_i_91 
       (.I0(s_command[2]),
        .I1(D[2]),
        .I2(\i_/s_preadr[7]_i_177_n_0 ),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/psw[6]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF0BFF00F400)) 
    \i_/psw[6]_i_92 
       (.I0(s_command[2]),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(D[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/psw[6]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \i_/psw[6]_i_93 
       (.I0(\i_/psw[6]_i_96_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/psw[6]_i_97_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(\i_/dpl[7]_i_35_n_0 ),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/psw[6]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \i_/psw[6]_i_94 
       (.I0(\i_/psw[6]_i_98_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/psw[6]_i_99_n_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(s_command[6]),
        .I5(\i_/psw[6]_i_100_n_0 ),
        .O(\i_/psw[6]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBBAAAAAAAA)) 
    \i_/psw[6]_i_95 
       (.I0(D[2]),
        .I1(intblock_o),
        .I2(\i_/s_preadr[7]_i_187_0 ),
        .I3(s_ti),
        .I4(ie[4]),
        .I5(s_intpre2),
        .O(\i_/psw[6]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \i_/psw[6]_i_96 
       (.I0(\i_/dpl[7]_i_62_n_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/s_preadr[7]_i_87_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/psw[6]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h5555000075300000)) 
    \i_/psw[6]_i_97 
       (.I0(s_ext1isrh_d_reg),
        .I1(D[1]),
        .I2(D[0]),
        .I3(s_command[1]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(D[2]),
        .O(\i_/psw[6]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hFAF5F9FD00000000)) 
    \i_/psw[6]_i_98 
       (.I0(s_ext1isrh_d_reg),
        .I1(D[0]),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(s_command[2]),
        .I4(s_command[1]),
        .I5(\i_/state[0]_i_11_n_0 ),
        .O(\i_/psw[6]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'hF3A2)) 
    \i_/psw[6]_i_99 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(\i_/psw[6]_i_56_0 ),
        .O(\i_/psw[6]_i_99_n_0 ));
  MUXF7 \i_/psw_reg[6]_i_33 
       (.I0(\i_/psw[6]_i_48_n_0 ),
        .I1(\i_/psw[6]_i_49_n_0 ),
        .O(\i_/psw_reg[6]_i_33_n_0 ),
        .S(state_o[0]));
  MUXF7 \i_/psw_reg[6]_i_52 
       (.I0(\i_/psw[6]_i_62_n_0 ),
        .I1(\i_/psw[6]_i_63_n_0 ),
        .O(\i_/psw_reg[6]_i_52_n_0 ),
        .S(s_ext1isrh_d_reg_0));
  MUXF7 \i_/psw_reg[6]_i_53 
       (.I0(\i_/psw[6]_i_64_n_0 ),
        .I1(\i_/psw[6]_i_65_n_0 ),
        .O(\i_/psw_reg[6]_i_53_n_0 ),
        .S(s_ext1isrh_d_reg_0));
  MUXF7 \i_/psw_reg[6]_i_68 
       (.I0(\i_/psw[6]_i_75_n_0 ),
        .I1(\i_/psw[6]_i_76_n_0 ),
        .O(\i_/psw_reg[6]_i_68_n_0 ),
        .S(\i_/dpl_reg[3]_i_51_0 ));
  MUXF7 \i_/psw_reg[6]_i_83 
       (.I0(\i_/psw[6]_i_89_n_0 ),
        .I1(\i_/psw[6]_i_90_n_0 ),
        .O(\i_/psw_reg[6]_i_83_n_0 ),
        .S(\i_/dpl_reg[3]_i_51_0 ));
  MUXF7 \i_/psw_reg[6]_i_86 
       (.I0(\i_/psw[6]_i_93_n_0 ),
        .I1(\i_/psw[6]_i_94_n_0 ),
        .O(\i_/psw_reg[6]_i_86_n_0 ),
        .S(s_command[7]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_/s_ext0isr_d_i_2 
       (.I0(ip[3]),
        .I1(ie[3]),
        .I2(s_tf1),
        .I3(\i_/s_ext0isr_d_i_3_n_0 ),
        .O(\ip_reg[3] ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_/s_ext0isr_d_i_3 
       (.I0(ip[2]),
        .I1(ie[2]),
        .I2(s_ie1),
        .I3(\i_/s_ext0isr_d_i_4_n_0 ),
        .O(\i_/s_ext0isr_d_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_/s_ext0isr_d_i_4 
       (.I0(ip[1]),
        .I1(ie[1]),
        .I2(s_tf0),
        .I3(\i_/s_ext0isr_d_i_5_n_0 ),
        .O(\i_/s_ext0isr_d_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B0800000)) 
    \i_/s_ext0isr_d_i_5 
       (.I0(\i_/s_ext1isr_d_i_8_n_0 ),
        .I1(ip[4]),
        .I2(ie[0]),
        .I3(\state_reg[2] ),
        .I4(s_ie0),
        .I5(ip[0]),
        .O(\i_/s_ext0isr_d_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \i_/s_ext0isrh_d_i_2 
       (.I0(ie[0]),
        .I1(intblock_o),
        .I2(s_intpre2),
        .I3(s_ie0),
        .I4(ip[0]),
        .O(\ie_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \i_/s_ext1isr_d_i_2 
       (.I0(s_intlow),
        .I1(s_command[6]),
        .I2(\i_/s_ext1isr_d_i_4_n_0 ),
        .I3(s_ext1isrh_d_reg_0),
        .I4(s_command[7]),
        .I5(s_inthigh),
        .O(s_intlow_reg));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_/s_ext1isr_d_i_3 
       (.I0(ip[3]),
        .I1(ie[3]),
        .I2(s_tf1),
        .I3(\i_/s_ext1isr_d_i_5_n_0 ),
        .O(\ip_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \i_/s_ext1isr_d_i_4 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(\i_/s_ext1isr_d_i_6_n_0 ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/s_ext1isr_d_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000088800000000)) 
    \i_/s_ext1isr_d_i_5 
       (.I0(ie[2]),
        .I1(\i_/s_ext1isr_d_i_7_n_0 ),
        .I2(s_tf0),
        .I3(ie[1]),
        .I4(ip[2]),
        .I5(s_ie1),
        .O(\i_/s_ext1isr_d_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00510000)) 
    \i_/s_ext1isr_d_i_6 
       (.I0(D[1]),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .O(\i_/s_ext1isr_d_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h088808880BBB0888)) 
    \i_/s_ext1isr_d_i_7 
       (.I0(\i_/s_ext1isr_d_i_8_n_0 ),
        .I1(ip[4]),
        .I2(s_ie0),
        .I3(ie[0]),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/s_ext1isr_d_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h01550000)) 
    \i_/s_ext1isr_d_i_8 
       (.I0(intblock_o),
        .I1(\i_/s_preadr[7]_i_187_0 ),
        .I2(s_ti),
        .I3(ie[4]),
        .I4(s_intpre2),
        .O(\i_/s_ext1isr_d_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \i_/s_ext1isrh_d_i_2 
       (.I0(s_command[7]),
        .I1(s_ext1isrh_d_reg_0),
        .I2(\i_/s_ext1isrh_d_i_4_n_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(s_command[6]),
        .I5(s_inthigh),
        .O(s_inthigh_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_/s_ext1isrh_d_i_3 
       (.I0(ie[2]),
        .I1(\i_/s_ext1isrh_d_i_6_n_0 ),
        .I2(ip[2]),
        .I3(s_ie1),
        .O(\ie_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000002022)) 
    \i_/s_ext1isrh_d_i_4 
       (.I0(s_command[1]),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(intblock_o),
        .I3(s_intpre2),
        .I4(s_command[2]),
        .I5(D[0]),
        .O(\i_/s_ext1isrh_d_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_/s_ext1isrh_d_i_6 
       (.I0(ip[1]),
        .I1(ie[1]),
        .I2(s_tf0),
        .I3(\i_/s_ext1isrh_d_i_7_n_0 ),
        .O(\i_/s_ext1isrh_d_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \i_/s_ext1isrh_d_i_7 
       (.I0(s_ie0),
        .I1(ie[0]),
        .I2(ip[0]),
        .I3(s_intpre2),
        .I4(intblock_o),
        .O(\i_/s_ext1isrh_d_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \i_/s_help16[15]_i_10 
       (.I0(s_command[2]),
        .I1(\i_/g0_b0_i_57_n_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .O(\i_/s_help16[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_/s_help16[15]_i_3 
       (.I0(state_o[1]),
        .I1(\i_/s_help16[15]_i_8_n_0 ),
        .I2(state_o[0]),
        .I3(state_o[2]),
        .O(s_help16_en[0]));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_/s_help16[15]_i_4 
       (.I0(state_o[1]),
        .I1(\i_/s_help16[15]_i_9_n_0 ),
        .I2(state_o[0]),
        .I3(state_o[2]),
        .O(s_help16_en[1]));
  LUT6 #(
    .INIT(64'h000000000000A400)) 
    \i_/s_help16[15]_i_8 
       (.I0(s_command[7]),
        .I1(s_helpb_reg_0),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(\i_/s_help16[15]_i_10_n_0 ),
        .I4(s_command[5]),
        .I5(s_command[6]),
        .O(\i_/s_help16[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h10FF000000000000)) 
    \i_/s_help16[15]_i_9 
       (.I0(s_command[6]),
        .I1(s_command[5]),
        .I2(s_command[7]),
        .I3(\i_/s_preadr[7]_i_137_0 ),
        .I4(\i_/state[0]_i_15_n_0 ),
        .I5(\i_/state_reg[1]_i_10_0 ),
        .O(\i_/s_help16[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \i_/s_help[7]_i_100 
       (.I0(s_command[6]),
        .I1(D[0]),
        .I2(\i_/s_help[7]_i_107_n_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(s_helpb_reg),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_help[7]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \i_/s_help[7]_i_101 
       (.I0(s_command[4]),
        .I1(\i_/s_ext1isr_d_i_8_n_0 ),
        .I2(s_helpb_reg),
        .I3(\i_/s_preadr[7]_i_154_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_help[7]_i_108_n_0 ),
        .O(\i_/s_help[7]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \i_/s_help[7]_i_102 
       (.I0(\i_/s_help[7]_i_109_n_0 ),
        .I1(s_command[6]),
        .I2(s_ext1isrh_d_reg),
        .I3(\i_/s_help[7]_i_110_n_0 ),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(\i_/s_ext1isrh_d_i_4_n_0 ),
        .O(\i_/s_help[7]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h5404040400000000)) 
    \i_/s_help[7]_i_103 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/dpl[7]_i_35_n_0 ),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(s_command[0]),
        .I5(s_command[6]),
        .O(\i_/s_help[7]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFB0F000400)) 
    \i_/s_help[7]_i_104 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(D[0]),
        .I3(\i_/s_help[7]_i_112_n_0 ),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/s_help[7]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \i_/s_help[7]_i_105 
       (.I0(\i_/s_help[7]_i_113_n_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/s_help[7]_i_114_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_help[7]_i_115_n_0 ),
        .O(\i_/s_help[7]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \i_/s_help[7]_i_106 
       (.I0(\i_/s_help[7]_i_113_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(s_ext1isrh_d_reg),
        .I3(\i_/s_help[7]_i_116_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_inthigh_i_6_n_0 ),
        .O(\i_/s_help[7]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \i_/s_help[7]_i_107 
       (.I0(s_command[2]),
        .I1(\i_/s_ext1isr_d_i_8_n_0 ),
        .I2(D[2]),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .O(\i_/s_help[7]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \i_/s_help[7]_i_108 
       (.I0(\i_/b[7]_i_49_n_0 ),
        .I1(s_command[4]),
        .I2(\i_/s_help[7]_i_117_n_0 ),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(s_helpb_reg),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_help[7]_i_108_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \i_/s_help[7]_i_109 
       (.I0(\i_/dpl[7]_i_37_n_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_ext1isrh_d_reg),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(\i_/psw[6]_i_24_n_0 ),
        .O(\i_/s_help[7]_i_109_n_0 ));
  LUT5 #(
    .INIT(32'h00000051)) 
    \i_/s_help[7]_i_110 
       (.I0(s_command[2]),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(D[0]),
        .O(\i_/s_help[7]_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h3075)) 
    \i_/s_help[7]_i_112 
       (.I0(s_command[2]),
        .I1(intblock_o),
        .I2(s_intpre2),
        .I3(D[2]),
        .O(\i_/s_help[7]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \i_/s_help[7]_i_113 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(s_command[3]),
        .I2(\i_/s_help[7]_i_119_n_0 ),
        .I3(s_command[2]),
        .I4(s_command[0]),
        .I5(\i_/s_inthigh_i_6_n_0 ),
        .O(\i_/s_help[7]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \i_/s_help[7]_i_114 
       (.I0(s_command[2]),
        .I1(s_command[3]),
        .I2(\i_/s_help[7]_i_119_n_0 ),
        .I3(\i_/s_preadr[7]_i_137_0 ),
        .I4(s_command[0]),
        .I5(\i_/s_inthigh_i_6_n_0 ),
        .O(\i_/s_help[7]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFB0F000400)) 
    \i_/s_help[7]_i_115 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(s_command[0]),
        .I3(\i_/s_help[7]_i_120_n_0 ),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .I5(\i_/s_inthigh_i_6_n_0 ),
        .O(\i_/s_help[7]_i_115_n_0 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \i_/s_help[7]_i_116 
       (.I0(s_command[2]),
        .I1(\i_/s_preadr[7]_i_137_0 ),
        .I2(\i_/s_help[7]_i_119_n_0 ),
        .I3(s_command[3]),
        .I4(\i_/s_inthigh_i_6_n_0 ),
        .O(\i_/s_help[7]_i_116_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    \i_/s_help[7]_i_117 
       (.I0(s_command[2]),
        .I1(D[2]),
        .I2(\i_/s_preadr[7]_i_177_n_0 ),
        .I3(\i_/psw[6]_i_28_0 ),
        .I4(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_help[7]_i_117_n_0 ));
  LUT5 #(
    .INIT(32'hFEAAFFFF)) 
    \i_/s_help[7]_i_119 
       (.I0(intblock_o),
        .I1(s_ti),
        .I2(\i_/s_preadr[7]_i_187_0 ),
        .I3(ie[4]),
        .I4(s_intpre2),
        .O(\i_/s_help[7]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h2040800000000000)) 
    \i_/s_help[7]_i_12 
       (.I0(s_command[6]),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/s_help[7]_i_25_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(s_command[7]),
        .I5(state_o[0]),
        .O(\i_/s_help[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \i_/s_help[7]_i_120 
       (.I0(s_command[2]),
        .I1(\i_/s_inthigh_i_6_n_0 ),
        .I2(s_command[3]),
        .I3(\i_/s_help[7]_i_119_n_0 ),
        .O(\i_/s_help[7]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAAA2AAA)) 
    \i_/s_help[7]_i_13 
       (.I0(\i_/s_help[7]_i_26_n_0 ),
        .I1(s_tf1),
        .I2(ie[3]),
        .I3(ip[3]),
        .I4(\i_/s_help[7]_i_27_n_0 ),
        .I5(state_o[0]),
        .O(\i_/s_help[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_/s_help[7]_i_14 
       (.I0(s_command[7]),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/s_help[7]_i_28_n_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(s_command[6]),
        .I5(state_o[0]),
        .O(\i_/s_help[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \i_/s_help[7]_i_15 
       (.I0(\i_/s_help[7]_i_29_n_0 ),
        .I1(s_tf1),
        .I2(ie[3]),
        .I3(\i_/s_help[7]_i_30_n_0 ),
        .I4(state_o[0]),
        .O(\i_/s_help[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_help[7]_i_16 
       (.I0(\i_/s_help[7]_i_31_n_0 ),
        .I1(ip[3]),
        .I2(ie[3]),
        .I3(s_tf1),
        .I4(\i_/s_help[7]_i_32_n_0 ),
        .O(\i_/s_help[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \i_/s_help[7]_i_17 
       (.I0(\i_/dpl[7]_i_22_n_0 ),
        .I1(state_o[0]),
        .I2(\i_/s_help[7]_i_33_n_0 ),
        .I3(ie[3]),
        .I4(s_tf1),
        .I5(\i_/s_help[7]_i_34_n_0 ),
        .O(\i_/s_help[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_/s_help[7]_i_25 
       (.I0(\i_/g0_b0_i_57_n_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .O(\i_/s_help[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_help[7]_i_26 
       (.I0(\i_/s_help[7]_i_40_n_0 ),
        .I1(ie[2]),
        .I2(s_ie1),
        .I3(\i_/s_help[7]_i_41_n_0 ),
        .O(\i_/s_help[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFF20000000)) 
    \i_/s_help[7]_i_27 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .I2(ip[2]),
        .I3(ie[2]),
        .I4(s_ie1),
        .I5(\i_/s_help[7]_i_42_n_0 ),
        .O(\i_/s_help[7]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_/s_help[7]_i_28 
       (.I0(s_command[2]),
        .I1(\i_/state[0]_i_14_n_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .O(\i_/s_help[7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_help[7]_i_29 
       (.I0(\i_/s_help[7]_i_43_n_0 ),
        .I1(ie[2]),
        .I2(s_ie1),
        .I3(\i_/s_help[7]_i_44_n_0 ),
        .O(\i_/s_help[7]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \i_/s_help[7]_i_3 
       (.I0(\i_/s_help[7]_i_12_n_0 ),
        .I1(state_o[1]),
        .I2(\i_/s_help[7]_i_13_n_0 ),
        .I3(state_o[2]),
        .O(s_help_en[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \i_/s_help[7]_i_30 
       (.I0(\i_/s_help[7]_i_45_n_0 ),
        .I1(ip[3]),
        .I2(\i_/s_help[7]_i_43_n_0 ),
        .I3(ie[2]),
        .I4(s_ie1),
        .I5(\i_/s_help[7]_i_46_n_0 ),
        .O(\i_/s_help[7]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_help[7]_i_31 
       (.I0(\tcon_reg[0][1]_0 ),
        .I1(ip[2]),
        .I2(ie[2]),
        .I3(s_ie1),
        .I4(\i_/s_help[7]_i_48_n_0 ),
        .O(\i_/s_help[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_help[7]_i_32 
       (.I0(\i_/s_help[7]_i_49_n_0 ),
        .I1(ie[2]),
        .I2(s_ie1),
        .I3(\i_/s_help[7]_i_16_0 ),
        .O(\i_/s_help[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \i_/s_help[7]_i_33 
       (.I0(\i_/s_help[7]_i_51_n_0 ),
        .I1(ip[3]),
        .I2(\i_/s_help[7]_i_52_n_0 ),
        .I3(ie[2]),
        .I4(s_ie1),
        .I5(\i_/s_help[7]_i_53_n_0 ),
        .O(\i_/s_help[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_help[7]_i_34 
       (.I0(\i_/s_help[7]_i_52_n_0 ),
        .I1(ie[2]),
        .I2(s_ie1),
        .I3(\i_/s_help[7]_i_54_n_0 ),
        .O(\i_/s_help[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \i_/s_help[7]_i_4 
       (.I0(\i_/s_help[7]_i_14_n_0 ),
        .I1(state_o[1]),
        .I2(\i_/s_help[7]_i_15_n_0 ),
        .I3(state_o[2]),
        .O(s_help_en[3]));
  LUT6 #(
    .INIT(64'hCDDDDDDDC8888888)) 
    \i_/s_help[7]_i_40 
       (.I0(ip[2]),
        .I1(\state_reg[2] ),
        .I2(ip[1]),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\i_/s_help[7]_i_64_n_0 ),
        .O(\i_/s_help[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \i_/s_help[7]_i_41 
       (.I0(\state_reg[2] ),
        .I1(ip[1]),
        .I2(\i_/s_help[7]_i_64_n_0 ),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\i_/s_help[7]_i_65_n_0 ),
        .O(\i_/s_help[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFF20000000)) 
    \i_/s_help[7]_i_42 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .I2(ip[1]),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\ie_reg[0] ),
        .O(\i_/s_help[7]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \i_/s_help[7]_i_43 
       (.I0(\i_/s_help[7]_i_66_n_0 ),
        .I1(s_tf0),
        .I2(ie[1]),
        .I3(ip[1]),
        .I4(ip[2]),
        .O(\i_/s_help[7]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_help[7]_i_44 
       (.I0(\i_/s_help[7]_i_67_n_0 ),
        .I1(ie[1]),
        .I2(s_tf0),
        .I3(\i_/s_help[7]_i_68_n_0 ),
        .O(\i_/s_help[7]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_/s_help[7]_i_45 
       (.I0(ip[2]),
        .I1(ie[2]),
        .I2(s_ie1),
        .I3(\i_/s_ext1isrh_d_i_6_n_0 ),
        .O(\i_/s_help[7]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_help[7]_i_46 
       (.I0(\i_/s_help[7]_i_67_n_0 ),
        .I1(ie[1]),
        .I2(s_tf0),
        .I3(\i_/s_help[7]_i_69_n_0 ),
        .O(\i_/s_help[7]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_help[7]_i_47 
       (.I0(s_intblock_o_reg),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(ip[0]),
        .I4(\i_/s_help_reg[7]_i_71_n_0 ),
        .O(\tcon_reg[0][1]_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_help[7]_i_48 
       (.I0(\tcon_reg[0][1]_0 ),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(s_intblock_o_reg),
        .O(\i_/s_help[7]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCDDDDDDDC8888888)) 
    \i_/s_help[7]_i_49 
       (.I0(ip[2]),
        .I1(\tcon_reg[0][1]_0 ),
        .I2(ip[1]),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\ip_reg[4] ),
        .O(\i_/s_help[7]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \i_/s_help[7]_i_5 
       (.I0(\i_/s_help[7]_i_14_n_0 ),
        .I1(state_o[1]),
        .I2(\i_/s_help[7]_i_16_n_0 ),
        .I3(state_o[0]),
        .I4(\i_/dpl[7]_i_22_n_0 ),
        .I5(state_o[2]),
        .O(s_help_en[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_help[7]_i_51 
       (.I0(\i_/s_help[7]_i_73_n_0 ),
        .I1(ip[2]),
        .I2(ie[2]),
        .I3(s_ie1),
        .I4(\i_/s_help[7]_i_74_n_0 ),
        .O(\i_/s_help[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \i_/s_help[7]_i_52 
       (.I0(\i_/s_help[7]_i_73_n_0 ),
        .I1(ip[2]),
        .I2(\i_/s_help[7]_i_75_n_0 ),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(outreg_reg),
        .O(\i_/s_help[7]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_help[7]_i_53 
       (.I0(\i_/s_help[7]_i_74_n_0 ),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(\i_/s_help[7]_i_52_0 ),
        .O(\i_/s_help[7]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_help[7]_i_54 
       (.I0(\i_/s_help[7]_i_75_n_0 ),
        .I1(ie[1]),
        .I2(s_tf0),
        .I3(\tcon_reg[0][1] ),
        .O(\i_/s_help[7]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \i_/s_help[7]_i_6 
       (.I0(state_o[1]),
        .I1(\i_/s_help[7]_i_17_n_0 ),
        .I2(state_o[2]),
        .O(s_help_en[0]));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \i_/s_help[7]_i_64 
       (.I0(s_ie0),
        .I1(ie[0]),
        .I2(ip[0]),
        .I3(\i_/s_ext1isr_d_i_8_n_0 ),
        .I4(ip[4]),
        .I5(\state_reg[2] ),
        .O(\i_/s_help[7]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hEF00400000000000)) 
    \i_/s_help[7]_i_65 
       (.I0(ip[0]),
        .I1(\i_/s_ext1isr_d_i_8_n_0 ),
        .I2(ip[4]),
        .I3(s_ie0),
        .I4(\state_reg[2] ),
        .I5(ie[0]),
        .O(\i_/s_help[7]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    \i_/s_help[7]_i_66 
       (.I0(\i_/s_inthigh_i_6_n_0 ),
        .I1(ip[0]),
        .I2(ie[0]),
        .I3(s_ie0),
        .I4(ip[4]),
        .O(\i_/s_help[7]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AAA0000)) 
    \i_/s_help[7]_i_67 
       (.I0(ip[4]),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(ip[0]),
        .I4(\i_/s_inthigh_i_6_n_0 ),
        .I5(ip[1]),
        .O(\i_/s_help[7]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h4FFF0000)) 
    \i_/s_help[7]_i_68 
       (.I0(ip[0]),
        .I1(ip[4]),
        .I2(s_ie0),
        .I3(ie[0]),
        .I4(\i_/s_inthigh_i_6_n_0 ),
        .O(\i_/s_help[7]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h40FFFFFF40000000)) 
    \i_/s_help[7]_i_69 
       (.I0(ip[0]),
        .I1(\i_/s_inthigh_i_6_n_0 ),
        .I2(ip[4]),
        .I3(s_ie0),
        .I4(ie[0]),
        .I5(\state_reg[2] ),
        .O(\i_/s_help[7]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h22002200F0FFF000)) 
    \i_/s_help[7]_i_70 
       (.I0(\i_/s_help[7]_i_90_n_0 ),
        .I1(s_command[4]),
        .I2(\i_/s_help[7]_i_91_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/s_ext1isr_d_i_4_n_0 ),
        .I5(s_command[6]),
        .O(s_intblock_o_reg));
  LUT6 #(
    .INIT(64'hF0BBBBBBF0888888)) 
    \i_/s_help[7]_i_72 
       (.I0(\i_/s_help_reg[7]_i_94_n_0 ),
        .I1(ip[4]),
        .I2(s_intblock_o_reg),
        .I3(s_ie0),
        .I4(ie[0]),
        .I5(\i_/s_help_reg[7]_i_71_n_0 ),
        .O(\ip_reg[4] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_help[7]_i_73 
       (.I0(\i_/s_help[7]_i_74_n_0 ),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(outreg_reg),
        .O(\i_/s_help[7]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_help[7]_i_74 
       (.I0(outreg_reg),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(ip[0]),
        .I4(outreg_reg_0),
        .O(\i_/s_help[7]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/s_help[7]_i_75 
       (.I0(\i_/s_help[7]_i_74_n_0 ),
        .I1(ip[1]),
        .I2(\i_/s_help[7]_i_52_0 ),
        .O(\i_/s_help[7]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_help[7]_i_78 
       (.I0(outreg_reg),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/s_help_reg[7]_i_98_n_0 ),
        .O(\tcon_reg[0][1] ));
  LUT6 #(
    .INIT(64'h00000000CF8A8A8A)) 
    \i_/s_help[7]_i_90 
       (.I0(\i_/psw[6]_i_56_0 ),
        .I1(intblock_o),
        .I2(s_intpre2),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(s_command[2]),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/s_help[7]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \i_/s_help[7]_i_91 
       (.I0(\i_/s_helpb_i_10_n_0 ),
        .I1(s_command[4]),
        .I2(\i_/psw[6]_i_24_n_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/s_help[7]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h10001000FEFF1000)) 
    \i_/s_help[7]_i_92 
       (.I0(s_command[6]),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/s_preadr[7]_i_84_n_0 ),
        .I3(s_helpb_reg),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/s_help[7]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \i_/s_help[7]_i_93 
       (.I0(s_command[4]),
        .I1(\state_reg[2] ),
        .I2(s_helpb_reg),
        .I3(\i_/s_preadr[7]_i_45_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_help[7]_i_99_n_0 ),
        .O(\i_/s_help[7]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \i_/s_help[7]_i_96 
       (.I0(\i_/state[2]_i_4_n_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/state[2]_i_6_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_help[7]_i_104_n_0 ),
        .O(\i_/s_help[7]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \i_/s_help[7]_i_97 
       (.I0(\i_/state[2]_i_4_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(s_ext1isrh_d_reg),
        .I3(\i_/s_preadr[7]_i_45_n_0 ),
        .I4(s_command[6]),
        .I5(\state_reg[2] ),
        .O(\i_/s_help[7]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \i_/s_help[7]_i_99 
       (.I0(\i_/dpl[3]_i_46_n_0 ),
        .I1(s_command[4]),
        .I2(\i_/state[2]_i_6_n_0 ),
        .I3(s_helpb_reg),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/s_help[7]_i_99_n_0 ));
  MUXF7 \i_/s_help_reg[7]_i_71 
       (.I0(\i_/s_help[7]_i_92_n_0 ),
        .I1(\i_/s_help[7]_i_93_n_0 ),
        .O(\i_/s_help_reg[7]_i_71_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/s_help_reg[7]_i_76 
       (.I0(\i_/s_help[7]_i_96_n_0 ),
        .I1(\i_/s_help[7]_i_97_n_0 ),
        .O(outreg_reg),
        .S(s_command[7]));
  MUXF7 \i_/s_help_reg[7]_i_94 
       (.I0(\i_/s_help[7]_i_100_n_0 ),
        .I1(\i_/s_help[7]_i_101_n_0 ),
        .O(\i_/s_help_reg[7]_i_94_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/s_help_reg[7]_i_95 
       (.I0(\i_/s_help[7]_i_102_n_0 ),
        .I1(\i_/s_help[7]_i_103_n_0 ),
        .O(outreg_reg_0),
        .S(s_command[7]));
  MUXF7 \i_/s_help_reg[7]_i_98 
       (.I0(\i_/s_help[7]_i_105_n_0 ),
        .I1(\i_/s_help[7]_i_106_n_0 ),
        .O(\i_/s_help_reg[7]_i_98_n_0 ),
        .S(s_command[7]));
  LUT6 #(
    .INIT(64'hFFFF00FFB0B000B0)) 
    \i_/s_helpb_i_10 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(s_intpre2),
        .I4(intblock_o),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/s_helpb_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \i_/s_helpb_i_23 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/dpl[7]_i_36_n_0 ),
        .I2(s_command[6]),
        .I3(s_command[7]),
        .I4(\i_/g0_b0_i_43_n_0 ),
        .O(\i_/s_helpb_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hC5C0FFFFC5C00000)) 
    \i_/s_helpb_i_24 
       (.I0(state_o[0]),
        .I1(\i_/s_helpb_i_35_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/g0_b0_i_23_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/g0_b0_i_43_n_0 ),
        .O(\i_/s_helpb_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_helpb_i_25 
       (.I0(\i_/s_helpb_i_36_n_0 ),
        .I1(\i_/s_helpb_i_37_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/s_helpb_i_38_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/s_helpb_i_39_n_0 ),
        .O(\i_/s_helpb_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hE2222E2200000000)) 
    \i_/s_helpb_i_26 
       (.I0(\i_/g0_b0_i_46_n_0 ),
        .I1(s_command[7]),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\i_/g0_b0_i_32_n_0 ),
        .I4(s_command[6]),
        .I5(state_o[0]),
        .O(\i_/s_helpb_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \i_/s_helpb_i_3 
       (.I0(s_command[7]),
        .I1(s_helpb_reg_0),
        .I2(\i_/s_helpb_i_10_n_0 ),
        .I3(s_helpb_reg),
        .I4(s_command[6]),
        .I5(state_o[0]),
        .O(\state_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_/s_helpb_i_35 
       (.I0(\i_/dpl[7]_i_36_n_0 ),
        .I1(s_ext1isrh_d_reg_0),
        .O(\i_/s_helpb_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h7000C300)) 
    \i_/s_helpb_i_36 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(s_command[6]),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\i_/dpl[7]_i_37_n_0 ),
        .I4(D[0]),
        .O(\i_/s_helpb_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h4F40CFCF4F40C0C0)) 
    \i_/s_helpb_i_37 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/g0_b0_i_72_n_0 ),
        .I2(s_command[6]),
        .I3(\i_/g0_b0_i_73_n_0 ),
        .I4(\i_/s_preadr[7]_i_58_0 ),
        .I5(\i_/g0_b0_i_84_n_0 ),
        .O(\i_/s_helpb_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \i_/s_helpb_i_38 
       (.I0(\i_/s_helpb_i_40_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_helpb_i_10_n_0 ),
        .I3(s_ext1isrh_d_reg_0),
        .I4(\i_/g0_b0_i_80_n_0 ),
        .O(\i_/s_helpb_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    \i_/s_helpb_i_39 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(s_ext1isrh_d_reg_0),
        .I2(\i_/s_helpb_i_10_n_0 ),
        .I3(s_command[6]),
        .I4(\i_/g0_b0_i_82_n_0 ),
        .O(\i_/s_helpb_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h5555000003000000)) 
    \i_/s_helpb_i_40 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(\i_/s_preadr[7]_i_137_0 ),
        .I3(D[1]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/s_helpb_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_helpb_i_8 
       (.I0(\i_/s_helpb_i_23_n_0 ),
        .I1(\i_/s_helpb_i_24_n_0 ),
        .I2(state_o[2]),
        .I3(\i_/s_helpb_i_25_n_0 ),
        .I4(state_o[1]),
        .I5(\i_/s_helpb_i_26_n_0 ),
        .O(s_alu_cmd[5]));
  LUT6 #(
    .INIT(64'h2FFFFFFF20000000)) 
    \i_/s_inthigh_i_2 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .I2(ip[3]),
        .I3(ie[3]),
        .I4(s_tf1),
        .I5(\i_/s_inthigh_i_3_n_0 ),
        .O(s_intpre2_reg));
  LUT6 #(
    .INIT(64'h2FFFFFFF20000000)) 
    \i_/s_inthigh_i_3 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .I2(ip[2]),
        .I3(ie[2]),
        .I4(s_ie1),
        .I5(\i_/s_inthigh_i_4_n_0 ),
        .O(\i_/s_inthigh_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFF20000000)) 
    \i_/s_inthigh_i_4 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .I2(ip[1]),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\i_/s_inthigh_i_5_n_0 ),
        .O(\i_/s_inthigh_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF808888888888888)) 
    \i_/s_inthigh_i_5 
       (.I0(\i_/s_inthigh_i_6_n_0 ),
        .I1(ip[4]),
        .I2(ie[0]),
        .I3(\state_reg[2] ),
        .I4(s_ie0),
        .I5(ip[0]),
        .O(\i_/s_inthigh_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h54000000)) 
    \i_/s_inthigh_i_6 
       (.I0(intblock_o),
        .I1(s_ti),
        .I2(\i_/s_preadr[7]_i_187_0 ),
        .I3(ie[4]),
        .I4(s_intpre2),
        .O(\i_/s_inthigh_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_intlow_i_2 
       (.I0(\i_/s_intlow_i_3_n_0 ),
        .I1(ie[3]),
        .I2(s_tf1),
        .I3(\i_/s_intlow_i_4_n_0 ),
        .O(\ie_reg[3] ));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \i_/s_intlow_i_3 
       (.I0(\i_/s_intlow_i_5_n_0 ),
        .I1(s_ie1),
        .I2(ie[2]),
        .I3(ip[2]),
        .I4(ip[3]),
        .O(\i_/s_intlow_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \i_/s_intlow_i_4 
       (.I0(\i_/s_intlow_i_5_n_0 ),
        .I1(ip[2]),
        .I2(ie[2]),
        .I3(s_ie1),
        .I4(\i_/s_intlow_i_6_n_0 ),
        .O(\i_/s_intlow_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_/s_intlow_i_5 
       (.I0(ip[1]),
        .I1(ie[1]),
        .I2(s_tf0),
        .I3(\i_/s_intlow_i_7_n_0 ),
        .O(\i_/s_intlow_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \i_/s_intlow_i_6 
       (.I0(\i_/s_intlow_i_7_n_0 ),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(\i_/s_intlow_i_8_n_0 ),
        .O(\i_/s_intlow_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0BBBBBBB08888888)) 
    \i_/s_intlow_i_7 
       (.I0(\i_/s_ext1isr_d_i_8_n_0 ),
        .I1(ip[4]),
        .I2(s_ie0),
        .I3(ie[0]),
        .I4(ip[0]),
        .I5(\state_reg[2] ),
        .O(\i_/s_intlow_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \i_/s_intlow_i_8 
       (.I0(ie[0]),
        .I1(\i_/s_ext1isr_d_i_8_n_0 ),
        .I2(s_ie0),
        .I3(ip[0]),
        .I4(ip[4]),
        .I5(\i_/s_intlow_i_9_n_0 ),
        .O(\i_/s_intlow_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
    \i_/s_intlow_i_9 
       (.I0(ip[0]),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(s_ie0),
        .I4(ie[0]),
        .I5(\i_/s_inthigh_i_6_n_0 ),
        .O(\i_/s_intlow_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \i_/s_intpre2_i_2 
       (.I0(s_intpre),
        .I1(s_intpre2),
        .I2(intblock_o),
        .O(s_intpre2_reg_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_100 
       (.I0(outreg_reg_3),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(ip[0]),
        .I4(outreg_reg_4),
        .O(\tcon_reg[0][1]_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_101 
       (.I0(\tcon_reg[0][1]_3 ),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(outreg_reg_3),
        .O(\i_/s_preadr[7]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hCDDDDDDDC8888888)) 
    \i_/s_preadr[7]_i_102 
       (.I0(ip[2]),
        .I1(\tcon_reg[0][1]_3 ),
        .I2(ip[1]),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\i_/s_preadr[7]_i_68_0 ),
        .O(\i_/s_preadr[7]_i_102_n_0 ));
  LUT4 #(
    .INIT(16'hEF00)) 
    \i_/s_preadr[7]_i_104 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(s_command[2]),
        .I3(\i_/g0_b0_i_57_n_0 ),
        .O(\i_/s_preadr[7]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F40C0000)) 
    \i_/s_preadr[7]_i_105 
       (.I0(s_ext1isrh_d_reg),
        .I1(D[0]),
        .I2(s_command[2]),
        .I3(\i_/s_preadr[7]_i_137_0 ),
        .I4(\i_/g0_b0_i_57_n_0 ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/s_preadr[7]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_106 
       (.I0(\i_/s_preadr[7]_i_121_n_0 ),
        .I1(ip[2]),
        .I2(ie[2]),
        .I3(s_ie1),
        .I4(\i_/s_preadr[7]_i_122_n_0 ),
        .O(\i_/s_preadr[7]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_preadr[7]_i_107 
       (.I0(\i_/s_preadr[7]_i_123_n_0 ),
        .I1(ie[2]),
        .I2(s_ie1),
        .I3(\i_/s_preadr[7]_i_124_n_0 ),
        .O(\i_/s_preadr[7]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \i_/s_preadr[7]_i_109 
       (.I0(\i_/s_preadr[7]_i_127_n_0 ),
        .I1(s_helpb_reg_0),
        .I2(\i_/s_preadr[7]_i_80_n_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/s_preadr[7]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \i_/s_preadr[7]_i_11 
       (.I0(state_o[1]),
        .I1(\i_/s_preadr[7]_i_21_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/s_preadr[7]_i_22_n_0 ),
        .I4(s_command[7]),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_110 
       (.I0(outreg_reg_5),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(ip[0]),
        .I4(outreg_reg_6),
        .O(\i_/s_preadr[7]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_111 
       (.I0(\i_/s_preadr[7]_i_128_n_0 ),
        .I1(\i_/s_preadr[7]_i_129_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/s_preadr[7]_i_130_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_preadr_reg[7]_i_131_n_0 ),
        .O(outreg_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_112 
       (.I0(\i_/s_preadr[7]_i_132_n_0 ),
        .I1(\i_/s_preadr[7]_i_133_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/s_preadr[7]_i_134_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_preadr[7]_i_135_n_0 ),
        .O(outreg_reg_10));
  LUT6 #(
    .INIT(64'hFFFF0000F7B20000)) 
    \i_/s_preadr[7]_i_113 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(D[2]),
        .O(\i_/s_preadr[7]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h0030000000BF0000)) 
    \i_/s_preadr[7]_i_114 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/psw[6]_i_28_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(D[2]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(s_command[2]),
        .O(\i_/s_preadr[7]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'h0030000000450000)) 
    \i_/s_preadr[7]_i_115 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/psw[6]_i_28_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(D[2]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(s_command[2]),
        .O(\i_/s_preadr[7]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h5530557500000000)) 
    \i_/s_preadr[7]_i_116 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/psw[6]_i_28_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(\i_/state[0]_i_11_n_0 ),
        .O(\i_/s_preadr[7]_i_116_n_0 ));
  LUT5 #(
    .INIT(32'hFF0FEE0E)) 
    \i_/s_preadr[7]_i_117 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(D[1]),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(D[2]),
        .O(\i_/s_preadr[7]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_119 
       (.I0(\i_/s_preadr_reg[7]_i_138_n_0 ),
        .I1(\i_/s_preadr[7]_i_139_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/psw[6]_i_69_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_preadr[7]_i_140_n_0 ),
        .O(outreg_reg_4));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \i_/s_preadr[7]_i_12 
       (.I0(\i_/s_preadr[7]_i_23_n_0 ),
        .I1(state_o[0]),
        .I2(\i_/s_preadr[7]_i_24_n_0 ),
        .I3(ie[3]),
        .I4(s_tf1),
        .I5(outreg_reg_5),
        .O(\i_/s_preadr[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_121 
       (.I0(\i_/s_preadr[7]_i_122_n_0 ),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(\i_/s_preadr[7]_i_142_n_0 ),
        .O(\i_/s_preadr[7]_i_121_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/s_preadr[7]_i_122 
       (.I0(\i_/s_preadr[7]_i_143_n_0 ),
        .I1(ip[0]),
        .I2(\i_/s_preadr[7]_i_144_n_0 ),
        .O(\i_/s_preadr[7]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \i_/s_preadr[7]_i_123 
       (.I0(\i_/s_preadr[7]_i_121_n_0 ),
        .I1(ip[2]),
        .I2(\i_/s_preadr[7]_i_145_n_0 ),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\i_/s_preadr[7]_i_146_n_0 ),
        .O(\i_/s_preadr[7]_i_123_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_124 
       (.I0(\i_/s_preadr[7]_i_122_n_0 ),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(\i_/s_preadr[7]_i_147_n_0 ),
        .O(\i_/s_preadr[7]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0041)) 
    \i_/s_preadr[7]_i_125 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(s_command[2]),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/s_preadr[7]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F040000)) 
    \i_/s_preadr[7]_i_126 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(D[2]),
        .I3(s_command[2]),
        .I4(\i_/psw[6]_i_28_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFFAA81)) 
    \i_/s_preadr[7]_i_127 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(s_command[2]),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/s_preadr[7]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_128 
       (.I0(\i_/psw[6]_i_77_n_0 ),
        .I1(\i_/s_preadr[7]_i_148_n_0 ),
        .I2(s_helpb_reg_0),
        .I3(\state_reg[2] ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_preadr[7]_i_45_n_0 ),
        .O(\i_/s_preadr[7]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_129 
       (.I0(\i_/s_preadr[7]_i_149_n_0 ),
        .I1(\i_/dpl[7]_i_96_n_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/psw[6]_i_50_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/dpl[3]_i_47_n_0 ),
        .O(\i_/s_preadr[7]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_13 
       (.I0(\i_/s_preadr[7]_i_26_n_0 ),
        .I1(\i_/s_preadr[7]_i_27_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/s_preadr[7]_i_28_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_preadr[7]_i_29_n_0 ),
        .O(\i_/s_preadr[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \i_/s_preadr[7]_i_130 
       (.I0(\i_/s_preadr[7]_i_148_n_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/dpl[7]_i_96_n_0 ),
        .I3(D[0]),
        .I4(s_helpb_reg_0),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_132 
       (.I0(\i_/s_preadr[7]_i_152_n_0 ),
        .I1(\i_/s_preadr[7]_i_153_n_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/s_ext1isr_d_i_8_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_preadr[7]_i_154_n_0 ),
        .O(\i_/s_preadr[7]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_133 
       (.I0(\i_/s_preadr[7]_i_155_n_0 ),
        .I1(\i_/s_preadr[7]_i_156_n_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/s_preadr[7]_i_157_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_preadr[7]_i_158_n_0 ),
        .O(\i_/s_preadr[7]_i_133_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/s_preadr[7]_i_134 
       (.I0(\i_/s_preadr[7]_i_153_n_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/s_preadr[7]_i_155_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_135 
       (.I0(\i_/s_preadr[7]_i_159_n_0 ),
        .I1(\i_/s_preadr[7]_i_160_n_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/s_preadr[7]_i_161_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_preadr[7]_i_154_n_0 ),
        .O(\i_/s_preadr[7]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hE400E400D855D800)) 
    \i_/s_preadr[7]_i_136 
       (.I0(s_command[6]),
        .I1(\i_/dpl[7]_i_62_n_0 ),
        .I2(\i_/s_preadr[7]_i_87_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(\i_/dpl[7]_i_35_n_0 ),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/s_preadr[7]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \i_/s_preadr[7]_i_137 
       (.I0(\i_/s_preadr[7]_i_162_n_0 ),
        .I1(\i_/g0_b0_i_75_n_0 ),
        .I2(s_ext1isrh_d_reg),
        .I3(s_command[6]),
        .I4(\i_/s_preadr[7]_i_163_n_0 ),
        .I5(\i_/dpl_reg[3]_i_51_0 ),
        .O(\i_/s_preadr[7]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hFF74FFFF8B000000)) 
    \i_/s_preadr[7]_i_139 
       (.I0(D[0]),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(\i_/s_help[7]_i_112_n_0 ),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \i_/s_preadr[7]_i_14 
       (.I0(\i_/s_preadr[7]_i_30_n_0 ),
        .I1(state_o[1]),
        .I2(\i_/dpl[7]_i_24_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/s_preadr_reg[7]_i_31_n_0 ),
        .I5(state_o[0]),
        .O(\i_/s_preadr[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_140 
       (.I0(\i_/s_preadr[7]_i_149_n_0 ),
        .I1(\i_/psw[6]_i_77_n_0 ),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\state_reg[2] ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_preadr[7]_i_45_n_0 ),
        .O(\i_/s_preadr[7]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_141 
       (.I0(\i_/s_preadr[7]_i_166_n_0 ),
        .I1(\i_/s_preadr[7]_i_167_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/psw[6]_i_84_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_preadr[7]_i_168_n_0 ),
        .O(outreg_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_142 
       (.I0(\i_/s_preadr_reg[7]_i_169_n_0 ),
        .I1(\i_/s_preadr[7]_i_170_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/s_preadr[7]_i_130_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_preadr_reg[7]_i_171_n_0 ),
        .O(\i_/s_preadr[7]_i_142_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_preadr[7]_i_143 
       (.I0(\i_/s_preadr[7]_i_142_n_0 ),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/s_preadr[7]_i_144_n_0 ),
        .O(\i_/s_preadr[7]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_144 
       (.I0(\i_/s_preadr[7]_i_172_n_0 ),
        .I1(\i_/s_preadr[7]_i_173_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/s_preadr[7]_i_52_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_preadr[7]_i_174_n_0 ),
        .O(\i_/s_preadr[7]_i_144_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/s_preadr[7]_i_145 
       (.I0(\i_/s_preadr[7]_i_122_n_0 ),
        .I1(ip[1]),
        .I2(\i_/s_preadr[7]_i_147_n_0 ),
        .O(\i_/s_preadr[7]_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFF7F000000)) 
    \i_/s_preadr[7]_i_146 
       (.I0(s_ie0),
        .I1(ie[0]),
        .I2(ip[0]),
        .I3(\i_/s_preadr[7]_i_175_n_0 ),
        .I4(ip[4]),
        .I5(\i_/s_preadr[7]_i_142_n_0 ),
        .O(\i_/s_preadr[7]_i_146_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \i_/s_preadr[7]_i_147 
       (.I0(ip[0]),
        .I1(\i_/s_preadr[7]_i_176_n_0 ),
        .I2(ip[4]),
        .I3(\i_/s_preadr[7]_i_143_n_0 ),
        .O(\i_/s_preadr[7]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'h30023002FFFF3002)) 
    \i_/s_preadr[7]_i_148 
       (.I0(D[0]),
        .I1(D[2]),
        .I2(s_command[2]),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/s_preadr[7]_i_148_n_0 ));
  LUT6 #(
    .INIT(64'h01000100FFFF0100)) 
    \i_/s_preadr[7]_i_149 
       (.I0(\i_/s_help[7]_i_70_0 ),
        .I1(s_command[2]),
        .I2(D[2]),
        .I3(D[0]),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/s_preadr[7]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \i_/s_preadr[7]_i_15 
       (.I0(\i_/s_preadr[7]_i_32_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_preadr[7]_i_33_n_0 ),
        .I3(s_command[7]),
        .I4(state_o[1]),
        .I5(\i_/s_preadr[7]_i_34_n_0 ),
        .O(\i_/s_preadr[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3333FFFF3400)) 
    \i_/s_preadr[7]_i_150 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(s_command[2]),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(\state_reg[2] ),
        .I5(\i_/psw[6]_i_56_0 ),
        .O(\i_/s_preadr[7]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5547FFFF5530)) 
    \i_/s_preadr[7]_i_151 
       (.I0(s_ext1isrh_d_reg),
        .I1(s_command[2]),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\state_reg[2] ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/s_preadr[7]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF3DFF00C200)) 
    \i_/s_preadr[7]_i_152 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(s_command[2]),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(D[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFFFD30000020)) 
    \i_/s_preadr[7]_i_153 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(D[2]),
        .I2(\i_/s_preadr[7]_i_177_n_0 ),
        .I3(s_command[2]),
        .I4(\i_/psw[6]_i_28_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_153_n_0 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \i_/s_preadr[7]_i_154 
       (.I0(s_command[2]),
        .I1(\i_/psw[6]_i_28_0 ),
        .I2(\i_/s_preadr[7]_i_177_n_0 ),
        .I3(D[2]),
        .I4(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \i_/s_preadr[7]_i_155 
       (.I0(\i_/psw[6]_i_28_0 ),
        .I1(s_command[2]),
        .I2(D[2]),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(\i_/state_reg[1]_i_10_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_155_n_0 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \i_/s_preadr[7]_i_156 
       (.I0(\i_/psw[6]_i_28_0 ),
        .I1(s_command[2]),
        .I2(\i_/s_ext1isr_d_i_8_n_0 ),
        .I3(D[2]),
        .I4(\i_/s_preadr[7]_i_177_n_0 ),
        .O(\i_/s_preadr[7]_i_156_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF701000800)) 
    \i_/s_preadr[7]_i_157 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(D[2]),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(s_command[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \i_/s_preadr[7]_i_158 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(\i_/psw[6]_i_28_0 ),
        .I2(D[2]),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(s_command[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFD01000200)) 
    \i_/s_preadr[7]_i_159 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(s_command[2]),
        .I2(D[2]),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(\i_/psw[6]_i_28_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_159_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/s_preadr[7]_i_16 
       (.I0(\i_/s_preadr_reg[7]_i_35_n_0 ),
        .I1(state_o[0]),
        .I2(\i_/s_preadr[7]_i_36_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/s_preadr[7]_i_37_n_0 ),
        .O(\i_/s_preadr[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF4BFF00B400)) 
    \i_/s_preadr[7]_i_160 
       (.I0(s_command[2]),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(D[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \i_/s_preadr[7]_i_161 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(s_command[2]),
        .I2(D[2]),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(\i_/psw[6]_i_28_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F40C0000)) 
    \i_/s_preadr[7]_i_162 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(D[2]),
        .O(\i_/s_preadr[7]_i_162_n_0 ));
  LUT4 #(
    .INIT(16'h80B0)) 
    \i_/s_preadr[7]_i_163 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/dpl[7]_i_83_n_0 ),
        .I3(s_command[1]),
        .O(\i_/s_preadr[7]_i_163_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5555FFFF5400)) 
    \i_/s_preadr[7]_i_164 
       (.I0(s_ext1isrh_d_reg),
        .I1(D[0]),
        .I2(s_command[2]),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/s_preadr[7]_i_164_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF40C)) 
    \i_/s_preadr[7]_i_165 
       (.I0(s_ext1isrh_d_reg),
        .I1(D[0]),
        .I2(s_command[2]),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/s_preadr[7]_i_165_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/s_preadr[7]_i_166 
       (.I0(\i_/s_preadr[7]_i_178_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/s_ext1isr_d_i_8_n_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(\i_/s_preadr[7]_i_179_n_0 ),
        .O(\i_/s_preadr[7]_i_166_n_0 ));
  LUT6 #(
    .INIT(64'hFF74FFFF8B000000)) 
    \i_/s_preadr[7]_i_167 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(\i_/s_help[7]_i_107_n_0 ),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_167_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_168 
       (.I0(\i_/s_preadr[7]_i_155_n_0 ),
        .I1(\i_/s_preadr[7]_i_152_n_0 ),
        .I2(\i_/dpl_reg[3]_i_51_0 ),
        .I3(\i_/s_ext1isr_d_i_8_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_preadr[7]_i_154_n_0 ),
        .O(\i_/s_preadr[7]_i_168_n_0 ));
  LUT5 #(
    .INIT(32'hCDC8C8C8)) 
    \i_/s_preadr[7]_i_17 
       (.I0(state_o[1]),
        .I1(\i_/s_preadr[7]_i_38_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/s_preadr[7]_i_39_n_0 ),
        .I4(s_command[7]),
        .O(\i_/s_preadr[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCDFFFDFFC8000800)) 
    \i_/s_preadr[7]_i_170 
       (.I0(s_helpb_reg_0),
        .I1(\i_/s_help[7]_i_112_n_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_170_n_0 ));
  LUT6 #(
    .INIT(64'h80208000C0E0C000)) 
    \i_/s_preadr[7]_i_172 
       (.I0(s_helpb_reg_0),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(\i_/b[7]_i_20_n_0 ),
        .I3(s_command[2]),
        .I4(\i_/dpl[3]_i_49_0 ),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/s_preadr[7]_i_172_n_0 ));
  LUT5 #(
    .INIT(32'hC0800080)) 
    \i_/s_preadr[7]_i_173 
       (.I0(s_helpb_reg_0),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(\i_/dpl[7]_i_83_n_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(s_ext1isrh_d_reg),
        .O(\i_/s_preadr[7]_i_173_n_0 ));
  LUT6 #(
    .INIT(64'h0F32000000880000)) 
    \i_/s_preadr[7]_i_174 
       (.I0(s_helpb_reg_0),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_ext1isrh_d_reg),
        .I3(s_command[2]),
        .I4(\i_/b[7]_i_20_n_0 ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/s_preadr[7]_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_175 
       (.I0(\i_/s_preadr_reg[7]_i_184_n_0 ),
        .I1(\i_/s_preadr[7]_i_185_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/s_preadr[7]_i_134_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_preadr_reg[7]_i_186_n_0 ),
        .O(\i_/s_preadr[7]_i_175_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_preadr[7]_i_176 
       (.I0(\i_/s_preadr[7]_i_175_n_0 ),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/s_preadr[7]_i_144_n_0 ),
        .O(\i_/s_preadr[7]_i_176_n_0 ));
  LUT5 #(
    .INIT(32'hABFFFFFF)) 
    \i_/s_preadr[7]_i_177 
       (.I0(intblock_o),
        .I1(\i_/s_preadr[7]_i_187_0 ),
        .I2(s_ti),
        .I3(ie[4]),
        .I4(s_intpre2),
        .O(\i_/s_preadr[7]_i_177_n_0 ));
  LUT6 #(
    .INIT(64'hF0FBFFF3F04000C0)) 
    \i_/s_preadr[7]_i_178 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/s_preadr[7]_i_177_n_0 ),
        .I3(s_command[2]),
        .I4(\i_/psw[6]_i_28_0 ),
        .I5(\i_/psw[6]_i_95_n_0 ),
        .O(\i_/s_preadr[7]_i_178_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF1FFF00E000)) 
    \i_/s_preadr[7]_i_179 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(s_command[2]),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(\i_/s_preadr[7]_i_177_n_0 ),
        .I4(D[2]),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \i_/s_preadr[7]_i_18 
       (.I0(\i_/s_preadr_reg[7]_i_40_n_0 ),
        .I1(state_o[1]),
        .I2(\i_/s_preadr_reg[7]_i_41_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/s_preadr_reg[7]_i_42_n_0 ),
        .I5(state_o[0]),
        .O(\i_/s_preadr[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040000)) 
    \i_/s_preadr[7]_i_180 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(D[2]),
        .I3(s_command[2]),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F04000C)) 
    \i_/s_preadr[7]_i_181 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(D[2]),
        .I3(s_command[2]),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_181_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF03040000)) 
    \i_/s_preadr[7]_i_182 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(D[2]),
        .I3(s_command[2]),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_182_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00470030)) 
    \i_/s_preadr[7]_i_183 
       (.I0(s_ext1isrh_d_reg),
        .I1(s_command[2]),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(D[2]),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hCDFFFDFFC8000800)) 
    \i_/s_preadr[7]_i_185 
       (.I0(s_helpb_reg_0),
        .I1(\i_/s_help[7]_i_107_n_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hFAFBFFFF50400000)) 
    \i_/s_preadr[7]_i_187 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/b[7]_i_57_n_0 ),
        .I3(s_command[2]),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hF0FBFFF3F04000C0)) 
    \i_/s_preadr[7]_i_188 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/b[7]_i_57_n_0 ),
        .I3(s_command[2]),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hFCFBFFFF30400000)) 
    \i_/s_preadr[7]_i_189 
       (.I0(\i_/state_reg[1]_i_10_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/b[7]_i_57_n_0 ),
        .I3(s_command[2]),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \i_/s_preadr[7]_i_19 
       (.I0(state_o[1]),
        .I1(\i_/s_preadr[7]_i_43_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/s_preadr[7]_i_44_n_0 ),
        .I4(s_command[7]),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8FFCF47003000)) 
    \i_/s_preadr[7]_i_190 
       (.I0(s_ext1isrh_d_reg),
        .I1(s_command[2]),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(\i_/b[7]_i_57_n_0 ),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\i_/s_ext1isr_d_i_8_n_0 ),
        .O(\i_/s_preadr[7]_i_190_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_/s_preadr[7]_i_21 
       (.I0(s_command[6]),
        .I1(s_helpb_reg),
        .I2(\i_/dpl[7]_i_35_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(s_command[7]),
        .O(\i_/s_preadr[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \i_/s_preadr[7]_i_22 
       (.I0(\i_/s_preadr[7]_i_45_n_0 ),
        .I1(s_helpb_reg),
        .I2(s_helpb_reg_0),
        .I3(\state_reg[2] ),
        .I4(s_command[6]),
        .I5(\i_/dpl[3]_i_35_n_0 ),
        .O(\i_/s_preadr[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/s_preadr[7]_i_23 
       (.I0(\i_/s_preadr[7]_i_46_n_0 ),
        .I1(s_command[7]),
        .I2(\i_/s_preadr[7]_i_47_n_0 ),
        .O(\i_/s_preadr[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \i_/s_preadr[7]_i_24 
       (.I0(\i_/s_preadr[7]_i_48_n_0 ),
        .I1(ip[3]),
        .I2(outreg_reg_5),
        .I3(ie[2]),
        .I4(s_ie1),
        .I5(\i_/s_preadr[7]_i_49_n_0 ),
        .O(\i_/s_preadr[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_25 
       (.I0(\i_/s_preadr[7]_i_50_n_0 ),
        .I1(\i_/s_preadr[7]_i_51_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/s_preadr[7]_i_52_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/s_preadr[7]_i_53_n_0 ),
        .O(outreg_reg_5));
  LUT5 #(
    .INIT(32'hF4FFB000)) 
    \i_/s_preadr[7]_i_26 
       (.I0(D[0]),
        .I1(s_helpb_reg),
        .I2(\i_/s_preadr[7]_i_54_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(\i_/s_preadr[7]_i_55_n_0 ),
        .O(\i_/s_preadr[7]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/s_preadr[7]_i_27 
       (.I0(\i_/dpl[7]_i_60_n_0 ),
        .I1(s_helpb_reg_0),
        .I2(\i_/s_preadr[7]_i_56_n_0 ),
        .O(\i_/s_preadr[7]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/s_preadr[7]_i_28 
       (.I0(\i_/dpl[7]_i_41_n_0 ),
        .I1(s_helpb_reg),
        .I2(\i_/dpl[7]_i_60_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(\i_/s_preadr[7]_i_55_n_0 ),
        .O(\i_/s_preadr[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \i_/s_preadr[7]_i_29 
       (.I0(\i_/s_preadr[7]_i_54_n_0 ),
        .I1(s_helpb_reg_0),
        .I2(D[0]),
        .I3(\i_/s_preadr[7]_i_57_n_0 ),
        .I4(s_helpb_reg),
        .I5(\i_/s_preadr[7]_i_55_n_0 ),
        .O(\i_/s_preadr[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/s_preadr[7]_i_30 
       (.I0(\i_/s_preadr[7]_i_58_n_0 ),
        .I1(\i_/s_preadr[7]_i_59_n_0 ),
        .I2(state_o[0]),
        .I3(\i_/s_preadr_reg[7]_i_60_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/s_preadr[7]_i_61_n_0 ),
        .O(\i_/s_preadr[7]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_/s_preadr[7]_i_32 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/psw[6]_i_24_n_0 ),
        .I2(s_command[4]),
        .O(\i_/s_preadr[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \i_/s_preadr[7]_i_33 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(s_command[2]),
        .I2(\i_/state[0]_i_11_n_0 ),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/s_preadr[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B800000000)) 
    \i_/s_preadr[7]_i_34 
       (.I0(\i_/s_preadr[7]_i_32_n_0 ),
        .I1(state_o[0]),
        .I2(\i_/s_preadr[7]_i_64_n_0 ),
        .I3(s_command[6]),
        .I4(\i_/s_preadr[7]_i_33_n_0 ),
        .I5(s_command[7]),
        .O(\i_/s_preadr[7]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_36 
       (.I0(\i_/s_preadr[7]_i_67_n_0 ),
        .I1(ip[3]),
        .I2(ie[3]),
        .I3(s_tf1),
        .I4(\i_/s_preadr[7]_i_68_n_0 ),
        .O(\i_/s_preadr[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \i_/s_preadr[7]_i_37 
       (.I0(\i_/s_preadr[7]_i_69_n_0 ),
        .I1(s_command[7]),
        .I2(\i_/s_preadr[7]_i_70_n_0 ),
        .I3(s_command[6]),
        .I4(\i_/s_preadr[7]_i_71_n_0 ),
        .I5(state_o[0]),
        .O(\i_/s_preadr[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAC800C8000000000)) 
    \i_/s_preadr[7]_i_38 
       (.I0(s_helpb_reg_0),
        .I1(\i_/psw[6]_i_24_n_0 ),
        .I2(\i_/s_preadr[7]_i_58_0 ),
        .I3(s_command[6]),
        .I4(\i_/dpl[7]_i_35_n_0 ),
        .I5(s_command[7]),
        .O(\i_/s_preadr[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hB8C033F3B8C000C0)) 
    \i_/s_preadr[7]_i_39 
       (.I0(\i_/dpl[7]_i_35_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/psw[6]_i_24_n_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .I4(s_helpb_reg_0),
        .I5(\i_/s_preadr[7]_i_72_n_0 ),
        .O(\i_/s_preadr[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \i_/s_preadr[7]_i_4 
       (.I0(\i_/s_preadr[7]_i_11_n_0 ),
        .I1(state_o[2]),
        .I2(\i_/s_preadr[7]_i_12_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/s_preadr[7]_i_13_n_0 ),
        .I5(state_o[0]),
        .O(s_adr_mux[2]));
  LUT6 #(
    .INIT(64'hAC800C8000000000)) 
    \i_/s_preadr[7]_i_43 
       (.I0(s_helpb_reg_0),
        .I1(\i_/psw[6]_i_24_n_0 ),
        .I2(s_helpb_reg),
        .I3(s_command[6]),
        .I4(\i_/s_preadr[7]_i_79_n_0 ),
        .I5(s_command[7]),
        .O(\i_/s_preadr[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hB8F3FFF3B8C000C0)) 
    \i_/s_preadr[7]_i_44 
       (.I0(\i_/s_preadr[7]_i_80_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/state[2]_i_6_n_0 ),
        .I3(s_helpb_reg),
        .I4(s_helpb_reg_0),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8F88)) 
    \i_/s_preadr[7]_i_45 
       (.I0(s_command[2]),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(intblock_o),
        .I3(s_intpre2),
        .I4(D[2]),
        .O(\i_/s_preadr[7]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hB8F3B8C0)) 
    \i_/s_preadr[7]_i_46 
       (.I0(\i_/s_preadr[7]_i_81_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_preadr[7]_i_82_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(\i_/s_preadr[7]_i_83_n_0 ),
        .O(\i_/s_preadr[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \i_/s_preadr[7]_i_47 
       (.I0(s_command[6]),
        .I1(s_ext1isrh_d_reg),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(\i_/s_preadr[7]_i_84_n_0 ),
        .I4(s_helpb_reg_0),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_48 
       (.I0(outreg_reg_5),
        .I1(ip[2]),
        .I2(ie[2]),
        .I3(s_ie1),
        .I4(\i_/s_preadr[7]_i_85_n_0 ),
        .O(\i_/s_preadr[7]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_preadr[7]_i_49 
       (.I0(outreg_reg_5),
        .I1(ie[1]),
        .I2(s_tf0),
        .I3(\i_/s_preadr[7]_i_24_0 ),
        .O(\i_/s_preadr[7]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \i_/s_preadr[7]_i_50 
       (.I0(\i_/s_preadr[7]_i_87_n_0 ),
        .I1(\i_/s_preadr[7]_i_88_n_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/dpl[7]_i_35_n_0 ),
        .I4(s_ext1isrh_d_reg),
        .O(\i_/s_preadr[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h48084808555D0008)) 
    \i_/s_preadr[7]_i_51 
       (.I0(s_helpb_reg_0),
        .I1(\i_/dpl[7]_i_83_n_0 ),
        .I2(s_command[1]),
        .I3(s_ext1isrh_d_reg),
        .I4(\i_/dpl[7]_i_37_n_0 ),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/s_preadr[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hC020002000000000)) 
    \i_/s_preadr[7]_i_52 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(s_command[2]),
        .I2(\i_/b[7]_i_20_n_0 ),
        .I3(s_command[1]),
        .I4(s_ext1isrh_d_reg),
        .I5(s_helpb_reg_0),
        .O(\i_/s_preadr[7]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \i_/s_preadr[7]_i_53 
       (.I0(\i_/s_preadr[7]_i_89_n_0 ),
        .I1(s_helpb_reg_0),
        .I2(\i_/s_ext1isr_d_i_6_n_0 ),
        .I3(\i_/dpl[3]_i_49_0 ),
        .I4(s_ext1isrh_d_reg),
        .I5(\i_/dpl[7]_i_35_n_0 ),
        .O(\i_/s_preadr[7]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'hED00)) 
    \i_/s_preadr[7]_i_54 
       (.I0(\i_/s_preadr[7]_i_137_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(s_command[2]),
        .I3(\i_/g0_b0_i_57_n_0 ),
        .O(\i_/s_preadr[7]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/s_preadr[7]_i_55 
       (.I0(\i_/s_preadr[7]_i_90_n_0 ),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(\i_/s_help[7]_i_25_n_0 ),
        .O(\i_/s_preadr[7]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/s_preadr[7]_i_56 
       (.I0(\i_/state[0]_i_13_n_0 ),
        .I1(s_helpb_reg),
        .I2(\i_/s_preadr[7]_i_55_n_0 ),
        .I3(D[0]),
        .I4(\i_/s_preadr[7]_i_90_n_0 ),
        .O(\i_/s_preadr[7]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \i_/s_preadr[7]_i_57 
       (.I0(\i_/s_help[7]_i_70_0 ),
        .I1(\i_/g0_b0_i_57_n_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .O(\i_/s_preadr[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \i_/s_preadr[7]_i_58 
       (.I0(\i_/g0_b0_i_73_n_0 ),
        .I1(s_helpb_reg),
        .I2(s_command[6]),
        .I3(\i_/s_preadr[7]_i_91_n_0 ),
        .I4(\i_/dpl_reg[3]_i_51_0 ),
        .I5(\i_/s_preadr[7]_i_92_n_0 ),
        .O(\i_/s_preadr[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hCC880088B8BBB888)) 
    \i_/s_preadr[7]_i_59 
       (.I0(\i_/s_ext1isr_d_i_6_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_preadr[7]_i_93_n_0 ),
        .I3(\i_/dpl_reg[3]_i_51_0 ),
        .I4(\i_/g0_b0_i_74_n_0 ),
        .I5(s_helpb_reg),
        .O(\i_/s_preadr[7]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/s_preadr[7]_i_61 
       (.I0(\i_/s_preadr[7]_i_96_n_0 ),
        .I1(\i_/dpl_reg[3]_i_51_0 ),
        .I2(\i_/g0_b0_i_72_n_0 ),
        .I3(s_command[6]),
        .I4(\i_/s_preadr[7]_i_97_n_0 ),
        .O(\i_/s_preadr[7]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0000CA0005000000)) 
    \i_/s_preadr[7]_i_62 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(s_helpb_reg),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(\i_/state[0]_i_14_n_0 ),
        .I4(s_command[2]),
        .I5(D[0]),
        .O(\i_/s_preadr[7]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h0080C080)) 
    \i_/s_preadr[7]_i_63 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(D[0]),
        .I2(\i_/state[0]_i_15_n_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(s_helpb_reg),
        .O(\i_/s_preadr[7]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \i_/s_preadr[7]_i_64 
       (.I0(\i_/psw[6]_i_24_n_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_helpb_reg_0),
        .I3(\i_/s_preadr[7]_i_72_n_0 ),
        .O(\i_/s_preadr[7]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hA0CFA0C0C0C0C0C0)) 
    \i_/s_preadr[7]_i_65 
       (.I0(\i_/g0_b0_i_74_n_0 ),
        .I1(\i_/psw[6]_i_24_n_0 ),
        .I2(s_command[6]),
        .I3(s_ext1isrh_d_reg),
        .I4(\i_/pc[15]_i_51_n_0 ),
        .I5(s_helpb_reg_0),
        .O(\i_/s_preadr[7]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \i_/s_preadr[7]_i_66 
       (.I0(\i_/s_preadr[7]_i_98_n_0 ),
        .I1(s_helpb_reg_0),
        .I2(\i_/psw[6]_i_24_n_0 ),
        .I3(s_ext1isrh_d_reg),
        .I4(s_command[6]),
        .I5(\i_/s_preadr[7]_i_99_n_0 ),
        .O(\i_/s_preadr[7]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_67 
       (.I0(\tcon_reg[0][1]_3 ),
        .I1(ip[2]),
        .I2(ie[2]),
        .I3(s_ie1),
        .I4(\i_/s_preadr[7]_i_101_n_0 ),
        .O(\i_/s_preadr[7]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_/s_preadr[7]_i_68 
       (.I0(\i_/s_preadr[7]_i_102_n_0 ),
        .I1(ie[2]),
        .I2(s_ie1),
        .I3(\i_/s_preadr[7]_i_36_0 ),
        .O(\i_/s_preadr[7]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \i_/s_preadr[7]_i_69 
       (.I0(\i_/dpl[7]_i_41_n_0 ),
        .I1(s_ext1isrh_d_reg),
        .I2(s_command[6]),
        .I3(\i_/dpl[7]_i_60_n_0 ),
        .I4(s_helpb_reg_0),
        .I5(\i_/s_preadr[7]_i_55_n_0 ),
        .O(\i_/s_preadr[7]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hBB008800F0FFF000)) 
    \i_/s_preadr[7]_i_70 
       (.I0(\i_/s_preadr[7]_i_104_n_0 ),
        .I1(D[0]),
        .I2(\i_/dpl[7]_i_60_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(\i_/s_preadr[7]_i_55_n_0 ),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/s_preadr[7]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    \i_/s_preadr[7]_i_71 
       (.I0(\i_/s_preadr[7]_i_105_n_0 ),
        .I1(s_helpb_reg_0),
        .I2(s_ext1isrh_d_reg),
        .I3(\i_/s_preadr[7]_i_57_n_0 ),
        .I4(D[0]),
        .I5(\i_/s_preadr[7]_i_55_n_0 ),
        .O(\i_/s_preadr[7]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \i_/s_preadr[7]_i_72 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(\i_/g0_b0_i_77_n_0 ),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/s_preadr[7]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_73 
       (.I0(\i_/s_preadr[7]_i_106_n_0 ),
        .I1(ip[3]),
        .I2(ie[3]),
        .I3(s_tf1),
        .I4(\i_/s_preadr[7]_i_107_n_0 ),
        .O(\i_/s_preadr[7]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/s_preadr[7]_i_74 
       (.I0(\i_/s_preadr_reg[7]_i_108_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/s_preadr[7]_i_109_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/s_preadr[7]_i_47_n_0 ),
        .O(\i_/s_preadr[7]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hFF30000000880000)) 
    \i_/s_preadr[7]_i_75 
       (.I0(s_helpb_reg_0),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_helpb_reg),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_14_n_0 ),
        .I5(\i_/psw[6]_i_28_0 ),
        .O(\i_/s_preadr[7]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h5F00000000C00000)) 
    \i_/s_preadr[7]_i_76 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_helpb_reg_0),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_14_n_0 ),
        .I5(\i_/psw[6]_i_28_0 ),
        .O(\i_/s_preadr[7]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0000000880000)) 
    \i_/s_preadr[7]_i_77 
       (.I0(s_helpb_reg_0),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_helpb_reg),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_14_n_0 ),
        .I5(\i_/psw[6]_i_28_0 ),
        .O(\i_/s_preadr[7]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hFF30000000A20000)) 
    \i_/s_preadr[7]_i_78 
       (.I0(s_helpb_reg_0),
        .I1(s_helpb_reg),
        .I2(\i_/state_reg[1]_i_10_0 ),
        .I3(s_command[2]),
        .I4(\i_/state[0]_i_14_n_0 ),
        .I5(\i_/psw[6]_i_28_0 ),
        .O(\i_/s_preadr[7]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h00A20000)) 
    \i_/s_preadr[7]_i_79 
       (.I0(D[1]),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(\i_/psw[6]_i_56_0 ),
        .I4(\i_/s_preadr[7]_i_137_0 ),
        .O(\i_/s_preadr[7]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'h4040FF40)) 
    \i_/s_preadr[7]_i_80 
       (.I0(D[2]),
        .I1(s_command[2]),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(s_intpre2),
        .I4(intblock_o),
        .O(\i_/s_preadr[7]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888FFFFB888)) 
    \i_/s_preadr[7]_i_81 
       (.I0(s_ext1isrh_d_reg),
        .I1(D[2]),
        .I2(s_command[2]),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/s_preadr[7]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0001)) 
    \i_/s_preadr[7]_i_82 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(s_command[2]),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/s_preadr[7]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00A30080)) 
    \i_/s_preadr[7]_i_83 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/s_preadr[7]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'h1010FF10)) 
    \i_/s_preadr[7]_i_84 
       (.I0(s_command[2]),
        .I1(D[2]),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(s_intpre2),
        .I4(intblock_o),
        .O(\i_/s_preadr[7]_i_84_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \i_/s_preadr[7]_i_85 
       (.I0(outreg_reg_5),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .I4(\i_/s_preadr[7]_i_110_n_0 ),
        .O(\i_/s_preadr[7]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFC2C200C2)) 
    \i_/s_preadr[7]_i_87 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(s_command[1]),
        .I3(s_intpre2),
        .I4(intblock_o),
        .I5(D[2]),
        .O(\i_/s_preadr[7]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC0C00002202)) 
    \i_/s_preadr[7]_i_88 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(s_command[1]),
        .O(\i_/s_preadr[7]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h5555000047300000)) 
    \i_/s_preadr[7]_i_89 
       (.I0(s_ext1isrh_d_reg),
        .I1(D[1]),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(s_command[1]),
        .I4(\i_/state[0]_i_11_n_0 ),
        .I5(D[2]),
        .O(\i_/s_preadr[7]_i_89_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \i_/s_preadr[7]_i_90 
       (.I0(s_command[2]),
        .I1(\i_/g0_b0_i_57_n_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .O(\i_/s_preadr[7]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAA00A800AA00A900)) 
    \i_/s_preadr[7]_i_91 
       (.I0(s_helpb_reg),
        .I1(s_command[1]),
        .I2(D[2]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/s_preadr[7]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hCC000800CC007000)) 
    \i_/s_preadr[7]_i_92 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(D[1]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(D[2]),
        .I5(s_command[1]),
        .O(\i_/s_preadr[7]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009909)) 
    \i_/s_preadr[7]_i_93 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(D[1]),
        .I2(s_intpre2),
        .I3(intblock_o),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(s_command[1]),
        .O(\i_/s_preadr[7]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAA000700AA004C00)) 
    \i_/s_preadr[7]_i_96 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(D[2]),
        .I5(s_command[1]),
        .O(\i_/s_preadr[7]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h0F000A0000000E00)) 
    \i_/s_preadr[7]_i_97 
       (.I0(\i_/dpl_reg[3]_i_51_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_command[1]),
        .I3(\i_/b[7]_i_20_n_0 ),
        .I4(D[1]),
        .I5(\i_/dpl[3]_i_49_0 ),
        .O(\i_/s_preadr[7]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAA00F400AA004000)) 
    \i_/s_preadr[7]_i_98 
       (.I0(s_ext1isrh_d_reg),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(\i_/psw[6]_i_56_0 ),
        .I5(\i_/s_preadr[7]_i_137_0 ),
        .O(\i_/s_preadr[7]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFE20000000000)) 
    \i_/s_preadr[7]_i_99 
       (.I0(\i_/state[0]_i_18_n_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(\i_/s_preadr[7]_i_117_n_0 ),
        .I3(s_helpb_reg_0),
        .I4(\i_/g0_b0_i_75_n_0 ),
        .I5(s_ext1isrh_d_reg),
        .O(\i_/s_preadr[7]_i_99_n_0 ));
  MUXF7 \i_/s_preadr_reg[7]_i_108 
       (.I0(\i_/s_preadr[7]_i_125_n_0 ),
        .I1(\i_/s_preadr[7]_i_126_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_108_n_0 ),
        .S(s_helpb_reg_0));
  MUXF7 \i_/s_preadr_reg[7]_i_118 
       (.I0(\i_/s_preadr[7]_i_136_n_0 ),
        .I1(\i_/s_preadr[7]_i_137_n_0 ),
        .O(outreg_reg_3),
        .S(s_command[7]));
  MUXF7 \i_/s_preadr_reg[7]_i_131 
       (.I0(\i_/s_preadr[7]_i_150_n_0 ),
        .I1(\i_/s_preadr[7]_i_151_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_131_n_0 ),
        .S(s_helpb_reg_0));
  MUXF7 \i_/s_preadr_reg[7]_i_138 
       (.I0(\i_/s_preadr[7]_i_164_n_0 ),
        .I1(\i_/s_preadr[7]_i_165_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_138_n_0 ),
        .S(\i_/dpl_reg[3]_i_51_0 ));
  MUXF7 \i_/s_preadr_reg[7]_i_169 
       (.I0(\i_/s_preadr[7]_i_180_n_0 ),
        .I1(\i_/s_preadr[7]_i_181_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_169_n_0 ),
        .S(s_helpb_reg_0));
  MUXF7 \i_/s_preadr_reg[7]_i_171 
       (.I0(\i_/s_preadr[7]_i_182_n_0 ),
        .I1(\i_/s_preadr[7]_i_183_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_171_n_0 ),
        .S(s_helpb_reg_0));
  MUXF7 \i_/s_preadr_reg[7]_i_184 
       (.I0(\i_/s_preadr[7]_i_187_n_0 ),
        .I1(\i_/s_preadr[7]_i_188_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_184_n_0 ),
        .S(s_helpb_reg_0));
  MUXF7 \i_/s_preadr_reg[7]_i_186 
       (.I0(\i_/s_preadr[7]_i_189_n_0 ),
        .I1(\i_/s_preadr[7]_i_190_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_186_n_0 ),
        .S(s_helpb_reg_0));
  MUXF7 \i_/s_preadr_reg[7]_i_31 
       (.I0(\i_/s_preadr[7]_i_62_n_0 ),
        .I1(\i_/s_preadr[7]_i_63_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_31_n_0 ),
        .S(s_command[6]));
  MUXF7 \i_/s_preadr_reg[7]_i_35 
       (.I0(\i_/s_preadr[7]_i_65_n_0 ),
        .I1(\i_/s_preadr[7]_i_66_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_35_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/s_preadr_reg[7]_i_40 
       (.I0(\i_/s_preadr[7]_i_73_n_0 ),
        .I1(\i_/s_preadr[7]_i_74_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_40_n_0 ),
        .S(state_o[0]));
  MUXF7 \i_/s_preadr_reg[7]_i_41 
       (.I0(\i_/s_preadr[7]_i_75_n_0 ),
        .I1(\i_/s_preadr[7]_i_76_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_41_n_0 ),
        .S(s_command[6]));
  MUXF7 \i_/s_preadr_reg[7]_i_42 
       (.I0(\i_/s_preadr[7]_i_77_n_0 ),
        .I1(\i_/s_preadr[7]_i_78_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_42_n_0 ),
        .S(s_command[6]));
  MUXF7 \i_/s_preadr_reg[7]_i_5 
       (.I0(\i_/s_preadr[7]_i_14_n_0 ),
        .I1(\i_/s_preadr[7]_i_15_n_0 ),
        .O(s_adr_mux[3]),
        .S(state_o[2]));
  MUXF8 \i_/s_preadr_reg[7]_i_60 
       (.I0(\i_/s_preadr_reg[7]_i_94_n_0 ),
        .I1(\i_/s_preadr_reg[7]_i_95_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_60_n_0 ),
        .S(s_command[6]));
  MUXF7 \i_/s_preadr_reg[7]_i_8 
       (.I0(\i_/s_preadr[7]_i_16_n_0 ),
        .I1(\i_/s_preadr[7]_i_17_n_0 ),
        .O(s_adr_mux[1]),
        .S(state_o[2]));
  MUXF7 \i_/s_preadr_reg[7]_i_9 
       (.I0(\i_/s_preadr[7]_i_18_n_0 ),
        .I1(\i_/s_preadr[7]_i_19_n_0 ),
        .O(s_adr_mux[0]),
        .S(state_o[2]));
  MUXF7 \i_/s_preadr_reg[7]_i_94 
       (.I0(\i_/s_preadr[7]_i_113_n_0 ),
        .I1(\i_/s_preadr[7]_i_114_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_94_n_0 ),
        .S(\i_/dpl_reg[3]_i_51_0 ));
  MUXF7 \i_/s_preadr_reg[7]_i_95 
       (.I0(\i_/s_preadr[7]_i_115_n_0 ),
        .I1(\i_/s_preadr[7]_i_116_n_0 ),
        .O(\i_/s_preadr_reg[7]_i_95_n_0 ),
        .S(\i_/dpl_reg[3]_i_51_0 ));
  LUT6 #(
    .INIT(64'hFCE230E200000000)) 
    \i_/sp[7]_i_11 
       (.I0(\i_/sp[7]_i_21_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/sp[7]_i_22_n_0 ),
        .I3(s_command[7]),
        .I4(\i_/sp_reg[7]_i_23_n_0 ),
        .I5(state_o[0]),
        .O(\i_/sp[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7F5F7B080A080)) 
    \i_/sp[7]_i_21 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/sp[7]_i_32_n_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .I4(\i_/s_preadr[7]_i_58_0 ),
        .I5(s_intpre2_reg_0),
        .O(\i_/sp[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \i_/sp[7]_i_22 
       (.I0(s_command[1]),
        .I1(s_command[2]),
        .I2(D[2]),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(s_ext1isrh_d_reg_0),
        .I5(s_intpre2_reg_0),
        .O(\i_/sp[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hB833B800B800B800)) 
    \i_/sp[7]_i_28 
       (.I0(\i_/dpl[7]_i_62_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/sp[7]_i_38_n_0 ),
        .I3(s_ext1isrh_d_reg_0),
        .I4(\i_/s_helpb_i_10_n_0 ),
        .I5(\i_/s_preadr[7]_i_58_0 ),
        .O(\i_/sp[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B800000000)) 
    \i_/sp[7]_i_29 
       (.I0(\i_/sp[7]_i_39_n_0 ),
        .I1(s_command[6]),
        .I2(\i_/sp[7]_i_40_n_0 ),
        .I3(\i_/s_preadr[7]_i_58_0 ),
        .I4(\i_/dpl[7]_i_62_n_0 ),
        .I5(s_ext1isrh_d_reg_0),
        .O(\i_/sp[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/sp[7]_i_3 
       (.I0(\i_/sp[7]_i_9_n_0 ),
        .I1(state_o[2]),
        .I2(\i_/sp_reg[7]_i_10_n_0 ),
        .I3(state_o[1]),
        .I4(\i_/sp[7]_i_11_n_0 ),
        .O(s_regs_wr_en[0]));
  LUT6 #(
    .INIT(64'hEFEAEFEF45404040)) 
    \i_/sp[7]_i_30 
       (.I0(s_command[6]),
        .I1(\i_/sp[7]_i_41_n_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\i_/state[1]_i_17_n_0 ),
        .I4(\i_/s_preadr[7]_i_58_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/sp[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FF25EF00DA00)) 
    \i_/sp[7]_i_31 
       (.I0(s_command[6]),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\state_reg[2] ),
        .I4(D[0]),
        .I5(\i_/sp[7]_i_42_n_0 ),
        .O(\i_/sp[7]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \i_/sp[7]_i_32 
       (.I0(s_command[2]),
        .I1(s_intpre2_reg_0),
        .I2(D[2]),
        .O(\i_/sp[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0001)) 
    \i_/sp[7]_i_33 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(s_command[2]),
        .I4(s_intpre2_reg_0),
        .I5(D[2]),
        .O(\i_/sp[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001000C)) 
    \i_/sp[7]_i_34 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/psw[6]_i_28_0 ),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(s_intpre2_reg_0),
        .O(\i_/sp[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AD00AA002C00)) 
    \i_/sp[7]_i_38 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(\i_/state[0]_i_11_n_0 ),
        .I4(D[2]),
        .I5(s_command[1]),
        .O(\i_/sp[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000007000707)) 
    \i_/sp[7]_i_39 
       (.I0(D[1]),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(intblock_o),
        .I4(s_intpre2),
        .I5(s_command[1]),
        .O(\i_/sp[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFB4B400B4)) 
    \i_/sp[7]_i_40 
       (.I0(s_command[1]),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(D[1]),
        .I3(s_intpre2),
        .I4(intblock_o),
        .I5(D[2]),
        .O(\i_/sp[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF03080200)) 
    \i_/sp[7]_i_41 
       (.I0(\i_/s_preadr[7]_i_58_0 ),
        .I1(s_command[2]),
        .I2(D[2]),
        .I3(s_command[1]),
        .I4(\i_/dpl[3]_i_49_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/sp[7]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h1010FF10)) 
    \i_/sp[7]_i_42 
       (.I0(s_command[1]),
        .I1(D[2]),
        .I2(s_command[2]),
        .I3(s_intpre2),
        .I4(intblock_o),
        .O(\i_/sp[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h200020000F000000)) 
    \i_/sp[7]_i_9 
       (.I0(\i_/dpl[7]_i_36_n_0 ),
        .I1(\i_/s_preadr[7]_i_58_0 ),
        .I2(s_command[7]),
        .I3(s_ext1isrh_d_reg_0),
        .I4(\i_/psw[6]_i_24_n_0 ),
        .I5(s_command[6]),
        .O(\i_/sp[7]_i_9_n_0 ));
  MUXF8 \i_/sp_reg[7]_i_10 
       (.I0(\i_/sp_reg[7]_i_19_n_0 ),
        .I1(\i_/sp_reg[7]_i_20_n_0 ),
        .O(\i_/sp_reg[7]_i_10_n_0 ),
        .S(state_o[0]));
  MUXF7 \i_/sp_reg[7]_i_19 
       (.I0(\i_/sp[7]_i_28_n_0 ),
        .I1(\i_/sp[7]_i_29_n_0 ),
        .O(\i_/sp_reg[7]_i_19_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/sp_reg[7]_i_20 
       (.I0(\i_/sp[7]_i_30_n_0 ),
        .I1(\i_/sp[7]_i_31_n_0 ),
        .O(\i_/sp_reg[7]_i_20_n_0 ),
        .S(s_command[7]));
  MUXF7 \i_/sp_reg[7]_i_23 
       (.I0(\i_/sp[7]_i_33_n_0 ),
        .I1(\i_/sp[7]_i_34_n_0 ),
        .O(\i_/sp_reg[7]_i_23_n_0 ),
        .S(s_ext1isrh_d_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFD5D)) 
    \i_/state[0]_i_1 
       (.I0(state_o[0]),
        .I1(\i_/state[0]_i_2_n_0 ),
        .I2(state_o[1]),
        .I3(\i_/state[0]_i_3_n_0 ),
        .I4(state_o[2]),
        .O(\state_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBFFF8000BFFFBFFF)) 
    \i_/state[0]_i_10 
       (.I0(\i_/state[0]_i_18_n_0 ),
        .I1(s_command[1]),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(s_helpb_reg),
        .I4(intblock_o),
        .I5(s_intpre2),
        .O(\i_/state[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_/state[0]_i_11 
       (.I0(intblock_o),
        .I1(s_intpre2),
        .O(\i_/state[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEF00)) 
    \i_/state[0]_i_12 
       (.I0(\i_/s_help[7]_i_70_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .I2(\i_/dpl[3]_i_49_0 ),
        .I3(\i_/g0_b0_i_57_n_0 ),
        .O(\i_/state[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2040)) 
    \i_/state[0]_i_13 
       (.I0(D[0]),
        .I1(s_command[2]),
        .I2(\i_/state[0]_i_14_n_0 ),
        .I3(\i_/s_help[7]_i_70_0 ),
        .O(\i_/state[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_/state[0]_i_14 
       (.I0(\i_/g0_b0_i_57_n_0 ),
        .I1(\i_/psw[6]_i_56_0 ),
        .O(\i_/state[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \i_/state[0]_i_15 
       (.I0(\i_/psw[6]_i_56_0 ),
        .I1(\i_/g0_b0_i_57_n_0 ),
        .I2(s_command[2]),
        .O(\i_/state[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF3A2)) 
    \i_/state[0]_i_18 
       (.I0(D[1]),
        .I1(s_intpre2),
        .I2(intblock_o),
        .I3(\i_/psw[6]_i_56_0 ),
        .O(\i_/state[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/state[0]_i_2 
       (.I0(\i_/state[0]_i_4_n_0 ),
        .I1(\i_/state[0]_i_5_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/state[0]_i_6_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/state[0]_i_7_n_0 ),
        .O(\i_/state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBF8FFFF0B080000)) 
    \i_/state[0]_i_3 
       (.I0(\i_/state[0]_i_8_n_0 ),
        .I1(s_command[6]),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\i_/state[0]_i_10_n_0 ),
        .I4(s_command[7]),
        .I5(\i_/state[0]_i_11_n_0 ),
        .O(\i_/state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/state[0]_i_4 
       (.I0(\i_/state[0]_i_12_n_0 ),
        .I1(s_ext1isrh_d_reg_0),
        .I2(\i_/g0_b0_i_32_n_0 ),
        .I3(s_helpb_reg),
        .I4(\i_/state[0]_i_13_n_0 ),
        .O(\i_/state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0800400000000000)) 
    \i_/state[0]_i_5 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(D[0]),
        .I2(s_command[2]),
        .I3(\i_/state[0]_i_14_n_0 ),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(s_helpb_reg),
        .O(\i_/state[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_/state[0]_i_6 
       (.I0(s_helpb_reg),
        .I1(\i_/s_help[7]_i_70_0 ),
        .I2(\i_/state[0]_i_15_n_0 ),
        .I3(D[0]),
        .I4(s_ext1isrh_d_reg_0),
        .O(\i_/state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000000310000)) 
    \i_/state[0]_i_7 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(s_helpb_reg),
        .I2(s_command[2]),
        .I3(D[0]),
        .I4(\i_/state[0]_i_14_n_0 ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000000)) 
    \i_/state[0]_i_8 
       (.I0(s_helpb_reg),
        .I1(s_command[1]),
        .I2(\i_/psw[6]_i_56_0 ),
        .I3(s_command[2]),
        .I4(\i_/dpl[3]_i_49_0 ),
        .I5(\i_/state[0]_i_11_n_0 ),
        .O(\i_/state[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \i_/state[1]_i_1 
       (.I0(state_o[0]),
        .I1(\i_/state[1]_i_2_n_0 ),
        .I2(state_o[1]),
        .I3(\i_/state[1]_i_3_n_0 ),
        .I4(state_o[2]),
        .O(\state_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFCF)) 
    \i_/state[1]_i_11 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_command[2]),
        .I3(s_intpre2_reg_0),
        .I4(D[2]),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/state[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF55FF51FF55FFCD)) 
    \i_/state[1]_i_12 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_command[2]),
        .I3(s_intpre2_reg_0),
        .I4(D[2]),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/state[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \i_/state[1]_i_13 
       (.I0(s_intpre2_reg_0),
        .I1(D[2]),
        .O(\i_/state[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \i_/state[1]_i_14 
       (.I0(\i_/s_help[7]_i_70_0 ),
        .I1(D[2]),
        .I2(s_intpre2_reg_0),
        .I3(s_command[2]),
        .I4(\i_/state_reg[1]_i_10_0 ),
        .O(\i_/state[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h03080308FFFF0308)) 
    \i_/state[1]_i_15 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(s_command[2]),
        .I2(D[2]),
        .I3(s_command[1]),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/state[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000043FF4343)) 
    \i_/state[1]_i_16 
       (.I0(s_command[1]),
        .I1(\i_/dpl[3]_i_49_0 ),
        .I2(s_command[2]),
        .I3(intblock_o),
        .I4(s_intpre2),
        .I5(D[2]),
        .O(\i_/state[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h01080108FFFF0108)) 
    \i_/state[1]_i_17 
       (.I0(\i_/dpl[3]_i_49_0 ),
        .I1(s_command[2]),
        .I2(D[2]),
        .I3(s_command[1]),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/state[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA7AAB2)) 
    \i_/state[1]_i_18 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(D[2]),
        .I4(s_command[2]),
        .I5(\state_reg[2] ),
        .O(\i_/state[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFFAE23)) 
    \i_/state[1]_i_19 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(s_command[2]),
        .I4(\state_reg[2] ),
        .I5(D[2]),
        .O(\i_/state[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \i_/state[1]_i_2 
       (.I0(\i_/state_reg[1]_i_4_n_0 ),
        .I1(\i_/state[1]_i_5_n_0 ),
        .I2(s_command[7]),
        .I3(\i_/state[1]_i_6_n_0 ),
        .I4(s_command[6]),
        .I5(\i_/state[1]_i_7_n_0 ),
        .O(\i_/state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF555CFFFF5501)) 
    \i_/state[1]_i_20 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(\i_/s_help[7]_i_70_0 ),
        .I3(D[2]),
        .I4(\state_reg[2] ),
        .I5(s_command[2]),
        .O(\i_/state[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05000400)) 
    \i_/state[1]_i_21 
       (.I0(s_helpb_reg),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(D[2]),
        .I3(s_command[2]),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(\state_reg[2] ),
        .O(\i_/state[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \i_/state[1]_i_3 
       (.I0(\i_/state[1]_i_8_n_0 ),
        .I1(s_command[7]),
        .I2(\i_/state_reg[1]_i_9_n_0 ),
        .I3(s_command[6]),
        .I4(\i_/state_reg[1]_i_10_n_0 ),
        .I5(state_o[0]),
        .O(\i_/state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFBFFFFFFFFF)) 
    \i_/state[1]_i_5 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(\i_/state_reg[1]_i_10_0 ),
        .I2(s_command[2]),
        .I3(\i_/state[1]_i_13_n_0 ),
        .I4(\i_/s_help[7]_i_70_0 ),
        .I5(s_helpb_reg),
        .O(\i_/state[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \i_/state[1]_i_6 
       (.I0(s_helpb_reg),
        .I1(\i_/state[1]_i_14_n_0 ),
        .I2(s_ext1isrh_d_reg_0),
        .O(\i_/state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0FFFFFFFFCE)) 
    \i_/state[1]_i_7 
       (.I0(s_ext1isrh_d_reg_0),
        .I1(s_helpb_reg),
        .I2(s_command[2]),
        .I3(\i_/state_reg[1]_i_10_0 ),
        .I4(\i_/state[1]_i_13_n_0 ),
        .I5(\i_/s_help[7]_i_70_0 ),
        .O(\i_/state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFBC8BB8B3B08B888)) 
    \i_/state[1]_i_8 
       (.I0(\i_/state[1]_i_15_n_0 ),
        .I1(s_command[6]),
        .I2(s_ext1isrh_d_reg_0),
        .I3(\i_/state[1]_i_16_n_0 ),
        .I4(s_helpb_reg),
        .I5(\i_/state[1]_i_17_n_0 ),
        .O(\i_/state[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \i_/state[2]_i_1 
       (.I0(state_o[1]),
        .I1(\state_reg[2] ),
        .I2(s_command[7]),
        .I3(\i_/state[2]_i_3_n_0 ),
        .I4(state_o[0]),
        .I5(state_o[2]),
        .O(\state_reg[1] [2]));
  LUT6 #(
    .INIT(64'hFFFCFBFB03000808)) 
    \i_/state[2]_i_3 
       (.I0(\i_/state[2]_i_4_n_0 ),
        .I1(s_command[6]),
        .I2(s_helpb_reg_0),
        .I3(\i_/state[2]_i_6_n_0 ),
        .I4(s_helpb_reg),
        .I5(\state_reg[2] ),
        .O(\i_/state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h10001000FFFF1000)) 
    \i_/state[2]_i_4 
       (.I0(s_command[1]),
        .I1(D[2]),
        .I2(s_command[2]),
        .I3(D[0]),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h10001000FFFF1000)) 
    \i_/state[2]_i_6 
       (.I0(s_command[2]),
        .I1(D[2]),
        .I2(s_command[1]),
        .I3(D[0]),
        .I4(s_intpre2),
        .I5(intblock_o),
        .O(\i_/state[2]_i_6_n_0 ));
  MUXF7 \i_/state_reg[1]_i_10 
       (.I0(\i_/state[1]_i_20_n_0 ),
        .I1(\i_/state[1]_i_21_n_0 ),
        .O(\i_/state_reg[1]_i_10_n_0 ),
        .S(s_ext1isrh_d_reg_0));
  MUXF7 \i_/state_reg[1]_i_4 
       (.I0(\i_/state[1]_i_11_n_0 ),
        .I1(\i_/state[1]_i_12_n_0 ),
        .O(\i_/state_reg[1]_i_4_n_0 ),
        .S(s_ext1isrh_d_reg_0));
  MUXF7 \i_/state_reg[1]_i_9 
       (.I0(\i_/state[1]_i_18_n_0 ),
        .I1(\i_/state[1]_i_19_n_0 ),
        .O(\i_/state_reg[1]_i_9_n_0 ),
        .S(s_ext1isrh_d_reg_0));
endmodule

(* ORIG_REF_NAME = "control_mem" *) 
module design_1_mc8051_top_0_0_control_mem
   (intblock_o,
    all_trans_o,
    \all_wt_en_o_reg[0]_0 ,
    \s_smodreg_reg[0]_0 ,
    \s_help_reg[7]_0 ,
    s_helpb,
    s_intpre2,
    s_ext1isrh_d,
    s_ext1isr_d,
    s_ext0isrh_d,
    s_ext0isr_d,
    s_inthigh,
    s_intlow,
    s_intpre2_reg_0,
    \s_wt_reg[0][0]_0 ,
    Q,
    \tmod_reg[0][5]_0 ,
    \tmod_reg[0][6]_0 ,
    \all_wt_en_o_reg[0]_1 ,
    \tmod_reg[0][0]_0 ,
    \s_wt_reg[0][0]_1 ,
    WEA,
    \tcon_reg[0][1]_0 ,
    s_ie0,
    ie,
    ip,
    \ip_reg[1]_0 ,
    s_tf0,
    \ip_reg[2]_0 ,
    s_ie1,
    \ip_reg[2]_1 ,
    \ip_reg[1]_1 ,
    \tcon_reg[0][1]_1 ,
    \tcon_reg[0][1]_2 ,
    \state_reg[2]_0 ,
    s_intblock_o_reg_0,
    outreg_reg,
    outreg_reg_0,
    s_command,
    outreg_reg_1,
    \dpl[4]_i_9_0 ,
    s_alu_data0,
    p0_o,
    reset_0,
    \s_help_reg[3]_0 ,
    \s_help_reg[2]_0 ,
    \state_reg[2]_1 ,
    \s_help_reg[7]_1 ,
    \s_help_reg[6]_0 ,
    \s_help_reg[5]_0 ,
    \s_help_reg[4]_0 ,
    \state_reg[2]_2 ,
    \state_reg[2]_3 ,
    \sp_reg[5]_0 ,
    \state_reg[2]_4 ,
    reset_1,
    \sp_reg[6]_0 ,
    \s_help16_reg[15]_0 ,
    \state_reg[2]_5 ,
    \acc_reg[0]_0 ,
    \acc_reg[4]_0 ,
    \acc_reg[5]_0 ,
    \acc_reg[3]_0 ,
    S,
    \acc_reg[5]_1 ,
    \acc_reg[5]_2 ,
    \s_counth1_reg[2] ,
    \acc_reg[2]_0 ,
    \acc_reg[2]_1 ,
    \state_reg[2]_6 ,
    \acc_reg[7]_0 ,
    \psw_reg[7]_0 ,
    \state_reg[2]_7 ,
    \state_reg[2]_8 ,
    \state_reg[2]_9 ,
    \dph_reg[5]_0 ,
    \dph_reg[5]_1 ,
    \dph_reg[5]_2 ,
    \dph_reg[5]_3 ,
    \dph_reg[6]_0 ,
    \dph_reg[6]_1 ,
    \dph_reg[5]_4 ,
    \dph_reg[5]_5 ,
    \dph_reg[5]_6 ,
    \dph_reg[5]_7 ,
    \dph_reg[5]_8 ,
    \dph_reg[5]_9 ,
    \dph_reg[6]_2 ,
    \dph_reg[6]_3 ,
    \dph_reg[5]_10 ,
    \dph_reg[5]_11 ,
    \acc_reg[1]_0 ,
    \acc_reg[2]_2 ,
    \acc_reg[6]_0 ,
    \dpl[7]_i_29_0 ,
    \acc_reg[6]_1 ,
    \psw_reg[7]_1 ,
    DI,
    \acc_reg[6]_2 ,
    \acc_reg[6]_3 ,
    \acc_reg[7]_1 ,
    \acc_reg[6]_4 ,
    \acc_reg[7]_2 ,
    \acc_reg[6]_5 ,
    \s_counth1_reg[3] ,
    \acc_reg[6]_6 ,
    \s_counth1_reg[1] ,
    multOp__60_carry__0_i_14_0,
    \s_counth1_reg[0] ,
    \acc_reg[4]_1 ,
    \acc_reg[1]_1 ,
    i__carry_i_15__1_0,
    i__carry_i_16__1_0,
    i__carry_i_16__1_1,
    i__carry_i_10__0_0,
    i__carry_i_8__3_0,
    i__carry_i_10__2_0,
    \acc_reg[5]_3 ,
    \acc_reg[6]_7 ,
    \acc_reg[4]_2 ,
    \acc_reg[1]_2 ,
    E,
    \scon_reg[0][6]_0 ,
    \scon_reg[0][6]_1 ,
    s_det_ff1,
    \scon_reg[0][7]_0 ,
    \scon_reg[0][7]_1 ,
    \scon_reg[0][7]_2 ,
    \s_recv_sh_reg[7] ,
    \scon_reg[0][6]_2 ,
    \scon_reg[0][4]_0 ,
    \scon_reg[0][4]_1 ,
    \scon_reg[0][0]_0 ,
    \scon_reg[0][7]_3 ,
    \s_reload_reg[0][5]_0 ,
    all_reload_o,
    \s_wt_reg[0][1]_0 ,
    \tmod_reg[0][1]_0 ,
    \tmod_reg[0][5]_1 ,
    \s_wt_reg[0][0]_2 ,
    \tmod_reg[0][4]_0 ,
    \s_wt_reg[0][0]_3 ,
    \s_reload_reg[0][6]_0 ,
    \tmod_reg[0][0]_1 ,
    \s_wt_reg[0][0]_4 ,
    \tmod_reg[0][5]_2 ,
    \s_int1_sync_reg[1] ,
    \tcon_reg[0][6]_0 ,
    \tmod_reg[0][1]_1 ,
    \tmod_reg[0][0]_2 ,
    \tmod_reg[0][0]_3 ,
    \tmod_reg[0][1]_2 ,
    \tmod_reg[0][5]_3 ,
    \s_ir_reg[3]_0 ,
    outreg_reg_2,
    \tcon_reg[0][4]_0 ,
    s_tf1,
    \scon_reg[0][3]_0 ,
    \scon_reg[0][5]_0 ,
    s_ti,
    p1_o,
    p2_o,
    p3_o,
    all_sbuf_o,
    \state_reg[2]_10 ,
    \ie_reg[3]_0 ,
    outreg_reg_3,
    outreg_reg_4,
    outreg_reg_5,
    \s_help16_reg[14]_0 ,
    \pc_reg[14]_0 ,
    \s_help_reg[6]_1 ,
    s_bit_data,
    ADDRARDADDR,
    outreg_reg_6,
    s_intpre,
    s_intlow_reg_0,
    s_intpre0,
    outreg_reg_7,
    outreg_reg_8,
    outreg_reg_9,
    outreg_reg_10,
    outreg_reg_11,
    tf1_o,
    clk,
    reset,
    int1_i,
    int0_i,
    all_tf0_i,
    s_all_scon_out,
    s_helpb_reg_0,
    s_intpre2_reg_1,
    s_ext1isrh_d_reg_0,
    s_ext1isr_d_reg_0,
    s_ext0isrh_d_reg_0,
    s_ext0isr_d_reg_0,
    s_inthigh_reg_0,
    s_intlow_reg_1,
    \s_counth1_reg[7] ,
    \s_countl0_reg[0] ,
    \i_/s_help[7]_i_75 ,
    \i_/s_help[7]_i_75_0 ,
    \i_/s_help[7]_i_75_1 ,
    \i_/s_help[7]_i_32 ,
    \i_/s_help[7]_i_32_0 ,
    \i_/s_help[7]_i_32_1 ,
    \psw[6]_i_43_0 ,
    \i_/psw[6]_i_26 ,
    \psw[6]_i_43_1 ,
    \psw[6]_i_43_2 ,
    \b[7]_i_23_0 ,
    \i_/b[7]_i_15 ,
    \b[7]_i_23_1 ,
    \b[7]_i_23_2 ,
    \i_/s_preadr[7]_i_68 ,
    \i_/s_preadr[7]_i_102 ,
    \i_/s_preadr[7]_i_102_0 ,
    \i_/s_preadr[7]_i_102_1 ,
    \i_/s_preadr[7]_i_49 ,
    \i_/s_preadr[7]_i_49_0 ,
    \i_/s_preadr[7]_i_49_1 ,
    mem0_reg_bram_0,
    mem0_reg_bram_0_0,
    s_adrx_mux,
    \i_/pc[15]_i_35 ,
    \i_/pc[15]_i_35_0 ,
    DOUTADOUT,
    s_help_en,
    s_regs_wr_en,
    s_data_mux,
    s_alu_cmd,
    i__carry_i_14__0_0,
    \dpl[0]_i_5_0 ,
    \dpl[1]_i_5_0 ,
    \dpl[2]_i_5_0 ,
    s_ramx_wr,
    \dpl[7]_i_16_0 ,
    \dpl[7]_i_26_0 ,
    \dpl[7]_i_26_1 ,
    \dpl[7]_i_26_2 ,
    \dpl[7]_i_26_3 ,
    \dpl[7]_i_26_4 ,
    \dpl[7]_i_26_5 ,
    \dpl[7]_i_26_6 ,
    \dpl[7]_i_26_7 ,
    \dpl[7]_i_26_8 ,
    \dpl[7]_i_26_9 ,
    \dpl[7]_i_26_10 ,
    \dpl[7]_i_26_11 ,
    \dpl[7]_i_16_1 ,
    \dpl[7]_i_16_2 ,
    \dpl[7]_i_16_3 ,
    \psw[2]_i_6_0 ,
    O,
    \b_reg[2]_0 ,
    \dpl[4]_i_16_0 ,
    s_rom_data,
    CO,
    multOp__60_carry__0,
    multOp__60_carry__0_0,
    multOp__60_carry__0_1,
    multOp__60_carry_i_6,
    multOp__60_carry__0_2,
    multOp__60_carry_i_6_0,
    multOp__60_carry,
    \s_rxpre_count_reg[5] ,
    s_det_ff0,
    s_det_ff0_reg,
    s_det_ff0_reg_0,
    \s_recv_buf_reg[7] ,
    all_rxd_i,
    \s_tran_state[3]_i_8 ,
    \s_help[7]_i_35_0 ,
    \s_help[7]_i_35_1 ,
    \s_countl0_reg[4] ,
    \s_countl0_reg[5] ,
    \s_countl0_reg[5]_0 ,
    \s_countl0_reg[7] ,
    \s_countl0_reg[3] ,
    \s_countl0_reg[3]_0 ,
    \s_countl0_reg[2] ,
    \s_countl0_reg[2]_0 ,
    \s_countl0_reg[1] ,
    \s_counth1_reg[2]_0 ,
    \s_countl1_reg[7] ,
    \s_countl1_reg[6] ,
    \s_countl1_reg[6]_0 ,
    \s_countl1_reg[3] ,
    \s_countl1_reg[3]_0 ,
    \s_countl1_reg[2] ,
    \s_countl1_reg[2]_0 ,
    \s_countl1_reg[1] ,
    \s_help[7]_i_8_0 ,
    \s_countl1_reg[0] ,
    \s_counth1_reg[7]_0 ,
    \s_countl1_reg[5] ,
    \s_counth1_reg[7]_1 ,
    \s_counth0_reg[5] ,
    \s_counth0_reg[6] ,
    s_tf0_reg,
    \s_counth1_reg[2]_1 ,
    \s_counth1_reg[4] ,
    \s_counth1_reg[4]_0 ,
    \s_counth1_reg[7]_2 ,
    \s_counth1[7]_i_4 ,
    \s_counth1_reg[6] ,
    \s_help_reg[7]_2 ,
    \s_counth1_reg[3]_0 ,
    \s_counth1_reg[5] ,
    D,
    p0_i,
    p1_i,
    p2_i,
    p3_i,
    s_bdata_mux,
    \b_reg[7]_0 ,
    \b_reg[0]_0 ,
    s_adr_mux,
    s_pc_inc_en,
    s_help16_en,
    \s_help[7]_i_8_1 ,
    \s_help[7]_i_20_0 ,
    s_ram_data_out,
    \acc_reg[4]_0_repN_alias ,
    \acc_reg[4]_0_repN_1_alias ,
    \acc_reg[4]_0_repN_2_alias ,
    \acc_reg[4]_0_repN_3_alias ,
    \acc_reg[4]_0_repN_4_alias ,
    \acc_reg[4]_0_repN_5_alias ,
    \acc_reg[4]_0_repN_6_alias ,
    \acc_reg[1]_0_repN_alias ,
    \acc_reg[1]_0_repN_1_alias ,
    \acc_reg[1]_0_repN_2_alias ,
    \acc_reg[1]_0_repN_3_alias ,
    \acc_reg[1]_0_repN_4_alias ,
    \acc_reg[1]_0_repN_5_alias ,
    \acc_reg[1]_0_repN_6_alias ,
    \acc_reg[5]_0_repN_alias ,
    \acc_reg[5]_0_repN_1_alias ,
    \acc_reg[5]_0_repN_2_alias ,
    \acc_reg[5]_0_repN_3_alias ,
    \acc_reg[5]_0_repN_4_alias ,
    \acc_reg[5]_0_repN_5_alias ,
    \acc_reg[5]_0_repN_6_alias ,
    \acc_reg[7]_0_repN_alias ,
    \acc_reg[7]_0_repN_1_alias ,
    \acc_reg[7]_0_repN_2_alias ,
    \acc_reg[7]_0_repN_3_alias ,
    \acc_reg[7]_0_repN_4_alias ,
    \acc_reg[7]_0_repN_5_alias ,
    \acc_reg[7]_0_repN_6_alias ,
    \acc_reg[3]_0_repN_alias ,
    \acc_reg[3]_0_repN_1_alias ,
    \acc_reg[3]_0_repN_2_alias ,
    \acc_reg[3]_0_repN_3_alias ,
    \acc_reg[3]_0_repN_4_alias ,
    \acc_reg[3]_0_repN_5_alias ,
    \acc_reg[3]_0_repN_6_alias ,
    \acc_reg[6]_1_repN_1_alias ,
    \acc_reg[6]_1_repN_2_alias ,
    \acc_reg[6]_1_repN_3_alias ,
    \acc_reg[6]_1_repN_4_alias ,
    \acc_reg[6]_1_repN_5_alias ,
    \acc_reg[6]_1_repN_6_alias ,
    \acc_reg[2]_2_repN_1_alias ,
    \acc_reg[2]_2_repN_2_alias ,
    \acc_reg[2]_2_repN_3_alias ,
    \acc_reg[2]_2_repN_4_alias ,
    \acc_reg[2]_2_repN_5_alias ,
    \acc_reg[2]_2_repN_6_alias ,
    \acc_reg[0]_0_repN_alias ,
    \acc_reg[0]_0_repN_1_alias ,
    \acc_reg[0]_0_repN_2_alias ,
    \acc_reg[0]_0_repN_3_alias ,
    \acc_reg[0]_0_repN_4_alias ,
    \acc_reg[0]_0_repN_5_alias ,
    \i_/pc[15]_i_60_n_0_alias ,
    s_intblock_o_reg_0_repN_alias,
    \dpl[0]_i_12_n_0_alias ,
    \s_alu_data0[0]_repN_alias ,
    \dpl[6]_i_37_n_0_alias ,
    \dpl[0]_i_12_n_0_repN_alias );
  output intblock_o;
  output [0:0]all_trans_o;
  output \all_wt_en_o_reg[0]_0 ;
  output \s_smodreg_reg[0]_0 ;
  output \s_help_reg[7]_0 ;
  output s_helpb;
  output s_intpre2;
  output s_ext1isrh_d;
  output s_ext1isr_d;
  output s_ext0isrh_d;
  output s_ext0isr_d;
  output s_inthigh;
  output s_intlow;
  output s_intpre2_reg_0;
  output \s_wt_reg[0][0]_0 ;
  output [1:0]Q;
  output [0:0]\tmod_reg[0][5]_0 ;
  output [6:0]\tmod_reg[0][6]_0 ;
  output \all_wt_en_o_reg[0]_1 ;
  output \tmod_reg[0][0]_0 ;
  output \s_wt_reg[0][0]_1 ;
  output [0:0]WEA;
  output \tcon_reg[0][1]_0 ;
  output s_ie0;
  output [4:0]ie;
  output [4:0]ip;
  output \ip_reg[1]_0 ;
  output s_tf0;
  output \ip_reg[2]_0 ;
  output s_ie1;
  output \ip_reg[2]_1 ;
  output \ip_reg[1]_1 ;
  output \tcon_reg[0][1]_1 ;
  output \tcon_reg[0][1]_2 ;
  output [2:0]\state_reg[2]_0 ;
  output s_intblock_o_reg_0;
  output outreg_reg;
  output outreg_reg_0;
  output [7:0]s_command;
  output outreg_reg_1;
  output \dpl[4]_i_9_0 ;
  output [7:0]s_alu_data0;
  output [7:0]p0_o;
  output reset_0;
  output \s_help_reg[3]_0 ;
  output \s_help_reg[2]_0 ;
  output \state_reg[2]_1 ;
  output [7:0]\s_help_reg[7]_1 ;
  output \s_help_reg[6]_0 ;
  output \s_help_reg[5]_0 ;
  output \s_help_reg[4]_0 ;
  output \state_reg[2]_2 ;
  output \state_reg[2]_3 ;
  output \sp_reg[5]_0 ;
  output \state_reg[2]_4 ;
  output reset_1;
  output \sp_reg[6]_0 ;
  output [14:0]\s_help16_reg[15]_0 ;
  output \state_reg[2]_5 ;
  output \acc_reg[0]_0 ;
  output \acc_reg[4]_0 ;
  output \acc_reg[5]_0 ;
  output \acc_reg[3]_0 ;
  output [3:0]S;
  output [7:0]\acc_reg[5]_1 ;
  output [6:0]\acc_reg[5]_2 ;
  output \s_counth1_reg[2] ;
  output [7:0]\acc_reg[2]_0 ;
  output [6:0]\acc_reg[2]_1 ;
  output \state_reg[2]_6 ;
  output \acc_reg[7]_0 ;
  output [0:0]\psw_reg[7]_0 ;
  output [3:0]\state_reg[2]_7 ;
  output [3:0]\state_reg[2]_8 ;
  output [3:0]\state_reg[2]_9 ;
  output [0:0]\dph_reg[5]_0 ;
  output [0:0]\dph_reg[5]_1 ;
  output [0:0]\dph_reg[5]_2 ;
  output [0:0]\dph_reg[5]_3 ;
  output [0:0]\dph_reg[6]_0 ;
  output [0:0]\dph_reg[6]_1 ;
  output [0:0]\dph_reg[5]_4 ;
  output [0:0]\dph_reg[5]_5 ;
  output [0:0]\dph_reg[5]_6 ;
  output [0:0]\dph_reg[5]_7 ;
  output [0:0]\dph_reg[5]_8 ;
  output [0:0]\dph_reg[5]_9 ;
  output [0:0]\dph_reg[6]_2 ;
  output [0:0]\dph_reg[6]_3 ;
  output [0:0]\dph_reg[5]_10 ;
  output [0:0]\dph_reg[5]_11 ;
  output \acc_reg[1]_0 ;
  output \acc_reg[2]_2 ;
  output \acc_reg[6]_0 ;
  output \dpl[7]_i_29_0 ;
  output \acc_reg[6]_1 ;
  output [0:0]\psw_reg[7]_1 ;
  output [3:0]DI;
  output [3:0]\acc_reg[6]_2 ;
  output \acc_reg[6]_3 ;
  output \acc_reg[7]_1 ;
  output \acc_reg[6]_4 ;
  output \acc_reg[7]_2 ;
  output \acc_reg[6]_5 ;
  output \s_counth1_reg[3] ;
  output [2:0]\acc_reg[6]_6 ;
  output \s_counth1_reg[1] ;
  output [4:0]multOp__60_carry__0_i_14_0;
  output \s_counth1_reg[0] ;
  output [1:0]\acc_reg[4]_1 ;
  output [1:0]\acc_reg[1]_1 ;
  output [3:0]i__carry_i_15__1_0;
  output [3:0]i__carry_i_16__1_0;
  output [3:0]i__carry_i_16__1_1;
  output [3:0]i__carry_i_10__0_0;
  output [2:0]i__carry_i_8__3_0;
  output [2:0]i__carry_i_10__2_0;
  output [1:0]\acc_reg[5]_3 ;
  output [2:0]\acc_reg[6]_7 ;
  output [1:0]\acc_reg[4]_2 ;
  output [1:0]\acc_reg[1]_2 ;
  output [0:0]E;
  output \scon_reg[0][6]_0 ;
  output [0:0]\scon_reg[0][6]_1 ;
  output s_det_ff1;
  output \scon_reg[0][7]_0 ;
  output \scon_reg[0][7]_1 ;
  output \scon_reg[0][7]_2 ;
  output [0:0]\s_recv_sh_reg[7] ;
  output \scon_reg[0][6]_2 ;
  output \scon_reg[0][4]_0 ;
  output \scon_reg[0][4]_1 ;
  output \scon_reg[0][0]_0 ;
  output \scon_reg[0][7]_3 ;
  output [5:0]\s_reload_reg[0][5]_0 ;
  output [6:0]all_reload_o;
  output [0:0]\s_wt_reg[0][1]_0 ;
  output \tmod_reg[0][1]_0 ;
  output [6:0]\tmod_reg[0][5]_1 ;
  output \s_wt_reg[0][0]_2 ;
  output [0:0]\tmod_reg[0][4]_0 ;
  output \s_wt_reg[0][0]_3 ;
  output [3:0]\s_reload_reg[0][6]_0 ;
  output \tmod_reg[0][0]_1 ;
  output \s_wt_reg[0][0]_4 ;
  output [7:0]\tmod_reg[0][5]_2 ;
  output \s_int1_sync_reg[1] ;
  output \tcon_reg[0][6]_0 ;
  output \tmod_reg[0][1]_1 ;
  output \tmod_reg[0][0]_2 ;
  output \tmod_reg[0][0]_3 ;
  output \tmod_reg[0][1]_2 ;
  output \tmod_reg[0][5]_3 ;
  output [0:0]\s_ir_reg[3]_0 ;
  output [2:0]outreg_reg_2;
  output \tcon_reg[0][4]_0 ;
  output s_tf1;
  output \scon_reg[0][3]_0 ;
  output \scon_reg[0][5]_0 ;
  output s_ti;
  output [7:0]p1_o;
  output [7:0]p2_o;
  output [7:0]p3_o;
  output [7:0]all_sbuf_o;
  output \state_reg[2]_10 ;
  output \ie_reg[3]_0 ;
  output outreg_reg_3;
  output outreg_reg_4;
  output outreg_reg_5;
  output \s_help16_reg[14]_0 ;
  output \pc_reg[14]_0 ;
  output \s_help_reg[6]_1 ;
  output s_bit_data;
  output [11:0]ADDRARDADDR;
  output outreg_reg_6;
  output s_intpre;
  output s_intlow_reg_0;
  output s_intpre0;
  output outreg_reg_7;
  output outreg_reg_8;
  output outreg_reg_9;
  output outreg_reg_10;
  output outreg_reg_11;
  input tf1_o;
  input clk;
  input reset;
  input [0:0]int1_i;
  input [0:0]int0_i;
  input [0:0]all_tf0_i;
  input [2:0]s_all_scon_out;
  input s_helpb_reg_0;
  input s_intpre2_reg_1;
  input s_ext1isrh_d_reg_0;
  input s_ext1isr_d_reg_0;
  input s_ext0isrh_d_reg_0;
  input s_ext0isr_d_reg_0;
  input s_inthigh_reg_0;
  input s_intlow_reg_1;
  input \s_counth1_reg[7] ;
  input \s_countl0_reg[0] ;
  input \i_/s_help[7]_i_75 ;
  input \i_/s_help[7]_i_75_0 ;
  input \i_/s_help[7]_i_75_1 ;
  input \i_/s_help[7]_i_32 ;
  input \i_/s_help[7]_i_32_0 ;
  input \i_/s_help[7]_i_32_1 ;
  input \psw[6]_i_43_0 ;
  input \i_/psw[6]_i_26 ;
  input \psw[6]_i_43_1 ;
  input \psw[6]_i_43_2 ;
  input \b[7]_i_23_0 ;
  input \i_/b[7]_i_15 ;
  input \b[7]_i_23_1 ;
  input \b[7]_i_23_2 ;
  input \i_/s_preadr[7]_i_68 ;
  input \i_/s_preadr[7]_i_102 ;
  input \i_/s_preadr[7]_i_102_0 ;
  input \i_/s_preadr[7]_i_102_1 ;
  input \i_/s_preadr[7]_i_49 ;
  input \i_/s_preadr[7]_i_49_0 ;
  input \i_/s_preadr[7]_i_49_1 ;
  input mem0_reg_bram_0;
  input mem0_reg_bram_0_0;
  input [0:0]s_adrx_mux;
  input \i_/pc[15]_i_35 ;
  input \i_/pc[15]_i_35_0 ;
  input [7:0]DOUTADOUT;
  input [3:0]s_help_en;
  input [2:0]s_regs_wr_en;
  input [3:0]s_data_mux;
  input [5:0]s_alu_cmd;
  input [0:0]i__carry_i_14__0_0;
  input [0:0]\dpl[0]_i_5_0 ;
  input [0:0]\dpl[1]_i_5_0 ;
  input [0:0]\dpl[2]_i_5_0 ;
  input s_ramx_wr;
  input [7:0]\dpl[7]_i_16_0 ;
  input [7:0]\dpl[7]_i_26_0 ;
  input [7:0]\dpl[7]_i_26_1 ;
  input [7:0]\dpl[7]_i_26_2 ;
  input [7:0]\dpl[7]_i_26_3 ;
  input [7:0]\dpl[7]_i_26_4 ;
  input [7:0]\dpl[7]_i_26_5 ;
  input [7:0]\dpl[7]_i_26_6 ;
  input [7:0]\dpl[7]_i_26_7 ;
  input [7:0]\dpl[7]_i_26_8 ;
  input [7:0]\dpl[7]_i_26_9 ;
  input [7:0]\dpl[7]_i_26_10 ;
  input [7:0]\dpl[7]_i_26_11 ;
  input [7:0]\dpl[7]_i_16_1 ;
  input [7:0]\dpl[7]_i_16_2 ;
  input [7:0]\dpl[7]_i_16_3 ;
  input \psw[2]_i_6_0 ;
  input [4:0]O;
  input [7:0]\b_reg[2]_0 ;
  input [0:0]\dpl[4]_i_16_0 ;
  input [7:0]s_rom_data;
  input [0:0]CO;
  input [1:0]multOp__60_carry__0;
  input multOp__60_carry__0_0;
  input [1:0]multOp__60_carry__0_1;
  input [4:0]multOp__60_carry_i_6;
  input [0:0]multOp__60_carry__0_2;
  input [0:0]multOp__60_carry_i_6_0;
  input multOp__60_carry;
  input \s_rxpre_count_reg[5] ;
  input s_det_ff0;
  input s_det_ff0_reg;
  input [1:0]s_det_ff0_reg_0;
  input [0:0]\s_recv_buf_reg[7] ;
  input [0:0]all_rxd_i;
  input [0:0]\s_tran_state[3]_i_8 ;
  input [7:0]\s_help[7]_i_35_0 ;
  input [7:0]\s_help[7]_i_35_1 ;
  input \s_countl0_reg[4] ;
  input \s_countl0_reg[5] ;
  input \s_countl0_reg[5]_0 ;
  input \s_countl0_reg[7] ;
  input \s_countl0_reg[3] ;
  input \s_countl0_reg[3]_0 ;
  input \s_countl0_reg[2] ;
  input \s_countl0_reg[2]_0 ;
  input \s_countl0_reg[1] ;
  input \s_counth1_reg[2]_0 ;
  input \s_countl1_reg[7] ;
  input \s_countl1_reg[6] ;
  input \s_countl1_reg[6]_0 ;
  input \s_countl1_reg[3] ;
  input \s_countl1_reg[3]_0 ;
  input \s_countl1_reg[2] ;
  input \s_countl1_reg[2]_0 ;
  input \s_countl1_reg[1] ;
  input [7:0]\s_help[7]_i_8_0 ;
  input \s_countl1_reg[0] ;
  input \s_counth1_reg[7]_0 ;
  input \s_countl1_reg[5] ;
  input \s_counth1_reg[7]_1 ;
  input \s_counth0_reg[5] ;
  input \s_counth0_reg[6] ;
  input s_tf0_reg;
  input \s_counth1_reg[2]_1 ;
  input \s_counth1_reg[4] ;
  input \s_counth1_reg[4]_0 ;
  input \s_counth1_reg[7]_2 ;
  input [0:0]\s_counth1[7]_i_4 ;
  input \s_counth1_reg[6] ;
  input [7:0]\s_help_reg[7]_2 ;
  input \s_counth1_reg[3]_0 ;
  input \s_counth1_reg[5] ;
  input [2:0]D;
  input [7:0]p0_i;
  input [7:0]p1_i;
  input [7:0]p2_i;
  input [7:0]p3_i;
  input [3:0]s_bdata_mux;
  input [4:0]\b_reg[7]_0 ;
  input \b_reg[0]_0 ;
  input [3:0]s_adr_mux;
  input [3:0]s_pc_inc_en;
  input [1:0]s_help16_en;
  input [7:0]\s_help[7]_i_8_1 ;
  input [7:0]\s_help[7]_i_20_0 ;
  input [7:0]s_ram_data_out;
  output \acc_reg[4]_0_repN_alias ;
  output \acc_reg[4]_0_repN_1_alias ;
  output \acc_reg[4]_0_repN_2_alias ;
  output \acc_reg[4]_0_repN_3_alias ;
  output \acc_reg[4]_0_repN_4_alias ;
  output \acc_reg[4]_0_repN_5_alias ;
  output \acc_reg[4]_0_repN_6_alias ;
  output \acc_reg[1]_0_repN_alias ;
  output \acc_reg[1]_0_repN_1_alias ;
  output \acc_reg[1]_0_repN_2_alias ;
  output \acc_reg[1]_0_repN_3_alias ;
  output \acc_reg[1]_0_repN_4_alias ;
  output \acc_reg[1]_0_repN_5_alias ;
  output \acc_reg[1]_0_repN_6_alias ;
  output \acc_reg[5]_0_repN_alias ;
  output \acc_reg[5]_0_repN_1_alias ;
  output \acc_reg[5]_0_repN_2_alias ;
  output \acc_reg[5]_0_repN_3_alias ;
  output \acc_reg[5]_0_repN_4_alias ;
  output \acc_reg[5]_0_repN_5_alias ;
  output \acc_reg[5]_0_repN_6_alias ;
  output \acc_reg[7]_0_repN_alias ;
  output \acc_reg[7]_0_repN_1_alias ;
  output \acc_reg[7]_0_repN_2_alias ;
  output \acc_reg[7]_0_repN_3_alias ;
  output \acc_reg[7]_0_repN_4_alias ;
  output \acc_reg[7]_0_repN_5_alias ;
  output \acc_reg[7]_0_repN_6_alias ;
  output \acc_reg[3]_0_repN_alias ;
  output \acc_reg[3]_0_repN_1_alias ;
  output \acc_reg[3]_0_repN_2_alias ;
  output \acc_reg[3]_0_repN_3_alias ;
  output \acc_reg[3]_0_repN_4_alias ;
  output \acc_reg[3]_0_repN_5_alias ;
  output \acc_reg[3]_0_repN_6_alias ;
  output \acc_reg[6]_1_repN_1_alias ;
  output \acc_reg[6]_1_repN_2_alias ;
  output \acc_reg[6]_1_repN_3_alias ;
  output \acc_reg[6]_1_repN_4_alias ;
  output \acc_reg[6]_1_repN_5_alias ;
  output \acc_reg[6]_1_repN_6_alias ;
  output \acc_reg[2]_2_repN_1_alias ;
  output \acc_reg[2]_2_repN_2_alias ;
  output \acc_reg[2]_2_repN_3_alias ;
  output \acc_reg[2]_2_repN_4_alias ;
  output \acc_reg[2]_2_repN_5_alias ;
  output \acc_reg[2]_2_repN_6_alias ;
  output \acc_reg[0]_0_repN_alias ;
  output \acc_reg[0]_0_repN_1_alias ;
  output \acc_reg[0]_0_repN_2_alias ;
  output \acc_reg[0]_0_repN_3_alias ;
  output \acc_reg[0]_0_repN_4_alias ;
  output \acc_reg[0]_0_repN_5_alias ;
  input \i_/pc[15]_i_60_n_0_alias ;
  output s_intblock_o_reg_0_repN_alias;
  output \dpl[0]_i_12_n_0_alias ;
  output \s_alu_data0[0]_repN_alias ;
  output \dpl[6]_i_37_n_0_alias ;
  output \dpl[0]_i_12_n_0_repN_alias ;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [3:0]DI;
  wire [7:0]DOUTADOUT;
  wire [0:0]E;
  wire [7:7]L;
  wire [15:0]L__0;
  wire [4:0]O;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire _i_10_n_0;
  wire _i_11_n_0;
  wire _i_12_n_0;
  wire _i_12_n_0_repN;
  wire _i_12_n_0_repN_1;
  wire _i_13_n_0;
  wire _i_14_n_0;
  wire _i_15_n_0;
  wire _i_16_n_0;
  wire _i_17_n_0;
  wire _i_18_n_0;
  wire _i_19_n_0;
  wire _i_20_n_0;
  wire _i_23_n_0;
  wire _i_4_n_0;
  wire _i_5_n_10;
  wire _i_5_n_11;
  wire _i_5_n_12;
  wire _i_5_n_13;
  wire _i_5_n_14;
  wire _i_5_n_15;
  wire _i_5_n_8;
  wire _i_5_n_9;
  wire _i_6_n_0;
  wire _i_7_n_0;
  wire _i_8_n_0;
  wire _i_9_n_0;
  wire \acc[0]_i_1_n_0 ;
  wire \acc[0]_i_2_n_0 ;
  wire \acc[1]_i_1_n_0 ;
  wire \acc[1]_i_2_n_0 ;
  wire \acc[2]_i_1_n_0 ;
  wire \acc[2]_i_2_n_0 ;
  wire \acc[3]_i_1_n_0 ;
  wire \acc[3]_i_2_n_0 ;
  wire \acc[4]_i_1_n_0 ;
  wire \acc[4]_i_2_n_0 ;
  wire \acc[5]_i_1_n_0 ;
  wire \acc[5]_i_2_n_0 ;
  wire \acc[6]_i_1_n_0 ;
  wire \acc[6]_i_2_n_0 ;
  wire \acc[7]_i_1_n_0 ;
  wire \acc[7]_i_2_n_0 ;
  wire \acc[7]_i_3_n_0 ;
  wire \acc[7]_i_4_n_0 ;
  wire \acc[7]_i_5_n_0 ;
  wire \acc[7]_i_6_n_0 ;
  wire \acc[7]_i_7_n_0 ;
  wire \acc[7]_i_8_n_0 ;
  wire \acc_reg[0]_0 ;
  wire \acc_reg[0]_0_repN ;
  wire \acc_reg[0]_0_repN_1 ;
  wire \acc_reg[0]_0_repN_2 ;
  wire \acc_reg[0]_0_repN_3 ;
  wire \acc_reg[0]_0_repN_4 ;
  wire \acc_reg[0]_0_repN_5 ;
  wire \acc_reg[1]_0 ;
  wire \acc_reg[1]_0_repN ;
  wire \acc_reg[1]_0_repN_1 ;
  wire \acc_reg[1]_0_repN_2 ;
  wire \acc_reg[1]_0_repN_3 ;
  wire \acc_reg[1]_0_repN_4 ;
  wire \acc_reg[1]_0_repN_5 ;
  wire \acc_reg[1]_0_repN_6 ;
  wire [1:0]\acc_reg[1]_1 ;
  wire [1:0]\acc_reg[1]_2 ;
  wire [7:0]\acc_reg[2]_0 ;
  wire [6:0]\acc_reg[2]_1 ;
  wire \acc_reg[2]_2 ;
  wire \acc_reg[2]_2_repN ;
  wire \acc_reg[2]_2_repN_1 ;
  wire \acc_reg[2]_2_repN_2 ;
  wire \acc_reg[2]_2_repN_3 ;
  wire \acc_reg[2]_2_repN_4 ;
  wire \acc_reg[2]_2_repN_5 ;
  wire \acc_reg[2]_2_repN_6 ;
  wire \acc_reg[3]_0 ;
  wire \acc_reg[3]_0_repN ;
  wire \acc_reg[3]_0_repN_1 ;
  wire \acc_reg[3]_0_repN_2 ;
  wire \acc_reg[3]_0_repN_3 ;
  wire \acc_reg[3]_0_repN_4 ;
  wire \acc_reg[3]_0_repN_5 ;
  wire \acc_reg[3]_0_repN_6 ;
  wire \acc_reg[4]_0 ;
  wire \acc_reg[4]_0_repN ;
  wire \acc_reg[4]_0_repN_1 ;
  wire \acc_reg[4]_0_repN_2 ;
  wire \acc_reg[4]_0_repN_3 ;
  wire \acc_reg[4]_0_repN_4 ;
  wire \acc_reg[4]_0_repN_5 ;
  wire \acc_reg[4]_0_repN_6 ;
  wire [1:0]\acc_reg[4]_1 ;
  wire [1:0]\acc_reg[4]_2 ;
  wire \acc_reg[5]_0 ;
  wire \acc_reg[5]_0_repN ;
  wire \acc_reg[5]_0_repN_1 ;
  wire \acc_reg[5]_0_repN_2 ;
  wire \acc_reg[5]_0_repN_3 ;
  wire \acc_reg[5]_0_repN_4 ;
  wire \acc_reg[5]_0_repN_5 ;
  wire \acc_reg[5]_0_repN_6 ;
  wire [7:0]\acc_reg[5]_1 ;
  wire [6:0]\acc_reg[5]_2 ;
  wire [1:0]\acc_reg[5]_3 ;
  wire \acc_reg[6]_0 ;
  wire \acc_reg[6]_1 ;
  wire \acc_reg[6]_1_repN ;
  wire \acc_reg[6]_1_repN_1 ;
  wire \acc_reg[6]_1_repN_2 ;
  wire \acc_reg[6]_1_repN_3 ;
  wire \acc_reg[6]_1_repN_4 ;
  wire \acc_reg[6]_1_repN_5 ;
  wire \acc_reg[6]_1_repN_6 ;
  wire [3:0]\acc_reg[6]_2 ;
  wire \acc_reg[6]_3 ;
  wire \acc_reg[6]_4 ;
  wire \acc_reg[6]_5 ;
  wire [2:0]\acc_reg[6]_6 ;
  wire [2:0]\acc_reg[6]_7 ;
  wire \acc_reg[7]_0 ;
  wire \acc_reg[7]_0_repN ;
  wire \acc_reg[7]_0_repN_1 ;
  wire \acc_reg[7]_0_repN_2 ;
  wire \acc_reg[7]_0_repN_3 ;
  wire \acc_reg[7]_0_repN_4 ;
  wire \acc_reg[7]_0_repN_5 ;
  wire \acc_reg[7]_0_repN_6 ;
  wire \acc_reg[7]_1 ;
  wire \acc_reg[7]_2 ;
  wire [6:0]all_reload_o;
  wire [0:0]all_rxd_i;
  wire [7:0]all_sbuf_o;
  wire [0:0]all_tf0_i;
  wire [0:0]all_trans_o;
  wire \all_trans_o[0]_i_1_n_0 ;
  wire \all_wt_en_o_reg[0]_0 ;
  wire \all_wt_en_o_reg[0]_1 ;
  wire \b[0]_i_1_n_0 ;
  wire \b[0]_i_2_n_0 ;
  wire \b[0]_i_3_n_0 ;
  wire \b[0]_i_4_n_0 ;
  wire \b[1]_i_1_n_0 ;
  wire \b[1]_i_2_n_0 ;
  wire \b[1]_i_3_n_0 ;
  wire \b[1]_i_4_n_0 ;
  wire \b[2]_i_1_n_0 ;
  wire \b[2]_i_2_n_0 ;
  wire \b[2]_i_3_n_0 ;
  wire \b[2]_i_4_n_0 ;
  wire \b[2]_i_5_n_0 ;
  wire \b[3]_i_1_n_0 ;
  wire \b[3]_i_2_n_0 ;
  wire \b[3]_i_3_n_0 ;
  wire \b[3]_i_4_n_0 ;
  wire \b[3]_i_5_n_0 ;
  wire \b[4]_i_1_n_0 ;
  wire \b[4]_i_2_n_0 ;
  wire \b[4]_i_3_n_0 ;
  wire \b[4]_i_4_n_0 ;
  wire \b[5]_i_1_n_0 ;
  wire \b[5]_i_2_n_0 ;
  wire \b[5]_i_3_n_0 ;
  wire \b[5]_i_4_n_0 ;
  wire \b[5]_i_5_n_0 ;
  wire \b[6]_i_1_n_0 ;
  wire \b[6]_i_2_n_0 ;
  wire \b[6]_i_3_n_0 ;
  wire \b[6]_i_4_n_0 ;
  wire \b[7]_i_10_n_0 ;
  wire \b[7]_i_11_n_0 ;
  wire \b[7]_i_12_n_0 ;
  wire \b[7]_i_17_n_0 ;
  wire \b[7]_i_18_n_0 ;
  wire \b[7]_i_19_n_0 ;
  wire \b[7]_i_1_n_0 ;
  wire \b[7]_i_23_0 ;
  wire \b[7]_i_23_1 ;
  wire \b[7]_i_23_2 ;
  wire \b[7]_i_31_n_0 ;
  wire \b[7]_i_3_n_0 ;
  wire \b[7]_i_4_n_0 ;
  wire \b[7]_i_8_n_0 ;
  wire \b[7]_i_9_n_0 ;
  wire \b_reg[0]_0 ;
  wire [7:0]\b_reg[2]_0 ;
  wire [4:0]\b_reg[7]_0 ;
  wire \b_reg_n_0_[0] ;
  wire \b_reg_n_0_[1] ;
  wire \b_reg_n_0_[2] ;
  wire \b_reg_n_0_[3] ;
  wire \b_reg_n_0_[4] ;
  wire \b_reg_n_0_[5] ;
  wire \b_reg_n_0_[6] ;
  wire \b_reg_n_0_[7] ;
  wire clk;
  wire cy_o0_carry_i_26_n_0;
  wire cy_o0_carry_i_27_n_0;
  wire cy_o0_carry_i_28_n_0;
  wire cy_o0_carry_i_29_n_0;
  wire cy_o0_carry_i_30_n_0;
  wire cy_o0_carry_i_31_n_0;
  wire [15:2]data0;
  wire [7:0]data1;
  wire [7:0]data11;
  wire \dph[7]_i_1_n_0 ;
  wire [0:0]\dph_reg[5]_0 ;
  wire [0:0]\dph_reg[5]_1 ;
  wire [0:0]\dph_reg[5]_10 ;
  wire [0:0]\dph_reg[5]_11 ;
  wire [0:0]\dph_reg[5]_2 ;
  wire [0:0]\dph_reg[5]_3 ;
  wire [0:0]\dph_reg[5]_4 ;
  wire [0:0]\dph_reg[5]_5 ;
  wire [0:0]\dph_reg[5]_6 ;
  wire [0:0]\dph_reg[5]_7 ;
  wire [0:0]\dph_reg[5]_8 ;
  wire [0:0]\dph_reg[5]_9 ;
  wire [0:0]\dph_reg[6]_0 ;
  wire [0:0]\dph_reg[6]_1 ;
  wire [0:0]\dph_reg[6]_2 ;
  wire [0:0]\dph_reg[6]_3 ;
  wire \dpl[0]_i_11_n_0 ;
  wire \dpl[0]_i_12_n_0 ;
  wire \dpl[0]_i_12_n_0_repN ;
  wire \dpl[0]_i_13_n_0 ;
  wire \dpl[0]_i_14_n_0 ;
  wire \dpl[0]_i_15_n_0 ;
  wire \dpl[0]_i_16_n_0 ;
  wire \dpl[0]_i_17_n_0 ;
  wire \dpl[0]_i_18_n_0 ;
  wire \dpl[0]_i_19_n_0 ;
  wire \dpl[0]_i_22_n_0 ;
  wire \dpl[0]_i_23_n_0 ;
  wire \dpl[0]_i_24_n_0 ;
  wire \dpl[0]_i_25_n_0 ;
  wire \dpl[0]_i_26_n_0 ;
  wire \dpl[0]_i_27_n_0 ;
  wire \dpl[0]_i_28_n_0 ;
  wire \dpl[0]_i_29_n_0 ;
  wire \dpl[0]_i_2_n_0 ;
  wire \dpl[0]_i_30_n_0 ;
  wire \dpl[0]_i_31_n_0 ;
  wire \dpl[0]_i_32_n_0 ;
  wire \dpl[0]_i_33_n_0 ;
  wire \dpl[0]_i_34_n_0 ;
  wire \dpl[0]_i_35_n_0 ;
  wire \dpl[0]_i_36_n_0 ;
  wire \dpl[0]_i_37_n_0 ;
  wire \dpl[0]_i_38_n_0 ;
  wire \dpl[0]_i_39_n_0 ;
  wire \dpl[0]_i_3_n_0 ;
  wire \dpl[0]_i_40_n_0 ;
  wire \dpl[0]_i_41_n_0 ;
  wire \dpl[0]_i_44_n_0 ;
  wire \dpl[0]_i_45_n_0 ;
  wire \dpl[0]_i_46_n_0 ;
  wire \dpl[0]_i_48_n_0 ;
  wire \dpl[0]_i_49_n_0 ;
  wire \dpl[0]_i_4_n_0 ;
  wire \dpl[0]_i_50_n_0 ;
  wire \dpl[0]_i_51_n_0 ;
  wire [0:0]\dpl[0]_i_5_0 ;
  wire \dpl[0]_i_6_n_0 ;
  wire \dpl[0]_i_8_n_0 ;
  wire \dpl[0]_i_9_n_0 ;
  wire \dpl[1]_i_10_n_0 ;
  wire \dpl[1]_i_11_n_0 ;
  wire \dpl[1]_i_12_n_0 ;
  wire \dpl[1]_i_13_n_0 ;
  wire \dpl[1]_i_14_n_0 ;
  wire \dpl[1]_i_15_n_0 ;
  wire \dpl[1]_i_16_n_0 ;
  wire \dpl[1]_i_17_n_0 ;
  wire \dpl[1]_i_18_n_0 ;
  wire \dpl[1]_i_19_n_0 ;
  wire \dpl[1]_i_20_n_0 ;
  wire \dpl[1]_i_21_n_0 ;
  wire \dpl[1]_i_22_n_0 ;
  wire \dpl[1]_i_23_n_0 ;
  wire \dpl[1]_i_24_n_0 ;
  wire \dpl[1]_i_25_n_0 ;
  wire \dpl[1]_i_27_n_0 ;
  wire \dpl[1]_i_29_n_0 ;
  wire \dpl[1]_i_2_n_0 ;
  wire \dpl[1]_i_30_n_0 ;
  wire \dpl[1]_i_31_n_0 ;
  wire \dpl[1]_i_32_n_0 ;
  wire \dpl[1]_i_33_n_0 ;
  wire \dpl[1]_i_34_n_0 ;
  wire \dpl[1]_i_35_n_0 ;
  wire \dpl[1]_i_36_n_0 ;
  wire \dpl[1]_i_37_n_0 ;
  wire \dpl[1]_i_38_n_0 ;
  wire \dpl[1]_i_39_n_0 ;
  wire \dpl[1]_i_3_n_0 ;
  wire \dpl[1]_i_40_n_0 ;
  wire \dpl[1]_i_41_n_0 ;
  wire \dpl[1]_i_44_n_0 ;
  wire \dpl[1]_i_45_n_0 ;
  wire \dpl[1]_i_46_n_0 ;
  wire \dpl[1]_i_48_n_0 ;
  wire \dpl[1]_i_49_n_0 ;
  wire \dpl[1]_i_4_n_0 ;
  wire \dpl[1]_i_50_n_0 ;
  wire \dpl[1]_i_51_n_0 ;
  wire [0:0]\dpl[1]_i_5_0 ;
  wire \dpl[1]_i_6_n_0 ;
  wire \dpl[1]_i_8_n_0 ;
  wire \dpl[1]_i_9_n_0 ;
  wire \dpl[2]_i_10_n_0 ;
  wire \dpl[2]_i_11_n_0 ;
  wire \dpl[2]_i_12_n_0 ;
  wire \dpl[2]_i_13_n_0 ;
  wire \dpl[2]_i_14_n_0 ;
  wire \dpl[2]_i_15_n_0 ;
  wire \dpl[2]_i_16_n_0 ;
  wire \dpl[2]_i_17_n_0 ;
  wire \dpl[2]_i_18_n_0 ;
  wire \dpl[2]_i_19_n_0 ;
  wire \dpl[2]_i_20_n_0 ;
  wire \dpl[2]_i_21_n_0 ;
  wire \dpl[2]_i_22_n_0 ;
  wire \dpl[2]_i_23_n_0 ;
  wire \dpl[2]_i_24_n_0 ;
  wire \dpl[2]_i_25_n_0 ;
  wire \dpl[2]_i_26_n_0 ;
  wire \dpl[2]_i_27_n_0 ;
  wire \dpl[2]_i_29_n_0 ;
  wire \dpl[2]_i_2_n_0 ;
  wire \dpl[2]_i_30_n_0 ;
  wire \dpl[2]_i_31_n_0 ;
  wire \dpl[2]_i_32_n_0 ;
  wire \dpl[2]_i_33_n_0 ;
  wire \dpl[2]_i_34_n_0 ;
  wire \dpl[2]_i_35_n_0 ;
  wire \dpl[2]_i_36_n_0 ;
  wire \dpl[2]_i_37_n_0 ;
  wire \dpl[2]_i_38_n_0 ;
  wire \dpl[2]_i_39_n_0 ;
  wire \dpl[2]_i_3_n_0 ;
  wire \dpl[2]_i_40_n_0 ;
  wire \dpl[2]_i_41_n_0 ;
  wire \dpl[2]_i_42_n_0 ;
  wire \dpl[2]_i_45_n_0 ;
  wire \dpl[2]_i_46_n_0 ;
  wire \dpl[2]_i_47_n_0 ;
  wire \dpl[2]_i_49_n_0 ;
  wire \dpl[2]_i_4_n_0 ;
  wire \dpl[2]_i_50_n_0 ;
  wire \dpl[2]_i_51_n_0 ;
  wire \dpl[2]_i_52_n_0 ;
  wire [0:0]\dpl[2]_i_5_0 ;
  wire \dpl[2]_i_6_n_0 ;
  wire \dpl[2]_i_8_n_0 ;
  wire \dpl[2]_i_9_n_0 ;
  wire \dpl[3]_i_10_n_0 ;
  wire \dpl[3]_i_11_n_0 ;
  wire \dpl[3]_i_12_n_0 ;
  wire \dpl[3]_i_13_n_0 ;
  wire \dpl[3]_i_14_n_0 ;
  wire \dpl[3]_i_15_n_0 ;
  wire \dpl[3]_i_19_n_0 ;
  wire \dpl[3]_i_20_n_0 ;
  wire \dpl[3]_i_21_n_0 ;
  wire \dpl[3]_i_22_n_0 ;
  wire \dpl[3]_i_23_n_0 ;
  wire \dpl[3]_i_24_n_0 ;
  wire \dpl[3]_i_25_n_0 ;
  wire \dpl[3]_i_26_n_0 ;
  wire \dpl[3]_i_27_n_0 ;
  wire \dpl[3]_i_28_n_0 ;
  wire \dpl[3]_i_29_n_0 ;
  wire \dpl[3]_i_2_n_0 ;
  wire \dpl[3]_i_30_n_0 ;
  wire \dpl[3]_i_31_n_0 ;
  wire \dpl[3]_i_32_n_0 ;
  wire \dpl[3]_i_39_n_0 ;
  wire \dpl[3]_i_3_n_0 ;
  wire \dpl[3]_i_40_n_0 ;
  wire \dpl[3]_i_41_n_0 ;
  wire \dpl[3]_i_42_n_0 ;
  wire \dpl[3]_i_43_n_0 ;
  wire \dpl[3]_i_44_n_0 ;
  wire \dpl[3]_i_45_n_0 ;
  wire \dpl[3]_i_4_n_0 ;
  wire \dpl[3]_i_52_n_0 ;
  wire \dpl[3]_i_53_n_0 ;
  wire \dpl[3]_i_54_n_0 ;
  wire \dpl[3]_i_55_n_0 ;
  wire \dpl[3]_i_61_n_0 ;
  wire \dpl[3]_i_62_n_0 ;
  wire \dpl[3]_i_63_n_0 ;
  wire \dpl[3]_i_65_n_0 ;
  wire \dpl[3]_i_66_n_0 ;
  wire \dpl[3]_i_67_n_0 ;
  wire \dpl[3]_i_68_n_0 ;
  wire \dpl[3]_i_7_n_0 ;
  wire \dpl[3]_i_9_n_0 ;
  wire \dpl[4]_i_10_n_0 ;
  wire \dpl[4]_i_11_n_0 ;
  wire \dpl[4]_i_12_n_0 ;
  wire \dpl[4]_i_13_n_0 ;
  wire \dpl[4]_i_14_n_0 ;
  wire \dpl[4]_i_15_n_0 ;
  wire [0:0]\dpl[4]_i_16_0 ;
  wire \dpl[4]_i_16_n_0 ;
  wire \dpl[4]_i_17_n_0 ;
  wire \dpl[4]_i_18_n_0 ;
  wire \dpl[4]_i_19_n_0 ;
  wire \dpl[4]_i_20_n_0 ;
  wire \dpl[4]_i_21_n_0 ;
  wire \dpl[4]_i_22_n_0 ;
  wire \dpl[4]_i_23_n_0 ;
  wire \dpl[4]_i_24_n_0 ;
  wire \dpl[4]_i_25_n_0 ;
  wire \dpl[4]_i_26_n_0 ;
  wire \dpl[4]_i_27_n_0 ;
  wire \dpl[4]_i_28_n_0 ;
  wire \dpl[4]_i_29_n_0 ;
  wire \dpl[4]_i_2_n_0 ;
  wire \dpl[4]_i_30_n_0 ;
  wire \dpl[4]_i_31_n_0 ;
  wire \dpl[4]_i_32_n_0 ;
  wire \dpl[4]_i_3_n_0 ;
  wire \dpl[4]_i_4_n_0 ;
  wire \dpl[4]_i_5_n_0 ;
  wire \dpl[4]_i_6_n_0 ;
  wire \dpl[4]_i_7_n_0 ;
  wire \dpl[4]_i_8_n_0 ;
  wire \dpl[4]_i_9_0 ;
  wire \dpl[5]_i_10_n_0 ;
  wire \dpl[5]_i_11_n_0 ;
  wire \dpl[5]_i_12_n_0 ;
  wire \dpl[5]_i_13_n_0 ;
  wire \dpl[5]_i_14_n_0 ;
  wire \dpl[5]_i_15_n_0 ;
  wire \dpl[5]_i_16_n_0 ;
  wire \dpl[5]_i_17_n_0 ;
  wire \dpl[5]_i_18_n_0 ;
  wire \dpl[5]_i_19_n_0 ;
  wire \dpl[5]_i_20_n_0 ;
  wire \dpl[5]_i_22_n_0 ;
  wire \dpl[5]_i_23_n_0 ;
  wire \dpl[5]_i_24_n_0 ;
  wire \dpl[5]_i_25_n_0 ;
  wire \dpl[5]_i_26_n_0 ;
  wire \dpl[5]_i_27_n_0 ;
  wire \dpl[5]_i_28_n_0 ;
  wire \dpl[5]_i_29_n_0 ;
  wire \dpl[5]_i_2_n_0 ;
  wire \dpl[5]_i_30_n_0 ;
  wire \dpl[5]_i_31_n_0 ;
  wire \dpl[5]_i_32_n_0 ;
  wire \dpl[5]_i_3_n_0 ;
  wire \dpl[5]_i_4_n_0 ;
  wire \dpl[5]_i_5_n_0 ;
  wire \dpl[5]_i_6_n_0 ;
  wire \dpl[5]_i_7_n_0 ;
  wire \dpl[5]_i_8_n_0 ;
  wire \dpl[6]_i_10_n_0 ;
  wire \dpl[6]_i_11_n_0 ;
  wire \dpl[6]_i_12_n_0 ;
  wire \dpl[6]_i_13_n_0 ;
  wire \dpl[6]_i_14_n_0 ;
  wire \dpl[6]_i_15_n_0 ;
  wire \dpl[6]_i_16_n_0 ;
  wire \dpl[6]_i_17_n_0 ;
  wire \dpl[6]_i_18_n_0 ;
  wire \dpl[6]_i_19_n_0 ;
  wire \dpl[6]_i_20_n_0 ;
  wire \dpl[6]_i_21_n_0 ;
  wire \dpl[6]_i_22_n_0 ;
  wire \dpl[6]_i_23_n_0 ;
  wire \dpl[6]_i_24_n_0 ;
  wire \dpl[6]_i_25_n_0 ;
  wire \dpl[6]_i_26_n_0 ;
  wire \dpl[6]_i_27_n_0 ;
  wire \dpl[6]_i_28_n_0 ;
  wire \dpl[6]_i_29_n_0 ;
  wire \dpl[6]_i_2_n_0 ;
  wire \dpl[6]_i_30_n_0 ;
  wire \dpl[6]_i_31_n_0 ;
  wire \dpl[6]_i_32_n_0 ;
  wire \dpl[6]_i_33_n_0 ;
  wire \dpl[6]_i_34_n_0 ;
  wire \dpl[6]_i_35_n_0 ;
  wire \dpl[6]_i_36_n_0 ;
  wire \dpl[6]_i_37_n_0 ;
  wire \dpl[6]_i_38_n_0 ;
  wire \dpl[6]_i_39_n_0 ;
  wire \dpl[6]_i_3_n_0 ;
  wire \dpl[6]_i_40_n_0 ;
  wire \dpl[6]_i_41_n_0 ;
  wire \dpl[6]_i_42_n_0 ;
  wire \dpl[6]_i_43_n_0 ;
  wire \dpl[6]_i_4_n_0 ;
  wire \dpl[6]_i_5_n_0 ;
  wire \dpl[6]_i_6_n_0 ;
  wire \dpl[6]_i_7_n_0 ;
  wire \dpl[6]_i_8_n_0 ;
  wire \dpl[7]_i_10_n_0 ;
  wire \dpl[7]_i_13_n_0 ;
  wire \dpl[7]_i_14_n_0 ;
  wire \dpl[7]_i_15_n_0 ;
  wire [7:0]\dpl[7]_i_16_0 ;
  wire [7:0]\dpl[7]_i_16_1 ;
  wire [7:0]\dpl[7]_i_16_2 ;
  wire [7:0]\dpl[7]_i_16_3 ;
  wire \dpl[7]_i_16_n_0 ;
  wire \dpl[7]_i_18_n_0 ;
  wire \dpl[7]_i_19_n_0 ;
  wire \dpl[7]_i_1_n_0 ;
  wire [7:0]\dpl[7]_i_26_0 ;
  wire [7:0]\dpl[7]_i_26_1 ;
  wire [7:0]\dpl[7]_i_26_10 ;
  wire [7:0]\dpl[7]_i_26_11 ;
  wire [7:0]\dpl[7]_i_26_2 ;
  wire [7:0]\dpl[7]_i_26_3 ;
  wire [7:0]\dpl[7]_i_26_4 ;
  wire [7:0]\dpl[7]_i_26_5 ;
  wire [7:0]\dpl[7]_i_26_6 ;
  wire [7:0]\dpl[7]_i_26_7 ;
  wire [7:0]\dpl[7]_i_26_8 ;
  wire [7:0]\dpl[7]_i_26_9 ;
  wire \dpl[7]_i_26_n_0 ;
  wire \dpl[7]_i_27_n_0 ;
  wire \dpl[7]_i_29_0 ;
  wire \dpl[7]_i_29_n_0 ;
  wire \dpl[7]_i_30_n_0 ;
  wire \dpl[7]_i_31_n_0 ;
  wire \dpl[7]_i_32_n_0 ;
  wire \dpl[7]_i_3_n_0 ;
  wire \dpl[7]_i_44_n_0 ;
  wire \dpl[7]_i_45_n_0 ;
  wire \dpl[7]_i_46_n_0 ;
  wire \dpl[7]_i_47_n_0 ;
  wire \dpl[7]_i_49_n_0 ;
  wire \dpl[7]_i_4_n_0 ;
  wire \dpl[7]_i_50_n_0 ;
  wire \dpl[7]_i_52_n_0 ;
  wire \dpl[7]_i_53_n_0 ;
  wire \dpl[7]_i_54_n_0 ;
  wire \dpl[7]_i_55_n_0 ;
  wire \dpl[7]_i_56_n_0 ;
  wire \dpl[7]_i_57_n_0 ;
  wire \dpl[7]_i_5_n_0 ;
  wire \dpl[7]_i_6_n_0 ;
  wire \dpl[7]_i_70_n_0 ;
  wire \dpl[7]_i_71_n_0 ;
  wire \dpl[7]_i_72_n_0 ;
  wire \dpl[7]_i_73_n_0 ;
  wire \dpl[7]_i_74_n_0 ;
  wire \dpl[7]_i_75_n_0 ;
  wire \dpl[7]_i_7_n_0 ;
  wire \dpl[7]_i_8_n_0 ;
  wire \dpl[7]_i_90_n_0 ;
  wire \dpl[7]_i_9_n_0 ;
  wire g0_b0_i_86_n_0;
  wire g0_b0_i_87_n_0;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire \gprbit[0][0]_i_1_n_0 ;
  wire \gprbit[0][1]_i_1_n_0 ;
  wire \gprbit[0][2]_i_1_n_0 ;
  wire \gprbit[0][3]_i_1_n_0 ;
  wire \gprbit[0][4]_i_1_n_0 ;
  wire \gprbit[0][5]_i_1_n_0 ;
  wire \gprbit[0][6]_i_1_n_0 ;
  wire \gprbit[0][7]_i_1_n_0 ;
  wire \gprbit[0][7]_i_2_n_0 ;
  wire [7:0]\gprbit[0]_16 ;
  wire \gprbit[10][0]_i_1_n_0 ;
  wire \gprbit[10][1]_i_1_n_0 ;
  wire \gprbit[10][2]_i_1_n_0 ;
  wire \gprbit[10][3]_i_1_n_0 ;
  wire \gprbit[10][4]_i_1_n_0 ;
  wire \gprbit[10][5]_i_1_n_0 ;
  wire \gprbit[10][6]_i_1_n_0 ;
  wire \gprbit[10][7]_i_1_n_0 ;
  wire \gprbit[10][7]_i_2_n_0 ;
  wire \gprbit[10][7]_i_3_n_0 ;
  wire \gprbit[10][7]_i_4_n_0 ;
  wire \gprbit[11][0]_i_1_n_0 ;
  wire \gprbit[11][1]_i_1_n_0 ;
  wire \gprbit[11][2]_i_1_n_0 ;
  wire \gprbit[11][3]_i_1_n_0 ;
  wire \gprbit[11][4]_i_1_n_0 ;
  wire \gprbit[11][5]_i_1_n_0 ;
  wire \gprbit[11][6]_i_1_n_0 ;
  wire \gprbit[11][7]_i_1_n_0 ;
  wire \gprbit[11][7]_i_2_n_0 ;
  wire \gprbit[11][7]_i_3_n_0 ;
  wire \gprbit[12][0]_i_1_n_0 ;
  wire \gprbit[12][1]_i_1_n_0 ;
  wire \gprbit[12][2]_i_1_n_0 ;
  wire \gprbit[12][3]_i_1_n_0 ;
  wire \gprbit[12][4]_i_1_n_0 ;
  wire \gprbit[12][5]_i_1_n_0 ;
  wire \gprbit[12][6]_i_1_n_0 ;
  wire \gprbit[12][7]_i_1_n_0 ;
  wire \gprbit[12][7]_i_2_n_0 ;
  wire \gprbit[12][7]_i_3_n_0 ;
  wire \gprbit[12][7]_i_4_n_0 ;
  wire \gprbit[12][7]_i_5_n_0 ;
  wire \gprbit[13][0]_i_1_n_0 ;
  wire \gprbit[13][1]_i_1_n_0 ;
  wire \gprbit[13][2]_i_1_n_0 ;
  wire \gprbit[13][3]_i_1_n_0 ;
  wire \gprbit[13][4]_i_1_n_0 ;
  wire \gprbit[13][5]_i_1_n_0 ;
  wire \gprbit[13][6]_i_1_n_0 ;
  wire \gprbit[13][7]_i_1_n_0 ;
  wire \gprbit[13][7]_i_2_n_0 ;
  wire \gprbit[13][7]_i_3_n_0 ;
  wire \gprbit[14][0]_i_1_n_0 ;
  wire \gprbit[14][1]_i_1_n_0 ;
  wire \gprbit[14][2]_i_1_n_0 ;
  wire \gprbit[14][3]_i_1_n_0 ;
  wire \gprbit[14][4]_i_1_n_0 ;
  wire \gprbit[14][5]_i_1_n_0 ;
  wire \gprbit[14][6]_i_1_n_0 ;
  wire \gprbit[14][7]_i_1_n_0 ;
  wire \gprbit[14][7]_i_2_n_0 ;
  wire \gprbit[14][7]_i_3_n_0 ;
  wire \gprbit[14][7]_i_4_n_0 ;
  wire \gprbit[15][0]_i_1_n_0 ;
  wire \gprbit[15][1]_i_1_n_0 ;
  wire \gprbit[15][2]_i_1_n_0 ;
  wire \gprbit[15][3]_i_1_n_0 ;
  wire \gprbit[15][4]_i_1_n_0 ;
  wire \gprbit[15][5]_i_1_n_0 ;
  wire \gprbit[15][6]_i_1_n_0 ;
  wire \gprbit[15][7]_i_1_n_0 ;
  wire \gprbit[15][7]_i_2_n_0 ;
  wire \gprbit[15][7]_i_3_n_0 ;
  wire \gprbit[15][7]_i_4_n_0 ;
  wire \gprbit[15][7]_i_5_n_0 ;
  wire \gprbit[15][7]_i_6_n_0 ;
  wire [7:0]\gprbit[15]_17 ;
  wire \gprbit[1][0]_i_1_n_0 ;
  wire \gprbit[1][1]_i_1_n_0 ;
  wire \gprbit[1][2]_i_1_n_0 ;
  wire \gprbit[1][3]_i_1_n_0 ;
  wire \gprbit[1][4]_i_1_n_0 ;
  wire \gprbit[1][5]_i_1_n_0 ;
  wire \gprbit[1][6]_i_1_n_0 ;
  wire \gprbit[1][7]_i_1_n_0 ;
  wire \gprbit[1][7]_i_2_n_0 ;
  wire \gprbit[1][7]_i_3_n_0 ;
  wire \gprbit[2][0]_i_1_n_0 ;
  wire \gprbit[2][1]_i_1_n_0 ;
  wire \gprbit[2][2]_i_1_n_0 ;
  wire \gprbit[2][3]_i_1_n_0 ;
  wire \gprbit[2][4]_i_1_n_0 ;
  wire \gprbit[2][5]_i_1_n_0 ;
  wire \gprbit[2][6]_i_1_n_0 ;
  wire \gprbit[2][7]_i_1_n_0 ;
  wire \gprbit[2][7]_i_2_n_0 ;
  wire \gprbit[3][0]_i_1_n_0 ;
  wire \gprbit[3][1]_i_1_n_0 ;
  wire \gprbit[3][2]_i_1_n_0 ;
  wire \gprbit[3][3]_i_1_n_0 ;
  wire \gprbit[3][4]_i_1_n_0 ;
  wire \gprbit[3][5]_i_1_n_0 ;
  wire \gprbit[3][6]_i_1_n_0 ;
  wire \gprbit[3][7]_i_1_n_0 ;
  wire \gprbit[3][7]_i_2_n_0 ;
  wire \gprbit[3][7]_i_3_n_0 ;
  wire \gprbit[4][0]_i_1_n_0 ;
  wire \gprbit[4][1]_i_1_n_0 ;
  wire \gprbit[4][2]_i_1_n_0 ;
  wire \gprbit[4][3]_i_1_n_0 ;
  wire \gprbit[4][4]_i_1_n_0 ;
  wire \gprbit[4][5]_i_1_n_0 ;
  wire \gprbit[4][6]_i_1_n_0 ;
  wire \gprbit[4][7]_i_1_n_0 ;
  wire \gprbit[4][7]_i_2_n_0 ;
  wire \gprbit[5][0]_i_1_n_0 ;
  wire \gprbit[5][1]_i_1_n_0 ;
  wire \gprbit[5][2]_i_1_n_0 ;
  wire \gprbit[5][3]_i_1_n_0 ;
  wire \gprbit[5][4]_i_1_n_0 ;
  wire \gprbit[5][5]_i_1_n_0 ;
  wire \gprbit[5][6]_i_1_n_0 ;
  wire \gprbit[5][7]_i_1_n_0 ;
  wire \gprbit[5][7]_i_2_n_0 ;
  wire \gprbit[5][7]_i_3_n_0 ;
  wire \gprbit[5][7]_i_4_n_0 ;
  wire \gprbit[6][0]_i_1_n_0 ;
  wire \gprbit[6][1]_i_1_n_0 ;
  wire \gprbit[6][2]_i_1_n_0 ;
  wire \gprbit[6][3]_i_1_n_0 ;
  wire \gprbit[6][4]_i_1_n_0 ;
  wire \gprbit[6][5]_i_1_n_0 ;
  wire \gprbit[6][6]_i_1_n_0 ;
  wire \gprbit[6][7]_i_1_n_0 ;
  wire \gprbit[6][7]_i_2_n_0 ;
  wire \gprbit[7][0]_i_1_n_0 ;
  wire \gprbit[7][1]_i_1_n_0 ;
  wire \gprbit[7][2]_i_1_n_0 ;
  wire \gprbit[7][3]_i_1_n_0 ;
  wire \gprbit[7][4]_i_1_n_0 ;
  wire \gprbit[7][5]_i_1_n_0 ;
  wire \gprbit[7][6]_i_1_n_0 ;
  wire \gprbit[7][7]_i_1_n_0 ;
  wire \gprbit[7][7]_i_2_n_0 ;
  wire \gprbit[7][7]_i_3_n_0 ;
  wire \gprbit[8][0]_i_1_n_0 ;
  wire \gprbit[8][1]_i_1_n_0 ;
  wire \gprbit[8][2]_i_1_n_0 ;
  wire \gprbit[8][3]_i_1_n_0 ;
  wire \gprbit[8][4]_i_1_n_0 ;
  wire \gprbit[8][5]_i_1_n_0 ;
  wire \gprbit[8][6]_i_1_n_0 ;
  wire \gprbit[8][7]_i_1_n_0 ;
  wire \gprbit[8][7]_i_2_n_0 ;
  wire \gprbit[8][7]_i_3_n_0 ;
  wire \gprbit[9][0]_i_1_n_0 ;
  wire \gprbit[9][1]_i_1_n_0 ;
  wire \gprbit[9][2]_i_1_n_0 ;
  wire \gprbit[9][3]_i_1_n_0 ;
  wire \gprbit[9][4]_i_1_n_0 ;
  wire \gprbit[9][5]_i_1_n_0 ;
  wire \gprbit[9][6]_i_1_n_0 ;
  wire \gprbit[9][7]_i_1_n_0 ;
  wire \gprbit[9][7]_i_2_n_0 ;
  wire \gprbit[9][7]_i_3_n_0 ;
  wire [7:0]\gprbit_reg[0]_15 ;
  wire [7:0]\gprbit_reg[10]_5 ;
  wire [7:0]\gprbit_reg[11]_4 ;
  wire [7:0]\gprbit_reg[12]_3 ;
  wire [7:0]\gprbit_reg[13]_2 ;
  wire [7:0]\gprbit_reg[14]_1 ;
  wire [7:0]\gprbit_reg[15]_0 ;
  wire [7:0]\gprbit_reg[1]_14 ;
  wire [7:0]\gprbit_reg[2]_13 ;
  wire [7:0]\gprbit_reg[3]_12 ;
  wire [7:0]\gprbit_reg[4]_11 ;
  wire [7:0]\gprbit_reg[5]_10 ;
  wire [7:0]\gprbit_reg[6]_9 ;
  wire [7:0]\gprbit_reg[7]_8 ;
  wire [7:0]\gprbit_reg[8]_7 ;
  wire [7:0]\gprbit_reg[9]_6 ;
  wire \i_/b[7]_i_15 ;
  wire \i_/pc[15]_i_35 ;
  wire \i_/pc[15]_i_35_0 ;
  wire \i_/pc[15]_i_60_n_0_alias ;
  wire \i_/psw[6]_i_26 ;
  wire \i_/s_help[7]_i_32 ;
  wire \i_/s_help[7]_i_32_0 ;
  wire \i_/s_help[7]_i_32_1 ;
  wire \i_/s_help[7]_i_75 ;
  wire \i_/s_help[7]_i_75_0 ;
  wire \i_/s_help[7]_i_75_1 ;
  wire \i_/s_preadr[7]_i_102 ;
  wire \i_/s_preadr[7]_i_102_0 ;
  wire \i_/s_preadr[7]_i_102_1 ;
  wire \i_/s_preadr[7]_i_49 ;
  wire \i_/s_preadr[7]_i_49_0 ;
  wire \i_/s_preadr[7]_i_49_1 ;
  wire \i_/s_preadr[7]_i_68 ;
  wire [3:0]i__carry_i_10__0_0;
  wire i__carry_i_10__0_n_0;
  wire i__carry_i_10__1_n_0;
  wire [2:0]i__carry_i_10__2_0;
  wire i__carry_i_10__2_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11__0_n_0;
  wire i__carry_i_11__1_n_0;
  wire i__carry_i_11__2_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12__0_n_0;
  wire i__carry_i_12__1_n_0;
  wire i__carry_i_12__2_n_0;
  wire i__carry_i_12__3_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_13__0_n_0;
  wire i__carry_i_13__1_n_0;
  wire i__carry_i_13__2_n_0;
  wire i__carry_i_13__3_n_0;
  wire i__carry_i_13_n_0;
  wire [0:0]i__carry_i_14__0_0;
  wire i__carry_i_14__0_n_0;
  wire i__carry_i_14__1_n_0;
  wire i__carry_i_14__2_n_0;
  wire i__carry_i_14_n_0;
  wire i__carry_i_15__0_n_0;
  wire [3:0]i__carry_i_15__1_0;
  wire i__carry_i_15_n_0;
  wire i__carry_i_16__0_n_0;
  wire [3:0]i__carry_i_16__1_0;
  wire [3:0]i__carry_i_16__1_1;
  wire i__carry_i_16_n_0;
  wire i__carry_i_17__0_n_0;
  wire i__carry_i_17__1_n_0;
  wire i__carry_i_17_n_0;
  wire i__carry_i_18__0_n_0;
  wire i__carry_i_18__1_n_0;
  wire i__carry_i_18_n_0;
  wire i__carry_i_19__0_n_0;
  wire i__carry_i_19_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire i__carry_i_23_n_0;
  wire i__carry_i_25_n_0;
  wire i__carry_i_26_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8__2_n_0;
  wire [2:0]i__carry_i_8__3_0;
  wire i__carry_i_9__0_n_0;
  wire i__carry_i_9__1_n_0;
  wire i__carry_i_9__3_n_0;
  wire i__carry_i_9_n_0;
  wire [7:4]\i_mc8051_alu/A ;
  wire [5:0]\i_mc8051_alu/B ;
  wire \i_mc8051_alu/L ;
  wire \i_mc8051_alu/L0 ;
  wire \i_mc8051_alu/R0 ;
  wire [7:1]\i_mc8051_alu/dvsor_i ;
  wire [7:7]\i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/L ;
  wire \i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/v_cy13_out ;
  wire \i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/v_tmpda1__0 ;
  wire [7:0]\i_mc8051_alu/i_alucore/result_o__0 ;
  wire \i_mc8051_alu/i_alumux/__3 ;
  wire [4:0]\i_mc8051_alu/p_1_in ;
  wire \i_mc8051_alu/p_2_in0 ;
  wire \i_mc8051_alu/p_3_in ;
  wire [3:0]\i_mc8051_alu/s_alu_cmd ;
  wire [1:0]\i_mc8051_alu/s_alu_new_cy ;
  wire [7:0]\i_mc8051_alu/s_alu_op_a ;
  wire [7:0]\i_mc8051_alu/s_alu_op_b ;
  wire [4:0]ie;
  wire \ie[0]_i_1_n_0 ;
  wire \ie[1]_i_1_n_0 ;
  wire \ie[2]_i_1_n_0 ;
  wire \ie[3]_i_1_n_0 ;
  wire \ie[4]_i_1_n_0 ;
  wire \ie[5]_i_1_n_0 ;
  wire \ie[6]_i_1_n_0 ;
  wire \ie[7]_i_1_n_0 ;
  wire \ie[7]_i_2_n_0 ;
  wire \ie_reg[3]_0 ;
  wire \ie_reg_n_0_[5] ;
  wire \ie_reg_n_0_[6] ;
  wire \ie_reg_n_0_[7] ;
  wire [0:0]int0_i;
  wire [0:0]int1_i;
  wire intblock_o;
  wire [4:0]ip;
  wire \ip[0]_i_1_n_0 ;
  wire \ip[1]_i_1_n_0 ;
  wire \ip[2]_i_1_n_0 ;
  wire \ip[3]_i_1_n_0 ;
  wire \ip[4]_i_1_n_0 ;
  wire \ip[5]_i_1_n_0 ;
  wire \ip[6]_i_1_n_0 ;
  wire \ip[7]_i_1_n_0 ;
  wire \ip[7]_i_2_n_0 ;
  wire \ip[7]_i_3_n_0 ;
  wire \ip_reg[1]_0 ;
  wire \ip_reg[1]_1 ;
  wire \ip_reg[2]_0 ;
  wire \ip_reg[2]_1 ;
  wire \ip_reg_n_0_[5] ;
  wire \ip_reg_n_0_[6] ;
  wire \ip_reg_n_0_[7] ;
  wire mem0_reg_bram_0;
  wire mem0_reg_bram_0_0;
  wire mem0_reg_bram_0_i_14_n_0;
  wire mem0_reg_bram_0_i_15_n_0;
  wire mem0_reg_bram_0_i_16_n_0;
  wire mem0_reg_bram_0_i_17_n_0;
  wire mem0_reg_bram_0_i_18_n_0;
  wire mem0_reg_bram_0_i_19_n_0;
  wire mem0_reg_bram_0_i_20_n_0;
  wire mem0_reg_bram_0_i_21_n_0;
  wire mem0_reg_bram_0_i_26_n_0;
  wire mem0_reg_bram_0_i_27_n_0;
  wire mem0_reg_bram_0_i_28_n_0;
  wire mem0_reg_bram_0_i_29_n_0;
  wire mem0_reg_bram_0_i_30_n_0;
  wire mem0_reg_bram_0_i_31_n_0;
  wire mem0_reg_bram_0_i_32_n_0;
  wire mem0_reg_bram_0_i_33_n_0;
  wire mem0_reg_bram_0_i_34_n_0;
  wire mem0_reg_bram_0_i_35_n_0;
  wire mem0_reg_bram_0_i_36_n_0;
  wire mem0_reg_bram_0_i_37_n_0;
  wire multOp__0_carry_i_16_n_0;
  wire multOp__0_carry_i_18_n_0;
  wire multOp__0_carry_i_25_n_0;
  wire multOp__0_carry_i_27_n_0;
  wire multOp__0_carry_i_30_n_0;
  wire multOp__0_carry_i_32_n_0;
  wire multOp__30_carry_i_16_n_0;
  wire multOp__30_carry_i_20_n_0;
  wire multOp__30_carry_i_21_n_0;
  wire multOp__30_carry_i_22_n_0;
  wire multOp__30_carry_i_23_n_0;
  wire multOp__60_carry;
  wire [1:0]multOp__60_carry__0;
  wire multOp__60_carry__0_0;
  wire [1:0]multOp__60_carry__0_1;
  wire [0:0]multOp__60_carry__0_2;
  wire multOp__60_carry__0_i_10_n_0;
  wire multOp__60_carry__0_i_11_n_0;
  wire multOp__60_carry__0_i_13_n_0;
  wire [4:0]multOp__60_carry__0_i_14_0;
  wire multOp__60_carry__0_i_14_n_0;
  wire multOp__60_carry__0_i_15_n_0;
  wire multOp__60_carry__0_i_16_n_0;
  wire multOp__60_carry_i_18_n_0;
  wire multOp__60_carry_i_22_n_0;
  wire [4:0]multOp__60_carry_i_6;
  wire [0:0]multOp__60_carry_i_6_0;
  wire outreg_reg;
  wire outreg_reg_0;
  wire outreg_reg_1;
  wire outreg_reg_10;
  wire outreg_reg_11;
  wire [2:0]outreg_reg_2;
  wire outreg_reg_3;
  wire outreg_reg_4;
  wire outreg_reg_5;
  wire outreg_reg_6;
  wire outreg_reg_7;
  wire outreg_reg_8;
  wire outreg_reg_9;
  wire \p0[0]_i_1_n_0 ;
  wire \p0[0]_i_3_n_0 ;
  wire \p0[1]_i_1_n_0 ;
  wire \p0[1]_i_3_n_0 ;
  wire \p0[2]_i_1_n_0 ;
  wire \p0[2]_i_3_n_0 ;
  wire \p0[3]_i_1_n_0 ;
  wire \p0[3]_i_3_n_0 ;
  wire \p0[4]_i_1_n_0 ;
  wire \p0[4]_i_3_n_0 ;
  wire \p0[5]_i_1_n_0 ;
  wire \p0[5]_i_3_n_0 ;
  wire \p0[6]_i_1_n_0 ;
  wire \p0[6]_i_3_n_0 ;
  wire \p0[7]_i_100_n_0 ;
  wire \p0[7]_i_101_n_0 ;
  wire \p0[7]_i_102_n_0 ;
  wire \p0[7]_i_103_n_0 ;
  wire \p0[7]_i_104_n_0 ;
  wire \p0[7]_i_105_n_0 ;
  wire \p0[7]_i_106_n_0 ;
  wire \p0[7]_i_107_n_0 ;
  wire \p0[7]_i_108_n_0 ;
  wire \p0[7]_i_109_n_0 ;
  wire \p0[7]_i_10_n_0 ;
  wire \p0[7]_i_110_n_0 ;
  wire \p0[7]_i_11_n_0 ;
  wire \p0[7]_i_12_n_0 ;
  wire \p0[7]_i_13_n_0 ;
  wire \p0[7]_i_14_n_0 ;
  wire \p0[7]_i_15_n_0 ;
  wire \p0[7]_i_16_n_0 ;
  wire \p0[7]_i_17_n_0 ;
  wire \p0[7]_i_18_n_0 ;
  wire \p0[7]_i_19_n_0 ;
  wire \p0[7]_i_1_n_0 ;
  wire \p0[7]_i_21_n_0 ;
  wire \p0[7]_i_25_n_0 ;
  wire \p0[7]_i_26_n_0 ;
  wire \p0[7]_i_2_n_0 ;
  wire \p0[7]_i_30_n_0 ;
  wire \p0[7]_i_31_n_0 ;
  wire \p0[7]_i_32_n_0 ;
  wire \p0[7]_i_39_n_0 ;
  wire \p0[7]_i_3_n_0 ;
  wire \p0[7]_i_40_n_0 ;
  wire \p0[7]_i_41_n_0 ;
  wire \p0[7]_i_42_n_0 ;
  wire \p0[7]_i_43_n_0 ;
  wire \p0[7]_i_44_n_0 ;
  wire \p0[7]_i_45_n_0 ;
  wire \p0[7]_i_46_n_0 ;
  wire \p0[7]_i_47_n_0 ;
  wire \p0[7]_i_49_n_0 ;
  wire \p0[7]_i_50_n_0 ;
  wire \p0[7]_i_51_n_0 ;
  wire \p0[7]_i_52_n_0 ;
  wire \p0[7]_i_53_n_0 ;
  wire \p0[7]_i_54_n_0 ;
  wire \p0[7]_i_55_n_0 ;
  wire \p0[7]_i_56_n_0 ;
  wire \p0[7]_i_57_n_0 ;
  wire \p0[7]_i_58_n_0 ;
  wire \p0[7]_i_59_n_0 ;
  wire \p0[7]_i_5_n_0 ;
  wire \p0[7]_i_60_n_0 ;
  wire \p0[7]_i_61_n_0 ;
  wire \p0[7]_i_62_n_0 ;
  wire \p0[7]_i_63_n_0 ;
  wire \p0[7]_i_64_n_0 ;
  wire \p0[7]_i_65_n_0 ;
  wire \p0[7]_i_66_n_0 ;
  wire \p0[7]_i_67_n_0 ;
  wire \p0[7]_i_68_n_0 ;
  wire \p0[7]_i_69_n_0 ;
  wire \p0[7]_i_6_n_0 ;
  wire \p0[7]_i_70_n_0 ;
  wire \p0[7]_i_71_n_0 ;
  wire \p0[7]_i_72_n_0 ;
  wire \p0[7]_i_73_n_0 ;
  wire \p0[7]_i_74_n_0 ;
  wire \p0[7]_i_75_n_0 ;
  wire \p0[7]_i_77_n_0 ;
  wire \p0[7]_i_78_n_0 ;
  wire \p0[7]_i_79_n_0 ;
  wire \p0[7]_i_7_n_0 ;
  wire \p0[7]_i_80_n_0 ;
  wire \p0[7]_i_81_n_0 ;
  wire \p0[7]_i_82_n_0 ;
  wire \p0[7]_i_83_n_0 ;
  wire \p0[7]_i_84_n_0 ;
  wire \p0[7]_i_85_n_0 ;
  wire \p0[7]_i_86_n_0 ;
  wire \p0[7]_i_87_n_0 ;
  wire \p0[7]_i_88_n_0 ;
  wire \p0[7]_i_89_n_0 ;
  wire \p0[7]_i_8_n_0 ;
  wire \p0[7]_i_90_n_0 ;
  wire \p0[7]_i_91_n_0 ;
  wire \p0[7]_i_92_n_0 ;
  wire \p0[7]_i_93_n_0 ;
  wire \p0[7]_i_94_n_0 ;
  wire \p0[7]_i_95_n_0 ;
  wire \p0[7]_i_96_n_0 ;
  wire \p0[7]_i_97_n_0 ;
  wire \p0[7]_i_98_n_0 ;
  wire \p0[7]_i_99_n_0 ;
  wire \p0[7]_i_9_n_0 ;
  wire [7:0]p0_i;
  wire [7:0]p0_o;
  wire \p1[0]_i_1_n_0 ;
  wire \p1[0]_i_2_n_0 ;
  wire \p1[1]_i_1_n_0 ;
  wire \p1[1]_i_2_n_0 ;
  wire \p1[2]_i_1_n_0 ;
  wire \p1[2]_i_2_n_0 ;
  wire \p1[3]_i_1_n_0 ;
  wire \p1[3]_i_2_n_0 ;
  wire \p1[4]_i_1_n_0 ;
  wire \p1[4]_i_2_n_0 ;
  wire \p1[5]_i_1_n_0 ;
  wire \p1[5]_i_2_n_0 ;
  wire \p1[6]_i_1_n_0 ;
  wire \p1[6]_i_2_n_0 ;
  wire \p1[7]_i_1_n_0 ;
  wire \p1[7]_i_2_n_0 ;
  wire \p1[7]_i_3_n_0 ;
  wire \p1[7]_i_4_n_0 ;
  wire [7:0]p1_i;
  wire [7:0]p1_o;
  wire \p2[0]_i_1_n_0 ;
  wire \p2[1]_i_1_n_0 ;
  wire \p2[2]_i_1_n_0 ;
  wire \p2[3]_i_1_n_0 ;
  wire \p2[4]_i_1_n_0 ;
  wire \p2[5]_i_1_n_0 ;
  wire \p2[6]_i_1_n_0 ;
  wire \p2[7]_i_1_n_0 ;
  wire \p2[7]_i_2_n_0 ;
  wire \p2[7]_i_3_n_0 ;
  wire \p2[7]_i_4_n_0 ;
  wire [7:0]p2_i;
  wire [7:0]p2_o;
  wire \p3[0]_i_1_n_0 ;
  wire \p3[1]_i_1_n_0 ;
  wire \p3[2]_i_1_n_0 ;
  wire \p3[3]_i_1_n_0 ;
  wire \p3[4]_i_1_n_0 ;
  wire \p3[5]_i_1_n_0 ;
  wire \p3[6]_i_1_n_0 ;
  wire \p3[7]_i_1_n_0 ;
  wire \p3[7]_i_2_n_0 ;
  wire \p3[7]_i_3_n_0 ;
  wire \p3[7]_i_4_n_0 ;
  wire [7:0]p3_i;
  wire [7:0]p3_o;
  wire p_0_in;
  wire [1:0]p_0_in15_in;
  wire [7:0]p_0_out;
  wire [7:1]p_1_in;
  wire \p_1_in[1]_repN ;
  wire \p_1_in[2]_repN ;
  wire \p_1_in[2]_repN_1 ;
  wire \p_1_in[3]_repN ;
  wire \p_1_in[3]_repN_1 ;
  wire \p_1_in[4]_repN ;
  wire \p_1_in[4]_repN_1 ;
  wire \p_1_in[5]_repN ;
  wire \p_1_in[5]_repN_1 ;
  wire \p_1_in[6]_repN ;
  wire \p_1_in[7]_repN ;
  wire [11:11]p_2_in;
  wire [7:3]p_2_out;
  wire p_9_in;
  wire \pc[0]_i_2_n_0 ;
  wire \pc[0]_i_3_n_0 ;
  wire \pc[10]_i_2_n_0 ;
  wire \pc[10]_i_3_n_0 ;
  wire \pc[11]_i_2_n_0 ;
  wire \pc[11]_i_3_n_0 ;
  wire \pc[11]_i_4_n_0 ;
  wire \pc[11]_i_5_n_0 ;
  wire \pc[12]_i_2_n_0 ;
  wire \pc[12]_i_3_n_0 ;
  wire \pc[13]_i_2_n_0 ;
  wire \pc[13]_i_3_n_0 ;
  wire \pc[14]_i_2_n_0 ;
  wire \pc[14]_i_3_n_0 ;
  wire \pc[15]_i_2_n_0 ;
  wire \pc[15]_i_3_n_0 ;
  wire \pc[15]_i_4_n_0 ;
  wire \pc[15]_i_5_n_0 ;
  wire \pc[15]_i_91_n_0 ;
  wire \pc[1]_i_2_n_0 ;
  wire \pc[1]_i_3_n_0 ;
  wire \pc[2]_i_2_n_0 ;
  wire \pc[2]_i_3_n_0 ;
  wire \pc[3]_i_2_n_0 ;
  wire \pc[3]_i_3_n_0 ;
  wire \pc[4]_i_2_n_0 ;
  wire \pc[4]_i_3_n_0 ;
  wire \pc[5]_i_2_n_0 ;
  wire \pc[5]_i_3_n_0 ;
  wire \pc[6]_i_2_n_0 ;
  wire \pc[6]_i_3_n_0 ;
  wire \pc[7]_i_10_n_0 ;
  wire \pc[7]_i_10_n_0_repN ;
  wire \pc[7]_i_10_n_0_repN_1 ;
  wire \pc[7]_i_11_n_0 ;
  wire \pc[7]_i_11_n_0_repN ;
  wire \pc[7]_i_11_n_0_repN_1 ;
  wire \pc[7]_i_12_n_0 ;
  wire \pc[7]_i_13_n_0 ;
  wire \pc[7]_i_13_n_0_repN ;
  wire \pc[7]_i_13_n_0_repN_1 ;
  wire \pc[7]_i_14_n_0 ;
  wire \pc[7]_i_15_n_0 ;
  wire \pc[7]_i_16_n_0 ;
  wire \pc[7]_i_17_n_0 ;
  wire \pc[7]_i_18_n_0 ;
  wire \pc[7]_i_19_n_0 ;
  wire \pc[7]_i_20_n_0 ;
  wire \pc[7]_i_21_n_0 ;
  wire \pc[7]_i_28_n_0 ;
  wire \pc[7]_i_29_n_0 ;
  wire \pc[7]_i_2_n_0 ;
  wire \pc[7]_i_30_n_0 ;
  wire \pc[7]_i_31_n_0 ;
  wire \pc[7]_i_32_n_0 ;
  wire \pc[7]_i_33_n_0 ;
  wire \pc[7]_i_34_n_0 ;
  wire \pc[7]_i_35_n_0 ;
  wire \pc[7]_i_3_n_0 ;
  wire \pc[7]_i_6_n_0 ;
  wire \pc[7]_i_7_n_0 ;
  wire \pc[7]_i_7_n_0_repN ;
  wire \pc[7]_i_7_n_0_repN_1 ;
  wire \pc[7]_i_8_n_0 ;
  wire \pc[7]_i_8_n_0_repN ;
  wire \pc[7]_i_8_n_0_repN_1 ;
  wire \pc[7]_i_9_n_0 ;
  wire \pc[7]_i_9_n_0_repN ;
  wire \pc[7]_i_9_n_0_repN_1 ;
  wire \pc[8]_i_2_n_0 ;
  wire \pc[8]_i_3_n_0 ;
  wire \pc[9]_i_2_n_0 ;
  wire \pc[9]_i_3_n_0 ;
  wire \pc_reg[14]_0 ;
  wire \pc_reg[7]_i_4_n_0 ;
  wire \pc_reg[7]_i_4_n_10 ;
  wire \pc_reg[7]_i_4_n_11 ;
  wire \pc_reg[7]_i_4_n_12 ;
  wire \pc_reg[7]_i_4_n_13 ;
  wire \pc_reg[7]_i_4_n_14 ;
  wire \pc_reg[7]_i_4_n_15 ;
  wire \pc_reg[7]_i_4_n_8 ;
  wire \pc_reg[7]_i_4_n_9 ;
  wire \pc_reg_n_0_[0] ;
  wire \pc_reg_n_0_[1] ;
  wire \pc_reg_n_0_[2] ;
  wire \pc_reg_n_0_[3] ;
  wire \pc_reg_n_0_[4] ;
  wire \pc_reg_n_0_[5] ;
  wire \pc_reg_n_0_[6] ;
  wire \pc_reg_n_0_[7] ;
  wire \pcon[3]_i_1_n_0 ;
  wire \pcon[3]_i_2_n_0 ;
  wire \pcon_reg_n_0_[0] ;
  wire \pcon_reg_n_0_[1] ;
  wire \pcon_reg_n_0_[2] ;
  wire \pcon_reg_n_0_[3] ;
  wire psw1;
  wire psw6;
  wire \psw[0]_i_2_n_0 ;
  wire \psw[1]_i_1_n_0 ;
  wire \psw[2]_i_10_n_0 ;
  wire \psw[2]_i_11_n_0 ;
  wire \psw[2]_i_12_n_0 ;
  wire \psw[2]_i_13_n_0 ;
  wire \psw[2]_i_1_n_0 ;
  wire \psw[2]_i_2_n_0 ;
  wire \psw[2]_i_3_n_0 ;
  wire \psw[2]_i_4_n_0 ;
  wire \psw[2]_i_5_n_0 ;
  wire \psw[2]_i_6_0 ;
  wire \psw[2]_i_7_n_0 ;
  wire \psw[2]_i_8_n_0 ;
  wire \psw[2]_i_9_n_0 ;
  wire \psw[3]_i_1_n_0 ;
  wire \psw[4]_i_1_n_0 ;
  wire \psw[5]_i_1_n_0 ;
  wire \psw[5]_i_2_n_0 ;
  wire \psw[5]_i_3_n_0 ;
  wire \psw[5]_i_4_n_0 ;
  wire \psw[6]_i_15_n_0 ;
  wire \psw[6]_i_16_n_0 ;
  wire \psw[6]_i_17_n_0 ;
  wire \psw[6]_i_18_n_0 ;
  wire \psw[6]_i_1_n_0 ;
  wire \psw[6]_i_20_n_0 ;
  wire \psw[6]_i_35_n_0 ;
  wire \psw[6]_i_36_n_0 ;
  wire \psw[6]_i_37_n_0 ;
  wire \psw[6]_i_43_0 ;
  wire \psw[6]_i_43_1 ;
  wire \psw[6]_i_43_2 ;
  wire \psw[6]_i_4_n_0 ;
  wire \psw[6]_i_58_n_0 ;
  wire \psw[6]_i_5_n_0 ;
  wire \psw[6]_i_6_n_0 ;
  wire \psw[6]_i_7_n_0 ;
  wire \psw[6]_i_9_n_0 ;
  wire \psw[7]_i_11_n_0 ;
  wire \psw[7]_i_12_n_0 ;
  wire \psw[7]_i_13_n_0 ;
  wire \psw[7]_i_1_n_0 ;
  wire \psw[7]_i_2_n_0 ;
  wire \psw[7]_i_3_n_0 ;
  wire \psw[7]_i_4_n_0 ;
  wire \psw[7]_i_5_n_0 ;
  wire \psw[7]_i_6_n_0 ;
  wire \psw[7]_i_7_n_0 ;
  wire \psw[7]_i_8_n_0 ;
  wire \psw[7]_i_9_n_0 ;
  wire [0:0]\psw_reg[7]_0 ;
  wire [0:0]\psw_reg[7]_1 ;
  wire \psw_reg_n_0_[0] ;
  wire \psw_reg_n_0_[1] ;
  wire \psw_reg_n_0_[3] ;
  wire \psw_reg_n_0_[4] ;
  wire \psw_reg_n_0_[5] ;
  wire ram_wr_o1;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire [3:0]s_adr_mux;
  wire [0:0]s_adrx_mux;
  wire [0:0]s_all_reload;
  wire [2:0]s_all_scon_out;
  wire [7:7]s_all_tmod;
  wire [5:0]s_alu_cmd;
  wire [7:0]s_alu_data0;
  wire \s_alu_data0[0]_repN ;
  wire s_bdata;
  wire [3:0]s_bdata_mux;
  wire s_bit_data;
  wire [7:0]s_command;
  wire \s_counth0_reg[5] ;
  wire \s_counth0_reg[6] ;
  wire [0:0]\s_counth1[7]_i_4 ;
  wire \s_counth1[7]_i_8_n_0 ;
  wire \s_counth1[7]_i_9_n_0 ;
  wire \s_counth1_reg[0] ;
  wire \s_counth1_reg[1] ;
  wire \s_counth1_reg[2] ;
  wire \s_counth1_reg[2]_0 ;
  wire \s_counth1_reg[2]_1 ;
  wire \s_counth1_reg[3] ;
  wire \s_counth1_reg[3]_0 ;
  wire \s_counth1_reg[4] ;
  wire \s_counth1_reg[4]_0 ;
  wire \s_counth1_reg[5] ;
  wire \s_counth1_reg[6] ;
  wire \s_counth1_reg[7] ;
  wire \s_counth1_reg[7]_0 ;
  wire \s_counth1_reg[7]_1 ;
  wire \s_counth1_reg[7]_2 ;
  wire \s_countl0[1]_i_3_n_0 ;
  wire \s_countl0[4]_i_2_n_0 ;
  wire \s_countl0_reg[0] ;
  wire \s_countl0_reg[1] ;
  wire \s_countl0_reg[2] ;
  wire \s_countl0_reg[2]_0 ;
  wire \s_countl0_reg[3] ;
  wire \s_countl0_reg[3]_0 ;
  wire \s_countl0_reg[4] ;
  wire \s_countl0_reg[5] ;
  wire \s_countl0_reg[5]_0 ;
  wire \s_countl0_reg[7] ;
  wire \s_countl1[1]_i_3_n_0 ;
  wire \s_countl1_reg[0] ;
  wire \s_countl1_reg[1] ;
  wire \s_countl1_reg[2] ;
  wire \s_countl1_reg[2]_0 ;
  wire \s_countl1_reg[3] ;
  wire \s_countl1_reg[3]_0 ;
  wire \s_countl1_reg[5] ;
  wire \s_countl1_reg[6] ;
  wire \s_countl1_reg[6]_0 ;
  wire \s_countl1_reg[7] ;
  wire [0:0]s_cy;
  wire [0:0]s_cyb;
  wire [3:0]s_data_mux;
  wire s_det_ff0;
  wire s_det_ff0_i_4_n_0;
  wire s_det_ff0_reg;
  wire [1:0]s_det_ff0_reg_0;
  wire s_det_ff1;
  wire s_ext0isr_d;
  wire s_ext0isr_d_reg_0;
  wire s_ext0isrh_d;
  wire s_ext0isrh_d_reg_0;
  wire s_ext1isr_d;
  wire s_ext1isr_d_reg_0;
  wire s_ext1isrh_d;
  wire s_ext1isrh_d_reg_0;
  wire [7:0]s_help;
  wire \s_help16[0]_i_1_n_0 ;
  wire \s_help16[10]_i_1_n_0 ;
  wire \s_help16[10]_i_2_n_0 ;
  wire \s_help16[10]_i_4_n_0 ;
  wire \s_help16[11]_i_1_n_0 ;
  wire \s_help16[11]_i_2_n_0 ;
  wire \s_help16[11]_i_3_n_0 ;
  wire \s_help16[11]_i_4_n_0 ;
  wire \s_help16[12]_i_1_n_0 ;
  wire \s_help16[12]_i_2_n_0 ;
  wire \s_help16[12]_i_4_n_0 ;
  wire \s_help16[13]_i_1_n_0 ;
  wire \s_help16[13]_i_2_n_0 ;
  wire \s_help16[13]_i_4_n_0 ;
  wire \s_help16[14]_i_1_n_0 ;
  wire \s_help16[14]_i_2_n_0 ;
  wire \s_help16[14]_i_4_n_0 ;
  wire \s_help16[15]_i_1_n_0 ;
  wire \s_help16[15]_i_2_n_0 ;
  wire \s_help16[15]_i_5_n_0 ;
  wire \s_help16[15]_i_7_n_0 ;
  wire \s_help16[1]_i_1_n_0 ;
  wire \s_help16[2]_i_1_n_0 ;
  wire \s_help16[3]_i_1_n_0 ;
  wire \s_help16[4]_i_1_n_0 ;
  wire \s_help16[4]_i_2_n_0 ;
  wire \s_help16[4]_i_4_n_0 ;
  wire \s_help16[5]_i_1_n_0 ;
  wire \s_help16[5]_i_2_n_0 ;
  wire \s_help16[5]_i_4_n_0 ;
  wire \s_help16[6]_i_1_n_0 ;
  wire \s_help16[6]_i_2_n_0 ;
  wire \s_help16[6]_i_3_n_0 ;
  wire \s_help16[6]_i_4_n_0 ;
  wire \s_help16[7]_i_1_n_0 ;
  wire \s_help16[7]_i_2_n_0 ;
  wire \s_help16[7]_i_4_n_0 ;
  wire \s_help16[8]_i_1_n_0 ;
  wire \s_help16[8]_i_2_n_0 ;
  wire \s_help16[8]_i_4_n_0 ;
  wire \s_help16[9]_i_1_n_0 ;
  wire \s_help16[9]_i_2_n_0 ;
  wire \s_help16[9]_i_4_n_0 ;
  wire [1:0]s_help16_en;
  wire \s_help16_reg[14]_0 ;
  wire [14:0]\s_help16_reg[15]_0 ;
  wire \s_help16_reg_n_0_[0] ;
  wire \s_help16_reg_n_0_[1] ;
  wire \s_help16_reg_n_0_[2] ;
  wire \s_help16_reg_n_0_[3] ;
  wire \s_help16_reg_n_0_[4] ;
  wire \s_help16_reg_n_0_[5] ;
  wire \s_help16_reg_n_0_[6] ;
  wire \s_help16_reg_n_0_[7] ;
  wire \s_help[0]_i_2_n_0 ;
  wire \s_help[1]_i_2_n_0 ;
  wire \s_help[2]_i_2_n_0 ;
  wire \s_help[2]_i_3_n_0 ;
  wire \s_help[3]_i_2_n_0 ;
  wire \s_help[3]_i_3_n_0 ;
  wire \s_help[4]_i_10_n_0 ;
  wire \s_help[4]_i_11_n_0 ;
  wire \s_help[4]_i_12_n_0 ;
  wire \s_help[4]_i_15_n_0 ;
  wire \s_help[4]_i_16_n_0 ;
  wire \s_help[4]_i_17_n_0 ;
  wire \s_help[4]_i_19_n_0 ;
  wire \s_help[4]_i_20_n_0 ;
  wire \s_help[4]_i_21_n_0 ;
  wire \s_help[4]_i_22_n_0 ;
  wire \s_help[4]_i_2_n_0 ;
  wire \s_help[4]_i_4_n_0 ;
  wire \s_help[4]_i_5_n_0 ;
  wire \s_help[4]_i_6_n_0 ;
  wire \s_help[4]_i_7_n_0 ;
  wire \s_help[4]_i_8_n_0 ;
  wire \s_help[4]_i_9_n_0 ;
  wire \s_help[5]_i_10_n_0 ;
  wire \s_help[5]_i_11_n_0 ;
  wire \s_help[5]_i_12_n_0 ;
  wire \s_help[5]_i_13_n_0 ;
  wire \s_help[5]_i_14_n_0 ;
  wire \s_help[5]_i_17_n_0 ;
  wire \s_help[5]_i_18_n_0 ;
  wire \s_help[5]_i_19_n_0 ;
  wire \s_help[5]_i_21_n_0 ;
  wire \s_help[5]_i_22_n_0 ;
  wire \s_help[5]_i_23_n_0 ;
  wire \s_help[5]_i_24_n_0 ;
  wire \s_help[5]_i_2_n_0 ;
  wire \s_help[5]_i_3_n_0 ;
  wire \s_help[5]_i_4_n_0 ;
  wire \s_help[5]_i_6_n_0 ;
  wire \s_help[5]_i_7_n_0 ;
  wire \s_help[5]_i_8_n_0 ;
  wire \s_help[5]_i_9_n_0 ;
  wire \s_help[6]_i_10_n_0 ;
  wire \s_help[6]_i_11_n_0 ;
  wire \s_help[6]_i_12_n_0 ;
  wire \s_help[6]_i_15_n_0 ;
  wire \s_help[6]_i_16_n_0 ;
  wire \s_help[6]_i_17_n_0 ;
  wire \s_help[6]_i_19_n_0 ;
  wire \s_help[6]_i_20_n_0 ;
  wire \s_help[6]_i_21_n_0 ;
  wire \s_help[6]_i_22_n_0 ;
  wire \s_help[6]_i_2_n_0 ;
  wire \s_help[6]_i_4_n_0 ;
  wire \s_help[6]_i_5_n_0 ;
  wire \s_help[6]_i_6_n_0 ;
  wire \s_help[6]_i_7_n_0 ;
  wire \s_help[6]_i_8_n_0 ;
  wire \s_help[6]_i_9_n_0 ;
  wire \s_help[7]_i_10_n_0 ;
  wire \s_help[7]_i_11_n_0 ;
  wire \s_help[7]_i_18_n_0 ;
  wire \s_help[7]_i_19_n_0 ;
  wire \s_help[7]_i_1_n_0 ;
  wire [7:0]\s_help[7]_i_20_0 ;
  wire \s_help[7]_i_20_n_0 ;
  wire \s_help[7]_i_21_n_0 ;
  wire \s_help[7]_i_22_n_0 ;
  wire \s_help[7]_i_23_n_0 ;
  wire \s_help[7]_i_24_n_0 ;
  wire [7:0]\s_help[7]_i_35_0 ;
  wire [7:0]\s_help[7]_i_35_1 ;
  wire \s_help[7]_i_35_n_0 ;
  wire \s_help[7]_i_36_n_0 ;
  wire \s_help[7]_i_37_n_0 ;
  wire \s_help[7]_i_38_n_0 ;
  wire \s_help[7]_i_39_n_0 ;
  wire \s_help[7]_i_55_n_0 ;
  wire \s_help[7]_i_56_n_0 ;
  wire \s_help[7]_i_57_n_0 ;
  wire \s_help[7]_i_58_n_0 ;
  wire \s_help[7]_i_59_n_0 ;
  wire \s_help[7]_i_60_n_0 ;
  wire \s_help[7]_i_62_n_0 ;
  wire \s_help[7]_i_79_n_0 ;
  wire \s_help[7]_i_7_n_0 ;
  wire \s_help[7]_i_80_n_0 ;
  wire \s_help[7]_i_81_n_0 ;
  wire \s_help[7]_i_82_n_0 ;
  wire \s_help[7]_i_83_n_0 ;
  wire \s_help[7]_i_84_n_0 ;
  wire \s_help[7]_i_86_n_0 ;
  wire \s_help[7]_i_87_n_0 ;
  wire \s_help[7]_i_88_n_0 ;
  wire \s_help[7]_i_89_n_0 ;
  wire [7:0]\s_help[7]_i_8_0 ;
  wire [7:0]\s_help[7]_i_8_1 ;
  wire \s_help[7]_i_9_n_0 ;
  wire [3:0]s_help_en;
  wire \s_help_reg[2]_0 ;
  wire \s_help_reg[3]_0 ;
  wire \s_help_reg[4]_0 ;
  wire \s_help_reg[5]_0 ;
  wire \s_help_reg[6]_0 ;
  wire \s_help_reg[6]_1 ;
  wire \s_help_reg[7]_0 ;
  wire [7:0]\s_help_reg[7]_1 ;
  wire [7:0]\s_help_reg[7]_2 ;
  wire s_helpb;
  wire s_helpb_i_11_n_0;
  wire s_helpb_i_16_n_0;
  wire s_helpb_i_17_n_0;
  wire s_helpb_i_20_n_0;
  wire s_helpb_i_21_n_0;
  wire s_helpb_i_22_n_0;
  wire s_helpb_i_28_n_0;
  wire s_helpb_i_29_n_0;
  wire s_helpb_i_30_n_0;
  wire s_helpb_i_31_n_0;
  wire s_helpb_i_32_n_0;
  wire s_helpb_i_33_n_0;
  wire s_helpb_i_34_n_0;
  wire s_helpb_i_4_n_0;
  wire s_helpb_i_6_n_0;
  wire s_helpb_i_7_n_0;
  wire s_helpb_i_9_n_0;
  wire s_helpb_reg_0;
  wire s_ie0;
  wire s_ie1;
  wire s_int0_h1;
  wire s_int0_h2;
  wire s_int0_h3;
  wire s_int1_h1;
  wire s_int1_h2;
  wire s_int1_h3;
  wire \s_int1_sync_reg[1] ;
  wire s_intblock;
  wire s_intblock_o_i_10_n_0;
  wire s_intblock_o_i_2_n_0;
  wire s_intblock_o_i_3_n_0;
  wire s_intblock_o_i_4_n_0;
  wire s_intblock_o_i_5_n_0;
  wire s_intblock_o_i_6_n_0;
  wire s_intblock_o_i_7_n_0;
  wire s_intblock_o_i_8_n_0;
  wire s_intblock_o_i_9_n_0;
  wire s_intblock_o_reg_0;
  wire s_intblock_o_reg_0_repN;
  wire s_inthigh;
  wire s_inthigh_reg_0;
  wire s_intlow;
  wire s_intlow_reg_0;
  wire s_intlow_reg_1;
  wire s_intpre;
  wire s_intpre0;
  wire s_intpre029_out;
  wire s_intpre131_out;
  wire s_intpre2;
  wire s_intpre2_reg_0;
  wire s_intpre2_reg_1;
  wire [7:0]s_ir;
  wire [0:0]\s_ir_reg[3]_0 ;
  wire s_ov;
  wire s_ovb;
  wire s_p;
  wire [7:0]s_p0;
  wire [7:0]s_p1;
  wire [7:0]s_p2;
  wire [7:0]s_p3;
  wire [3:0]s_pc_inc_en;
  wire \s_preadr[0]_i_2_n_0 ;
  wire \s_preadr[0]_i_3_n_0 ;
  wire \s_preadr[0]_i_4_n_0 ;
  wire \s_preadr[1]_i_2_n_0 ;
  wire \s_preadr[1]_i_3_n_0 ;
  wire \s_preadr[1]_i_4_n_0 ;
  wire \s_preadr[2]_i_2_n_0 ;
  wire \s_preadr[2]_i_3_n_0 ;
  wire \s_preadr[2]_i_4_n_0 ;
  wire \s_preadr[2]_i_5_n_0 ;
  wire \s_preadr[2]_i_6_n_0 ;
  wire \s_preadr[3]_i_2_n_0 ;
  wire \s_preadr[3]_i_3_n_0 ;
  wire \s_preadr[3]_i_4_n_0 ;
  wire \s_preadr[3]_i_5_n_0 ;
  wire \s_preadr[3]_i_6_n_0 ;
  wire \s_preadr[3]_i_7_n_0 ;
  wire \s_preadr[4]_i_2_n_0 ;
  wire \s_preadr[4]_i_3_n_0 ;
  wire \s_preadr[4]_i_4_n_0 ;
  wire \s_preadr[4]_i_5_n_0 ;
  wire \s_preadr[5]_i_3_n_0 ;
  wire \s_preadr[5]_i_4_n_0 ;
  wire \s_preadr[5]_i_5_n_0 ;
  wire \s_preadr[5]_i_6_n_0 ;
  wire \s_preadr[5]_i_7_n_0 ;
  wire \s_preadr[6]_i_10_n_0 ;
  wire \s_preadr[6]_i_11_n_0 ;
  wire \s_preadr[6]_i_2_n_0 ;
  wire \s_preadr[6]_i_3_n_0 ;
  wire \s_preadr[6]_i_4_n_0 ;
  wire \s_preadr[6]_i_6_n_0 ;
  wire \s_preadr[6]_i_8_n_0 ;
  wire \s_preadr[6]_i_9_n_0 ;
  wire \s_preadr[7]_i_10_n_0 ;
  wire \s_preadr[7]_i_20_n_0 ;
  wire \s_preadr[7]_i_2_n_0 ;
  wire \s_preadr[7]_i_3_n_0 ;
  wire \s_preadr[7]_i_6_n_0 ;
  wire \s_preadr[7]_i_7_n_0 ;
  wire \s_preadr_reg[5]_i_2_n_0 ;
  wire \s_preadr_reg[6]_i_5_n_0 ;
  wire \s_preadr_reg_n_0_[0] ;
  wire \s_preadr_reg_n_0_[1] ;
  wire \s_preadr_reg_n_0_[2] ;
  wire \s_preadr_reg_n_0_[3] ;
  wire \s_preadr_reg_n_0_[4] ;
  wire \s_preadr_reg_n_0_[5] ;
  wire \s_preadr_reg_n_0_[6] ;
  wire \s_r0_b0[7]_i_1_n_0 ;
  wire \s_r0_b0[7]_i_2_n_0 ;
  wire \s_r0_b0[7]_i_3_n_0 ;
  wire \s_r0_b0[7]_i_4_n_0 ;
  wire \s_r0_b0[7]_i_5_n_0 ;
  wire \s_r0_b0[7]_i_6_n_0 ;
  wire [7:0]s_r0_b0__0;
  wire \s_r0_b1[7]_i_1_n_0 ;
  wire \s_r0_b1[7]_i_2_n_0 ;
  wire [7:0]s_r0_b1__0;
  wire \s_r0_b2[7]_i_1_n_0 ;
  wire \s_r0_b2[7]_i_2_n_0 ;
  wire \s_r0_b2[7]_i_3_n_0 ;
  wire [7:0]s_r0_b2__0;
  wire \s_r0_b3[7]_i_1_n_0 ;
  wire [7:0]s_r0_b3__0;
  wire \s_r1_b0[7]_i_1_n_0 ;
  wire [7:0]s_r1_b0__0;
  wire \s_r1_b1[7]_i_1_n_0 ;
  wire \s_r1_b1[7]_i_2_n_0 ;
  wire \s_r1_b1[7]_i_3_n_0 ;
  wire [7:0]s_r1_b1__0;
  wire \s_r1_b2[7]_i_1_n_0 ;
  wire \s_r1_b2[7]_i_2_n_0 ;
  wire [7:0]s_r1_b2__0;
  wire \s_r1_b3[7]_i_1_n_0 ;
  wire \s_r1_b3[7]_i_2_n_0 ;
  wire [7:0]s_r1_b3__0;
  wire [7:0]s_ram_data_out;
  wire s_ramx_wr;
  wire [0:0]\s_recv_buf_reg[7] ;
  wire [0:0]\s_recv_sh_reg[7] ;
  wire [7:0]s_reg_data;
  wire [2:0]s_regs_wr_en;
  wire \s_reload[0][7]_i_1_n_0 ;
  wire \s_reload[0][7]_i_2_n_0 ;
  wire [5:0]\s_reload_reg[0][5]_0 ;
  wire [3:0]\s_reload_reg[0][6]_0 ;
  wire s_ri_h1;
  wire s_ri_h2;
  wire [14:14]s_rom_adr;
  wire [7:0]s_rom_data;
  wire \s_rxpre_count_reg[5] ;
  wire \s_smodreg_reg[0]_0 ;
  wire s_tf0;
  wire s_tf0_h1;
  wire s_tf0_h2;
  wire s_tf0_reg;
  wire s_tf1;
  wire s_tf1_h1;
  wire s_tf1_h2;
  wire s_ti;
  wire s_ti_h1;
  wire s_ti_h2;
  wire [0:0]\s_tran_state[3]_i_8 ;
  wire \s_wt_reg[0][0]_0 ;
  wire \s_wt_reg[0][0]_1 ;
  wire \s_wt_reg[0][0]_2 ;
  wire \s_wt_reg[0][0]_3 ;
  wire \s_wt_reg[0][0]_4 ;
  wire [0:0]\s_wt_reg[0][1]_0 ;
  wire \scon[0][0]_i_1_n_0 ;
  wire \scon[0][0]_i_2_n_0 ;
  wire \scon[0][0]_i_4_n_0 ;
  wire \scon[0][1]_i_1_n_0 ;
  wire \scon[0][1]_i_2_n_0 ;
  wire \scon[0][1]_i_4_n_0 ;
  wire \scon[0][1]_i_6_n_0 ;
  wire \scon[0][2]_i_1_n_0 ;
  wire \scon[0][2]_i_2_n_0 ;
  wire \scon[0][3]_i_1_n_0 ;
  wire \scon[0][3]_i_2_n_0 ;
  wire \scon[0][4]_i_1_n_0 ;
  wire \scon[0][4]_i_2_n_0 ;
  wire \scon[0][5]_i_1_n_0 ;
  wire \scon[0][5]_i_2_n_0 ;
  wire \scon[0][6]_i_1_n_0 ;
  wire \scon[0][6]_i_2_n_0 ;
  wire \scon[0][7]_i_1_n_0 ;
  wire \scon[0][7]_i_2_n_0 ;
  wire \scon[0][7]_i_3_n_0 ;
  wire \scon_reg[0][0]_0 ;
  wire \scon_reg[0][3]_0 ;
  wire \scon_reg[0][4]_0 ;
  wire \scon_reg[0][4]_1 ;
  wire \scon_reg[0][5]_0 ;
  wire \scon_reg[0][6]_0 ;
  wire [0:0]\scon_reg[0][6]_1 ;
  wire \scon_reg[0][6]_2 ;
  wire \scon_reg[0][7]_0 ;
  wire \scon_reg[0][7]_1 ;
  wire \scon_reg[0][7]_2 ;
  wire \scon_reg[0][7]_3 ;
  wire \scon_reg_n_0_[0][2] ;
  wire [7:0]sp;
  wire \sp[0]_i_1_n_0 ;
  wire \sp[0]_i_2_n_0 ;
  wire \sp[1]_i_1_n_0 ;
  wire \sp[1]_i_2_n_0 ;
  wire \sp[1]_i_3_n_0 ;
  wire \sp[1]_i_4_n_0 ;
  wire \sp[2]_i_1_n_0 ;
  wire \sp[2]_i_2_n_0 ;
  wire \sp[2]_i_3_n_0 ;
  wire \sp[2]_i_4_n_0 ;
  wire \sp[2]_i_5_n_0 ;
  wire \sp[3]_i_1_n_0 ;
  wire \sp[3]_i_2_n_0 ;
  wire \sp[3]_i_3_n_0 ;
  wire \sp[3]_i_4_n_0 ;
  wire \sp[3]_i_5_n_0 ;
  wire \sp[4]_i_1_n_0 ;
  wire \sp[4]_i_2_n_0 ;
  wire \sp[4]_i_3_n_0 ;
  wire \sp[4]_i_4_n_0 ;
  wire \sp[4]_i_5_n_0 ;
  wire \sp[5]_i_1_n_0 ;
  wire \sp[5]_i_2_n_0 ;
  wire \sp[5]_i_3_n_0 ;
  wire \sp[5]_i_4_n_0 ;
  wire \sp[5]_i_5_n_0 ;
  wire \sp[6]_i_1_n_0 ;
  wire \sp[6]_i_2_n_0 ;
  wire \sp[6]_i_3_n_0 ;
  wire \sp[6]_i_4_n_0 ;
  wire \sp[6]_i_5_n_0 ;
  wire \sp[7]_i_14_n_0 ;
  wire \sp[7]_i_15_n_0 ;
  wire \sp[7]_i_16_n_0 ;
  wire \sp[7]_i_17_n_0 ;
  wire \sp[7]_i_18_n_0 ;
  wire \sp[7]_i_1_n_0 ;
  wire \sp[7]_i_25_n_0 ;
  wire \sp[7]_i_26_n_0 ;
  wire \sp[7]_i_27_n_0 ;
  wire \sp[7]_i_2_n_0 ;
  wire \sp[7]_i_35_n_0 ;
  wire \sp[7]_i_36_n_0 ;
  wire \sp[7]_i_4_n_0 ;
  wire \sp[7]_i_6_n_0 ;
  wire \sp[7]_i_7_n_0 ;
  wire \sp[7]_i_8_n_0 ;
  wire \sp_reg[5]_0 ;
  wire \sp_reg[6]_0 ;
  wire \ssel[7]_i_1_n_0 ;
  wire \ssel[7]_i_2_n_0 ;
  wire \ssel_reg_n_0_[0] ;
  wire \ssel_reg_n_0_[1] ;
  wire \ssel_reg_n_0_[2] ;
  wire \ssel_reg_n_0_[3] ;
  wire \ssel_reg_n_0_[4] ;
  wire \ssel_reg_n_0_[5] ;
  wire \ssel_reg_n_0_[6] ;
  wire \ssel_reg_n_0_[7] ;
  wire [2:0]\state_reg[2]_0 ;
  wire \state_reg[2]_1 ;
  wire \state_reg[2]_10 ;
  wire \state_reg[2]_2 ;
  wire \state_reg[2]_3 ;
  wire \state_reg[2]_4 ;
  wire \state_reg[2]_5 ;
  wire \state_reg[2]_6 ;
  wire [3:0]\state_reg[2]_7 ;
  wire [3:0]\state_reg[2]_8 ;
  wire [3:0]\state_reg[2]_9 ;
  wire \tcon[0]07_out ;
  wire \tcon[0][0]_i_1_n_0 ;
  wire \tcon[0][0]_i_2_n_0 ;
  wire \tcon[0][1]_i_1_n_0 ;
  wire \tcon[0][1]_i_2_n_0 ;
  wire \tcon[0][1]_i_4_n_0 ;
  wire \tcon[0][2]_i_1_n_0 ;
  wire \tcon[0][2]_i_2_n_0 ;
  wire \tcon[0][3]_i_1_n_0 ;
  wire \tcon[0][3]_i_2_n_0 ;
  wire \tcon[0][3]_i_4_n_0 ;
  wire \tcon[0][4]_i_1_n_0 ;
  wire \tcon[0][4]_i_2_n_0 ;
  wire \tcon[0][5]_i_1_n_0 ;
  wire \tcon[0][5]_i_2_n_0 ;
  wire \tcon[0][5]_i_4_n_0 ;
  wire \tcon[0][6]_i_1_n_0 ;
  wire \tcon[0][6]_i_2_n_0 ;
  wire \tcon[0][6]_i_3_n_0 ;
  wire \tcon[0][6]_i_4_n_0 ;
  wire \tcon[0][7]_i_11_n_0 ;
  wire \tcon[0][7]_i_12_n_0 ;
  wire \tcon[0][7]_i_13_n_0 ;
  wire \tcon[0][7]_i_1_n_0 ;
  wire \tcon[0][7]_i_2_n_0 ;
  wire \tcon[0][7]_i_3_n_0 ;
  wire \tcon[0][7]_i_5_n_0 ;
  wire \tcon[0][7]_i_6_n_0 ;
  wire \tcon[0][7]_i_7_n_0 ;
  wire \tcon[0][7]_i_8_n_0 ;
  wire \tcon[0][7]_i_9_n_0 ;
  wire \tcon_reg[0][1]_0 ;
  wire \tcon_reg[0][1]_1 ;
  wire \tcon_reg[0][1]_2 ;
  wire \tcon_reg[0][4]_0 ;
  wire \tcon_reg[0][6]_0 ;
  wire \tcon_reg_n_0_[0][0] ;
  wire \tcon_reg_n_0_[0][2] ;
  wire tf1_o;
  wire \tmod[0][7]_i_1_n_0 ;
  wire \tmod[0][7]_i_2_n_0 ;
  wire \tmod_reg[0][0]_0 ;
  wire \tmod_reg[0][0]_1 ;
  wire \tmod_reg[0][0]_2 ;
  wire \tmod_reg[0][0]_3 ;
  wire \tmod_reg[0][1]_0 ;
  wire \tmod_reg[0][1]_1 ;
  wire \tmod_reg[0][1]_2 ;
  wire [0:0]\tmod_reg[0][4]_0 ;
  wire [0:0]\tmod_reg[0][5]_0 ;
  wire [6:0]\tmod_reg[0][5]_1 ;
  wire [7:0]\tmod_reg[0][5]_2 ;
  wire \tmod_reg[0][5]_3 ;
  wire [6:0]\tmod_reg[0][6]_0 ;
  wire \tsel[7]_i_1_n_0 ;
  wire \tsel[7]_i_2_n_0 ;
  wire \tsel_reg_n_0_[0] ;
  wire \tsel_reg_n_0_[1] ;
  wire \tsel_reg_n_0_[2] ;
  wire \tsel_reg_n_0_[3] ;
  wire \tsel_reg_n_0_[4] ;
  wire \tsel_reg_n_0_[5] ;
  wire \tsel_reg_n_0_[6] ;
  wire \tsel_reg_n_0_[7] ;
  wire [7:0]NLW__i_5_CO_UNCONNECTED;
  wire [6:0]\NLW_pc_reg[7]_i_4_CO_UNCONNECTED ;

  assign \acc_reg[0]_0_repN_1_alias  = \acc_reg[0]_0_repN_1 ;
  assign \acc_reg[0]_0_repN_2_alias  = \acc_reg[0]_0_repN_2 ;
  assign \acc_reg[0]_0_repN_3_alias  = \acc_reg[0]_0_repN_3 ;
  assign \acc_reg[0]_0_repN_4_alias  = \acc_reg[0]_0_repN_4 ;
  assign \acc_reg[0]_0_repN_5_alias  = \acc_reg[0]_0_repN_5 ;
  assign \acc_reg[0]_0_repN_alias  = \acc_reg[0]_0_repN ;
  assign \acc_reg[1]_0_repN_1_alias  = \acc_reg[1]_0_repN_1 ;
  assign \acc_reg[1]_0_repN_2_alias  = \acc_reg[1]_0_repN_2 ;
  assign \acc_reg[1]_0_repN_3_alias  = \acc_reg[1]_0_repN_3 ;
  assign \acc_reg[1]_0_repN_4_alias  = \acc_reg[1]_0_repN_4 ;
  assign \acc_reg[1]_0_repN_5_alias  = \acc_reg[1]_0_repN_5 ;
  assign \acc_reg[1]_0_repN_6_alias  = \acc_reg[1]_0_repN_6 ;
  assign \acc_reg[1]_0_repN_alias  = \acc_reg[1]_0_repN ;
  assign \acc_reg[2]_2_repN_1_alias  = \acc_reg[2]_2_repN_1 ;
  assign \acc_reg[2]_2_repN_2_alias  = \acc_reg[2]_2_repN_2 ;
  assign \acc_reg[2]_2_repN_3_alias  = \acc_reg[2]_2_repN_3 ;
  assign \acc_reg[2]_2_repN_4_alias  = \acc_reg[2]_2_repN_4 ;
  assign \acc_reg[2]_2_repN_5_alias  = \acc_reg[2]_2_repN_5 ;
  assign \acc_reg[2]_2_repN_6_alias  = \acc_reg[2]_2_repN_6 ;
  assign \acc_reg[3]_0_repN_1_alias  = \acc_reg[3]_0_repN_1 ;
  assign \acc_reg[3]_0_repN_2_alias  = \acc_reg[3]_0_repN_2 ;
  assign \acc_reg[3]_0_repN_3_alias  = \acc_reg[3]_0_repN_3 ;
  assign \acc_reg[3]_0_repN_4_alias  = \acc_reg[3]_0_repN_4 ;
  assign \acc_reg[3]_0_repN_5_alias  = \acc_reg[3]_0_repN_5 ;
  assign \acc_reg[3]_0_repN_6_alias  = \acc_reg[3]_0_repN_6 ;
  assign \acc_reg[3]_0_repN_alias  = \acc_reg[3]_0_repN ;
  assign \acc_reg[4]_0_repN_1_alias  = \acc_reg[4]_0_repN_1 ;
  assign \acc_reg[4]_0_repN_2_alias  = \acc_reg[4]_0_repN_2 ;
  assign \acc_reg[4]_0_repN_3_alias  = \acc_reg[4]_0_repN_3 ;
  assign \acc_reg[4]_0_repN_4_alias  = \acc_reg[4]_0_repN_4 ;
  assign \acc_reg[4]_0_repN_5_alias  = \acc_reg[4]_0_repN_5 ;
  assign \acc_reg[4]_0_repN_6_alias  = \acc_reg[4]_0_repN_6 ;
  assign \acc_reg[4]_0_repN_alias  = \acc_reg[4]_0_repN ;
  assign \acc_reg[5]_0_repN_1_alias  = \acc_reg[5]_0_repN_1 ;
  assign \acc_reg[5]_0_repN_2_alias  = \acc_reg[5]_0_repN_2 ;
  assign \acc_reg[5]_0_repN_3_alias  = \acc_reg[5]_0_repN_3 ;
  assign \acc_reg[5]_0_repN_4_alias  = \acc_reg[5]_0_repN_4 ;
  assign \acc_reg[5]_0_repN_5_alias  = \acc_reg[5]_0_repN_5 ;
  assign \acc_reg[5]_0_repN_6_alias  = \acc_reg[5]_0_repN_6 ;
  assign \acc_reg[5]_0_repN_alias  = \acc_reg[5]_0_repN ;
  assign \acc_reg[6]_1_repN_1_alias  = \acc_reg[6]_1_repN_1 ;
  assign \acc_reg[6]_1_repN_2_alias  = \acc_reg[6]_1_repN_2 ;
  assign \acc_reg[6]_1_repN_3_alias  = \acc_reg[6]_1_repN_3 ;
  assign \acc_reg[6]_1_repN_4_alias  = \acc_reg[6]_1_repN_4 ;
  assign \acc_reg[6]_1_repN_5_alias  = \acc_reg[6]_1_repN_5 ;
  assign \acc_reg[6]_1_repN_6_alias  = \acc_reg[6]_1_repN_6 ;
  assign \acc_reg[7]_0_repN_1_alias  = \acc_reg[7]_0_repN_1 ;
  assign \acc_reg[7]_0_repN_2_alias  = \acc_reg[7]_0_repN_2 ;
  assign \acc_reg[7]_0_repN_3_alias  = \acc_reg[7]_0_repN_3 ;
  assign \acc_reg[7]_0_repN_4_alias  = \acc_reg[7]_0_repN_4 ;
  assign \acc_reg[7]_0_repN_5_alias  = \acc_reg[7]_0_repN_5 ;
  assign \acc_reg[7]_0_repN_6_alias  = \acc_reg[7]_0_repN_6 ;
  assign \acc_reg[7]_0_repN_alias  = \acc_reg[7]_0_repN ;
  assign \dpl[0]_i_12_n_0_alias  = \dpl[0]_i_12_n_0 ;
  assign \dpl[0]_i_12_n_0_repN_alias  = \dpl[0]_i_12_n_0_repN ;
  assign \dpl[6]_i_37_n_0_alias  = \dpl[6]_i_37_n_0 ;
  assign \s_alu_data0[0]_repN_alias  = \s_alu_data0[0]_repN ;
  assign s_intblock_o_reg_0_repN_alias = s_intblock_o_reg_0_repN;
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    _i_1
       (.I0(\pc[15]_i_5_n_0 ),
        .I1(_i_4_n_0),
        .I2(data0[14]),
        .I3(_i_5_n_9),
        .I4(data1[6]),
        .I5(\pc[15]_i_4_n_0 ),
        .O(\pc_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    _i_10
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[3]),
        .I4(data1[1]),
        .O(_i_10_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    _i_11
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[3]),
        .I4(data1[0]),
        .O(_i_11_n_0));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT4 #(
    .INIT(16'hECA0)) 
    _i_12_comp
       (.I0(\pc_reg_n_0_[7] ),
        .I1(L__0[7]),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[2]),
        .O(_i_12_n_0_repN));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT4 #(
    .INIT(16'hECAA)) 
    _i_12_comp_1
       (.I0(data1[0]),
        .I1(L__0[8]),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[2]),
        .O(_i_12_n_0_repN_1));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hFFCCFFAAEC80AAA0)) 
    _i_12_comp_2
       (.I0(\pc_reg_n_0_[7] ),
        .I1(\acc_reg[7]_0_repN_1 ),
        .I2(s_pc_inc_en[3]),
        .I3(p_2_in),
        .I4(s_pc_inc_en[0]),
        .I5(\p_1_in[7]_repN ),
        .O(_i_12_n_0));
  LUT6 #(
    .INIT(64'h0755FFFFF8AA0000)) 
    _i_13
       (.I0(data1[6]),
        .I1(s_pc_inc_en[3]),
        .I2(L__0[14]),
        .I3(s_pc_inc_en[2]),
        .I4(p_2_in),
        .I5(_i_23_n_0),
        .O(_i_13_n_0));
  LUT6 #(
    .INIT(64'hAA959999556A6666)) 
    _i_14
       (.I0(_i_6_n_0),
        .I1(data1[6]),
        .I2(s_pc_inc_en[3]),
        .I3(L__0[14]),
        .I4(s_pc_inc_en[2]),
        .I5(p_2_in),
        .O(_i_14_n_0));
  LUT6 #(
    .INIT(64'hAA959999556A6666)) 
    _i_15
       (.I0(_i_7_n_0),
        .I1(data1[5]),
        .I2(s_pc_inc_en[3]),
        .I3(L__0[13]),
        .I4(s_pc_inc_en[2]),
        .I5(p_2_in),
        .O(_i_15_n_0));
  LUT6 #(
    .INIT(64'hAA959999556A6666)) 
    _i_16
       (.I0(_i_8_n_0),
        .I1(data1[4]),
        .I2(s_pc_inc_en[3]),
        .I3(L__0[12]),
        .I4(s_pc_inc_en[2]),
        .I5(p_2_in),
        .O(_i_16_n_0));
  LUT6 #(
    .INIT(64'hAA959999556A6666)) 
    _i_17
       (.I0(_i_9_n_0),
        .I1(data1[3]),
        .I2(s_pc_inc_en[3]),
        .I3(L__0[11]),
        .I4(s_pc_inc_en[2]),
        .I5(p_2_in),
        .O(_i_17_n_0));
  LUT6 #(
    .INIT(64'hAA959999556A6666)) 
    _i_18
       (.I0(_i_10_n_0),
        .I1(data1[2]),
        .I2(s_pc_inc_en[3]),
        .I3(L__0[10]),
        .I4(s_pc_inc_en[2]),
        .I5(p_2_in),
        .O(_i_18_n_0));
  LUT6 #(
    .INIT(64'hAA959999556A6666)) 
    _i_19
       (.I0(_i_11_n_0),
        .I1(data1[1]),
        .I2(s_pc_inc_en[3]),
        .I3(L__0[9]),
        .I4(s_pc_inc_en[2]),
        .I5(p_2_in),
        .O(_i_19_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    _i_2
       (.I0(\pc[15]_i_5_n_0 ),
        .I1(\pc[15]_i_4_n_0 ),
        .I2(data11[6]),
        .O(\s_help16_reg[14]_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    _i_20_comp
       (.I0(p_2_in),
        .I1(p_1_in[7]),
        .I2(_i_12_n_0_repN),
        .I3(_i_12_n_0_repN_1),
        .O(_i_20_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    _i_21
       (.I0(\pc[7]_i_30_n_0 ),
        .I1(reset),
        .I2(DOUTADOUT[7]),
        .O(p_2_in));
  LUT3 #(
    .INIT(8'hB8)) 
    _i_22
       (.I0(\acc_reg[7]_0_repN_1 ),
        .I1(s_pc_inc_en[0]),
        .I2(\pc_reg_n_0_[7] ),
        .O(p_1_in[7]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT2 #(
    .INIT(4'h8)) 
    _i_22_comp
       (.I0(L__0[7]),
        .I1(s_pc_inc_en[2]),
        .O(\p_1_in[7]_repN ));
  LUT6 #(
    .INIT(64'hFFFFFD0DF000F202)) 
    _i_23
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(s_pc_inc_en[2]),
        .I3(L__0[15]),
        .I4(s_pc_inc_en[3]),
        .I5(data1[7]),
        .O(_i_23_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    _i_3
       (.I0(\pc[15]_i_5_n_0 ),
        .I1(\pc[15]_i_4_n_0 ),
        .I2(\s_help_reg[7]_1 [6]),
        .O(\s_help_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h1412)) 
    _i_4
       (.I0(s_pc_inc_en[3]),
        .I1(s_pc_inc_en[2]),
        .I2(s_pc_inc_en[0]),
        .I3(s_pc_inc_en[1]),
        .O(_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    _i_5
       (.CI(\pc_reg[7]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO(NLW__i_5_CO_UNCONNECTED[7:0]),
        .DI({1'b0,_i_6_n_0,_i_7_n_0,_i_8_n_0,_i_9_n_0,_i_10_n_0,_i_11_n_0,_i_12_n_0}),
        .O({_i_5_n_8,_i_5_n_9,_i_5_n_10,_i_5_n_11,_i_5_n_12,_i_5_n_13,_i_5_n_14,_i_5_n_15}),
        .S({_i_13_n_0,_i_14_n_0,_i_15_n_0,_i_16_n_0,_i_17_n_0,_i_18_n_0,_i_19_n_0,_i_20_n_0}));
  LUT5 #(
    .INIT(32'h00020000)) 
    _i_6
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[3]),
        .I4(data1[5]),
        .O(_i_6_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    _i_7
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[3]),
        .I4(data1[4]),
        .O(_i_7_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    _i_8
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[3]),
        .I4(data1[3]),
        .O(_i_8_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    _i_9
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[3]),
        .I4(data1[2]),
        .O(_i_9_n_0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \acc[0]_i_1 
       (.I0(\state_reg[2]_5 ),
        .I1(\acc[7]_i_2_n_0 ),
        .I2(\acc[7]_i_3_n_0 ),
        .I3(\acc[0]_i_2_n_0 ),
        .I4(\acc_reg[0]_0 ),
        .O(\acc[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \acc[0]_i_2 
       (.I0(\gprbit[12][7]_i_2_n_0 ),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\acc[7]_i_5_n_0 ),
        .I3(\acc[7]_i_6_n_0 ),
        .O(\acc[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \acc[1]_i_1 
       (.I0(\state_reg[2]_3 ),
        .I1(\acc[7]_i_2_n_0 ),
        .I2(\acc[7]_i_3_n_0 ),
        .I3(\acc[1]_i_2_n_0 ),
        .I4(\acc_reg[1]_0 ),
        .O(\acc[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \acc[1]_i_2 
       (.I0(\gprbit[12][7]_i_2_n_0 ),
        .I1(\p0[1]_i_3_n_0 ),
        .I2(\acc[7]_i_5_n_0 ),
        .I3(\acc[7]_i_6_n_0 ),
        .O(\acc[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \acc[2]_i_1 
       (.I0(\state_reg[2]_1 ),
        .I1(\acc[7]_i_2_n_0 ),
        .I2(\acc[7]_i_3_n_0 ),
        .I3(\acc[2]_i_2_n_0 ),
        .I4(\acc_reg[2]_2 ),
        .O(\acc[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \acc[2]_i_2 
       (.I0(\gprbit[12][7]_i_2_n_0 ),
        .I1(\p0[2]_i_3_n_0 ),
        .I2(\acc[7]_i_5_n_0 ),
        .I3(\acc[7]_i_6_n_0 ),
        .O(\acc[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \acc[3]_i_1 
       (.I0(\state_reg[2]_2 ),
        .I1(\acc[7]_i_2_n_0 ),
        .I2(\acc[7]_i_3_n_0 ),
        .I3(\acc[3]_i_2_n_0 ),
        .I4(\acc_reg[3]_0 ),
        .O(\acc[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \acc[3]_i_2 
       (.I0(\gprbit[12][7]_i_2_n_0 ),
        .I1(\p0[3]_i_3_n_0 ),
        .I2(\acc[7]_i_5_n_0 ),
        .I3(\acc[7]_i_6_n_0 ),
        .O(\acc[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \acc[4]_i_1 
       (.I0(\s_help_reg[4]_0 ),
        .I1(\acc[7]_i_2_n_0 ),
        .I2(\acc[7]_i_3_n_0 ),
        .I3(\acc[4]_i_2_n_0 ),
        .I4(\acc_reg[4]_0 ),
        .O(\acc[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \acc[4]_i_2 
       (.I0(\gprbit[12][7]_i_2_n_0 ),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\acc[7]_i_5_n_0 ),
        .I3(\acc[7]_i_6_n_0 ),
        .O(\acc[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \acc[5]_i_1 
       (.I0(\s_help_reg[5]_0 ),
        .I1(\acc[7]_i_2_n_0 ),
        .I2(\acc[7]_i_3_n_0 ),
        .I3(\acc[5]_i_2_n_0 ),
        .I4(\acc_reg[5]_0 ),
        .O(\acc[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \acc[5]_i_2 
       (.I0(\gprbit[12][7]_i_2_n_0 ),
        .I1(\p0[5]_i_3_n_0 ),
        .I2(\acc[7]_i_5_n_0 ),
        .I3(\acc[7]_i_6_n_0 ),
        .O(\acc[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \acc[6]_i_1 
       (.I0(\s_help_reg[6]_0 ),
        .I1(\acc[7]_i_2_n_0 ),
        .I2(\acc[7]_i_3_n_0 ),
        .I3(\acc[6]_i_2_n_0 ),
        .I4(\acc_reg[6]_1 ),
        .O(\acc[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \acc[6]_i_2 
       (.I0(\gprbit[12][7]_i_2_n_0 ),
        .I1(\p0[6]_i_3_n_0 ),
        .I2(\acc[7]_i_5_n_0 ),
        .I3(\acc[7]_i_6_n_0 ),
        .O(\acc[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \acc[7]_i_1 
       (.I0(\s_help_reg[7]_0 ),
        .I1(\acc[7]_i_2_n_0 ),
        .I2(\acc[7]_i_3_n_0 ),
        .I3(\acc[7]_i_4_n_0 ),
        .I4(\acc_reg[7]_0 ),
        .O(\acc[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \acc[7]_i_2 
       (.I0(s_regs_wr_en[1]),
        .I1(s_regs_wr_en[2]),
        .I2(s_regs_wr_en[0]),
        .O(\acc[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \acc[7]_i_3 
       (.I0(s_bdata_mux[2]),
        .I1(s_bdata_mux[3]),
        .I2(\psw[6]_i_15_n_0 ),
        .I3(\psw[6]_i_16_n_0 ),
        .I4(\psw[6]_i_17_n_0 ),
        .I5(\acc[7]_i_2_n_0 ),
        .O(\acc[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \acc[7]_i_4 
       (.I0(\gprbit[12][7]_i_2_n_0 ),
        .I1(\p0[7]_i_5_n_0 ),
        .I2(\acc[7]_i_5_n_0 ),
        .I3(\acc[7]_i_6_n_0 ),
        .O(\acc[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEFE000000000000)) 
    \acc[7]_i_5 
       (.I0(\p0[7]_i_9_n_0 ),
        .I1(s_intpre2),
        .I2(\p0[7]_i_16_n_0 ),
        .I3(s_intblock),
        .I4(\p0[7]_i_7_n_0 ),
        .I5(L),
        .O(\acc[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \acc[7]_i_6 
       (.I0(\s_help_reg[2]_0 ),
        .I1(\acc[7]_i_7_n_0 ),
        .I2(\p2[7]_i_2_n_0 ),
        .I3(\sp_reg[6]_0 ),
        .I4(\psw[6]_i_18_n_0 ),
        .I5(\acc[7]_i_8_n_0 ),
        .O(\acc[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \acc[7]_i_7 
       (.I0(\dpl[7]_i_3_n_0 ),
        .I1(\s_r0_b0[7]_i_5_n_0 ),
        .O(\acc[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000240000000000)) 
    \acc[7]_i_8 
       (.I0(outreg_reg_4),
        .I1(s_command[2]),
        .I2(outreg_reg_1),
        .I3(\psw[7]_i_11_n_0 ),
        .I4(outreg_reg_2[2]),
        .I5(\psw[7]_i_13_n_0 ),
        .O(\acc[7]_i_8_n_0 ));
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  (* PHYS_OPT_SKIPPED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[0]_i_1_n_0 ),
        .Q(\acc_reg[0]_0 ));
  (* ORIG_CELL_NAME = "acc_reg[0]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[0]_replica 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[0]_i_1_n_0 ),
        .Q(\acc_reg[0]_0_repN ));
  (* ORIG_CELL_NAME = "acc_reg[0]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[0]_replica_1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[0]_i_1_n_0 ),
        .Q(\acc_reg[0]_0_repN_1 ));
  (* ORIG_CELL_NAME = "acc_reg[0]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[0]_replica_2 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[0]_i_1_n_0 ),
        .Q(\acc_reg[0]_0_repN_2 ));
  (* ORIG_CELL_NAME = "acc_reg[0]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[0]_replica_3 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[0]_i_1_n_0 ),
        .Q(\acc_reg[0]_0_repN_3 ));
  (* ORIG_CELL_NAME = "acc_reg[0]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[0]_replica_4 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[0]_i_1_n_0 ),
        .Q(\acc_reg[0]_0_repN_4 ));
  (* ORIG_CELL_NAME = "acc_reg[0]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[0]_replica_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[0]_i_1_n_0 ),
        .Q(\acc_reg[0]_0_repN_5 ));
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  (* PHYS_OPT_SKIPPED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[1]_i_1_n_0 ),
        .Q(\acc_reg[1]_0 ));
  (* ORIG_CELL_NAME = "acc_reg[1]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[1]_replica 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[1]_i_1_n_0 ),
        .Q(\acc_reg[1]_0_repN ));
  (* ORIG_CELL_NAME = "acc_reg[1]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[1]_replica_1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[1]_i_1_n_0 ),
        .Q(\acc_reg[1]_0_repN_1 ));
  (* ORIG_CELL_NAME = "acc_reg[1]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[1]_replica_2 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[1]_i_1_n_0 ),
        .Q(\acc_reg[1]_0_repN_2 ));
  (* ORIG_CELL_NAME = "acc_reg[1]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[1]_replica_3 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[1]_i_1_n_0 ),
        .Q(\acc_reg[1]_0_repN_3 ));
  (* ORIG_CELL_NAME = "acc_reg[1]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[1]_replica_4 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[1]_i_1_n_0 ),
        .Q(\acc_reg[1]_0_repN_4 ));
  (* ORIG_CELL_NAME = "acc_reg[1]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[1]_replica_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[1]_i_1_n_0 ),
        .Q(\acc_reg[1]_0_repN_5 ));
  (* ORIG_CELL_NAME = "acc_reg[1]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[1]_replica_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[1]_i_1_n_0 ),
        .Q(\acc_reg[1]_0_repN_6 ));
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  (* PHYS_OPT_SKIPPED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[2]_i_1_n_0 ),
        .Q(\acc_reg[2]_2 ));
  (* ORIG_CELL_NAME = "acc_reg[2]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[2]_replica 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[2]_i_1_n_0 ),
        .Q(\acc_reg[2]_2_repN ));
  (* ORIG_CELL_NAME = "acc_reg[2]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[2]_replica_1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[2]_i_1_n_0 ),
        .Q(\acc_reg[2]_2_repN_1 ));
  (* ORIG_CELL_NAME = "acc_reg[2]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[2]_replica_2 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[2]_i_1_n_0 ),
        .Q(\acc_reg[2]_2_repN_2 ));
  (* ORIG_CELL_NAME = "acc_reg[2]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[2]_replica_3 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[2]_i_1_n_0 ),
        .Q(\acc_reg[2]_2_repN_3 ));
  (* ORIG_CELL_NAME = "acc_reg[2]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[2]_replica_4 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[2]_i_1_n_0 ),
        .Q(\acc_reg[2]_2_repN_4 ));
  (* ORIG_CELL_NAME = "acc_reg[2]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[2]_replica_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[2]_i_1_n_0 ),
        .Q(\acc_reg[2]_2_repN_5 ));
  (* ORIG_CELL_NAME = "acc_reg[2]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[2]_replica_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[2]_i_1_n_0 ),
        .Q(\acc_reg[2]_2_repN_6 ));
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  (* PHYS_OPT_SKIPPED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[3]_i_1_n_0 ),
        .Q(\acc_reg[3]_0 ));
  (* ORIG_CELL_NAME = "acc_reg[3]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[3]_replica 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[3]_i_1_n_0 ),
        .Q(\acc_reg[3]_0_repN ));
  (* ORIG_CELL_NAME = "acc_reg[3]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[3]_replica_1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[3]_i_1_n_0 ),
        .Q(\acc_reg[3]_0_repN_1 ));
  (* ORIG_CELL_NAME = "acc_reg[3]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[3]_replica_2 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[3]_i_1_n_0 ),
        .Q(\acc_reg[3]_0_repN_2 ));
  (* ORIG_CELL_NAME = "acc_reg[3]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[3]_replica_3 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[3]_i_1_n_0 ),
        .Q(\acc_reg[3]_0_repN_3 ));
  (* ORIG_CELL_NAME = "acc_reg[3]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[3]_replica_4 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[3]_i_1_n_0 ),
        .Q(\acc_reg[3]_0_repN_4 ));
  (* ORIG_CELL_NAME = "acc_reg[3]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[3]_replica_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[3]_i_1_n_0 ),
        .Q(\acc_reg[3]_0_repN_5 ));
  (* ORIG_CELL_NAME = "acc_reg[3]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[3]_replica_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[3]_i_1_n_0 ),
        .Q(\acc_reg[3]_0_repN_6 ));
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  (* PHYS_OPT_SKIPPED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[4]_i_1_n_0 ),
        .Q(\acc_reg[4]_0 ));
  (* ORIG_CELL_NAME = "acc_reg[4]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[4]_replica 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[4]_i_1_n_0 ),
        .Q(\acc_reg[4]_0_repN ));
  (* ORIG_CELL_NAME = "acc_reg[4]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[4]_replica_1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[4]_i_1_n_0 ),
        .Q(\acc_reg[4]_0_repN_1 ));
  (* ORIG_CELL_NAME = "acc_reg[4]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[4]_replica_2 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[4]_i_1_n_0 ),
        .Q(\acc_reg[4]_0_repN_2 ));
  (* ORIG_CELL_NAME = "acc_reg[4]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[4]_replica_3 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[4]_i_1_n_0 ),
        .Q(\acc_reg[4]_0_repN_3 ));
  (* ORIG_CELL_NAME = "acc_reg[4]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[4]_replica_4 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[4]_i_1_n_0 ),
        .Q(\acc_reg[4]_0_repN_4 ));
  (* ORIG_CELL_NAME = "acc_reg[4]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[4]_replica_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[4]_i_1_n_0 ),
        .Q(\acc_reg[4]_0_repN_5 ));
  (* ORIG_CELL_NAME = "acc_reg[4]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[4]_replica_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[4]_i_1_n_0 ),
        .Q(\acc_reg[4]_0_repN_6 ));
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  (* PHYS_OPT_SKIPPED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[5]_i_1_n_0 ),
        .Q(\acc_reg[5]_0 ));
  (* ORIG_CELL_NAME = "acc_reg[5]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[5]_replica 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[5]_i_1_n_0 ),
        .Q(\acc_reg[5]_0_repN ));
  (* ORIG_CELL_NAME = "acc_reg[5]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[5]_replica_1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[5]_i_1_n_0 ),
        .Q(\acc_reg[5]_0_repN_1 ));
  (* ORIG_CELL_NAME = "acc_reg[5]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[5]_replica_2 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[5]_i_1_n_0 ),
        .Q(\acc_reg[5]_0_repN_2 ));
  (* ORIG_CELL_NAME = "acc_reg[5]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[5]_replica_3 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[5]_i_1_n_0 ),
        .Q(\acc_reg[5]_0_repN_3 ));
  (* ORIG_CELL_NAME = "acc_reg[5]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[5]_replica_4 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[5]_i_1_n_0 ),
        .Q(\acc_reg[5]_0_repN_4 ));
  (* ORIG_CELL_NAME = "acc_reg[5]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[5]_replica_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[5]_i_1_n_0 ),
        .Q(\acc_reg[5]_0_repN_5 ));
  (* ORIG_CELL_NAME = "acc_reg[5]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[5]_replica_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[5]_i_1_n_0 ),
        .Q(\acc_reg[5]_0_repN_6 ));
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  (* PHYS_OPT_SKIPPED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[6]_i_1_n_0 ),
        .Q(\acc_reg[6]_1 ));
  (* ORIG_CELL_NAME = "acc_reg[6]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[6]_replica 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[6]_i_1_n_0 ),
        .Q(\acc_reg[6]_1_repN ));
  (* ORIG_CELL_NAME = "acc_reg[6]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[6]_replica_1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[6]_i_1_n_0 ),
        .Q(\acc_reg[6]_1_repN_1 ));
  (* ORIG_CELL_NAME = "acc_reg[6]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[6]_replica_2 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[6]_i_1_n_0 ),
        .Q(\acc_reg[6]_1_repN_2 ));
  (* ORIG_CELL_NAME = "acc_reg[6]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[6]_replica_3 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[6]_i_1_n_0 ),
        .Q(\acc_reg[6]_1_repN_3 ));
  (* ORIG_CELL_NAME = "acc_reg[6]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[6]_replica_4 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[6]_i_1_n_0 ),
        .Q(\acc_reg[6]_1_repN_4 ));
  (* ORIG_CELL_NAME = "acc_reg[6]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[6]_replica_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[6]_i_1_n_0 ),
        .Q(\acc_reg[6]_1_repN_5 ));
  (* ORIG_CELL_NAME = "acc_reg[6]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[6]_replica_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[6]_i_1_n_0 ),
        .Q(\acc_reg[6]_1_repN_6 ));
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  (* PHYS_OPT_SKIPPED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[7]_i_1_n_0 ),
        .Q(\acc_reg[7]_0 ));
  (* ORIG_CELL_NAME = "acc_reg[7]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[7]_replica 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[7]_i_1_n_0 ),
        .Q(\acc_reg[7]_0_repN ));
  (* ORIG_CELL_NAME = "acc_reg[7]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[7]_replica_1 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[7]_i_1_n_0 ),
        .Q(\acc_reg[7]_0_repN_1 ));
  (* ORIG_CELL_NAME = "acc_reg[7]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[7]_replica_2 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[7]_i_1_n_0 ),
        .Q(\acc_reg[7]_0_repN_2 ));
  (* ORIG_CELL_NAME = "acc_reg[7]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[7]_replica_3 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[7]_i_1_n_0 ),
        .Q(\acc_reg[7]_0_repN_3 ));
  (* ORIG_CELL_NAME = "acc_reg[7]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[7]_replica_4 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[7]_i_1_n_0 ),
        .Q(\acc_reg[7]_0_repN_4 ));
  (* ORIG_CELL_NAME = "acc_reg[7]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT PLACEMENT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[7]_replica_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[7]_i_1_n_0 ),
        .Q(\acc_reg[7]_0_repN_5 ));
  (* ORIG_CELL_NAME = "acc_reg[7]" *) 
  (* PHYS_OPT_MODIFIED = "FANOUT_OPT" *) 
  FDCE #(
    .INIT(1'b0)) 
    \acc_reg[7]_replica_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\acc[7]_i_1_n_0 ),
        .Q(\acc_reg[7]_0_repN_6 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \all_trans_o[0]_i_1 
       (.I0(\dpl[7]_i_6_n_0 ),
        .I1(reset_1),
        .I2(\ssel[7]_i_2_n_0 ),
        .I3(\dpl[7]_i_3_n_0 ),
        .I4(\s_r1_b1[7]_i_2_n_0 ),
        .O(\all_trans_o[0]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \all_trans_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\all_trans_o[0]_i_1_n_0 ),
        .Q(all_trans_o));
  FDCE #(
    .INIT(1'b0)) 
    \all_wt_en_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_reload[0][7]_i_1_n_0 ),
        .Q(\all_wt_en_o_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \b[0]_i_1 
       (.I0(\state_reg[2]_5 ),
        .I1(s_regs_wr_en[1]),
        .I2(\b[0]_i_2_n_0 ),
        .I3(\psw[7]_i_3_n_0 ),
        .I4(\b[0]_i_3_n_0 ),
        .I5(\b_reg_n_0_[0] ),
        .O(\b[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF82828200000000)) 
    \b[0]_i_2 
       (.I0(\b[7]_i_9_n_0 ),
        .I1(\b[0]_i_4_n_0 ),
        .I2(\b_reg[0]_0 ),
        .I3(\b_reg[2]_0 [5]),
        .I4(\b[7]_i_8_n_0 ),
        .I5(s_regs_wr_en[0]),
        .O(\b[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC000EAAA00000000)) 
    \b[0]_i_3 
       (.I0(\b[7]_i_11_n_0 ),
        .I1(\acc[7]_i_5_n_0 ),
        .I2(\p0[0]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_2_n_0 ),
        .I4(\b[7]_i_12_n_0 ),
        .I5(s_regs_wr_en[2]),
        .O(\b[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b[0]_i_4 
       (.I0(i__carry_i_13__3_n_0),
        .I1(\acc_reg[0]_0_repN ),
        .O(\b[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \b[1]_i_1 
       (.I0(\state_reg[2]_3 ),
        .I1(s_regs_wr_en[1]),
        .I2(\b[1]_i_2_n_0 ),
        .I3(\psw[7]_i_3_n_0 ),
        .I4(\b[1]_i_3_n_0 ),
        .I5(\b_reg_n_0_[1] ),
        .O(\b[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \b[1]_i_2 
       (.I0(\b[7]_i_8_n_0 ),
        .I1(\b_reg[2]_0 [6]),
        .I2(\b[7]_i_9_n_0 ),
        .I3(\b[1]_i_4_n_0 ),
        .I4(s_regs_wr_en[0]),
        .O(\b[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC000EAAA00000000)) 
    \b[1]_i_3 
       (.I0(\b[7]_i_11_n_0 ),
        .I1(\acc[7]_i_5_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_2_n_0 ),
        .I4(\b[7]_i_12_n_0 ),
        .I5(s_regs_wr_en[2]),
        .O(\b[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h96663CCC66963CCC)) 
    \b[1]_i_4 
       (.I0(\dpl[1]_i_5_0 ),
        .I1(i__carry_i_17_n_0),
        .I2(\dpl[0]_i_5_0 ),
        .I3(\i_mc8051_alu/dvsor_i [1]),
        .I4(\state_reg[2]_6 ),
        .I5(\b[0]_i_4_n_0 ),
        .O(\b[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \b[2]_i_1 
       (.I0(s_regs_wr_en[1]),
        .I1(\state_reg[2]_1 ),
        .I2(\psw[7]_i_3_n_0 ),
        .I3(\b[2]_i_2_n_0 ),
        .I4(\b[2]_i_3_n_0 ),
        .I5(\b_reg_n_0_[2] ),
        .O(\b[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF88888F800000000)) 
    \b[2]_i_2 
       (.I0(\b[7]_i_8_n_0 ),
        .I1(\b_reg[2]_0 [7]),
        .I2(\b[7]_i_9_n_0 ),
        .I3(i__carry_i_13_n_0),
        .I4(\b[2]_i_4_n_0 ),
        .I5(s_regs_wr_en[0]),
        .O(\b[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC000EAAA00000000)) 
    \b[2]_i_3 
       (.I0(\b[7]_i_11_n_0 ),
        .I1(\acc[7]_i_5_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_2_n_0 ),
        .I4(\b[7]_i_12_n_0 ),
        .I5(s_regs_wr_en[2]),
        .O(\b[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6F)) 
    \b[2]_i_4 
       (.I0(\i_mc8051_alu/dvsor_i [2]),
        .I1(\b[2]_i_5_n_0 ),
        .I2(\dpl[0]_i_5_0 ),
        .O(\b[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FCF06CF0A0F0A0F)) 
    \b[2]_i_5 
       (.I0(\dpl[1]_i_5_0 ),
        .I1(\acc_reg[1]_0_repN ),
        .I2(\i_mc8051_alu/dvsor_i [1]),
        .I3(\state_reg[2]_6 ),
        .I4(\acc_reg[0]_0_repN ),
        .I5(i__carry_i_13__3_n_0),
        .O(\b[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \b[3]_i_1 
       (.I0(\state_reg[2]_2 ),
        .I1(s_regs_wr_en[1]),
        .I2(\b[3]_i_2_n_0 ),
        .I3(\psw[7]_i_3_n_0 ),
        .I4(\b[3]_i_3_n_0 ),
        .I5(\b_reg_n_0_[3] ),
        .O(\b[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF800)) 
    \b[3]_i_2 
       (.I0(\b[7]_i_8_n_0 ),
        .I1(\b_reg[7]_0 [0]),
        .I2(\b[3]_i_4_n_0 ),
        .I3(s_regs_wr_en[0]),
        .O(\b[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC000EAAA00000000)) 
    \b[3]_i_3 
       (.I0(\b[7]_i_11_n_0 ),
        .I1(\acc[7]_i_5_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_2_n_0 ),
        .I4(\b[7]_i_12_n_0 ),
        .I5(s_regs_wr_en[2]),
        .O(\b[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h28828888)) 
    \b[3]_i_4 
       (.I0(\b[7]_i_9_n_0 ),
        .I1(i__carry_i_14_n_0),
        .I2(\i_mc8051_alu/dvsor_i [3]),
        .I3(\b[3]_i_5_n_0 ),
        .I4(\dpl[0]_i_5_0 ),
        .O(\b[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \b[3]_i_5 
       (.I0(\i_mc8051_alu/dvsor_i [2]),
        .I1(\b[2]_i_5_n_0 ),
        .I2(i__carry_i_13_n_0),
        .O(\b[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \b[4]_i_1 
       (.I0(\s_help_reg[4]_0 ),
        .I1(s_regs_wr_en[1]),
        .I2(\b[4]_i_2_n_0 ),
        .I3(\psw[7]_i_3_n_0 ),
        .I4(\b[4]_i_3_n_0 ),
        .I5(\b_reg_n_0_[4] ),
        .O(\b[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF800)) 
    \b[4]_i_2 
       (.I0(\b[7]_i_8_n_0 ),
        .I1(\b_reg[7]_0 [1]),
        .I2(\b[4]_i_4_n_0 ),
        .I3(s_regs_wr_en[0]),
        .O(\b[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC000EAAA00000000)) 
    \b[4]_i_3 
       (.I0(\b[7]_i_11_n_0 ),
        .I1(\acc[7]_i_5_n_0 ),
        .I2(\p0[4]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_2_n_0 ),
        .I4(\b[7]_i_12_n_0 ),
        .I5(s_regs_wr_en[2]),
        .O(\b[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h28828888)) 
    \b[4]_i_4 
       (.I0(\b[7]_i_9_n_0 ),
        .I1(i__carry_i_12_n_0),
        .I2(\i_mc8051_alu/dvsor_i [4]),
        .I3(\b[5]_i_5_n_0 ),
        .I4(\dpl[0]_i_5_0 ),
        .O(\b[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \b[5]_i_1 
       (.I0(\s_help_reg[5]_0 ),
        .I1(s_regs_wr_en[1]),
        .I2(\b[5]_i_2_n_0 ),
        .I3(\psw[7]_i_3_n_0 ),
        .I4(\b[5]_i_3_n_0 ),
        .I5(\b_reg_n_0_[5] ),
        .O(\b[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF88888F800000000)) 
    \b[5]_i_2 
       (.I0(\b[7]_i_8_n_0 ),
        .I1(\b_reg[7]_0 [2]),
        .I2(\b[7]_i_9_n_0 ),
        .I3(i__carry_i_11__2_n_0),
        .I4(\b[5]_i_4_n_0 ),
        .I5(s_regs_wr_en[0]),
        .O(\b[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC000EAAA00000000)) 
    \b[5]_i_3 
       (.I0(\b[7]_i_11_n_0 ),
        .I1(\acc[7]_i_5_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_2_n_0 ),
        .I4(\b[7]_i_12_n_0 ),
        .I5(s_regs_wr_en[2]),
        .O(\b[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4FFFF)) 
    \b[5]_i_4 
       (.I0(\i_mc8051_alu/dvsor_i [4]),
        .I1(\b[5]_i_5_n_0 ),
        .I2(i__carry_i_12_n_0),
        .I3(\i_mc8051_alu/dvsor_i [5]),
        .I4(\dpl[0]_i_5_0 ),
        .O(\b[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \b[5]_i_5 
       (.I0(\i_mc8051_alu/dvsor_i [3]),
        .I1(\b[3]_i_5_n_0 ),
        .I2(i__carry_i_14_n_0),
        .O(\b[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \b[6]_i_1 
       (.I0(\s_help_reg[6]_0 ),
        .I1(s_regs_wr_en[1]),
        .I2(\b[6]_i_2_n_0 ),
        .I3(\psw[7]_i_3_n_0 ),
        .I4(\b[6]_i_3_n_0 ),
        .I5(\b_reg_n_0_[6] ),
        .O(\b[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF800)) 
    \b[6]_i_2 
       (.I0(\b[7]_i_8_n_0 ),
        .I1(\b_reg[7]_0 [3]),
        .I2(\b[6]_i_4_n_0 ),
        .I3(s_regs_wr_en[0]),
        .O(\b[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC000EAAA00000000)) 
    \b[6]_i_3 
       (.I0(\b[7]_i_11_n_0 ),
        .I1(\acc[7]_i_5_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_2_n_0 ),
        .I4(\b[7]_i_12_n_0 ),
        .I5(s_regs_wr_en[2]),
        .O(\b[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h28828888)) 
    \b[6]_i_4 
       (.I0(\b[7]_i_9_n_0 ),
        .I1(i__carry_i_10_n_0),
        .I2(\i_mc8051_alu/dvsor_i [6]),
        .I3(\b[7]_i_17_n_0 ),
        .I4(\dpl[0]_i_5_0 ),
        .O(\b[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0FFFFEEE00000)) 
    \b[7]_i_1 
       (.I0(s_regs_wr_en[1]),
        .I1(\s_help_reg[7]_0 ),
        .I2(\psw[7]_i_3_n_0 ),
        .I3(\b[7]_i_3_n_0 ),
        .I4(\b[7]_i_4_n_0 ),
        .I5(\b_reg_n_0_[7] ),
        .O(\b[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F57D5FD80A82A02)) 
    \b[7]_i_10 
       (.I0(\dpl[0]_i_5_0 ),
        .I1(i__carry_i_10_n_0),
        .I2(\b[7]_i_17_n_0 ),
        .I3(\i_mc8051_alu/dvsor_i [6]),
        .I4(\i_mc8051_alu/dvsor_i [7]),
        .I5(i__carry_i_9_n_0),
        .O(\b[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \b[7]_i_11 
       (.I0(s_regs_wr_en[0]),
        .I1(\b[7]_i_18_n_0 ),
        .I2(s_command[2]),
        .I3(outreg_reg_2[2]),
        .I4(\p0[7]_i_19_n_0 ),
        .I5(\b[7]_i_19_n_0 ),
        .O(\b[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \b[7]_i_12 
       (.I0(\b[7]_i_19_n_0 ),
        .I1(s_regs_wr_en[1]),
        .O(\b[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hD4FF00D4)) 
    \b[7]_i_17 
       (.I0(\i_mc8051_alu/dvsor_i [4]),
        .I1(\b[5]_i_5_n_0 ),
        .I2(i__carry_i_12_n_0),
        .I3(\i_mc8051_alu/dvsor_i [5]),
        .I4(i__carry_i_11__2_n_0),
        .O(\b[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \b[7]_i_18 
       (.I0(outreg_reg_1),
        .I1(outreg_reg_4),
        .O(\b[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \b[7]_i_19 
       (.I0(\dpl[7]_i_4_n_0 ),
        .I1(\p2[7]_i_4_n_0 ),
        .I2(\tcon[0][6]_i_2_n_0 ),
        .I3(\p3[7]_i_4_n_0 ),
        .I4(\sp_reg[6]_0 ),
        .O(\b[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \b[7]_i_23 
       (.I0(\b[7]_i_23_0 ),
        .I1(ip[2]),
        .I2(\i_/b[7]_i_15 ),
        .I3(ie[2]),
        .I4(s_ie1),
        .I5(\b[7]_i_31_n_0 ),
        .O(\ip_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \b[7]_i_3 
       (.I0(\b[7]_i_8_n_0 ),
        .I1(\b_reg[7]_0 [4]),
        .I2(\b[7]_i_9_n_0 ),
        .I3(\b[7]_i_10_n_0 ),
        .I4(s_regs_wr_en[0]),
        .O(\b[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \b[7]_i_31 
       (.I0(\b[7]_i_23_0 ),
        .I1(ip[1]),
        .I2(\b[7]_i_23_1 ),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\b[7]_i_23_2 ),
        .O(\b[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hC000EAAA00000000)) 
    \b[7]_i_4 
       (.I0(\b[7]_i_11_n_0 ),
        .I1(\acc[7]_i_5_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\gprbit[14][7]_i_2_n_0 ),
        .I4(\b[7]_i_12_n_0 ),
        .I5(s_regs_wr_en[2]),
        .O(\b[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \b[7]_i_8 
       (.I0(i__carry_i_15_n_0),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(s_alu_cmd[1]),
        .O(\b[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \b[7]_i_9 
       (.I0(i__carry_i_15_n_0),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(s_alu_cmd[1]),
        .O(\b[7]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \b_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\b[0]_i_1_n_0 ),
        .Q(\b_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \b_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\b[1]_i_1_n_0 ),
        .Q(\b_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \b_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\b[2]_i_1_n_0 ),
        .Q(\b_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \b_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\b[3]_i_1_n_0 ),
        .Q(\b_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \b_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\b[4]_i_1_n_0 ),
        .Q(\b_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \b_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\b[5]_i_1_n_0 ),
        .Q(\b_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \b_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\b[6]_i_1_n_0 ),
        .Q(\b_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \b_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\b[7]_i_1_n_0 ),
        .Q(\b_reg_n_0_[7] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    cy_o0_carry_i_1
       (.I0(\i_mc8051_alu/s_alu_op_b [6]),
        .I1(\i_mc8051_alu/s_alu_op_a [6]),
        .I2(\i_mc8051_alu/s_alu_op_a [7]),
        .I3(\i_mc8051_alu/s_alu_op_b [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    cy_o0_carry_i_10
       (.I0(cy_o0_carry_i_29_n_0),
        .I1(\acc_reg[6]_1_repN_1 ),
        .I2(cy_o0_carry_i_30_n_0),
        .I3(s_reg_data[6]),
        .I4(s_rom_data[6]),
        .I5(cy_o0_carry_i_31_n_0),
        .O(\i_mc8051_alu/s_alu_op_a [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    cy_o0_carry_i_11
       (.I0(cy_o0_carry_i_29_n_0),
        .I1(\acc_reg[7]_0_repN ),
        .I2(cy_o0_carry_i_30_n_0),
        .I3(s_reg_data[7]),
        .I4(s_rom_data[7]),
        .I5(cy_o0_carry_i_31_n_0),
        .O(\i_mc8051_alu/s_alu_op_a [7]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    cy_o0_carry_i_12
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(cy_o0_carry_i_27_n_0),
        .I3(s_reg_data[7]),
        .I4(cy_o0_carry_i_28_n_0),
        .O(\i_mc8051_alu/s_alu_op_b [7]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    cy_o0_carry_i_13
       (.I0(DOUTADOUT[4]),
        .I1(reset),
        .I2(cy_o0_carry_i_27_n_0),
        .I3(s_reg_data[4]),
        .I4(cy_o0_carry_i_28_n_0),
        .O(\i_mc8051_alu/s_alu_op_b [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    cy_o0_carry_i_14
       (.I0(cy_o0_carry_i_29_n_0),
        .I1(\acc_reg[5]_0_repN ),
        .I2(cy_o0_carry_i_30_n_0),
        .I3(s_reg_data[5]),
        .I4(s_rom_data[5]),
        .I5(cy_o0_carry_i_31_n_0),
        .O(\i_mc8051_alu/s_alu_op_a [5]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    cy_o0_carry_i_15
       (.I0(DOUTADOUT[5]),
        .I1(reset),
        .I2(cy_o0_carry_i_27_n_0),
        .I3(s_reg_data[5]),
        .I4(cy_o0_carry_i_28_n_0),
        .O(\i_mc8051_alu/s_alu_op_b [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    cy_o0_carry_i_16
       (.I0(cy_o0_carry_i_29_n_0),
        .I1(\acc_reg[4]_0_repN ),
        .I2(cy_o0_carry_i_30_n_0),
        .I3(s_reg_data[4]),
        .I4(s_rom_data[4]),
        .I5(cy_o0_carry_i_31_n_0),
        .O(\i_mc8051_alu/s_alu_op_a [4]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    cy_o0_carry_i_17
       (.I0(DOUTADOUT[2]),
        .I1(reset),
        .I2(cy_o0_carry_i_27_n_0),
        .I3(s_reg_data[2]),
        .I4(cy_o0_carry_i_28_n_0),
        .O(\i_mc8051_alu/s_alu_op_b [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    cy_o0_carry_i_18
       (.I0(cy_o0_carry_i_29_n_0),
        .I1(\acc_reg[3]_0_repN ),
        .I2(cy_o0_carry_i_30_n_0),
        .I3(s_reg_data[3]),
        .I4(s_rom_data[3]),
        .I5(cy_o0_carry_i_31_n_0),
        .O(\i_mc8051_alu/s_alu_op_a [3]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    cy_o0_carry_i_19
       (.I0(DOUTADOUT[3]),
        .I1(reset),
        .I2(cy_o0_carry_i_27_n_0),
        .I3(s_reg_data[3]),
        .I4(cy_o0_carry_i_28_n_0),
        .O(\i_mc8051_alu/s_alu_op_b [3]));
  LUT4 #(
    .INIT(16'h30B2)) 
    cy_o0_carry_i_2
       (.I0(\i_mc8051_alu/s_alu_op_b [4]),
        .I1(\i_mc8051_alu/s_alu_op_a [5]),
        .I2(\i_mc8051_alu/s_alu_op_b [5]),
        .I3(\i_mc8051_alu/s_alu_op_a [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    cy_o0_carry_i_20
       (.I0(cy_o0_carry_i_29_n_0),
        .I1(\acc_reg[2]_2_repN_1 ),
        .I2(cy_o0_carry_i_30_n_0),
        .I3(s_reg_data[2]),
        .I4(s_rom_data[2]),
        .I5(cy_o0_carry_i_31_n_0),
        .O(\i_mc8051_alu/s_alu_op_a [2]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    cy_o0_carry_i_21
       (.I0(DOUTADOUT[0]),
        .I1(reset),
        .I2(cy_o0_carry_i_27_n_0),
        .I3(s_reg_data[0]),
        .I4(cy_o0_carry_i_28_n_0),
        .O(\i_mc8051_alu/s_alu_op_b [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    cy_o0_carry_i_22
       (.I0(cy_o0_carry_i_29_n_0),
        .I1(\acc_reg[1]_0_repN ),
        .I2(cy_o0_carry_i_30_n_0),
        .I3(s_reg_data[1]),
        .I4(s_rom_data[1]),
        .I5(cy_o0_carry_i_31_n_0),
        .O(\i_mc8051_alu/s_alu_op_a [1]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    cy_o0_carry_i_23
       (.I0(DOUTADOUT[1]),
        .I1(reset),
        .I2(cy_o0_carry_i_27_n_0),
        .I3(s_reg_data[1]),
        .I4(cy_o0_carry_i_28_n_0),
        .O(\i_mc8051_alu/s_alu_op_b [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    cy_o0_carry_i_24
       (.I0(cy_o0_carry_i_29_n_0),
        .I1(\acc_reg[0]_0_repN ),
        .I2(cy_o0_carry_i_30_n_0),
        .I3(s_reg_data[0]),
        .I4(s_rom_data[0]),
        .I5(cy_o0_carry_i_31_n_0),
        .O(\i_mc8051_alu/s_alu_op_a [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    cy_o0_carry_i_25
       (.I0(\i_mc8051_alu/s_alu_op_a [7]),
        .I1(\i_mc8051_alu/s_alu_op_b [7]),
        .I2(\i_mc8051_alu/s_alu_op_a [6]),
        .I3(\i_mc8051_alu/s_alu_op_b [6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    cy_o0_carry_i_26
       (.I0(\i_mc8051_alu/s_alu_op_b [0]),
        .I1(\i_mc8051_alu/s_alu_op_a [0]),
        .O(cy_o0_carry_i_26_n_0));
  LUT6 #(
    .INIT(64'h0840004040008008)) 
    cy_o0_carry_i_27
       (.I0(s_alu_cmd[4]),
        .I1(s_alu_cmd[5]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[3]),
        .I4(s_alu_cmd[0]),
        .I5(s_alu_cmd[1]),
        .O(cy_o0_carry_i_27_n_0));
  LUT6 #(
    .INIT(64'h4000480000484000)) 
    cy_o0_carry_i_28
       (.I0(s_alu_cmd[4]),
        .I1(s_alu_cmd[5]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[3]),
        .I4(s_alu_cmd[0]),
        .I5(s_alu_cmd[1]),
        .O(cy_o0_carry_i_28_n_0));
  LUT6 #(
    .INIT(64'h08A022A02A002820)) 
    cy_o0_carry_i_29
       (.I0(s_alu_cmd[5]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[4]),
        .I3(s_alu_cmd[2]),
        .I4(s_alu_cmd[0]),
        .I5(s_alu_cmd[1]),
        .O(cy_o0_carry_i_29_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    cy_o0_carry_i_3
       (.I0(\i_mc8051_alu/s_alu_op_b [2]),
        .I1(\i_mc8051_alu/s_alu_op_a [3]),
        .I2(\i_mc8051_alu/s_alu_op_b [3]),
        .I3(\i_mc8051_alu/s_alu_op_a [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h0C00008000000000)) 
    cy_o0_carry_i_30
       (.I0(s_alu_cmd[4]),
        .I1(s_alu_cmd[2]),
        .I2(s_alu_cmd[3]),
        .I3(s_alu_cmd[0]),
        .I4(s_alu_cmd[1]),
        .I5(s_alu_cmd[5]),
        .O(cy_o0_carry_i_30_n_0));
  LUT6 #(
    .INIT(64'h0000080000200000)) 
    cy_o0_carry_i_31
       (.I0(s_alu_cmd[5]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[4]),
        .I3(s_alu_cmd[2]),
        .I4(s_alu_cmd[0]),
        .I5(s_alu_cmd[1]),
        .O(cy_o0_carry_i_31_n_0));
  LUT4 #(
    .INIT(16'h30B2)) 
    cy_o0_carry_i_4
       (.I0(\i_mc8051_alu/s_alu_op_b [0]),
        .I1(\i_mc8051_alu/s_alu_op_a [1]),
        .I2(\i_mc8051_alu/s_alu_op_b [1]),
        .I3(\i_mc8051_alu/s_alu_op_a [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cy_o0_carry_i_6
       (.I0(\i_mc8051_alu/s_alu_op_a [5]),
        .I1(\i_mc8051_alu/s_alu_op_b [5]),
        .I2(\i_mc8051_alu/s_alu_op_b [4]),
        .I3(\i_mc8051_alu/s_alu_op_a [4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cy_o0_carry_i_7
       (.I0(\i_mc8051_alu/s_alu_op_a [3]),
        .I1(\i_mc8051_alu/s_alu_op_b [3]),
        .I2(\i_mc8051_alu/s_alu_op_b [2]),
        .I3(\i_mc8051_alu/s_alu_op_a [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h90)) 
    cy_o0_carry_i_8
       (.I0(\i_mc8051_alu/s_alu_op_a [1]),
        .I1(\i_mc8051_alu/s_alu_op_b [1]),
        .I2(cy_o0_carry_i_26_n_0),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFF202020)) 
    cy_o0_carry_i_9
       (.I0(DOUTADOUT[6]),
        .I1(reset),
        .I2(cy_o0_carry_i_27_n_0),
        .I3(s_reg_data[6]),
        .I4(cy_o0_carry_i_28_n_0),
        .O(\i_mc8051_alu/s_alu_op_b [6]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \dph[7]_i_1 
       (.I0(\dpl[7]_i_6_n_0 ),
        .I1(reset_1),
        .I2(\dpl[7]_i_5_n_0 ),
        .I3(\dpl[7]_i_3_n_0 ),
        .I4(reset_0),
        .I5(\s_help_reg[2]_0 ),
        .O(\dph[7]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \dph_reg[0] 
       (.C(clk),
        .CE(\dph[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(L__0[8]));
  FDCE #(
    .INIT(1'b0)) 
    \dph_reg[1] 
       (.C(clk),
        .CE(\dph[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(L__0[9]));
  FDCE #(
    .INIT(1'b0)) 
    \dph_reg[2] 
       (.C(clk),
        .CE(\dph[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(L__0[10]));
  FDCE #(
    .INIT(1'b0)) 
    \dph_reg[3] 
       (.C(clk),
        .CE(\dph[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(L__0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \dph_reg[4] 
       (.C(clk),
        .CE(\dph[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(L__0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \dph_reg[5] 
       (.C(clk),
        .CE(\dph[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(L__0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \dph_reg[6] 
       (.C(clk),
        .CE(\dph[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(L__0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \dph_reg[7] 
       (.C(clk),
        .CE(\dph[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(L__0[15]));
  LUT5 #(
    .INIT(32'hFFFFBA10)) 
    \dpl[0]_i_1 
       (.I0(s_data_mux[3]),
        .I1(s_data_mux[2]),
        .I2(\dpl[0]_i_2_n_0 ),
        .I3(\dpl[0]_i_3_n_0 ),
        .I4(\dpl[0]_i_4_n_0 ),
        .O(\state_reg[2]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFEFEFFFFEAAA)) 
    \dpl[0]_i_10 
       (.I0(\dpl[0]_i_19_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [0]),
        .I2(\i_mc8051_alu/s_alu_op_b [0]),
        .I3(\dpl[2]_i_26_n_0 ),
        .I4(\dpl[5]_i_25_n_0 ),
        .I5(\dpl[2]_i_25_n_0 ),
        .O(\i_mc8051_alu/i_alucore/result_o__0 [0]));
  LUT4 #(
    .INIT(16'h9060)) 
    \dpl[0]_i_11 
       (.I0(\i_mc8051_alu/p_1_in [1]),
        .I1(\i_mc8051_alu/p_1_in [0]),
        .I2(\dpl[7]_i_29_n_0 ),
        .I3(\dpl[0]_i_22_n_0 ),
        .O(\dpl[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[0]_i_12 
       (.I0(O[0]),
        .I1(\dpl[7]_i_32_n_0 ),
        .I2(\dpl[0]_i_5_0 ),
        .I3(\dpl[6]_i_37_n_0 ),
        .O(\dpl[0]_i_12_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \dpl[0]_i_12_comp 
       (.I0(\dpl[7]_i_32_n_0 ),
        .I1(O[0]),
        .I2(\s_alu_data0[0]_repN ),
        .I3(s_alu_data0[5]),
        .O(\dpl[0]_i_12_n_0_repN ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[0]_i_13 
       (.I0(\dpl[6]_i_11_n_0 ),
        .I1(\dpl[7]_i_16_1 [0]),
        .I2(\dpl[6]_i_12_n_0 ),
        .I3(\dpl[7]_i_16_2 [0]),
        .I4(\dpl[7]_i_16_3 [0]),
        .I5(\dpl[6]_i_13_n_0 ),
        .O(\dpl[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \dpl[0]_i_14 
       (.I0(\dpl[6]_i_14_n_0 ),
        .I1(\dpl[7]_i_16_0 [0]),
        .I2(\dpl[0]_i_23_n_0 ),
        .I3(\dpl[0]_i_24_n_0 ),
        .I4(\dpl[0]_i_25_n_0 ),
        .I5(\dpl[0]_i_26_n_0 ),
        .O(\dpl[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[0]_i_15 
       (.I0(\pc_reg_n_0_[0] ),
        .I1(\dpl[7]_i_14_n_0 ),
        .I2(\s_help16_reg_n_0_[0] ),
        .I3(\dpl[7]_i_13_n_0 ),
        .O(\dpl[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    \dpl[0]_i_16 
       (.I0(\dpl[0]_i_27_n_0 ),
        .I1(\tsel_reg_n_0_[0] ),
        .I2(\s_help[7]_i_36_n_0 ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(\dpl[0]_i_28_n_0 ),
        .O(\dpl[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B391A280)) 
    \dpl[0]_i_17 
       (.I0(\s_preadr_reg_n_0_[3] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\s_help[7]_i_8_1 [0]),
        .I3(\tmod_reg[0][6]_0 [0]),
        .I4(sp[0]),
        .I5(\s_help[7]_i_38_n_0 ),
        .O(\dpl[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \dpl[0]_i_18 
       (.I0(\s_help[7]_i_39_n_0 ),
        .I1(\s_preadr_reg_n_0_[2] ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_help[7]_i_8_0 [0]),
        .I4(\pcon_reg_n_0_[0] ),
        .I5(L__0[8]),
        .O(\dpl[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \dpl[0]_i_19 
       (.I0(\dpl[2]_i_22_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [1]),
        .I2(\dpl[0]_i_29_n_0 ),
        .I3(cy_o0_carry_i_26_n_0),
        .I4(\dpl[2]_i_24_n_0 ),
        .I5(\dpl[0]_i_30_n_0 ),
        .O(\dpl[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[0]_i_2 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(data1[0]),
        .I2(\dpl[7]_i_15_n_0 ),
        .I3(\pc_reg_n_0_[0] ),
        .I4(s_alu_data0[0]),
        .I5(\dpl[7]_i_18_n_0 ),
        .O(\dpl[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \dpl[0]_i_20 
       (.I0(\i_mc8051_alu/i_alumux/__3 ),
        .I1(\dpl[0]_i_31_n_0 ),
        .I2(\dpl[0]_i_32_n_0 ),
        .I3(\dpl[0]_i_33_n_0 ),
        .I4(\dpl[0]_i_34_n_0 ),
        .I5(\dpl[0]_i_35_n_0 ),
        .O(\i_mc8051_alu/p_1_in [1]));
  LUT5 #(
    .INIT(32'h0F0FD20F)) 
    \dpl[0]_i_21 
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[0]),
        .I2(\i_mc8051_alu/i_alumux/__3 ),
        .I3(\psw_reg[7]_0 ),
        .I4(\dpl[0]_i_36_n_0 ),
        .O(\i_mc8051_alu/p_1_in [0]));
  LUT5 #(
    .INIT(32'hFFFFF080)) 
    \dpl[0]_i_22 
       (.I0(\acc_reg[0]_0_repN ),
        .I1(\dpl[4]_i_24_n_0 ),
        .I2(\dpl[0]_i_37_n_0 ),
        .I3(\dpl[4]_i_26_n_0 ),
        .I4(\dpl[1]_i_37_n_0 ),
        .O(\dpl[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[0]_i_23 
       (.I0(\dpl[6]_i_22_n_0 ),
        .I1(\dpl[7]_i_26_0 [0]),
        .I2(\dpl[6]_i_23_n_0 ),
        .I3(\dpl[7]_i_26_1 [0]),
        .I4(\dpl[7]_i_26_2 [0]),
        .I5(\dpl[6]_i_24_n_0 ),
        .O(\dpl[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[0]_i_24 
       (.I0(\dpl[6]_i_25_n_0 ),
        .I1(\dpl[7]_i_26_3 [0]),
        .I2(\dpl[6]_i_26_n_0 ),
        .I3(\dpl[7]_i_26_4 [0]),
        .I4(\dpl[7]_i_26_5 [0]),
        .I5(\dpl[6]_i_27_n_0 ),
        .O(\dpl[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[0]_i_25 
       (.I0(\dpl[6]_i_28_n_0 ),
        .I1(\dpl[7]_i_26_6 [0]),
        .I2(\dpl[6]_i_29_n_0 ),
        .I3(\dpl[7]_i_26_7 [0]),
        .I4(\dpl[7]_i_26_8 [0]),
        .I5(\dpl[6]_i_30_n_0 ),
        .O(\dpl[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[0]_i_26 
       (.I0(\dpl[6]_i_31_n_0 ),
        .I1(\dpl[7]_i_26_9 [0]),
        .I2(\dpl[6]_i_32_n_0 ),
        .I3(\dpl[7]_i_26_10 [0]),
        .I4(\dpl[7]_i_26_11 [0]),
        .I5(\dpl[6]_i_33_n_0 ),
        .O(\dpl[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \dpl[0]_i_27 
       (.I0(\dpl[0]_i_38_n_0 ),
        .I1(\s_preadr_reg_n_0_[1] ),
        .I2(\dpl[0]_i_39_n_0 ),
        .I3(\dpl[0]_i_40_n_0 ),
        .I4(\s_help[7]_i_58_n_0 ),
        .I5(\dpl[0]_i_41_n_0 ),
        .O(\dpl[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4E4400004E44)) 
    \dpl[0]_i_28 
       (.I0(\s_help[7]_i_60_n_0 ),
        .I1(p_0_out[0]),
        .I2(reset),
        .I3(\s_help[7]_i_20_0 [0]),
        .I4(\s_help[7]_i_62_n_0 ),
        .I5(\gprbit[15]_17 [0]),
        .O(\dpl[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \dpl[0]_i_29 
       (.I0(\psw_reg[7]_0 ),
        .I1(s_alu_cmd[5]),
        .I2(g0_b3_n_0),
        .I3(g0_b2_n_0),
        .I4(g0_b0_n_0),
        .I5(g0_b1_n_0),
        .O(\dpl[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF55BA10BA10BA10)) 
    \dpl[0]_i_3 
       (.I0(s_data_mux[2]),
        .I1(s_data_mux[1]),
        .I2(\s_help_reg[7]_1 [0]),
        .I3(\dpl[0]_i_6_n_0 ),
        .I4(s_reg_data[0]),
        .I5(\dpl[7]_i_14_n_0 ),
        .O(\dpl[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00C0000000005000)) 
    \dpl[0]_i_30 
       (.I0(\i_mc8051_alu/s_alu_op_a [0]),
        .I1(\i_mc8051_alu/s_alu_op_a [7]),
        .I2(\i_mc8051_alu/s_alu_cmd [2]),
        .I3(\i_mc8051_alu/s_alu_cmd [3]),
        .I4(\i_mc8051_alu/s_alu_cmd [1]),
        .I5(\i_mc8051_alu/s_alu_cmd [0]),
        .O(\dpl[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00DF005000DF00DF)) 
    \dpl[0]_i_31 
       (.I0(s_reg_data[0]),
        .I1(s_alu_cmd[2]),
        .I2(s_alu_cmd[0]),
        .I3(s_alu_cmd[3]),
        .I4(reset),
        .I5(DOUTADOUT[0]),
        .O(\dpl[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h55550001FFFFFFFF)) 
    \dpl[0]_i_32 
       (.I0(s_alu_cmd[3]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[1]),
        .I3(s_alu_cmd[2]),
        .I4(s_alu_cmd[4]),
        .I5(s_alu_cmd[5]),
        .O(\dpl[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h5F00FC00)) 
    \dpl[0]_i_33 
       (.I0(s_alu_cmd[4]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[1]),
        .I3(s_alu_cmd[2]),
        .I4(s_alu_cmd[3]),
        .O(\dpl[0]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \dpl[0]_i_34 
       (.I0(s_alu_cmd[3]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[2]),
        .O(\dpl[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h4404440400044404)) 
    \dpl[0]_i_35 
       (.I0(s_alu_cmd[4]),
        .I1(s_alu_cmd[3]),
        .I2(s_reg_data[0]),
        .I3(s_alu_cmd[0]),
        .I4(DOUTADOUT[0]),
        .I5(reset),
        .O(\dpl[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF9E9FFFF)) 
    \dpl[0]_i_36 
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[0]),
        .I4(s_alu_cmd[5]),
        .I5(s_alu_cmd[4]),
        .O(\dpl[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \dpl[0]_i_37 
       (.I0(s_alu_cmd[2]),
        .I1(\acc_reg[0]_0_repN ),
        .I2(s_alu_cmd[0]),
        .I3(s_reg_data[0]),
        .O(\dpl[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \dpl[0]_i_38 
       (.I0(\s_help[7]_i_79_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\ssel_reg_n_0_[0] ),
        .I4(\s_help[7]_i_35_1 [0]),
        .I5(L__0[0]),
        .O(\dpl[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \dpl[0]_i_39 
       (.I0(\dpl[0]_i_44_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\s_help[7]_i_35_0 [0]),
        .I5(\s_help[7]_i_81_n_0 ),
        .O(\dpl[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \dpl[0]_i_4 
       (.I0(\dpl[3]_i_9_n_0 ),
        .I1(\acc_reg[0]_0_repN_1 ),
        .I2(\dpl[7]_i_14_n_0 ),
        .I3(s_reg_data[0]),
        .I4(\dpl[7]_i_13_n_0 ),
        .I5(\dpl[0]_i_8_n_0 ),
        .O(\dpl[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \dpl[0]_i_40 
       (.I0(\s_help[7]_i_82_n_0 ),
        .I1(\s_preadr_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .I3(\acc_reg[0]_0_repN ),
        .I4(s_p2[0]),
        .I5(s_p0[0]),
        .O(\dpl[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[0]_i_41 
       (.I0(ie[0]),
        .I1(ip[0]),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\tcon_reg_n_0_[0][0] ),
        .I5(\scon_reg[0][0]_0 ),
        .O(\dpl[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    \dpl[0]_i_42 
       (.I0(\s_preadr_reg_n_0_[4] ),
        .I1(\dpl[0]_i_45_n_0 ),
        .I2(\dpl[0]_i_46_n_0 ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .I5(s_ram_data_out[0]),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[0]_i_43 
       (.I0(\dpl[0]_i_48_n_0 ),
        .I1(\dpl[0]_i_49_n_0 ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[2] ),
        .I4(\dpl[0]_i_50_n_0 ),
        .I5(\dpl[0]_i_51_n_0 ),
        .O(\gprbit[15]_17 [0]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \dpl[0]_i_44 
       (.I0(\psw_reg_n_0_[0] ),
        .I1(\b_reg_n_0_[0] ),
        .I2(s_p1[0]),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(s_p3[0]),
        .O(\dpl[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[0]_i_45 
       (.I0(s_r1_b0__0[0]),
        .I1(s_r1_b1__0[0]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b0__0[0]),
        .I5(s_r0_b1__0[0]),
        .O(\dpl[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[0]_i_46 
       (.I0(s_r1_b2__0[0]),
        .I1(s_r1_b3__0[0]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b2__0[0]),
        .I5(s_r0_b3__0[0]),
        .O(\dpl[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[0]_i_48 
       (.I0(\gprbit_reg[5]_10 [0]),
        .I1(\gprbit_reg[7]_8 [0]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[4]_11 [0]),
        .I5(\gprbit_reg[6]_9 [0]),
        .O(\dpl[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[0]_i_49 
       (.I0(\gprbit_reg[13]_2 [0]),
        .I1(\gprbit_reg[15]_0 [0]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[12]_3 [0]),
        .I5(\gprbit_reg[14]_1 [0]),
        .O(\dpl[0]_i_49_n_0 ));
  (* PHYS_OPT_MODIFIED = "PLACEMENT_OPT" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \dpl[0]_i_5 
       (.I0(\dpl[0]_i_9_n_0 ),
        .I1(\i_mc8051_alu/i_alucore/result_o__0 [0]),
        .I2(\dpl[2]_i_12_n_0 ),
        .I3(\dpl[0]_i_11_n_0 ),
        .I4(\dpl[0]_i_12_n_0 ),
        .O(s_alu_data0[0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[0]_i_50 
       (.I0(\gprbit_reg[1]_14 [0]),
        .I1(\gprbit_reg[3]_12 [0]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[0]_15 [0]),
        .I5(\gprbit_reg[2]_13 [0]),
        .O(\dpl[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[0]_i_51 
       (.I0(\gprbit_reg[9]_6 [0]),
        .I1(\gprbit_reg[11]_4 [0]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[8]_7 [0]),
        .I5(\gprbit_reg[10]_5 [0]),
        .O(\dpl[0]_i_51_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'h00000103)) 
    \dpl[0]_i_5_comp 
       (.I0(\dpl[2]_i_12_n_0 ),
        .I1(\dpl[0]_i_9_n_0 ),
        .I2(\dpl[0]_i_11_n_0 ),
        .I3(\i_mc8051_alu/i_alucore/result_o__0 [0]),
        .I4(s_alu_data0[4]),
        .O(\s_alu_data0[0]_repN ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8F888)) 
    \dpl[0]_i_6 
       (.I0(\dpl[7]_i_15_n_0 ),
        .I1(data11[0]),
        .I2(\dpl[7]_i_18_n_0 ),
        .I3(\dpl[0]_i_13_n_0 ),
        .I4(\dpl[0]_i_14_n_0 ),
        .I5(\dpl[0]_i_15_n_0 ),
        .O(\dpl[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \dpl[0]_i_7 
       (.I0(\dpl[0]_i_16_n_0 ),
        .I1(\dpl[0]_i_17_n_0 ),
        .I2(\s_help[7]_i_22_n_0 ),
        .I3(\s_help_reg[7]_2 [0]),
        .I4(\dpl[0]_i_18_n_0 ),
        .I5(\s_help[7]_i_24_n_0 ),
        .O(s_reg_data[0]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \dpl[0]_i_8 
       (.I0(\acc_reg[4]_0_repN_1 ),
        .I1(\dpl[7]_i_18_n_0 ),
        .I2(DOUTADOUT[0]),
        .I3(reset),
        .I4(\dpl[7]_i_15_n_0 ),
        .O(\dpl[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \dpl[0]_i_9 
       (.I0(\dpl[7]_i_53_n_0 ),
        .I1(\psw[2]_i_10_n_0 ),
        .I2(s_helpb_i_22_n_0),
        .I3(\acc_reg[0]_0_repN ),
        .O(\dpl[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBA10)) 
    \dpl[1]_i_1 
       (.I0(s_data_mux[3]),
        .I1(s_data_mux[2]),
        .I2(\dpl[1]_i_2_n_0 ),
        .I3(\dpl[1]_i_3_n_0 ),
        .I4(\dpl[1]_i_4_n_0 ),
        .O(\state_reg[2]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dpl[1]_i_10 
       (.I0(\dpl[7]_i_32_n_0 ),
        .I1(O[1]),
        .O(\dpl[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF080)) 
    \dpl[1]_i_11 
       (.I0(\acc_reg[1]_0_repN ),
        .I1(\dpl[4]_i_24_n_0 ),
        .I2(\dpl[1]_i_24_n_0 ),
        .I3(\dpl[4]_i_26_n_0 ),
        .I4(\dpl[1]_i_25_n_0 ),
        .O(\dpl[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dpl[1]_i_12 
       (.I0(\i_mc8051_alu/p_1_in [2]),
        .I1(\dpl[1]_i_27_n_0 ),
        .O(\dpl[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \dpl[1]_i_13 
       (.I0(\dpl[1]_i_5_0 ),
        .I1(\dpl[6]_i_37_n_0 ),
        .I2(\i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/v_cy13_out ),
        .I3(\dpl[7]_i_49_n_0 ),
        .I4(\acc_reg[1]_0_repN ),
        .I5(s_helpb_i_22_n_0),
        .O(\dpl[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[1]_i_14 
       (.I0(\dpl[6]_i_11_n_0 ),
        .I1(\dpl[7]_i_16_1 [1]),
        .I2(\dpl[6]_i_12_n_0 ),
        .I3(\dpl[7]_i_16_2 [1]),
        .I4(\dpl[7]_i_16_3 [1]),
        .I5(\dpl[6]_i_13_n_0 ),
        .O(\dpl[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \dpl[1]_i_15 
       (.I0(\dpl[6]_i_14_n_0 ),
        .I1(\dpl[7]_i_16_0 [1]),
        .I2(\dpl[1]_i_29_n_0 ),
        .I3(\dpl[1]_i_30_n_0 ),
        .I4(\dpl[1]_i_31_n_0 ),
        .I5(\dpl[1]_i_32_n_0 ),
        .O(\dpl[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dpl[1]_i_16 
       (.I0(\pc_reg_n_0_[1] ),
        .I1(\dpl[7]_i_14_n_0 ),
        .I2(\s_help16_reg_n_0_[1] ),
        .I3(\dpl[7]_i_13_n_0 ),
        .O(\dpl[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    \dpl[1]_i_17 
       (.I0(\dpl[1]_i_33_n_0 ),
        .I1(\tsel_reg_n_0_[1] ),
        .I2(\s_help[7]_i_36_n_0 ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(\dpl[1]_i_34_n_0 ),
        .O(\dpl[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B391A280)) 
    \dpl[1]_i_18 
       (.I0(\s_preadr_reg_n_0_[3] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\s_help[7]_i_8_1 [1]),
        .I3(\tmod_reg[0][6]_0 [1]),
        .I4(sp[1]),
        .I5(\s_help[7]_i_38_n_0 ),
        .O(\dpl[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \dpl[1]_i_19 
       (.I0(\s_help[7]_i_39_n_0 ),
        .I1(\s_preadr_reg_n_0_[2] ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_help[7]_i_8_0 [1]),
        .I4(\pcon_reg_n_0_[1] ),
        .I5(L__0[9]),
        .O(\dpl[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[1]_i_2 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(data1[1]),
        .I2(\dpl[7]_i_15_n_0 ),
        .I3(\pc_reg_n_0_[1] ),
        .I4(s_alu_data0[1]),
        .I5(\dpl[7]_i_18_n_0 ),
        .O(\dpl[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808A88808088888)) 
    \dpl[1]_i_20 
       (.I0(\dpl[7]_i_49_n_0 ),
        .I1(s_cy),
        .I2(s_helpb_i_22_n_0),
        .I3(\acc_reg[3]_0_repN ),
        .I4(\acc_reg[1]_0_repN ),
        .I5(\acc_reg[2]_2_repN_1 ),
        .O(\dpl[1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \dpl[1]_i_21 
       (.I0(\dpl[2]_i_21_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [1]),
        .I2(\dpl[2]_i_22_n_0 ),
        .I3(\i_mc8051_alu/s_alu_op_a [2]),
        .I4(\dpl[1]_i_35_n_0 ),
        .O(\dpl[1]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \dpl[1]_i_22 
       (.I0(\dpl[2]_i_26_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_b [1]),
        .I2(\i_mc8051_alu/s_alu_op_a [1]),
        .O(\dpl[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hBC88)) 
    \dpl[1]_i_23 
       (.I0(\dpl[2]_i_25_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [1]),
        .I2(\i_mc8051_alu/s_alu_op_b [1]),
        .I3(\dpl[2]_i_24_n_0 ),
        .O(\dpl[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \dpl[1]_i_24 
       (.I0(s_alu_cmd[2]),
        .I1(\acc_reg[1]_0_repN ),
        .I2(s_alu_cmd[0]),
        .I3(s_reg_data[1]),
        .O(\dpl[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[1]_i_25 
       (.I0(s_reg_data[1]),
        .I1(\dpl[4]_i_31_n_0 ),
        .I2(\acc_reg[1]_0_repN ),
        .I3(\dpl[4]_i_32_n_0 ),
        .O(\dpl[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h55555555A655A6A6)) 
    \dpl[1]_i_26 
       (.I0(\i_mc8051_alu/i_alumux/__3 ),
        .I1(\psw[6]_i_35_n_0 ),
        .I2(s_reg_data[1]),
        .I3(s_rom_data[1]),
        .I4(\psw[6]_i_36_n_0 ),
        .I5(\psw[6]_i_37_n_0 ),
        .O(\i_mc8051_alu/p_1_in [2]));
  LUT4 #(
    .INIT(16'hEEE8)) 
    \dpl[1]_i_27 
       (.I0(\i_mc8051_alu/p_1_in [0]),
        .I1(\i_mc8051_alu/p_1_in [1]),
        .I2(\dpl[1]_i_36_n_0 ),
        .I3(\dpl[1]_i_37_n_0 ),
        .O(\dpl[1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \dpl[1]_i_28 
       (.I0(s_cy),
        .I1(s_helpb_i_22_n_0),
        .I2(\acc_reg[3]_0_repN ),
        .I3(\acc_reg[1]_0_repN ),
        .I4(\acc_reg[2]_2_repN_1 ),
        .O(\i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/v_cy13_out ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[1]_i_29 
       (.I0(\dpl[6]_i_22_n_0 ),
        .I1(\dpl[7]_i_26_0 [1]),
        .I2(\dpl[6]_i_23_n_0 ),
        .I3(\dpl[7]_i_26_1 [1]),
        .I4(\dpl[7]_i_26_2 [1]),
        .I5(\dpl[6]_i_24_n_0 ),
        .O(\dpl[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF55BA10BA10BA10)) 
    \dpl[1]_i_3 
       (.I0(s_data_mux[2]),
        .I1(s_data_mux[1]),
        .I2(\s_help_reg[7]_1 [1]),
        .I3(\dpl[1]_i_6_n_0 ),
        .I4(s_reg_data[1]),
        .I5(\dpl[7]_i_14_n_0 ),
        .O(\dpl[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[1]_i_30 
       (.I0(\dpl[6]_i_25_n_0 ),
        .I1(\dpl[7]_i_26_3 [1]),
        .I2(\dpl[6]_i_26_n_0 ),
        .I3(\dpl[7]_i_26_4 [1]),
        .I4(\dpl[7]_i_26_5 [1]),
        .I5(\dpl[6]_i_27_n_0 ),
        .O(\dpl[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[1]_i_31 
       (.I0(\dpl[6]_i_28_n_0 ),
        .I1(\dpl[7]_i_26_6 [1]),
        .I2(\dpl[6]_i_29_n_0 ),
        .I3(\dpl[7]_i_26_7 [1]),
        .I4(\dpl[7]_i_26_8 [1]),
        .I5(\dpl[6]_i_30_n_0 ),
        .O(\dpl[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[1]_i_32 
       (.I0(\dpl[6]_i_31_n_0 ),
        .I1(\dpl[7]_i_26_9 [1]),
        .I2(\dpl[6]_i_32_n_0 ),
        .I3(\dpl[7]_i_26_10 [1]),
        .I4(\dpl[7]_i_26_11 [1]),
        .I5(\dpl[6]_i_33_n_0 ),
        .O(\dpl[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \dpl[1]_i_33 
       (.I0(\dpl[1]_i_38_n_0 ),
        .I1(\s_preadr_reg_n_0_[1] ),
        .I2(\dpl[1]_i_39_n_0 ),
        .I3(\dpl[1]_i_40_n_0 ),
        .I4(\s_help[7]_i_58_n_0 ),
        .I5(\dpl[1]_i_41_n_0 ),
        .O(\dpl[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4E4400004E44)) 
    \dpl[1]_i_34 
       (.I0(\s_help[7]_i_60_n_0 ),
        .I1(p_0_out[1]),
        .I2(reset),
        .I3(\s_help[7]_i_20_0 [1]),
        .I4(\s_help[7]_i_62_n_0 ),
        .I5(\gprbit[15]_17 [1]),
        .O(\dpl[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[1]_i_35 
       (.I0(\i_mc8051_alu/s_alu_op_a [0]),
        .I1(\dpl[7]_i_71_n_0 ),
        .I2(\i_mc8051_alu/s_alu_op_b [1]),
        .I3(\dpl[2]_i_25_n_0 ),
        .O(\dpl[1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hC888)) 
    \dpl[1]_i_36 
       (.I0(\dpl[4]_i_26_n_0 ),
        .I1(\dpl[0]_i_37_n_0 ),
        .I2(\dpl[4]_i_24_n_0 ),
        .I3(\acc_reg[0]_0_repN ),
        .O(\dpl[1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[1]_i_37 
       (.I0(s_reg_data[0]),
        .I1(\dpl[4]_i_31_n_0 ),
        .I2(\acc_reg[0]_0_repN ),
        .I3(\dpl[4]_i_32_n_0 ),
        .O(\dpl[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \dpl[1]_i_38 
       (.I0(\s_help[7]_i_79_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\ssel_reg_n_0_[1] ),
        .I4(\s_help[7]_i_35_1 [1]),
        .I5(L__0[1]),
        .O(\dpl[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \dpl[1]_i_39 
       (.I0(\dpl[1]_i_44_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\s_help[7]_i_35_0 [1]),
        .I5(\s_help[7]_i_81_n_0 ),
        .O(\dpl[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \dpl[1]_i_4 
       (.I0(\dpl[3]_i_9_n_0 ),
        .I1(\acc_reg[1]_0_repN_1 ),
        .I2(\dpl[7]_i_14_n_0 ),
        .I3(s_reg_data[1]),
        .I4(\dpl[7]_i_13_n_0 ),
        .I5(\dpl[1]_i_8_n_0 ),
        .O(\dpl[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \dpl[1]_i_40 
       (.I0(\s_help[7]_i_82_n_0 ),
        .I1(\s_preadr_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .I3(\acc_reg[1]_0_repN ),
        .I4(s_p2[1]),
        .I5(s_p0[1]),
        .O(\dpl[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[1]_i_41 
       (.I0(ie[1]),
        .I1(ip[1]),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(s_ie0),
        .I5(s_ti),
        .O(\dpl[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    \dpl[1]_i_42 
       (.I0(\s_preadr_reg_n_0_[4] ),
        .I1(\dpl[1]_i_45_n_0 ),
        .I2(\dpl[1]_i_46_n_0 ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .I5(s_ram_data_out[1]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[1]_i_43 
       (.I0(\dpl[1]_i_48_n_0 ),
        .I1(\dpl[1]_i_49_n_0 ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[2] ),
        .I4(\dpl[1]_i_50_n_0 ),
        .I5(\dpl[1]_i_51_n_0 ),
        .O(\gprbit[15]_17 [1]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \dpl[1]_i_44 
       (.I0(\psw_reg_n_0_[1] ),
        .I1(\b_reg_n_0_[1] ),
        .I2(s_p1[1]),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(s_p3[1]),
        .O(\dpl[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[1]_i_45 
       (.I0(s_r1_b0__0[1]),
        .I1(s_r1_b1__0[1]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b0__0[1]),
        .I5(s_r0_b1__0[1]),
        .O(\dpl[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[1]_i_46 
       (.I0(s_r1_b2__0[1]),
        .I1(s_r1_b3__0[1]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b2__0[1]),
        .I5(s_r0_b3__0[1]),
        .O(\dpl[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[1]_i_48 
       (.I0(\gprbit_reg[5]_10 [1]),
        .I1(\gprbit_reg[7]_8 [1]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[4]_11 [1]),
        .I5(\gprbit_reg[6]_9 [1]),
        .O(\dpl[1]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[1]_i_49 
       (.I0(\gprbit_reg[13]_2 [1]),
        .I1(\gprbit_reg[15]_0 [1]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[12]_3 [1]),
        .I5(\gprbit_reg[14]_1 [1]),
        .O(\dpl[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEFEEE)) 
    \dpl[1]_i_5 
       (.I0(\dpl[1]_i_9_n_0 ),
        .I1(\dpl[1]_i_10_n_0 ),
        .I2(\dpl[1]_i_11_n_0 ),
        .I3(\dpl[7]_i_29_n_0 ),
        .I4(\dpl[1]_i_12_n_0 ),
        .I5(\dpl[1]_i_13_n_0 ),
        .O(s_alu_data0[1]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[1]_i_50 
       (.I0(\gprbit_reg[1]_14 [1]),
        .I1(\gprbit_reg[3]_12 [1]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[0]_15 [1]),
        .I5(\gprbit_reg[2]_13 [1]),
        .O(\dpl[1]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[1]_i_51 
       (.I0(\gprbit_reg[9]_6 [1]),
        .I1(\gprbit_reg[11]_4 [1]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[8]_7 [1]),
        .I5(\gprbit_reg[10]_5 [1]),
        .O(\dpl[1]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8F888)) 
    \dpl[1]_i_6 
       (.I0(\dpl[7]_i_15_n_0 ),
        .I1(data11[1]),
        .I2(\dpl[7]_i_18_n_0 ),
        .I3(\dpl[1]_i_14_n_0 ),
        .I4(\dpl[1]_i_15_n_0 ),
        .I5(\dpl[1]_i_16_n_0 ),
        .O(\dpl[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \dpl[1]_i_7 
       (.I0(\dpl[1]_i_17_n_0 ),
        .I1(\dpl[1]_i_18_n_0 ),
        .I2(\s_help[7]_i_22_n_0 ),
        .I3(\s_help_reg[7]_2 [1]),
        .I4(\dpl[1]_i_19_n_0 ),
        .I5(\s_help[7]_i_24_n_0 ),
        .O(s_reg_data[1]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \dpl[1]_i_8 
       (.I0(\acc_reg[5]_0_repN_1 ),
        .I1(\dpl[7]_i_18_n_0 ),
        .I2(DOUTADOUT[1]),
        .I3(reset),
        .I4(\dpl[7]_i_15_n_0 ),
        .O(\dpl[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \dpl[1]_i_9 
       (.I0(\dpl[1]_i_20_n_0 ),
        .I1(\dpl[1]_i_21_n_0 ),
        .I2(\dpl[1]_i_22_n_0 ),
        .I3(\dpl[5]_i_25_n_0 ),
        .I4(\dpl[1]_i_23_n_0 ),
        .I5(\dpl[2]_i_12_n_0 ),
        .O(\dpl[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBA10)) 
    \dpl[2]_i_1 
       (.I0(s_data_mux[3]),
        .I1(s_data_mux[2]),
        .I2(\dpl[2]_i_2_n_0 ),
        .I3(\dpl[2]_i_3_n_0 ),
        .I4(\dpl[2]_i_4_n_0 ),
        .O(\state_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \dpl[2]_i_10 
       (.I0(\dpl[2]_i_21_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [2]),
        .I2(\dpl[2]_i_22_n_0 ),
        .I3(\i_mc8051_alu/s_alu_op_a [3]),
        .I4(\dpl[2]_i_23_n_0 ),
        .O(\dpl[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFEFEFAFAF0F0)) 
    \dpl[2]_i_11 
       (.I0(\dpl[2]_i_24_n_0 ),
        .I1(\dpl[2]_i_25_n_0 ),
        .I2(\dpl[5]_i_25_n_0 ),
        .I3(\dpl[2]_i_26_n_0 ),
        .I4(\i_mc8051_alu/s_alu_op_b [2]),
        .I5(\i_mc8051_alu/s_alu_op_a [2]),
        .O(\dpl[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \dpl[2]_i_12 
       (.I0(\psw[2]_i_11_n_0 ),
        .I1(\dpl[7]_i_53_n_0 ),
        .I2(s_alu_cmd[5]),
        .O(\dpl[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \dpl[2]_i_13 
       (.I0(\dpl[2]_i_5_0 ),
        .I1(\dpl[6]_i_37_n_0 ),
        .I2(\dpl[2]_i_27_n_0 ),
        .I3(\dpl[7]_i_49_n_0 ),
        .I4(\acc_reg[2]_2_repN_1 ),
        .I5(s_helpb_i_22_n_0),
        .O(\dpl[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF88F88888FF88888)) 
    \dpl[2]_i_14 
       (.I0(\dpl[7]_i_32_n_0 ),
        .I1(O[2]),
        .I2(\i_mc8051_alu/p_1_in [3]),
        .I3(\dpl[2]_i_29_n_0 ),
        .I4(\dpl[7]_i_29_n_0 ),
        .I5(\dpl[2]_i_30_n_0 ),
        .O(\dpl[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[2]_i_15 
       (.I0(\dpl[6]_i_11_n_0 ),
        .I1(\dpl[7]_i_16_1 [2]),
        .I2(\dpl[6]_i_12_n_0 ),
        .I3(\dpl[7]_i_16_2 [2]),
        .I4(\dpl[7]_i_16_3 [2]),
        .I5(\dpl[6]_i_13_n_0 ),
        .O(\dpl[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \dpl[2]_i_16 
       (.I0(\dpl[6]_i_14_n_0 ),
        .I1(\dpl[7]_i_16_0 [2]),
        .I2(\dpl[2]_i_31_n_0 ),
        .I3(\dpl[2]_i_32_n_0 ),
        .I4(\dpl[2]_i_33_n_0 ),
        .I5(\dpl[2]_i_34_n_0 ),
        .O(\dpl[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \dpl[2]_i_17 
       (.I0(\pc_reg_n_0_[1] ),
        .I1(\pc_reg_n_0_[2] ),
        .I2(\dpl[7]_i_14_n_0 ),
        .I3(\s_help16_reg_n_0_[2] ),
        .I4(\dpl[7]_i_13_n_0 ),
        .O(\dpl[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    \dpl[2]_i_18 
       (.I0(\dpl[2]_i_35_n_0 ),
        .I1(\tsel_reg_n_0_[2] ),
        .I2(\s_help[7]_i_36_n_0 ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(\dpl[2]_i_36_n_0 ),
        .O(\dpl[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B391A280)) 
    \dpl[2]_i_19 
       (.I0(\s_preadr_reg_n_0_[3] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\s_help[7]_i_8_1 [2]),
        .I3(\tmod_reg[0][6]_0 [2]),
        .I4(sp[2]),
        .I5(\s_help[7]_i_38_n_0 ),
        .O(\dpl[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[2]_i_2 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(data1[2]),
        .I2(\dpl[7]_i_15_n_0 ),
        .I3(\pc_reg_n_0_[2] ),
        .I4(s_alu_data0[2]),
        .I5(\dpl[7]_i_18_n_0 ),
        .O(\dpl[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \dpl[2]_i_20 
       (.I0(\s_help[7]_i_39_n_0 ),
        .I1(\s_preadr_reg_n_0_[2] ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_help[7]_i_8_0 [2]),
        .I4(\pcon_reg_n_0_[2] ),
        .I5(L__0[10]),
        .O(\dpl[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \dpl[2]_i_21 
       (.I0(g0_b1_n_0),
        .I1(g0_b0_n_0),
        .I2(g0_b2_n_0),
        .I3(g0_b3_n_0),
        .I4(s_alu_cmd[5]),
        .O(\dpl[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00202000)) 
    \dpl[2]_i_22 
       (.I0(g0_b3_n_0),
        .I1(g0_b2_n_0),
        .I2(s_alu_cmd[5]),
        .I3(g0_b1_n_0),
        .I4(g0_b0_n_0),
        .O(\dpl[2]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[2]_i_23 
       (.I0(\i_mc8051_alu/s_alu_op_a [1]),
        .I1(\dpl[7]_i_71_n_0 ),
        .I2(\i_mc8051_alu/s_alu_op_b [2]),
        .I3(\dpl[2]_i_25_n_0 ),
        .O(\dpl[2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \dpl[2]_i_24 
       (.I0(g0_b2_n_0),
        .I1(g0_b1_n_0),
        .I2(s_alu_cmd[5]),
        .I3(g0_b0_n_0),
        .I4(g0_b3_n_0),
        .O(\dpl[2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \dpl[2]_i_25 
       (.I0(g0_b2_n_0),
        .I1(g0_b1_n_0),
        .I2(s_alu_cmd[5]),
        .I3(g0_b0_n_0),
        .I4(g0_b3_n_0),
        .O(\dpl[2]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \dpl[2]_i_26 
       (.I0(g0_b3_n_0),
        .I1(g0_b0_n_0),
        .I2(s_alu_cmd[5]),
        .I3(g0_b1_n_0),
        .I4(g0_b2_n_0),
        .O(\dpl[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hCC00DFFF)) 
    \dpl[2]_i_27 
       (.I0(\acc_reg[2]_2_repN_1 ),
        .I1(\acc_reg[1]_0_repN ),
        .I2(\acc_reg[3]_0_repN ),
        .I3(s_helpb_i_22_n_0),
        .I4(s_cy),
        .O(\dpl[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h55555555A655A6A6)) 
    \dpl[2]_i_28 
       (.I0(\i_mc8051_alu/i_alumux/__3 ),
        .I1(\psw[6]_i_35_n_0 ),
        .I2(s_reg_data[2]),
        .I3(s_rom_data[2]),
        .I4(\psw[6]_i_36_n_0 ),
        .I5(\psw[6]_i_37_n_0 ),
        .O(\i_mc8051_alu/p_1_in [3]));
  LUT3 #(
    .INIT(8'hE8)) 
    \dpl[2]_i_29 
       (.I0(\dpl[1]_i_27_n_0 ),
        .I1(\i_mc8051_alu/p_1_in [2]),
        .I2(\dpl[1]_i_11_n_0 ),
        .O(\dpl[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF55BA10BA10BA10)) 
    \dpl[2]_i_3 
       (.I0(s_data_mux[2]),
        .I1(s_data_mux[1]),
        .I2(\s_help_reg[7]_1 [2]),
        .I3(\dpl[2]_i_6_n_0 ),
        .I4(s_reg_data[2]),
        .I5(\dpl[7]_i_14_n_0 ),
        .O(\dpl[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF080)) 
    \dpl[2]_i_30 
       (.I0(\acc_reg[2]_2_repN_1 ),
        .I1(\dpl[4]_i_24_n_0 ),
        .I2(\dpl[2]_i_37_n_0 ),
        .I3(\dpl[4]_i_26_n_0 ),
        .I4(\dpl[2]_i_38_n_0 ),
        .O(\dpl[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[2]_i_31 
       (.I0(\dpl[6]_i_22_n_0 ),
        .I1(\dpl[7]_i_26_0 [2]),
        .I2(\dpl[6]_i_23_n_0 ),
        .I3(\dpl[7]_i_26_1 [2]),
        .I4(\dpl[7]_i_26_2 [2]),
        .I5(\dpl[6]_i_24_n_0 ),
        .O(\dpl[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[2]_i_32 
       (.I0(\dpl[6]_i_25_n_0 ),
        .I1(\dpl[7]_i_26_3 [2]),
        .I2(\dpl[6]_i_26_n_0 ),
        .I3(\dpl[7]_i_26_4 [2]),
        .I4(\dpl[7]_i_26_5 [2]),
        .I5(\dpl[6]_i_27_n_0 ),
        .O(\dpl[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[2]_i_33 
       (.I0(\dpl[6]_i_28_n_0 ),
        .I1(\dpl[7]_i_26_6 [2]),
        .I2(\dpl[6]_i_29_n_0 ),
        .I3(\dpl[7]_i_26_7 [2]),
        .I4(\dpl[7]_i_26_8 [2]),
        .I5(\dpl[6]_i_30_n_0 ),
        .O(\dpl[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[2]_i_34 
       (.I0(\dpl[6]_i_31_n_0 ),
        .I1(\dpl[7]_i_26_9 [2]),
        .I2(\dpl[6]_i_32_n_0 ),
        .I3(\dpl[7]_i_26_10 [2]),
        .I4(\dpl[7]_i_26_11 [2]),
        .I5(\dpl[6]_i_33_n_0 ),
        .O(\dpl[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \dpl[2]_i_35 
       (.I0(\dpl[2]_i_39_n_0 ),
        .I1(\s_preadr_reg_n_0_[1] ),
        .I2(\dpl[2]_i_40_n_0 ),
        .I3(\dpl[2]_i_41_n_0 ),
        .I4(\s_help[7]_i_58_n_0 ),
        .I5(\dpl[2]_i_42_n_0 ),
        .O(\dpl[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4E4400004E44)) 
    \dpl[2]_i_36 
       (.I0(\s_help[7]_i_60_n_0 ),
        .I1(p_0_out[2]),
        .I2(reset),
        .I3(\s_help[7]_i_20_0 [2]),
        .I4(\s_help[7]_i_62_n_0 ),
        .I5(\gprbit[15]_17 [2]),
        .O(\dpl[2]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \dpl[2]_i_37 
       (.I0(s_alu_cmd[2]),
        .I1(\acc_reg[2]_2_repN_1 ),
        .I2(s_alu_cmd[0]),
        .I3(s_reg_data[2]),
        .O(\dpl[2]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[2]_i_38 
       (.I0(s_reg_data[2]),
        .I1(\dpl[4]_i_31_n_0 ),
        .I2(\acc_reg[2]_2_repN_1 ),
        .I3(\dpl[4]_i_32_n_0 ),
        .O(\dpl[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \dpl[2]_i_39 
       (.I0(\s_help[7]_i_79_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\ssel_reg_n_0_[2] ),
        .I4(\s_help[7]_i_35_1 [2]),
        .I5(L__0[2]),
        .O(\dpl[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \dpl[2]_i_4 
       (.I0(\dpl[3]_i_9_n_0 ),
        .I1(\acc_reg[2]_2_repN_2 ),
        .I2(\dpl[7]_i_14_n_0 ),
        .I3(s_reg_data[2]),
        .I4(\dpl[7]_i_13_n_0 ),
        .I5(\dpl[2]_i_8_n_0 ),
        .O(\dpl[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \dpl[2]_i_40 
       (.I0(\dpl[2]_i_45_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\s_help[7]_i_35_0 [2]),
        .I5(\s_help[7]_i_81_n_0 ),
        .O(\dpl[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \dpl[2]_i_41 
       (.I0(\s_help[7]_i_82_n_0 ),
        .I1(\s_preadr_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .I3(\acc_reg[2]_2_repN ),
        .I4(s_p2[2]),
        .I5(s_p0[2]),
        .O(\dpl[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[2]_i_42 
       (.I0(ie[2]),
        .I1(ip[2]),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\tcon_reg_n_0_[0][2] ),
        .I5(s_all_scon_out[2]),
        .O(\dpl[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    \dpl[2]_i_43 
       (.I0(\s_preadr_reg_n_0_[4] ),
        .I1(\dpl[2]_i_46_n_0 ),
        .I2(\dpl[2]_i_47_n_0 ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .I5(s_ram_data_out[2]),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[2]_i_44 
       (.I0(\dpl[2]_i_49_n_0 ),
        .I1(\dpl[2]_i_50_n_0 ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[2] ),
        .I4(\dpl[2]_i_51_n_0 ),
        .I5(\dpl[2]_i_52_n_0 ),
        .O(\gprbit[15]_17 [2]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \dpl[2]_i_45 
       (.I0(s_ov),
        .I1(\b_reg_n_0_[2] ),
        .I2(s_p1[2]),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(s_p3[2]),
        .O(\dpl[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[2]_i_46 
       (.I0(s_r1_b0__0[2]),
        .I1(s_r1_b1__0[2]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b0__0[2]),
        .I5(s_r0_b1__0[2]),
        .O(\dpl[2]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[2]_i_47 
       (.I0(s_r1_b2__0[2]),
        .I1(s_r1_b3__0[2]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b2__0[2]),
        .I5(s_r0_b3__0[2]),
        .O(\dpl[2]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[2]_i_49 
       (.I0(\gprbit_reg[5]_10 [2]),
        .I1(\gprbit_reg[7]_8 [2]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[4]_11 [2]),
        .I5(\gprbit_reg[6]_9 [2]),
        .O(\dpl[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \dpl[2]_i_5 
       (.I0(\dpl[2]_i_9_n_0 ),
        .I1(\dpl[2]_i_10_n_0 ),
        .I2(\dpl[2]_i_11_n_0 ),
        .I3(\dpl[2]_i_12_n_0 ),
        .I4(\dpl[2]_i_13_n_0 ),
        .I5(\dpl[2]_i_14_n_0 ),
        .O(s_alu_data0[2]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[2]_i_50 
       (.I0(\gprbit_reg[13]_2 [2]),
        .I1(\gprbit_reg[15]_0 [2]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[12]_3 [2]),
        .I5(\gprbit_reg[14]_1 [2]),
        .O(\dpl[2]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[2]_i_51 
       (.I0(\gprbit_reg[1]_14 [2]),
        .I1(\gprbit_reg[3]_12 [2]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[0]_15 [2]),
        .I5(\gprbit_reg[2]_13 [2]),
        .O(\dpl[2]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[2]_i_52 
       (.I0(\gprbit_reg[9]_6 [2]),
        .I1(\gprbit_reg[11]_4 [2]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[8]_7 [2]),
        .I5(\gprbit_reg[10]_5 [2]),
        .O(\dpl[2]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8F888)) 
    \dpl[2]_i_6 
       (.I0(\dpl[7]_i_15_n_0 ),
        .I1(data11[2]),
        .I2(\dpl[7]_i_18_n_0 ),
        .I3(\dpl[2]_i_15_n_0 ),
        .I4(\dpl[2]_i_16_n_0 ),
        .I5(\dpl[2]_i_17_n_0 ),
        .O(\dpl[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \dpl[2]_i_7 
       (.I0(\dpl[2]_i_18_n_0 ),
        .I1(\dpl[2]_i_19_n_0 ),
        .I2(\s_help[7]_i_22_n_0 ),
        .I3(\s_help_reg[7]_2 [2]),
        .I4(\dpl[2]_i_20_n_0 ),
        .I5(\s_help[7]_i_24_n_0 ),
        .O(s_reg_data[2]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \dpl[2]_i_8 
       (.I0(\acc_reg[6]_1_repN_2 ),
        .I1(\dpl[7]_i_18_n_0 ),
        .I2(DOUTADOUT[2]),
        .I3(reset),
        .I4(\dpl[7]_i_15_n_0 ),
        .O(\dpl[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h02AA0000)) 
    \dpl[2]_i_9 
       (.I0(\dpl[7]_i_49_n_0 ),
        .I1(\acc_reg[2]_2_repN_1 ),
        .I2(\acc_reg[1]_0_repN ),
        .I3(s_helpb_i_22_n_0),
        .I4(s_cy),
        .O(\dpl[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBA10)) 
    \dpl[3]_i_1 
       (.I0(s_data_mux[3]),
        .I1(s_data_mux[2]),
        .I2(\dpl[3]_i_2_n_0 ),
        .I3(\dpl[3]_i_3_n_0 ),
        .I4(\dpl[3]_i_4_n_0 ),
        .O(\state_reg[2]_2 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \dpl[3]_i_10 
       (.I0(\acc_reg[7]_0_repN_1 ),
        .I1(\dpl[7]_i_18_n_0 ),
        .I2(DOUTADOUT[3]),
        .I3(reset),
        .I4(\dpl[7]_i_15_n_0 ),
        .O(\dpl[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \dpl[3]_i_11 
       (.I0(\dpl[3]_i_26_n_0 ),
        .I1(\dpl[3]_i_27_n_0 ),
        .I2(\dpl[3]_i_28_n_0 ),
        .I3(\dpl[5]_i_25_n_0 ),
        .I4(\dpl[3]_i_29_n_0 ),
        .I5(\dpl[2]_i_12_n_0 ),
        .O(\dpl[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dpl[3]_i_12 
       (.I0(\dpl[7]_i_32_n_0 ),
        .I1(\b_reg[2]_0 [0]),
        .O(\dpl[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF080)) 
    \dpl[3]_i_13 
       (.I0(\acc_reg[3]_0_repN ),
        .I1(\dpl[4]_i_24_n_0 ),
        .I2(\dpl[3]_i_30_n_0 ),
        .I3(\dpl[4]_i_26_n_0 ),
        .I4(\dpl[3]_i_31_n_0 ),
        .O(\dpl[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dpl[3]_i_14 
       (.I0(\i_mc8051_alu/p_1_in [4]),
        .I1(\psw[6]_i_20_n_0 ),
        .O(\dpl[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF000F888F000F000)) 
    \dpl[3]_i_15 
       (.I0(s_helpb_i_22_n_0),
        .I1(\acc_reg[3]_0_repN ),
        .I2(i__carry_i_14__0_0),
        .I3(\dpl[6]_i_37_n_0 ),
        .I4(\dpl[3]_i_32_n_0 ),
        .I5(\dpl[7]_i_49_n_0 ),
        .O(\dpl[3]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \dpl[3]_i_19 
       (.I0(\pc_reg_n_0_[1] ),
        .I1(\pc_reg_n_0_[2] ),
        .I2(\pc_reg_n_0_[3] ),
        .O(\dpl[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[3]_i_2 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(data1[3]),
        .I2(\dpl[7]_i_15_n_0 ),
        .I3(\pc_reg_n_0_[3] ),
        .I4(s_alu_data0[3]),
        .I5(\dpl[7]_i_18_n_0 ),
        .O(\dpl[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[3]_i_20 
       (.I0(\dpl[6]_i_11_n_0 ),
        .I1(\dpl[7]_i_16_1 [3]),
        .I2(\dpl[6]_i_12_n_0 ),
        .I3(\dpl[7]_i_16_2 [3]),
        .I4(\dpl[7]_i_16_3 [3]),
        .I5(\dpl[6]_i_13_n_0 ),
        .O(\dpl[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \dpl[3]_i_21 
       (.I0(\dpl[6]_i_14_n_0 ),
        .I1(\dpl[7]_i_16_0 [3]),
        .I2(\dpl[3]_i_39_n_0 ),
        .I3(\dpl[3]_i_40_n_0 ),
        .I4(\dpl[3]_i_41_n_0 ),
        .I5(\dpl[3]_i_42_n_0 ),
        .O(\dpl[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[3]_i_22 
       (.I0(data11[3]),
        .I1(\dpl[7]_i_15_n_0 ),
        .I2(\s_help16_reg_n_0_[3] ),
        .I3(\dpl[7]_i_13_n_0 ),
        .O(\dpl[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    \dpl[3]_i_23 
       (.I0(\dpl[3]_i_43_n_0 ),
        .I1(\tsel_reg_n_0_[3] ),
        .I2(\s_help[7]_i_36_n_0 ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(\dpl[3]_i_44_n_0 ),
        .O(\dpl[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B391A280)) 
    \dpl[3]_i_24 
       (.I0(\s_preadr_reg_n_0_[3] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\s_help[7]_i_8_1 [3]),
        .I3(\tmod_reg[0][6]_0 [3]),
        .I4(sp[3]),
        .I5(\s_help[7]_i_38_n_0 ),
        .O(\dpl[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \dpl[3]_i_25 
       (.I0(\s_help[7]_i_39_n_0 ),
        .I1(\s_preadr_reg_n_0_[2] ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_help[7]_i_8_0 [3]),
        .I4(\pcon_reg_n_0_[3] ),
        .I5(L__0[11]),
        .O(\dpl[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0080008000800000)) 
    \dpl[3]_i_26 
       (.I0(\dpl[7]_i_49_n_0 ),
        .I1(s_cy),
        .I2(s_helpb_i_22_n_0),
        .I3(\acc_reg[3]_0_repN ),
        .I4(\acc_reg[1]_0_repN ),
        .I5(\acc_reg[2]_2_repN_1 ),
        .O(\dpl[3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \dpl[3]_i_27 
       (.I0(\dpl[2]_i_21_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [3]),
        .I2(\dpl[2]_i_22_n_0 ),
        .I3(\i_mc8051_alu/s_alu_op_a [4]),
        .I4(\dpl[3]_i_45_n_0 ),
        .O(\dpl[3]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \dpl[3]_i_28 
       (.I0(\dpl[2]_i_26_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_b [3]),
        .I2(\i_mc8051_alu/s_alu_op_a [3]),
        .O(\dpl[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hBC88)) 
    \dpl[3]_i_29 
       (.I0(\dpl[2]_i_25_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [3]),
        .I2(\i_mc8051_alu/s_alu_op_b [3]),
        .I3(\dpl[2]_i_24_n_0 ),
        .O(\dpl[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF55BA10BA10BA10)) 
    \dpl[3]_i_3 
       (.I0(s_data_mux[2]),
        .I1(s_data_mux[1]),
        .I2(\s_help_reg[7]_1 [3]),
        .I3(\dpl[3]_i_7_n_0 ),
        .I4(s_reg_data[3]),
        .I5(\dpl[7]_i_14_n_0 ),
        .O(\dpl[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \dpl[3]_i_30 
       (.I0(s_alu_cmd[2]),
        .I1(\acc_reg[3]_0_repN ),
        .I2(s_alu_cmd[0]),
        .I3(s_reg_data[3]),
        .O(\dpl[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[3]_i_31 
       (.I0(s_reg_data[3]),
        .I1(\dpl[4]_i_31_n_0 ),
        .I2(\acc_reg[3]_0_repN ),
        .I3(\dpl[4]_i_32_n_0 ),
        .O(\dpl[3]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \dpl[3]_i_32 
       (.I0(\acc_reg[1]_0_repN ),
        .I1(\acc_reg[2]_2_repN_1 ),
        .I2(s_helpb_i_22_n_0),
        .O(\dpl[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[3]_i_39 
       (.I0(\dpl[6]_i_22_n_0 ),
        .I1(\dpl[7]_i_26_0 [3]),
        .I2(\dpl[6]_i_23_n_0 ),
        .I3(\dpl[7]_i_26_1 [3]),
        .I4(\dpl[7]_i_26_2 [3]),
        .I5(\dpl[6]_i_24_n_0 ),
        .O(\dpl[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \dpl[3]_i_4 
       (.I0(\dpl[3]_i_9_n_0 ),
        .I1(\acc_reg[3]_0_repN_1 ),
        .I2(\dpl[7]_i_14_n_0 ),
        .I3(s_reg_data[3]),
        .I4(\dpl[7]_i_13_n_0 ),
        .I5(\dpl[3]_i_10_n_0 ),
        .O(\dpl[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[3]_i_40 
       (.I0(\dpl[6]_i_25_n_0 ),
        .I1(\dpl[7]_i_26_3 [3]),
        .I2(\dpl[6]_i_26_n_0 ),
        .I3(\dpl[7]_i_26_4 [3]),
        .I4(\dpl[7]_i_26_5 [3]),
        .I5(\dpl[6]_i_27_n_0 ),
        .O(\dpl[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[3]_i_41 
       (.I0(\dpl[6]_i_28_n_0 ),
        .I1(\dpl[7]_i_26_6 [3]),
        .I2(\dpl[6]_i_29_n_0 ),
        .I3(\dpl[7]_i_26_7 [3]),
        .I4(\dpl[7]_i_26_8 [3]),
        .I5(\dpl[6]_i_30_n_0 ),
        .O(\dpl[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[3]_i_42 
       (.I0(\dpl[6]_i_31_n_0 ),
        .I1(\dpl[7]_i_26_9 [3]),
        .I2(\dpl[6]_i_32_n_0 ),
        .I3(\dpl[7]_i_26_10 [3]),
        .I4(\dpl[7]_i_26_11 [3]),
        .I5(\dpl[6]_i_33_n_0 ),
        .O(\dpl[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \dpl[3]_i_43 
       (.I0(\dpl[3]_i_52_n_0 ),
        .I1(\s_preadr_reg_n_0_[1] ),
        .I2(\dpl[3]_i_53_n_0 ),
        .I3(\dpl[3]_i_54_n_0 ),
        .I4(\s_help[7]_i_58_n_0 ),
        .I5(\dpl[3]_i_55_n_0 ),
        .O(\dpl[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4E4400004E44)) 
    \dpl[3]_i_44 
       (.I0(\s_help[7]_i_60_n_0 ),
        .I1(p_0_out[3]),
        .I2(reset),
        .I3(\s_help[7]_i_20_0 [3]),
        .I4(\s_help[7]_i_62_n_0 ),
        .I5(\gprbit[15]_17 [3]),
        .O(\dpl[3]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[3]_i_45 
       (.I0(\i_mc8051_alu/s_alu_op_a [2]),
        .I1(\dpl[7]_i_71_n_0 ),
        .I2(\i_mc8051_alu/s_alu_op_b [3]),
        .I3(\dpl[2]_i_25_n_0 ),
        .O(\dpl[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEFEEE)) 
    \dpl[3]_i_5 
       (.I0(\dpl[3]_i_11_n_0 ),
        .I1(\dpl[3]_i_12_n_0 ),
        .I2(\dpl[3]_i_13_n_0 ),
        .I3(\dpl[7]_i_29_n_0 ),
        .I4(\dpl[3]_i_14_n_0 ),
        .I5(\dpl[3]_i_15_n_0 ),
        .O(s_alu_data0[3]));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \dpl[3]_i_52 
       (.I0(\s_help[7]_i_79_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\ssel_reg_n_0_[3] ),
        .I4(\s_help[7]_i_35_1 [3]),
        .I5(L__0[3]),
        .O(\dpl[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \dpl[3]_i_53 
       (.I0(\dpl[3]_i_61_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\s_help[7]_i_35_0 [3]),
        .I5(\s_help[7]_i_81_n_0 ),
        .O(\dpl[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \dpl[3]_i_54 
       (.I0(\s_help[7]_i_82_n_0 ),
        .I1(\s_preadr_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .I3(\acc_reg[3]_0_repN ),
        .I4(s_p2[3]),
        .I5(s_p0[3]),
        .O(\dpl[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[3]_i_55 
       (.I0(ie[3]),
        .I1(ip[3]),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(s_ie1),
        .I5(\scon_reg[0][3]_0 ),
        .O(\dpl[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    \dpl[3]_i_56 
       (.I0(\s_preadr_reg_n_0_[4] ),
        .I1(\dpl[3]_i_62_n_0 ),
        .I2(\dpl[3]_i_63_n_0 ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .I5(s_ram_data_out[3]),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[3]_i_57 
       (.I0(\dpl[3]_i_65_n_0 ),
        .I1(\dpl[3]_i_66_n_0 ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[2] ),
        .I4(\dpl[3]_i_67_n_0 ),
        .I5(\dpl[3]_i_68_n_0 ),
        .O(\gprbit[15]_17 [3]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \dpl[3]_i_61 
       (.I0(\psw_reg_n_0_[3] ),
        .I1(\b_reg_n_0_[3] ),
        .I2(s_p1[3]),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(s_p3[3]),
        .O(\dpl[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[3]_i_62 
       (.I0(s_r1_b0__0[3]),
        .I1(s_r1_b1__0[3]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b0__0[3]),
        .I5(s_r0_b1__0[3]),
        .O(\dpl[3]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[3]_i_63 
       (.I0(s_r1_b2__0[3]),
        .I1(s_r1_b3__0[3]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b2__0[3]),
        .I5(s_r0_b3__0[3]),
        .O(\dpl[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[3]_i_65 
       (.I0(\gprbit_reg[5]_10 [3]),
        .I1(\gprbit_reg[7]_8 [3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[4]_11 [3]),
        .I5(\gprbit_reg[6]_9 [3]),
        .O(\dpl[3]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[3]_i_66 
       (.I0(\gprbit_reg[13]_2 [3]),
        .I1(\gprbit_reg[15]_0 [3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[12]_3 [3]),
        .I5(\gprbit_reg[14]_1 [3]),
        .O(\dpl[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[3]_i_67 
       (.I0(\gprbit_reg[1]_14 [3]),
        .I1(\gprbit_reg[3]_12 [3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[0]_15 [3]),
        .I5(\gprbit_reg[2]_13 [3]),
        .O(\dpl[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \dpl[3]_i_68 
       (.I0(\gprbit_reg[9]_6 [3]),
        .I1(\gprbit_reg[11]_4 [3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[8]_7 [3]),
        .I5(\gprbit_reg[10]_5 [3]),
        .O(\dpl[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8F888)) 
    \dpl[3]_i_7 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(\dpl[3]_i_19_n_0 ),
        .I2(\dpl[7]_i_18_n_0 ),
        .I3(\dpl[3]_i_20_n_0 ),
        .I4(\dpl[3]_i_21_n_0 ),
        .I5(\dpl[3]_i_22_n_0 ),
        .O(\dpl[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \dpl[3]_i_8 
       (.I0(\dpl[3]_i_23_n_0 ),
        .I1(\dpl[3]_i_24_n_0 ),
        .I2(\s_help[7]_i_22_n_0 ),
        .I3(\s_help_reg[7]_2 [3]),
        .I4(\dpl[3]_i_25_n_0 ),
        .I5(\s_help[7]_i_24_n_0 ),
        .O(s_reg_data[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \dpl[3]_i_9 
       (.I0(s_data_mux[2]),
        .I1(s_data_mux[3]),
        .O(\dpl[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCAAAAFF00F0F0)) 
    \dpl[4]_i_1 
       (.I0(\dpl[4]_i_2_n_0 ),
        .I1(\dpl[4]_i_3_n_0 ),
        .I2(\dpl[4]_i_4_n_0 ),
        .I3(\dpl[4]_i_5_n_0 ),
        .I4(s_data_mux[2]),
        .I5(s_data_mux[3]),
        .O(\s_help_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \dpl[4]_i_10 
       (.I0(\acc_reg[0]_0_repN_1 ),
        .I1(\dpl[7]_i_18_n_0 ),
        .I2(DOUTADOUT[4]),
        .I3(reset),
        .I4(\dpl[7]_i_15_n_0 ),
        .O(\dpl[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[4]_i_11 
       (.I0(\dpl[6]_i_22_n_0 ),
        .I1(\dpl[7]_i_26_0 [4]),
        .I2(\dpl[6]_i_23_n_0 ),
        .I3(\dpl[7]_i_26_1 [4]),
        .I4(\dpl[7]_i_26_2 [4]),
        .I5(\dpl[6]_i_24_n_0 ),
        .O(\dpl[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[4]_i_12 
       (.I0(\dpl[6]_i_25_n_0 ),
        .I1(\dpl[7]_i_26_3 [4]),
        .I2(\dpl[6]_i_26_n_0 ),
        .I3(\dpl[7]_i_26_4 [4]),
        .I4(\dpl[7]_i_26_5 [4]),
        .I5(\dpl[6]_i_27_n_0 ),
        .O(\dpl[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[4]_i_13 
       (.I0(\dpl[6]_i_28_n_0 ),
        .I1(\dpl[7]_i_26_6 [4]),
        .I2(\dpl[6]_i_29_n_0 ),
        .I3(\dpl[7]_i_26_7 [4]),
        .I4(\dpl[7]_i_26_8 [4]),
        .I5(\dpl[6]_i_30_n_0 ),
        .O(\dpl[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[4]_i_14 
       (.I0(\dpl[6]_i_31_n_0 ),
        .I1(\dpl[7]_i_26_9 [4]),
        .I2(\dpl[6]_i_32_n_0 ),
        .I3(\dpl[7]_i_26_10 [4]),
        .I4(\dpl[7]_i_26_11 [4]),
        .I5(\dpl[6]_i_33_n_0 ),
        .O(\dpl[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \dpl[4]_i_15 
       (.I0(\dpl[4]_i_19_n_0 ),
        .I1(\dpl[4]_i_20_n_0 ),
        .I2(\dpl[4]_i_21_n_0 ),
        .I3(\dpl[5]_i_25_n_0 ),
        .I4(\dpl[4]_i_22_n_0 ),
        .I5(\dpl[2]_i_12_n_0 ),
        .O(\dpl[4]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \dpl[4]_i_16 
       (.I0(\dpl[4]_i_23_n_0 ),
        .I1(\b_reg[2]_0 [1]),
        .I2(\dpl[7]_i_32_n_0 ),
        .O(\dpl[4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF080)) 
    \dpl[4]_i_17 
       (.I0(\acc_reg[4]_0_repN ),
        .I1(\dpl[4]_i_24_n_0 ),
        .I2(\dpl[4]_i_25_n_0 ),
        .I3(\dpl[4]_i_26_n_0 ),
        .I4(\dpl[4]_i_27_n_0 ),
        .O(\dpl[4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \dpl[4]_i_18 
       (.I0(DOUTADOUT[4]),
        .I1(reset),
        .I2(\dpl[4]_i_28_n_0 ),
        .I3(s_reg_data[4]),
        .I4(\dpl[4]_i_29_n_0 ),
        .O(\dpl[4]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0070)) 
    \dpl[4]_i_19 
       (.I0(s_helpb_i_22_n_0),
        .I1(\acc_reg[4]_0_repN ),
        .I2(\dpl[7]_i_49_n_0 ),
        .I3(\dpl[5]_i_20_n_0 ),
        .O(\dpl[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[4]_i_2 
       (.I0(\dpl[7]_i_13_n_0 ),
        .I1(\s_help_reg[7]_1 [4]),
        .I2(\dpl[7]_i_14_n_0 ),
        .I3(\acc_reg[4]_0_repN_1 ),
        .I4(s_reg_data[4]),
        .I5(\dpl[7]_i_15_n_0 ),
        .O(\dpl[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \dpl[4]_i_20 
       (.I0(\dpl[2]_i_21_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [4]),
        .I2(\dpl[2]_i_22_n_0 ),
        .I3(\i_mc8051_alu/s_alu_op_a [5]),
        .I4(\dpl[4]_i_30_n_0 ),
        .O(\dpl[4]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \dpl[4]_i_21 
       (.I0(\dpl[2]_i_26_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_b [4]),
        .I2(\i_mc8051_alu/s_alu_op_a [4]),
        .O(\dpl[4]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hE6C0)) 
    \dpl[4]_i_22 
       (.I0(\i_mc8051_alu/s_alu_op_b [4]),
        .I1(\i_mc8051_alu/s_alu_op_a [4]),
        .I2(\dpl[2]_i_25_n_0 ),
        .I3(\dpl[2]_i_24_n_0 ),
        .O(\dpl[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \dpl[4]_i_23 
       (.I0(\dpl[4]_i_16_0 ),
        .I1(\dpl[6]_i_37_n_0 ),
        .I2(\dpl[5]_i_20_n_0 ),
        .I3(\dpl[7]_i_49_n_0 ),
        .I4(\acc_reg[4]_0_repN ),
        .I5(s_helpb_i_22_n_0),
        .O(\dpl[4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \dpl[4]_i_24 
       (.I0(s_alu_cmd[3]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[4]),
        .I4(s_alu_cmd[5]),
        .O(\dpl[4]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \dpl[4]_i_25 
       (.I0(s_alu_cmd[2]),
        .I1(\acc_reg[4]_0_repN ),
        .I2(s_alu_cmd[0]),
        .I3(s_reg_data[4]),
        .O(\dpl[4]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dpl[4]_i_26 
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[4]),
        .I4(s_alu_cmd[5]),
        .O(\dpl[4]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[4]_i_27 
       (.I0(s_reg_data[4]),
        .I1(\dpl[4]_i_31_n_0 ),
        .I2(\acc_reg[4]_0_repN ),
        .I3(\dpl[4]_i_32_n_0 ),
        .O(\dpl[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000040400)) 
    \dpl[4]_i_28 
       (.I0(s_alu_cmd[4]),
        .I1(s_alu_cmd[5]),
        .I2(s_alu_cmd[3]),
        .I3(s_alu_cmd[2]),
        .I4(s_alu_cmd[1]),
        .I5(s_alu_cmd[0]),
        .O(\dpl[4]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h1A00)) 
    \dpl[4]_i_29 
       (.I0(s_alu_cmd[0]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[3]),
        .I3(i__carry_i_15_n_0),
        .O(\dpl[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8F888)) 
    \dpl[4]_i_3 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(\s_help16[4]_i_2_n_0 ),
        .I2(\dpl[7]_i_18_n_0 ),
        .I3(\dpl[4]_i_6_n_0 ),
        .I4(\dpl[4]_i_7_n_0 ),
        .I5(\dpl[4]_i_8_n_0 ),
        .O(\dpl[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[4]_i_30 
       (.I0(\i_mc8051_alu/s_alu_op_a [3]),
        .I1(\dpl[7]_i_71_n_0 ),
        .I2(\i_mc8051_alu/s_alu_op_b [4]),
        .I3(\dpl[2]_i_25_n_0 ),
        .O(\dpl[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \dpl[4]_i_31 
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[4]),
        .I4(s_alu_cmd[3]),
        .I5(s_alu_cmd[5]),
        .O(\dpl[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000010002003200)) 
    \dpl[4]_i_32 
       (.I0(s_alu_cmd[3]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[0]),
        .I3(s_alu_cmd[5]),
        .I4(s_alu_cmd[4]),
        .I5(s_alu_cmd[2]),
        .O(\dpl[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[4]_i_4 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(data1[4]),
        .I2(\dpl[7]_i_15_n_0 ),
        .I3(\pc_reg_n_0_[4] ),
        .I4(s_alu_data0[4]),
        .I5(\dpl[7]_i_18_n_0 ),
        .O(\dpl[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dpl[4]_i_5 
       (.I0(\dpl[4]_i_10_n_0 ),
        .I1(\dpl[7]_i_13_n_0 ),
        .I2(s_reg_data[4]),
        .I3(\dpl[7]_i_14_n_0 ),
        .I4(\acc_reg[4]_0_repN_1 ),
        .O(\dpl[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[4]_i_6 
       (.I0(\dpl[6]_i_11_n_0 ),
        .I1(\dpl[7]_i_16_1 [4]),
        .I2(\dpl[6]_i_12_n_0 ),
        .I3(\dpl[7]_i_16_2 [4]),
        .I4(\dpl[7]_i_16_3 [4]),
        .I5(\dpl[6]_i_13_n_0 ),
        .O(\dpl[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \dpl[4]_i_7 
       (.I0(\dpl[6]_i_14_n_0 ),
        .I1(\dpl[7]_i_16_0 [4]),
        .I2(\dpl[4]_i_11_n_0 ),
        .I3(\dpl[4]_i_12_n_0 ),
        .I4(\dpl[4]_i_13_n_0 ),
        .I5(\dpl[4]_i_14_n_0 ),
        .O(\dpl[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[4]_i_8 
       (.I0(data11[4]),
        .I1(\dpl[7]_i_15_n_0 ),
        .I2(\s_help16_reg_n_0_[4] ),
        .I3(\dpl[7]_i_13_n_0 ),
        .O(\dpl[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEFEEEFEEFEEE)) 
    \dpl[4]_i_9 
       (.I0(\dpl[4]_i_15_n_0 ),
        .I1(\dpl[4]_i_16_n_0 ),
        .I2(\dpl[4]_i_17_n_0 ),
        .I3(\dpl[7]_i_29_n_0 ),
        .I4(\i_mc8051_alu/R0 ),
        .I5(\dpl[4]_i_18_n_0 ),
        .O(s_alu_data0[4]));
  LUT6 #(
    .INIT(64'hCCCCAAAAFF00F0F0)) 
    \dpl[5]_i_1 
       (.I0(\dpl[5]_i_2_n_0 ),
        .I1(\dpl[5]_i_3_n_0 ),
        .I2(\dpl[5]_i_4_n_0 ),
        .I3(\dpl[5]_i_5_n_0 ),
        .I4(s_data_mux[2]),
        .I5(s_data_mux[3]),
        .O(\s_help_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \dpl[5]_i_10 
       (.I0(\acc_reg[1]_0_repN_1 ),
        .I1(\dpl[7]_i_18_n_0 ),
        .I2(DOUTADOUT[5]),
        .I3(reset),
        .I4(\dpl[7]_i_15_n_0 ),
        .O(\dpl[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[5]_i_11 
       (.I0(\dpl[6]_i_22_n_0 ),
        .I1(\dpl[7]_i_26_0 [5]),
        .I2(\dpl[6]_i_23_n_0 ),
        .I3(\dpl[7]_i_26_1 [5]),
        .I4(\dpl[7]_i_26_2 [5]),
        .I5(\dpl[6]_i_24_n_0 ),
        .O(\dpl[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[5]_i_12 
       (.I0(\dpl[6]_i_25_n_0 ),
        .I1(\dpl[7]_i_26_3 [5]),
        .I2(\dpl[6]_i_26_n_0 ),
        .I3(\dpl[7]_i_26_4 [5]),
        .I4(\dpl[7]_i_26_5 [5]),
        .I5(\dpl[6]_i_27_n_0 ),
        .O(\dpl[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[5]_i_13 
       (.I0(\dpl[6]_i_28_n_0 ),
        .I1(\dpl[7]_i_26_6 [5]),
        .I2(\dpl[6]_i_29_n_0 ),
        .I3(\dpl[7]_i_26_7 [5]),
        .I4(\dpl[7]_i_26_8 [5]),
        .I5(\dpl[6]_i_30_n_0 ),
        .O(\dpl[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[5]_i_14 
       (.I0(\dpl[6]_i_31_n_0 ),
        .I1(\dpl[7]_i_26_9 [5]),
        .I2(\dpl[6]_i_32_n_0 ),
        .I3(\dpl[7]_i_26_10 [5]),
        .I4(\dpl[7]_i_26_11 [5]),
        .I5(\dpl[6]_i_33_n_0 ),
        .O(\dpl[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h2200020002000000)) 
    \dpl[5]_i_15 
       (.I0(\dpl[6]_i_37_n_0 ),
        .I1(\i_mc8051_alu/dvsor_i [3]),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_21_n_0),
        .I4(i__carry_i_18__1_n_0),
        .I5(i__carry_i_19__0_n_0),
        .O(\dpl[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h2DFFD20000000000)) 
    \dpl[5]_i_16 
       (.I0(\acc_reg[4]_0_repN ),
        .I1(\dpl[5]_i_20_n_0 ),
        .I2(\acc_reg[5]_0_repN ),
        .I3(s_helpb_i_22_n_0),
        .I4(\i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/v_tmpda1__0 ),
        .I5(\dpl[7]_i_49_n_0 ),
        .O(\dpl[5]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dpl[5]_i_17 
       (.I0(\dpl[6]_i_39_n_0 ),
        .I1(\dpl[6]_i_40_n_0 ),
        .O(\dpl[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAACACCCCCC5C555)) 
    \dpl[5]_i_18 
       (.I0(\i_mc8051_alu/i_alumux/__3 ),
        .I1(\dpl[4]_i_18_n_0 ),
        .I2(\dpl[3]_i_13_n_0 ),
        .I3(\i_mc8051_alu/p_1_in [4]),
        .I4(\psw[6]_i_20_n_0 ),
        .I5(\dpl[4]_i_17_n_0 ),
        .O(\dpl[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \dpl[5]_i_19 
       (.I0(\dpl[5]_i_22_n_0 ),
        .I1(\dpl[5]_i_23_n_0 ),
        .I2(\dpl[5]_i_24_n_0 ),
        .I3(\dpl[5]_i_25_n_0 ),
        .I4(\dpl[5]_i_26_n_0 ),
        .I5(\dpl[2]_i_12_n_0 ),
        .O(\dpl[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[5]_i_2 
       (.I0(\dpl[7]_i_13_n_0 ),
        .I1(\s_help_reg[7]_1 [5]),
        .I2(\dpl[7]_i_14_n_0 ),
        .I3(\acc_reg[5]_0_repN_1 ),
        .I4(s_reg_data[5]),
        .I5(\dpl[7]_i_15_n_0 ),
        .O(\dpl[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \dpl[5]_i_20 
       (.I0(s_helpb_i_22_n_0),
        .I1(\acc_reg[3]_0_repN ),
        .I2(\acc_reg[1]_0_repN ),
        .I3(\acc_reg[2]_2_repN_1 ),
        .O(\dpl[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    \dpl[5]_i_21 
       (.I0(\psw_reg[7]_0 ),
        .I1(\acc_reg[6]_1_repN_1 ),
        .I2(\dpl[7]_i_70_n_0 ),
        .I3(\acc_reg[5]_0_repN ),
        .I4(\acc_reg[7]_0_repN ),
        .I5(s_helpb_i_22_n_0),
        .O(\i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/v_tmpda1__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dpl[5]_i_22 
       (.I0(\dpl[7]_i_32_n_0 ),
        .I1(\b_reg[2]_0 [2]),
        .O(\dpl[5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \dpl[5]_i_23 
       (.I0(\dpl[2]_i_21_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [5]),
        .I2(\dpl[2]_i_22_n_0 ),
        .I3(\i_mc8051_alu/s_alu_op_a [6]),
        .I4(\dpl[5]_i_27_n_0 ),
        .O(\dpl[5]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \dpl[5]_i_24 
       (.I0(\dpl[2]_i_26_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_b [5]),
        .I2(\i_mc8051_alu/s_alu_op_a [5]),
        .O(\dpl[5]_i_24_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFB000000000000)) 
    \dpl[5]_i_25 
       (.I0(\dpl[5]_i_28_n_0 ),
        .I1(S[3]),
        .I2(\dpl[5]_i_29_n_0 ),
        .I3(\dpl[5]_i_30_n_0 ),
        .I4(\dpl[5]_i_31_n_0 ),
        .I5(\dpl[5]_i_32_n_0 ),
        .O(\dpl[5]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hBC88)) 
    \dpl[5]_i_26 
       (.I0(\dpl[2]_i_25_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [5]),
        .I2(\i_mc8051_alu/s_alu_op_b [5]),
        .I3(\dpl[2]_i_24_n_0 ),
        .O(\dpl[5]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[5]_i_27 
       (.I0(\i_mc8051_alu/s_alu_op_a [4]),
        .I1(\dpl[7]_i_71_n_0 ),
        .I2(\i_mc8051_alu/s_alu_op_b [5]),
        .I3(\dpl[2]_i_25_n_0 ),
        .O(\dpl[5]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dpl[5]_i_28 
       (.I0(\i_mc8051_alu/s_alu_op_a [2]),
        .I1(\i_mc8051_alu/s_alu_op_b [2]),
        .I2(\i_mc8051_alu/s_alu_op_b [1]),
        .I3(\i_mc8051_alu/s_alu_op_a [1]),
        .O(\dpl[5]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dpl[5]_i_29 
       (.I0(\i_mc8051_alu/s_alu_op_a [4]),
        .I1(\i_mc8051_alu/s_alu_op_b [4]),
        .I2(\i_mc8051_alu/s_alu_op_b [3]),
        .I3(\i_mc8051_alu/s_alu_op_a [3]),
        .O(\dpl[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8F888)) 
    \dpl[5]_i_3 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(\s_help16[5]_i_2_n_0 ),
        .I2(\dpl[7]_i_18_n_0 ),
        .I3(\dpl[5]_i_6_n_0 ),
        .I4(\dpl[5]_i_7_n_0 ),
        .I5(\dpl[5]_i_8_n_0 ),
        .O(\dpl[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dpl[5]_i_30 
       (.I0(\i_mc8051_alu/s_alu_op_a [0]),
        .I1(\i_mc8051_alu/s_alu_op_b [0]),
        .I2(\i_mc8051_alu/s_alu_op_b [5]),
        .I3(\i_mc8051_alu/s_alu_op_a [5]),
        .O(\dpl[5]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dpl[5]_i_31 
       (.I0(\i_mc8051_alu/s_alu_cmd [0]),
        .I1(\i_mc8051_alu/s_alu_cmd [1]),
        .O(\dpl[5]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \dpl[5]_i_32 
       (.I0(g0_b2_n_0),
        .I1(g0_b3_n_0),
        .I2(s_alu_cmd[5]),
        .O(\dpl[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[5]_i_4 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(data1[5]),
        .I2(\dpl[7]_i_15_n_0 ),
        .I3(\pc_reg_n_0_[5] ),
        .I4(s_alu_data0[5]),
        .I5(\dpl[7]_i_18_n_0 ),
        .O(\dpl[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dpl[5]_i_5 
       (.I0(\dpl[5]_i_10_n_0 ),
        .I1(\dpl[7]_i_13_n_0 ),
        .I2(s_reg_data[5]),
        .I3(\dpl[7]_i_14_n_0 ),
        .I4(\acc_reg[5]_0_repN_1 ),
        .O(\dpl[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[5]_i_6 
       (.I0(\dpl[6]_i_11_n_0 ),
        .I1(\dpl[7]_i_16_1 [5]),
        .I2(\dpl[6]_i_12_n_0 ),
        .I3(\dpl[7]_i_16_2 [5]),
        .I4(\dpl[7]_i_16_3 [5]),
        .I5(\dpl[6]_i_13_n_0 ),
        .O(\dpl[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \dpl[5]_i_7 
       (.I0(\dpl[6]_i_14_n_0 ),
        .I1(\dpl[7]_i_16_0 [5]),
        .I2(\dpl[5]_i_11_n_0 ),
        .I3(\dpl[5]_i_12_n_0 ),
        .I4(\dpl[5]_i_13_n_0 ),
        .I5(\dpl[5]_i_14_n_0 ),
        .O(\dpl[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[5]_i_8 
       (.I0(data11[5]),
        .I1(\dpl[7]_i_15_n_0 ),
        .I2(\s_help16_reg_n_0_[5] ),
        .I3(\dpl[7]_i_13_n_0 ),
        .O(\dpl[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEFE)) 
    \dpl[5]_i_9 
       (.I0(\dpl[5]_i_15_n_0 ),
        .I1(\dpl[5]_i_16_n_0 ),
        .I2(\dpl[7]_i_29_n_0 ),
        .I3(\dpl[5]_i_17_n_0 ),
        .I4(\dpl[5]_i_18_n_0 ),
        .I5(\dpl[5]_i_19_n_0 ),
        .O(s_alu_data0[5]));
  LUT6 #(
    .INIT(64'hCCCCAAAAFF00F0F0)) 
    \dpl[6]_i_1 
       (.I0(\dpl[6]_i_2_n_0 ),
        .I1(\dpl[6]_i_3_n_0 ),
        .I2(\dpl[6]_i_4_n_0 ),
        .I3(\dpl[6]_i_5_n_0 ),
        .I4(s_data_mux[2]),
        .I5(s_data_mux[3]),
        .O(\s_help_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \dpl[6]_i_10 
       (.I0(\acc_reg[2]_2_repN_2 ),
        .I1(\dpl[7]_i_18_n_0 ),
        .I2(DOUTADOUT[6]),
        .I3(reset),
        .I4(\dpl[7]_i_15_n_0 ),
        .O(\dpl[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \dpl[6]_i_11 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[13]),
        .I5(L__0[14]),
        .O(\dpl[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dpl[6]_i_12 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[13]),
        .I5(L__0[14]),
        .O(\dpl[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \dpl[6]_i_13 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \dpl[6]_i_14 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[6]_i_15 
       (.I0(\dpl[6]_i_22_n_0 ),
        .I1(\dpl[7]_i_26_0 [6]),
        .I2(\dpl[6]_i_23_n_0 ),
        .I3(\dpl[7]_i_26_1 [6]),
        .I4(\dpl[7]_i_26_2 [6]),
        .I5(\dpl[6]_i_24_n_0 ),
        .O(\dpl[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[6]_i_16 
       (.I0(\dpl[6]_i_25_n_0 ),
        .I1(\dpl[7]_i_26_3 [6]),
        .I2(\dpl[6]_i_26_n_0 ),
        .I3(\dpl[7]_i_26_4 [6]),
        .I4(\dpl[7]_i_26_5 [6]),
        .I5(\dpl[6]_i_27_n_0 ),
        .O(\dpl[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[6]_i_17 
       (.I0(\dpl[6]_i_28_n_0 ),
        .I1(\dpl[7]_i_26_6 [6]),
        .I2(\dpl[6]_i_29_n_0 ),
        .I3(\dpl[7]_i_26_7 [6]),
        .I4(\dpl[7]_i_26_8 [6]),
        .I5(\dpl[6]_i_30_n_0 ),
        .O(\dpl[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[6]_i_18 
       (.I0(\dpl[6]_i_31_n_0 ),
        .I1(\dpl[7]_i_26_9 [6]),
        .I2(\dpl[6]_i_32_n_0 ),
        .I3(\dpl[7]_i_26_10 [6]),
        .I4(\dpl[7]_i_26_11 [6]),
        .I5(\dpl[6]_i_33_n_0 ),
        .O(\dpl[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEAEEEAEEEA)) 
    \dpl[6]_i_19 
       (.I0(\dpl[6]_i_34_n_0 ),
        .I1(\dpl[2]_i_12_n_0 ),
        .I2(\dpl[6]_i_35_n_0 ),
        .I3(\dpl[6]_i_36_n_0 ),
        .I4(\dpl[6]_i_37_n_0 ),
        .I5(\dpl[6]_i_38_n_0 ),
        .O(\dpl[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[6]_i_2 
       (.I0(\dpl[7]_i_13_n_0 ),
        .I1(\s_help_reg[7]_1 [6]),
        .I2(\dpl[7]_i_14_n_0 ),
        .I3(\acc_reg[6]_1_repN_2 ),
        .I4(s_reg_data[6]),
        .I5(\dpl[7]_i_15_n_0 ),
        .O(\dpl[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dpl[6]_i_20 
       (.I0(\dpl[7]_i_55_n_0 ),
        .I1(\dpl[7]_i_57_n_0 ),
        .O(\dpl[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFBB9FDD998809110)) 
    \dpl[6]_i_21 
       (.I0(\i_mc8051_alu/i_alumux/__3 ),
        .I1(\dpl[6]_i_39_n_0 ),
        .I2(\dpl[4]_i_18_n_0 ),
        .I3(\i_mc8051_alu/R0 ),
        .I4(\dpl[4]_i_17_n_0 ),
        .I5(\dpl[6]_i_40_n_0 ),
        .O(\dpl[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dpl[6]_i_22 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dpl[6]_i_23 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[13]),
        .I5(L__0[14]),
        .O(\dpl[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dpl[6]_i_24 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[13]),
        .I5(L__0[14]),
        .O(\dpl[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h000F000F000F010F)) 
    \dpl[6]_i_25 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \dpl[6]_i_26 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dpl[6]_i_27 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \dpl[6]_i_28 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \dpl[6]_i_29 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8F888)) 
    \dpl[6]_i_3 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(\s_help16[6]_i_2_n_0 ),
        .I2(\dpl[7]_i_18_n_0 ),
        .I3(\dpl[6]_i_6_n_0 ),
        .I4(\dpl[6]_i_7_n_0 ),
        .I5(\dpl[6]_i_8_n_0 ),
        .O(\dpl[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \dpl[6]_i_30 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \dpl[6]_i_31 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \dpl[6]_i_32 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dpl[6]_i_33 
       (.I0(L__0[15]),
        .I1(L__0[12]),
        .I2(reset),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[14]),
        .I5(L__0[13]),
        .O(\dpl[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hC48C084088008800)) 
    \dpl[6]_i_34 
       (.I0(\i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/v_tmpda1__0 ),
        .I1(\dpl[7]_i_49_n_0 ),
        .I2(\acc_reg[5]_0_repN ),
        .I3(\dpl[7]_i_70_n_0 ),
        .I4(\acc_reg[6]_1_repN_1 ),
        .I5(s_helpb_i_22_n_0),
        .O(\dpl[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFEFEFAFAF0F0)) 
    \dpl[6]_i_35 
       (.I0(\dpl[2]_i_24_n_0 ),
        .I1(\dpl[2]_i_25_n_0 ),
        .I2(\dpl[5]_i_25_n_0 ),
        .I3(\dpl[2]_i_26_n_0 ),
        .I4(\i_mc8051_alu/s_alu_op_b [6]),
        .I5(\i_mc8051_alu/s_alu_op_a [6]),
        .O(\dpl[6]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \dpl[6]_i_36 
       (.I0(\dpl[2]_i_21_n_0 ),
        .I1(\i_mc8051_alu/s_alu_op_a [6]),
        .I2(\dpl[2]_i_22_n_0 ),
        .I3(\i_mc8051_alu/s_alu_op_a [7]),
        .I4(\dpl[6]_i_41_n_0 ),
        .O(\dpl[6]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \dpl[6]_i_37 
       (.I0(s_alu_cmd[5]),
        .I1(\psw[2]_i_10_n_0 ),
        .I2(\dpl[7]_i_53_n_0 ),
        .I3(\psw[2]_i_11_n_0 ),
        .O(\dpl[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8A8F008F00000000)) 
    \dpl[6]_i_38 
       (.I0(i__carry_i_13__3_n_0),
        .I1(\acc_reg[6]_1_repN_1 ),
        .I2(\state_reg[2]_6 ),
        .I3(\i_mc8051_alu/dvsor_i [1]),
        .I4(\acc_reg[7]_0_repN ),
        .I5(i__carry_i_20_n_0),
        .O(\dpl[6]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF080)) 
    \dpl[6]_i_39 
       (.I0(\acc_reg[5]_0_repN ),
        .I1(\dpl[4]_i_24_n_0 ),
        .I2(\dpl[6]_i_42_n_0 ),
        .I3(\dpl[4]_i_26_n_0 ),
        .I4(\dpl[6]_i_43_n_0 ),
        .O(\dpl[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[6]_i_4 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(data1[6]),
        .I2(\dpl[7]_i_15_n_0 ),
        .I3(\pc_reg_n_0_[6] ),
        .I4(s_alu_data0[6]),
        .I5(\dpl[7]_i_18_n_0 ),
        .O(\dpl[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \dpl[6]_i_40 
       (.I0(DOUTADOUT[5]),
        .I1(reset),
        .I2(\dpl[4]_i_28_n_0 ),
        .I3(s_reg_data[5]),
        .I4(\dpl[4]_i_29_n_0 ),
        .O(\dpl[6]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[6]_i_41 
       (.I0(\i_mc8051_alu/s_alu_op_a [5]),
        .I1(\dpl[7]_i_71_n_0 ),
        .I2(\i_mc8051_alu/s_alu_op_b [6]),
        .I3(\dpl[2]_i_25_n_0 ),
        .O(\dpl[6]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \dpl[6]_i_42 
       (.I0(s_alu_cmd[2]),
        .I1(\acc_reg[5]_0_repN ),
        .I2(s_alu_cmd[0]),
        .I3(s_reg_data[5]),
        .O(\dpl[6]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[6]_i_43 
       (.I0(s_reg_data[5]),
        .I1(\dpl[4]_i_31_n_0 ),
        .I2(\acc_reg[5]_0_repN ),
        .I3(\dpl[4]_i_32_n_0 ),
        .O(\dpl[6]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dpl[6]_i_5 
       (.I0(\dpl[6]_i_10_n_0 ),
        .I1(\dpl[7]_i_13_n_0 ),
        .I2(s_reg_data[6]),
        .I3(\dpl[7]_i_14_n_0 ),
        .I4(\acc_reg[6]_1_repN_2 ),
        .O(\dpl[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[6]_i_6 
       (.I0(\dpl[6]_i_11_n_0 ),
        .I1(\dpl[7]_i_16_1 [6]),
        .I2(\dpl[6]_i_12_n_0 ),
        .I3(\dpl[7]_i_16_2 [6]),
        .I4(\dpl[7]_i_16_3 [6]),
        .I5(\dpl[6]_i_13_n_0 ),
        .O(\dpl[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \dpl[6]_i_7 
       (.I0(\dpl[6]_i_14_n_0 ),
        .I1(\dpl[7]_i_16_0 [6]),
        .I2(\dpl[6]_i_15_n_0 ),
        .I3(\dpl[6]_i_16_n_0 ),
        .I4(\dpl[6]_i_17_n_0 ),
        .I5(\dpl[6]_i_18_n_0 ),
        .O(\dpl[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[6]_i_8 
       (.I0(data11[6]),
        .I1(\dpl[7]_i_15_n_0 ),
        .I2(\s_help16_reg_n_0_[6] ),
        .I3(\dpl[7]_i_13_n_0 ),
        .O(\dpl[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAEEAAEEAAE)) 
    \dpl[6]_i_9 
       (.I0(\dpl[6]_i_19_n_0 ),
        .I1(\dpl[7]_i_29_n_0 ),
        .I2(\dpl[6]_i_20_n_0 ),
        .I3(\dpl[6]_i_21_n_0 ),
        .I4(\dpl[7]_i_32_n_0 ),
        .I5(\b_reg[2]_0 [3]),
        .O(s_alu_data0[6]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \dpl[7]_i_1 
       (.I0(\dpl[7]_i_3_n_0 ),
        .I1(reset_0),
        .I2(\dpl[7]_i_4_n_0 ),
        .I3(\dpl[7]_i_5_n_0 ),
        .I4(\dpl[7]_i_6_n_0 ),
        .O(\dpl[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dpl[7]_i_10 
       (.I0(\dpl[7]_i_19_n_0 ),
        .I1(\dpl[7]_i_13_n_0 ),
        .I2(s_reg_data[7]),
        .I3(\dpl[7]_i_14_n_0 ),
        .I4(\acc_reg[7]_0_repN_1 ),
        .O(\dpl[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dpl[7]_i_13 
       (.I0(s_data_mux[1]),
        .I1(s_data_mux[0]),
        .O(\dpl[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dpl[7]_i_14 
       (.I0(s_data_mux[1]),
        .I1(s_data_mux[0]),
        .O(\dpl[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dpl[7]_i_15 
       (.I0(s_data_mux[0]),
        .I1(s_data_mux[1]),
        .O(\dpl[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hE0FFFFE0E0E0E0E0)) 
    \dpl[7]_i_16 
       (.I0(\dpl[7]_i_26_n_0 ),
        .I1(\dpl[7]_i_27_n_0 ),
        .I2(\dpl[7]_i_18_n_0 ),
        .I3(\s_help16[7]_i_2_n_0 ),
        .I4(\pc_reg_n_0_[7] ),
        .I5(\dpl[7]_i_14_n_0 ),
        .O(\dpl[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAEEAAEEAAE)) 
    \dpl[7]_i_17 
       (.I0(\acc_reg[6]_0 ),
        .I1(\dpl[7]_i_29_n_0 ),
        .I2(\dpl[7]_i_30_n_0 ),
        .I3(\dpl[7]_i_31_n_0 ),
        .I4(\dpl[7]_i_32_n_0 ),
        .I5(\b_reg[2]_0 [4]),
        .O(s_alu_data0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \dpl[7]_i_18 
       (.I0(s_data_mux[1]),
        .I1(s_data_mux[0]),
        .O(\dpl[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \dpl[7]_i_19 
       (.I0(\acc_reg[3]_0_repN_1 ),
        .I1(\dpl[7]_i_18_n_0 ),
        .I2(DOUTADOUT[7]),
        .I3(reset),
        .I4(\dpl[7]_i_15_n_0 ),
        .O(\dpl[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCAAAAFF00F0F0)) 
    \dpl[7]_i_2 
       (.I0(\dpl[7]_i_7_n_0 ),
        .I1(\dpl[7]_i_8_n_0 ),
        .I2(\dpl[7]_i_9_n_0 ),
        .I3(\dpl[7]_i_10_n_0 ),
        .I4(s_data_mux[2]),
        .I5(s_data_mux[3]),
        .O(\s_help_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \dpl[7]_i_26 
       (.I0(\dpl[6]_i_14_n_0 ),
        .I1(\dpl[7]_i_16_0 [7]),
        .I2(\dpl[7]_i_44_n_0 ),
        .I3(\dpl[7]_i_45_n_0 ),
        .I4(\dpl[7]_i_46_n_0 ),
        .I5(\dpl[7]_i_47_n_0 ),
        .O(\dpl[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[7]_i_27 
       (.I0(\dpl[6]_i_11_n_0 ),
        .I1(\dpl[7]_i_16_1 [7]),
        .I2(\dpl[6]_i_12_n_0 ),
        .I3(\dpl[7]_i_16_2 [7]),
        .I4(\dpl[7]_i_16_3 [7]),
        .I5(\dpl[6]_i_13_n_0 ),
        .O(\dpl[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF848484)) 
    \dpl[7]_i_28 
       (.I0(\i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/L ),
        .I1(\dpl[7]_i_49_n_0 ),
        .I2(\dpl[7]_i_50_n_0 ),
        .I3(\dpl[2]_i_12_n_0 ),
        .I4(\i_mc8051_alu/i_alucore/result_o__0 [7]),
        .I5(\dpl[7]_i_52_n_0 ),
        .O(\acc_reg[6]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \dpl[7]_i_29 
       (.I0(\psw[2]_i_11_n_0 ),
        .I1(\dpl[7]_i_53_n_0 ),
        .I2(s_alu_cmd[5]),
        .O(\dpl[7]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dpl[7]_i_3 
       (.I0(L),
        .I1(\s_r0_b0[7]_i_2_n_0 ),
        .O(\dpl[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCBFB8083)) 
    \dpl[7]_i_30 
       (.I0(\dpl[7]_i_54_n_0 ),
        .I1(\i_mc8051_alu/i_alumux/__3 ),
        .I2(\dpl[7]_i_55_n_0 ),
        .I3(\dpl[7]_i_56_n_0 ),
        .I4(\dpl[7]_i_57_n_0 ),
        .O(\dpl[7]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dpl[7]_i_31 
       (.I0(\i_mc8051_alu/L0 ),
        .I1(\i_mc8051_alu/p_3_in ),
        .O(\dpl[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \dpl[7]_i_32 
       (.I0(s_alu_cmd[5]),
        .I1(\psw[2]_i_10_n_0 ),
        .I2(\dpl[7]_i_53_n_0 ),
        .I3(\psw[2]_i_11_n_0 ),
        .O(\dpl[7]_i_32_n_0 ));
  (* PHYS_OPT_MODIFIED = "EQU_REWIRE_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \dpl[7]_i_38 
       (.I0(DOUTADOUT[4]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[4]),
        .O(outreg_reg_9));
  LUT2 #(
    .INIT(4'hE)) 
    \dpl[7]_i_4 
       (.I0(reset_1),
        .I1(\s_help_reg[2]_0 ),
        .O(\dpl[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[7]_i_44 
       (.I0(\dpl[6]_i_22_n_0 ),
        .I1(\dpl[7]_i_26_0 [7]),
        .I2(\dpl[6]_i_23_n_0 ),
        .I3(\dpl[7]_i_26_1 [7]),
        .I4(\dpl[7]_i_26_2 [7]),
        .I5(\dpl[6]_i_24_n_0 ),
        .O(\dpl[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[7]_i_45 
       (.I0(\dpl[6]_i_25_n_0 ),
        .I1(\dpl[7]_i_26_3 [7]),
        .I2(\dpl[6]_i_26_n_0 ),
        .I3(\dpl[7]_i_26_4 [7]),
        .I4(\dpl[7]_i_26_5 [7]),
        .I5(\dpl[6]_i_27_n_0 ),
        .O(\dpl[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[7]_i_46 
       (.I0(\dpl[6]_i_28_n_0 ),
        .I1(\dpl[7]_i_26_6 [7]),
        .I2(\dpl[6]_i_29_n_0 ),
        .I3(\dpl[7]_i_26_7 [7]),
        .I4(\dpl[7]_i_26_8 [7]),
        .I5(\dpl[6]_i_30_n_0 ),
        .O(\dpl[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[7]_i_47 
       (.I0(\dpl[6]_i_31_n_0 ),
        .I1(\dpl[7]_i_26_9 [7]),
        .I2(\dpl[6]_i_32_n_0 ),
        .I3(\dpl[7]_i_26_10 [7]),
        .I4(\dpl[7]_i_26_11 [7]),
        .I5(\dpl[6]_i_33_n_0 ),
        .O(\dpl[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF080000000000)) 
    \dpl[7]_i_48 
       (.I0(\acc_reg[6]_1_repN_1 ),
        .I1(\acc_reg[4]_0_repN ),
        .I2(\dpl[5]_i_20_n_0 ),
        .I3(\acc_reg[5]_0_repN ),
        .I4(\acc_reg[7]_0_repN ),
        .I5(s_helpb_i_22_n_0),
        .O(\i_mc8051_alu/gen_dcml_adj1.i_dcml_adjust/L ));
  LUT3 #(
    .INIT(8'h04)) 
    \dpl[7]_i_49 
       (.I0(\psw[2]_i_10_n_0 ),
        .I1(s_alu_cmd[5]),
        .I2(\dpl[7]_i_53_n_0 ),
        .O(\dpl[7]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dpl[7]_i_5 
       (.I0(\s_help_reg[3]_0 ),
        .I1(\state_reg[2]_4 ),
        .O(\dpl[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55A05F0077F77F77)) 
    \dpl[7]_i_50 
       (.I0(s_helpb_i_22_n_0),
        .I1(\acc_reg[7]_0_repN ),
        .I2(\acc_reg[5]_0_repN ),
        .I3(\dpl[7]_i_70_n_0 ),
        .I4(\acc_reg[6]_1_repN_1 ),
        .I5(\psw_reg[7]_0 ),
        .O(\dpl[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    \dpl[7]_i_51 
       (.I0(\i_mc8051_alu/s_alu_op_a [7]),
        .I1(\dpl[2]_i_21_n_0 ),
        .I2(\i_mc8051_alu/s_alu_op_a [6]),
        .I3(\dpl[7]_i_71_n_0 ),
        .I4(\dpl[7]_i_72_n_0 ),
        .I5(\dpl[7]_i_73_n_0 ),
        .O(\i_mc8051_alu/i_alucore/result_o__0 [7]));
  LUT6 #(
    .INIT(64'h5010101000000000)) 
    \dpl[7]_i_52 
       (.I0(\i_mc8051_alu/dvsor_i [1]),
        .I1(\state_reg[2]_6 ),
        .I2(\dpl[6]_i_37_n_0 ),
        .I3(i__carry_i_13__3_n_0),
        .I4(\acc_reg[7]_0_repN ),
        .I5(i__carry_i_20_n_0),
        .O(\dpl[7]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hFFF5FFFE)) 
    \dpl[7]_i_53 
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[4]),
        .I4(s_alu_cmd[3]),
        .O(\dpl[7]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \dpl[7]_i_54 
       (.I0(s_helpb_i_32_n_0),
        .I1(\dpl[6]_i_40_n_0 ),
        .I2(\dpl[6]_i_39_n_0 ),
        .O(\dpl[7]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF080)) 
    \dpl[7]_i_55 
       (.I0(\acc_reg[6]_1_repN_1 ),
        .I1(\dpl[4]_i_24_n_0 ),
        .I2(\dpl[7]_i_74_n_0 ),
        .I3(\dpl[4]_i_26_n_0 ),
        .I4(\dpl[7]_i_75_n_0 ),
        .O(\dpl[7]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \dpl[7]_i_56 
       (.I0(\dpl[6]_i_40_n_0 ),
        .I1(s_helpb_i_31_n_0),
        .I2(\dpl[6]_i_39_n_0 ),
        .O(\dpl[7]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \dpl[7]_i_57 
       (.I0(DOUTADOUT[6]),
        .I1(reset),
        .I2(\dpl[4]_i_28_n_0 ),
        .I3(s_reg_data[6]),
        .I4(\dpl[4]_i_29_n_0 ),
        .O(\dpl[7]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dpl[7]_i_6 
       (.I0(\sp_reg[5]_0 ),
        .I1(\sp_reg[6]_0 ),
        .O(\dpl[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[7]_i_7 
       (.I0(\dpl[7]_i_13_n_0 ),
        .I1(\s_help_reg[7]_1 [7]),
        .I2(\dpl[7]_i_14_n_0 ),
        .I3(\acc_reg[7]_0_repN_1 ),
        .I4(s_reg_data[7]),
        .I5(\dpl[7]_i_15_n_0 ),
        .O(\dpl[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h1FFFFFFF)) 
    \dpl[7]_i_70 
       (.I0(\acc_reg[2]_2_repN_1 ),
        .I1(\acc_reg[1]_0_repN ),
        .I2(\acc_reg[3]_0_repN ),
        .I3(\acc_reg[4]_0_repN ),
        .I4(s_helpb_i_22_n_0),
        .O(\dpl[7]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'h01008000)) 
    \dpl[7]_i_71 
       (.I0(g0_b1_n_0),
        .I1(g0_b0_n_0),
        .I2(g0_b2_n_0),
        .I3(s_alu_cmd[5]),
        .I4(g0_b3_n_0),
        .O(\dpl[7]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFAAAEEAAAAAA)) 
    \dpl[7]_i_72 
       (.I0(\dpl[7]_i_90_n_0 ),
        .I1(\psw_reg[7]_0 ),
        .I2(\i_mc8051_alu/s_alu_op_a [0]),
        .I3(\dpl[5]_i_32_n_0 ),
        .I4(\i_mc8051_alu/s_alu_cmd [1]),
        .I5(\i_mc8051_alu/s_alu_cmd [0]),
        .O(\dpl[7]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEEECC)) 
    \dpl[7]_i_73 
       (.I0(\dpl[2]_i_25_n_0 ),
        .I1(\dpl[5]_i_25_n_0 ),
        .I2(\dpl[2]_i_26_n_0 ),
        .I3(\i_mc8051_alu/s_alu_op_b [7]),
        .I4(\i_mc8051_alu/s_alu_op_a [7]),
        .O(\dpl[7]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \dpl[7]_i_74 
       (.I0(s_alu_cmd[2]),
        .I1(\acc_reg[6]_1_repN_1 ),
        .I2(s_alu_cmd[0]),
        .I3(s_reg_data[6]),
        .O(\dpl[7]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \dpl[7]_i_75 
       (.I0(s_reg_data[6]),
        .I1(\dpl[4]_i_31_n_0 ),
        .I2(\acc_reg[6]_1_repN_1 ),
        .I3(\dpl[4]_i_32_n_0 ),
        .O(\dpl[7]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \dpl[7]_i_8 
       (.I0(\dpl[7]_i_16_n_0 ),
        .I1(\dpl[7]_i_13_n_0 ),
        .I2(\s_help16_reg_n_0_[7] ),
        .I3(\dpl[7]_i_15_n_0 ),
        .I4(data11[7]),
        .O(\dpl[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dpl[7]_i_9 
       (.I0(\dpl[7]_i_14_n_0 ),
        .I1(data1[7]),
        .I2(\dpl[7]_i_15_n_0 ),
        .I3(\pc_reg_n_0_[7] ),
        .I4(s_alu_data0[7]),
        .I5(\dpl[7]_i_18_n_0 ),
        .O(\dpl[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \dpl[7]_i_90 
       (.I0(\i_mc8051_alu/s_alu_op_b [7]),
        .I1(\i_mc8051_alu/s_alu_op_a [7]),
        .I2(\dpl[2]_i_24_n_0 ),
        .O(\dpl[7]_i_90_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \dpl_reg[0] 
       (.C(clk),
        .CE(\dpl[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(L__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \dpl_reg[1] 
       (.C(clk),
        .CE(\dpl[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(L__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \dpl_reg[2] 
       (.C(clk),
        .CE(\dpl[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(L__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \dpl_reg[3] 
       (.C(clk),
        .CE(\dpl[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(L__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \dpl_reg[4] 
       (.C(clk),
        .CE(\dpl[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(L__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \dpl_reg[5] 
       (.C(clk),
        .CE(\dpl[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(L__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \dpl_reg[6] 
       (.C(clk),
        .CE(\dpl[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(L__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \dpl_reg[7] 
       (.C(clk),
        .CE(\dpl[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(L__0[7]));
  LUT5 #(
    .INIT(32'h1C1470E0)) 
    g0_b0
       (.I0(s_alu_cmd[0]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[3]),
        .I4(s_alu_cmd[4]),
        .O(g0_b0_n_0));
  (* PHYS_OPT_MODIFIED = "EQU_REWIRE_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    g0_b0_i_33
       (.I0(DOUTADOUT[5]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[5]),
        .O(outreg_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    g0_b0_i_78
       (.I0(s_tf0),
        .I1(ie[1]),
        .I2(ip[1]),
        .I3(\sp[7]_i_36_n_0 ),
        .I4(g0_b0_i_86_n_0),
        .I5(g0_b0_i_87_n_0),
        .O(s_intpre0));
  LUT6 #(
    .INIT(64'h00010101FFFFFFFF)) 
    g0_b0_i_79
       (.I0(s_intlow),
        .I1(\sp[7]_i_35_n_0 ),
        .I2(s_intpre131_out),
        .I3(ie[0]),
        .I4(s_ie0),
        .I5(\ie_reg_n_0_[7] ),
        .O(s_intlow_reg_0));
  LUT4 #(
    .INIT(16'hA800)) 
    g0_b0_i_86
       (.I0(ie[4]),
        .I1(s_ti),
        .I2(\scon_reg[0][0]_0 ),
        .I3(ip[4]),
        .O(g0_b0_i_86_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    g0_b0_i_87
       (.I0(s_ie0),
        .I1(ie[0]),
        .I2(ip[0]),
        .O(g0_b0_i_87_n_0));
  LUT5 #(
    .INIT(32'h1C2780E0)) 
    g0_b1
       (.I0(s_alu_cmd[0]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[3]),
        .I4(s_alu_cmd[4]),
        .O(g0_b1_n_0));
  LUT5 #(
    .INIT(32'h00C7F000)) 
    g0_b2
       (.I0(s_alu_cmd[0]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[3]),
        .I4(s_alu_cmd[4]),
        .O(g0_b2_n_0));
  LUT5 #(
    .INIT(32'h1CF80000)) 
    g0_b3
       (.I0(s_alu_cmd[0]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[3]),
        .I4(s_alu_cmd[4]),
        .O(g0_b3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    gpram_reg_bram_0_i_1
       (.I0(\s_r0_b0[7]_i_2_n_0 ),
        .I1(ram_wr_o1),
        .I2(reset),
        .O(WEA));
  LUT5 #(
    .INIT(32'hAAAABFBA)) 
    gpram_reg_bram_0_i_2
       (.I0(L),
        .I1(\state_reg[2]_4 ),
        .I2(\sp_reg[5]_0 ),
        .I3(\s_r1_b1[7]_i_2_n_0 ),
        .I4(\sp_reg[6]_0 ),
        .O(ram_wr_o1));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \gprbit[0][0]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [0]),
        .I3(\p0[0]_i_3_n_0 ),
        .I4(\gprbit[0][7]_i_2_n_0 ),
        .I5(\gprbit_reg[0]_15 [0]),
        .O(\gprbit[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \gprbit[0][1]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [1]),
        .I3(\p0[1]_i_3_n_0 ),
        .I4(\gprbit[0][7]_i_2_n_0 ),
        .I5(\gprbit_reg[0]_15 [1]),
        .O(\gprbit[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \gprbit[0][2]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [2]),
        .I3(\p0[2]_i_3_n_0 ),
        .I4(\gprbit[0][7]_i_2_n_0 ),
        .I5(\gprbit_reg[0]_15 [2]),
        .O(\gprbit[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \gprbit[0][3]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [3]),
        .I3(\p0[3]_i_3_n_0 ),
        .I4(\gprbit[0][7]_i_2_n_0 ),
        .I5(\gprbit_reg[0]_15 [3]),
        .O(\gprbit[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \gprbit[0][4]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [4]),
        .I3(\p0[4]_i_3_n_0 ),
        .I4(\gprbit[0][7]_i_2_n_0 ),
        .I5(\gprbit_reg[0]_15 [4]),
        .O(\gprbit[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \gprbit[0][5]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [5]),
        .I3(\p0[5]_i_3_n_0 ),
        .I4(\gprbit[0][7]_i_2_n_0 ),
        .I5(\gprbit_reg[0]_15 [5]),
        .O(\gprbit[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \gprbit[0][6]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [6]),
        .I3(\p0[6]_i_3_n_0 ),
        .I4(\gprbit[0][7]_i_2_n_0 ),
        .I5(\gprbit_reg[0]_15 [6]),
        .O(\gprbit[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \gprbit[0][7]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [7]),
        .I3(\p0[7]_i_5_n_0 ),
        .I4(\gprbit[0][7]_i_2_n_0 ),
        .I5(\gprbit_reg[0]_15 [7]),
        .O(\gprbit[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gprbit[0][7]_i_2 
       (.I0(\s_r0_b0[7]_i_4_n_0 ),
        .I1(\tsel[7]_i_2_n_0 ),
        .I2(\s_r0_b0[7]_i_6_n_0 ),
        .I3(\p2[7]_i_4_n_0 ),
        .I4(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[0][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[10][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\gprbit[10][7]_i_2_n_0 ),
        .I3(\gprbit[10][7]_i_3_n_0 ),
        .I4(\gprbit_reg[10]_5 [0]),
        .O(\gprbit[10][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[10][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p0[1]_i_3_n_0 ),
        .I2(\gprbit[10][7]_i_2_n_0 ),
        .I3(\gprbit[10][7]_i_3_n_0 ),
        .I4(\gprbit_reg[10]_5 [1]),
        .O(\gprbit[10][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[10][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p0[2]_i_3_n_0 ),
        .I2(\gprbit[10][7]_i_2_n_0 ),
        .I3(\gprbit[10][7]_i_3_n_0 ),
        .I4(\gprbit_reg[10]_5 [2]),
        .O(\gprbit[10][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[10][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p0[3]_i_3_n_0 ),
        .I2(\gprbit[10][7]_i_2_n_0 ),
        .I3(\gprbit[10][7]_i_3_n_0 ),
        .I4(\gprbit_reg[10]_5 [3]),
        .O(\gprbit[10][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[10][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\gprbit[10][7]_i_2_n_0 ),
        .I3(\gprbit[10][7]_i_3_n_0 ),
        .I4(\gprbit_reg[10]_5 [4]),
        .O(\gprbit[10][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[10][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p0[5]_i_3_n_0 ),
        .I2(\gprbit[10][7]_i_2_n_0 ),
        .I3(\gprbit[10][7]_i_3_n_0 ),
        .I4(\gprbit_reg[10]_5 [5]),
        .O(\gprbit[10][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[10][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p0[6]_i_3_n_0 ),
        .I2(\gprbit[10][7]_i_2_n_0 ),
        .I3(\gprbit[10][7]_i_3_n_0 ),
        .I4(\gprbit_reg[10]_5 [6]),
        .O(\gprbit[10][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[10][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p0[7]_i_5_n_0 ),
        .I2(\gprbit[10][7]_i_2_n_0 ),
        .I3(\gprbit[10][7]_i_3_n_0 ),
        .I4(\gprbit_reg[10]_5 [7]),
        .O(\gprbit[10][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gprbit[10][7]_i_2 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\psw[5]_i_4_n_0 ),
        .I2(\p3[7]_i_4_n_0 ),
        .O(\gprbit[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \gprbit[10][7]_i_3 
       (.I0(reset_1),
        .I1(reset_0),
        .I2(\gprbit[10][7]_i_4_n_0 ),
        .I3(\s_r0_b1[7]_i_2_n_0 ),
        .I4(\sp_reg[5]_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[10][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gprbit[10][7]_i_4 
       (.I0(\state_reg[2]_4 ),
        .I1(\s_help_reg[2]_0 ),
        .I2(\s_r0_b0[7]_i_4_n_0 ),
        .O(\gprbit[10][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[11][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\gprbit[11][7]_i_2_n_0 ),
        .I3(\gprbit[11][7]_i_3_n_0 ),
        .I4(\gprbit_reg[11]_4 [0]),
        .O(\gprbit[11][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[11][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p0[1]_i_3_n_0 ),
        .I2(\gprbit[11][7]_i_2_n_0 ),
        .I3(\gprbit[11][7]_i_3_n_0 ),
        .I4(\gprbit_reg[11]_4 [1]),
        .O(\gprbit[11][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[11][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p0[2]_i_3_n_0 ),
        .I2(\gprbit[11][7]_i_2_n_0 ),
        .I3(\gprbit[11][7]_i_3_n_0 ),
        .I4(\gprbit_reg[11]_4 [2]),
        .O(\gprbit[11][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[11][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p0[3]_i_3_n_0 ),
        .I2(\gprbit[11][7]_i_2_n_0 ),
        .I3(\gprbit[11][7]_i_3_n_0 ),
        .I4(\gprbit_reg[11]_4 [3]),
        .O(\gprbit[11][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[11][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\gprbit[11][7]_i_2_n_0 ),
        .I3(\gprbit[11][7]_i_3_n_0 ),
        .I4(\gprbit_reg[11]_4 [4]),
        .O(\gprbit[11][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[11][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p0[5]_i_3_n_0 ),
        .I2(\gprbit[11][7]_i_2_n_0 ),
        .I3(\gprbit[11][7]_i_3_n_0 ),
        .I4(\gprbit_reg[11]_4 [5]),
        .O(\gprbit[11][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[11][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p0[6]_i_3_n_0 ),
        .I2(\gprbit[11][7]_i_2_n_0 ),
        .I3(\gprbit[11][7]_i_3_n_0 ),
        .I4(\gprbit_reg[11]_4 [6]),
        .O(\gprbit[11][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[11][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p0[7]_i_5_n_0 ),
        .I2(\gprbit[11][7]_i_2_n_0 ),
        .I3(\gprbit[11][7]_i_3_n_0 ),
        .I4(\gprbit_reg[11]_4 [7]),
        .O(\gprbit[11][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gprbit[11][7]_i_2 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\psw[5]_i_4_n_0 ),
        .I2(\ssel[7]_i_2_n_0 ),
        .O(\gprbit[11][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gprbit[11][7]_i_3 
       (.I0(\gprbit[15][7]_i_5_n_0 ),
        .I1(\s_r0_b1[7]_i_2_n_0 ),
        .I2(\sp_reg[5]_0 ),
        .I3(\p0[7]_i_13_n_0 ),
        .I4(\s_help_reg[2]_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[11][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[12][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\gprbit[12][7]_i_2_n_0 ),
        .I2(\p0[0]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[12][7]_i_3_n_0 ),
        .I5(\gprbit_reg[12]_3 [0]),
        .O(\gprbit[12][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[12][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\gprbit[12][7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[12][7]_i_3_n_0 ),
        .I5(\gprbit_reg[12]_3 [1]),
        .O(\gprbit[12][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[12][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\gprbit[12][7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[12][7]_i_3_n_0 ),
        .I5(\gprbit_reg[12]_3 [2]),
        .O(\gprbit[12][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[12][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\gprbit[12][7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[12][7]_i_3_n_0 ),
        .I5(\gprbit_reg[12]_3 [3]),
        .O(\gprbit[12][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[12][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\gprbit[12][7]_i_2_n_0 ),
        .I2(\p0[4]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[12][7]_i_3_n_0 ),
        .I5(\gprbit_reg[12]_3 [4]),
        .O(\gprbit[12][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[12][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\gprbit[12][7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[12][7]_i_3_n_0 ),
        .I5(\gprbit_reg[12]_3 [5]),
        .O(\gprbit[12][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[12][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\gprbit[12][7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[12][7]_i_3_n_0 ),
        .I5(\gprbit_reg[12]_3 [6]),
        .O(\gprbit[12][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[12][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\gprbit[12][7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[12][7]_i_3_n_0 ),
        .I5(\gprbit_reg[12]_3 [7]),
        .O(\gprbit[12][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \gprbit[12][7]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\state_reg[2]_4 ),
        .I2(\gprbit[12][7]_i_4_n_0 ),
        .O(\gprbit[12][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gprbit[12][7]_i_3 
       (.I0(reset_1),
        .I1(\gprbit[15][7]_i_6_n_0 ),
        .I2(\s_r0_b1[7]_i_2_n_0 ),
        .I3(\gprbit[12][7]_i_5_n_0 ),
        .I4(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[12][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gprbit[12][7]_i_4 
       (.I0(\s_help_reg[3]_0 ),
        .I1(\sp_reg[5]_0 ),
        .O(\gprbit[12][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gprbit[12][7]_i_5 
       (.I0(\s_r0_b0[7]_i_4_n_0 ),
        .I1(\tmod[0][7]_i_2_n_0 ),
        .O(\gprbit[12][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[13][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\gprbit[13][7]_i_2_n_0 ),
        .I3(\gprbit[13][7]_i_3_n_0 ),
        .I4(\gprbit_reg[13]_2 [0]),
        .O(\gprbit[13][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[13][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p0[1]_i_3_n_0 ),
        .I2(\gprbit[13][7]_i_2_n_0 ),
        .I3(\gprbit[13][7]_i_3_n_0 ),
        .I4(\gprbit_reg[13]_2 [1]),
        .O(\gprbit[13][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[13][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p0[2]_i_3_n_0 ),
        .I2(\gprbit[13][7]_i_2_n_0 ),
        .I3(\gprbit[13][7]_i_3_n_0 ),
        .I4(\gprbit_reg[13]_2 [2]),
        .O(\gprbit[13][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[13][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p0[3]_i_3_n_0 ),
        .I2(\gprbit[13][7]_i_2_n_0 ),
        .I3(\gprbit[13][7]_i_3_n_0 ),
        .I4(\gprbit_reg[13]_2 [3]),
        .O(\gprbit[13][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[13][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\gprbit[13][7]_i_2_n_0 ),
        .I3(\gprbit[13][7]_i_3_n_0 ),
        .I4(\gprbit_reg[13]_2 [4]),
        .O(\gprbit[13][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[13][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p0[5]_i_3_n_0 ),
        .I2(\gprbit[13][7]_i_2_n_0 ),
        .I3(\gprbit[13][7]_i_3_n_0 ),
        .I4(\gprbit_reg[13]_2 [5]),
        .O(\gprbit[13][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[13][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p0[6]_i_3_n_0 ),
        .I2(\gprbit[13][7]_i_2_n_0 ),
        .I3(\gprbit[13][7]_i_3_n_0 ),
        .I4(\gprbit_reg[13]_2 [6]),
        .O(\gprbit[13][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[13][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p0[7]_i_5_n_0 ),
        .I2(\gprbit[13][7]_i_2_n_0 ),
        .I3(\gprbit[13][7]_i_3_n_0 ),
        .I4(\gprbit_reg[13]_2 [7]),
        .O(\gprbit[13][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \gprbit[13][7]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\sp_reg[5]_0 ),
        .I2(\s_help_reg[3]_0 ),
        .I3(\state_reg[2]_4 ),
        .I4(\gprbit[14][7]_i_3_n_0 ),
        .O(\gprbit[13][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \gprbit[13][7]_i_3 
       (.I0(reset_0),
        .I1(reset_1),
        .I2(\gprbit[15][7]_i_5_n_0 ),
        .I3(\s_r0_b1[7]_i_2_n_0 ),
        .I4(\gprbit[15][7]_i_6_n_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[13][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[14][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\gprbit[14][7]_i_2_n_0 ),
        .I2(\p0[0]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[14][7]_i_4_n_0 ),
        .I5(\gprbit_reg[14]_1 [0]),
        .O(\gprbit[14][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[14][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\gprbit[14][7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[14][7]_i_4_n_0 ),
        .I5(\gprbit_reg[14]_1 [1]),
        .O(\gprbit[14][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[14][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\gprbit[14][7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[14][7]_i_4_n_0 ),
        .I5(\gprbit_reg[14]_1 [2]),
        .O(\gprbit[14][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[14][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\gprbit[14][7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[14][7]_i_4_n_0 ),
        .I5(\gprbit_reg[14]_1 [3]),
        .O(\gprbit[14][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[14][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\gprbit[14][7]_i_2_n_0 ),
        .I2(\p0[4]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[14][7]_i_4_n_0 ),
        .I5(\gprbit_reg[14]_1 [4]),
        .O(\gprbit[14][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[14][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\gprbit[14][7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[14][7]_i_4_n_0 ),
        .I5(\gprbit_reg[14]_1 [5]),
        .O(\gprbit[14][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[14][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\gprbit[14][7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[14][7]_i_4_n_0 ),
        .I5(\gprbit_reg[14]_1 [6]),
        .O(\gprbit[14][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[14][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\gprbit[14][7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[14][7]_i_4_n_0 ),
        .I5(\gprbit_reg[14]_1 [7]),
        .O(\gprbit[14][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gprbit[14][7]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\sp_reg[5]_0 ),
        .I2(\p3[7]_i_4_n_0 ),
        .O(\gprbit[14][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088888880)) 
    \gprbit[14][7]_i_3 
       (.I0(s_regs_wr_en[2]),
        .I1(\p0[7]_i_7_n_0 ),
        .I2(\p0[7]_i_8_n_0 ),
        .I3(s_intpre2),
        .I4(\p0[7]_i_9_n_0 ),
        .I5(L),
        .O(\gprbit[14][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \gprbit[14][7]_i_4 
       (.I0(reset_1),
        .I1(reset_0),
        .I2(\gprbit[15][7]_i_5_n_0 ),
        .I3(\s_r0_b1[7]_i_2_n_0 ),
        .I4(\gprbit[15][7]_i_6_n_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[14][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FBFFF0F04000)) 
    \gprbit[15][0]_i_1 
       (.I0(\gprbit[15][7]_i_2_n_0 ),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [0]),
        .I3(\gprbit[15][7]_i_3_n_0 ),
        .I4(\gprbit[15][7]_i_4_n_0 ),
        .I5(\gprbit_reg[15]_0 [0]),
        .O(\gprbit[15][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[15][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\gprbit[15][7]_i_3_n_0 ),
        .I4(\gprbit[15][7]_i_4_n_0 ),
        .I5(\gprbit_reg[15]_0 [1]),
        .O(\gprbit[15][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[15][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\gprbit[15][7]_i_3_n_0 ),
        .I4(\gprbit[15][7]_i_4_n_0 ),
        .I5(\gprbit_reg[15]_0 [2]),
        .O(\gprbit[15][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[15][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\gprbit[15][7]_i_3_n_0 ),
        .I4(\gprbit[15][7]_i_4_n_0 ),
        .I5(\gprbit_reg[15]_0 [3]),
        .O(\gprbit[15][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FBFFF0F04000)) 
    \gprbit[15][4]_i_1 
       (.I0(\gprbit[15][7]_i_2_n_0 ),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [4]),
        .I3(\gprbit[15][7]_i_3_n_0 ),
        .I4(\gprbit[15][7]_i_4_n_0 ),
        .I5(\gprbit_reg[15]_0 [4]),
        .O(\gprbit[15][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[15][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\gprbit[15][7]_i_3_n_0 ),
        .I4(\gprbit[15][7]_i_4_n_0 ),
        .I5(\gprbit_reg[15]_0 [5]),
        .O(\gprbit[15][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[15][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\gprbit[15][7]_i_3_n_0 ),
        .I4(\gprbit[15][7]_i_4_n_0 ),
        .I5(\gprbit_reg[15]_0 [6]),
        .O(\gprbit[15][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[15][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\gprbit[15][7]_i_3_n_0 ),
        .I4(\gprbit[15][7]_i_4_n_0 ),
        .I5(\gprbit_reg[15]_0 [7]),
        .O(\gprbit[15][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \gprbit[15][7]_i_2 
       (.I0(\s_help_reg[3]_0 ),
        .I1(\state_reg[2]_4 ),
        .I2(\sp_reg[5]_0 ),
        .O(\gprbit[15][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gprbit[15][7]_i_3 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\sp_reg[6]_0 ),
        .O(\gprbit[15][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gprbit[15][7]_i_4 
       (.I0(\gprbit[15][7]_i_5_n_0 ),
        .I1(\s_r0_b1[7]_i_2_n_0 ),
        .I2(\gprbit[15][7]_i_6_n_0 ),
        .I3(\p0[7]_i_13_n_0 ),
        .I4(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[15][7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \gprbit[15][7]_i_5 
       (.I0(\sp_reg[6]_0 ),
        .I1(L),
        .I2(\state_reg[2]_4 ),
        .O(\gprbit[15][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \gprbit[15][7]_i_6 
       (.I0(\sp_reg[5]_0 ),
        .I1(\s_help_reg[2]_0 ),
        .O(\gprbit[15][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFFAAAA0200)) 
    \gprbit[1][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\gprbit[1][7]_i_2_n_0 ),
        .I2(\p1[0]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[1][7]_i_3_n_0 ),
        .I5(\gprbit_reg[1]_14 [0]),
        .O(\gprbit[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FFFDF0F00020)) 
    \gprbit[1][1]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\gprbit[1][7]_i_2_n_0 ),
        .I2(\gprbit[0]_16 [1]),
        .I3(\p1[1]_i_2_n_0 ),
        .I4(\gprbit[1][7]_i_3_n_0 ),
        .I5(\gprbit_reg[1]_14 [1]),
        .O(\gprbit[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFFAAAA0200)) 
    \gprbit[1][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\gprbit[1][7]_i_2_n_0 ),
        .I2(\p1[2]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[1][7]_i_3_n_0 ),
        .I5(\gprbit_reg[1]_14 [2]),
        .O(\gprbit[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FFFDF0F00020)) 
    \gprbit[1][3]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\gprbit[1][7]_i_2_n_0 ),
        .I2(\gprbit[0]_16 [3]),
        .I3(\p1[3]_i_2_n_0 ),
        .I4(\gprbit[1][7]_i_3_n_0 ),
        .I5(\gprbit_reg[1]_14 [3]),
        .O(\gprbit[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFFAAAA0200)) 
    \gprbit[1][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\gprbit[1][7]_i_2_n_0 ),
        .I2(\p1[4]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[1][7]_i_3_n_0 ),
        .I5(\gprbit_reg[1]_14 [4]),
        .O(\gprbit[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FFFDF0F00020)) 
    \gprbit[1][5]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\gprbit[1][7]_i_2_n_0 ),
        .I2(\gprbit[0]_16 [5]),
        .I3(\p1[5]_i_2_n_0 ),
        .I4(\gprbit[1][7]_i_3_n_0 ),
        .I5(\gprbit_reg[1]_14 [5]),
        .O(\gprbit[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFFAAAA0200)) 
    \gprbit[1][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\gprbit[1][7]_i_2_n_0 ),
        .I2(\p1[6]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[1][7]_i_3_n_0 ),
        .I5(\gprbit_reg[1]_14 [6]),
        .O(\gprbit[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FFFDF0F00020)) 
    \gprbit[1][7]_i_1 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\gprbit[1][7]_i_2_n_0 ),
        .I2(\gprbit[0]_16 [7]),
        .I3(\p1[7]_i_3_n_0 ),
        .I4(\gprbit[1][7]_i_3_n_0 ),
        .I5(\gprbit_reg[1]_14 [7]),
        .O(\gprbit[1][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gprbit[1][7]_i_2 
       (.I0(\s_r0_b0[7]_i_3_n_0 ),
        .I1(\s_help_reg[3]_0 ),
        .O(\gprbit[1][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \gprbit[1][7]_i_3 
       (.I0(reset_1),
        .I1(\gprbit[12][7]_i_5_n_0 ),
        .I2(\s_r0_b0[7]_i_6_n_0 ),
        .I3(\sp_reg[5]_0 ),
        .I4(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[1][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[2][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[0]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[2][7]_i_2_n_0 ),
        .I5(\gprbit_reg[2]_13 [0]),
        .O(\gprbit[2][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[2][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[1]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[2][7]_i_2_n_0 ),
        .I5(\gprbit_reg[2]_13 [1]),
        .O(\gprbit[2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[2][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[2]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[2][7]_i_2_n_0 ),
        .I5(\gprbit_reg[2]_13 [2]),
        .O(\gprbit[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[2][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[3]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[2][7]_i_2_n_0 ),
        .I5(\gprbit_reg[2]_13 [3]),
        .O(\gprbit[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[2][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[4]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[2][7]_i_2_n_0 ),
        .I5(\gprbit_reg[2]_13 [4]),
        .O(\gprbit[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[2][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[5]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[2][7]_i_2_n_0 ),
        .I5(\gprbit_reg[2]_13 [5]),
        .O(\gprbit[2][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[2][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[6]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[2][7]_i_2_n_0 ),
        .I5(\gprbit_reg[2]_13 [6]),
        .O(\gprbit[2][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[2][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[7]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[2][7]_i_2_n_0 ),
        .I5(\gprbit_reg[2]_13 [7]),
        .O(\gprbit[2][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \gprbit[2][7]_i_2 
       (.I0(\s_r0_b0[7]_i_4_n_0 ),
        .I1(\tsel[7]_i_2_n_0 ),
        .I2(\sp_reg[5]_0 ),
        .I3(\s_r0_b0[7]_i_6_n_0 ),
        .I4(reset_0),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[3][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\gprbit[14][7]_i_3_n_0 ),
        .I2(\gprbit[3][7]_i_2_n_0 ),
        .I3(\p0[0]_i_3_n_0 ),
        .I4(\gprbit[3][7]_i_3_n_0 ),
        .I5(\gprbit_reg[3]_12 [0]),
        .O(\gprbit[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[3][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\gprbit[14][7]_i_3_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\gprbit[3][7]_i_2_n_0 ),
        .I4(\gprbit[3][7]_i_3_n_0 ),
        .I5(\gprbit_reg[3]_12 [1]),
        .O(\gprbit[3][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[3][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\gprbit[3][7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[3][7]_i_3_n_0 ),
        .I5(\gprbit_reg[3]_12 [2]),
        .O(\gprbit[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[3][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\gprbit[3][7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[3][7]_i_3_n_0 ),
        .I5(\gprbit_reg[3]_12 [3]),
        .O(\gprbit[3][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[3][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\gprbit[3][7]_i_2_n_0 ),
        .I2(\p0[4]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[3][7]_i_3_n_0 ),
        .I5(\gprbit_reg[3]_12 [4]),
        .O(\gprbit[3][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[3][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\gprbit[3][7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[3][7]_i_3_n_0 ),
        .I5(\gprbit_reg[3]_12 [5]),
        .O(\gprbit[3][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[3][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\gprbit[3][7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[3][7]_i_3_n_0 ),
        .I5(\gprbit_reg[3]_12 [6]),
        .O(\gprbit[3][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[3][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\gprbit[3][7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[3][7]_i_3_n_0 ),
        .I5(\gprbit_reg[3]_12 [7]),
        .O(\gprbit[3][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gprbit[3][7]_i_2 
       (.I0(\gprbit[5][7]_i_4_n_0 ),
        .I1(\state_reg[2]_4 ),
        .I2(\sp_reg[5]_0 ),
        .O(\gprbit[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \gprbit[3][7]_i_3 
       (.I0(\gprbit[10][7]_i_4_n_0 ),
        .I1(reset_0),
        .I2(L),
        .I3(\gprbit[12][7]_i_4_n_0 ),
        .I4(reset_1),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[3][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[4][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[0]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[4][7]_i_2_n_0 ),
        .I5(\gprbit_reg[4]_11 [0]),
        .O(\gprbit[4][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[4][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[1]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[4][7]_i_2_n_0 ),
        .I5(\gprbit_reg[4]_11 [1]),
        .O(\gprbit[4][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[4][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[2]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[4][7]_i_2_n_0 ),
        .I5(\gprbit_reg[4]_11 [2]),
        .O(\gprbit[4][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[4][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[3]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[4][7]_i_2_n_0 ),
        .I5(\gprbit_reg[4]_11 [3]),
        .O(\gprbit[4][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[4][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[4]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[4][7]_i_2_n_0 ),
        .I5(\gprbit_reg[4]_11 [4]),
        .O(\gprbit[4][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[4][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[5]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[4][7]_i_2_n_0 ),
        .I5(\gprbit_reg[4]_11 [5]),
        .O(\gprbit[4][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[4][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[6]_i_2_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[4][7]_i_2_n_0 ),
        .I5(\gprbit_reg[4]_11 [6]),
        .O(\gprbit[4][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gprbit[4][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[7]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[4][7]_i_2_n_0 ),
        .I5(\gprbit_reg[4]_11 [7]),
        .O(\gprbit[4][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gprbit[4][7]_i_2 
       (.I0(reset_1),
        .I1(L),
        .I2(\gprbit[12][7]_i_5_n_0 ),
        .I3(\gprbit[15][7]_i_6_n_0 ),
        .I4(\s_help_reg[3]_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[4][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[5][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[0]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[5][7]_i_3_n_0 ),
        .I5(\gprbit_reg[5]_10 [0]),
        .O(\gprbit[5][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[5][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[5][7]_i_3_n_0 ),
        .I5(\gprbit_reg[5]_10 [1]),
        .O(\gprbit[5][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[5][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[5][7]_i_3_n_0 ),
        .I5(\gprbit_reg[5]_10 [2]),
        .O(\gprbit[5][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[5][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[5][7]_i_3_n_0 ),
        .I5(\gprbit_reg[5]_10 [3]),
        .O(\gprbit[5][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[5][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[4]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[5][7]_i_3_n_0 ),
        .I5(\gprbit_reg[5]_10 [4]),
        .O(\gprbit[5][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[5][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[5][7]_i_3_n_0 ),
        .I5(\gprbit_reg[5]_10 [5]),
        .O(\gprbit[5][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[5][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[5][7]_i_3_n_0 ),
        .I5(\gprbit_reg[5]_10 [6]),
        .O(\gprbit[5][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[5][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[5][7]_i_3_n_0 ),
        .I5(\gprbit_reg[5]_10 [7]),
        .O(\gprbit[5][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \gprbit[5][7]_i_2 
       (.I0(\state_reg[2]_4 ),
        .I1(\sp_reg[5]_0 ),
        .I2(\gprbit[5][7]_i_4_n_0 ),
        .O(\gprbit[5][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \gprbit[5][7]_i_3 
       (.I0(reset_1),
        .I1(L),
        .I2(\gprbit[12][7]_i_5_n_0 ),
        .I3(\gprbit[12][7]_i_4_n_0 ),
        .I4(\s_help_reg[2]_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[5][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gprbit[5][7]_i_4 
       (.I0(\s_help_reg[3]_0 ),
        .I1(\sp_reg[6]_0 ),
        .O(\gprbit[5][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[6][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[0]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[6][7]_i_2_n_0 ),
        .I5(\gprbit_reg[6]_9 [0]),
        .O(\gprbit[6][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[6][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[6][7]_i_2_n_0 ),
        .I5(\gprbit_reg[6]_9 [1]),
        .O(\gprbit[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[6][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[6][7]_i_2_n_0 ),
        .I5(\gprbit_reg[6]_9 [2]),
        .O(\gprbit[6][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[6][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[6][7]_i_2_n_0 ),
        .I5(\gprbit_reg[6]_9 [3]),
        .O(\gprbit[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[6][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[4]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[6][7]_i_2_n_0 ),
        .I5(\gprbit_reg[6]_9 [4]),
        .O(\gprbit[6][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[6][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[6][7]_i_2_n_0 ),
        .I5(\gprbit_reg[6]_9 [5]),
        .O(\gprbit[6][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[6][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[6][7]_i_2_n_0 ),
        .I5(\gprbit_reg[6]_9 [6]),
        .O(\gprbit[6][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \gprbit[6][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\gprbit[14][7]_i_3_n_0 ),
        .I4(\gprbit[6][7]_i_2_n_0 ),
        .I5(\gprbit_reg[6]_9 [7]),
        .O(\gprbit[6][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \gprbit[6][7]_i_2 
       (.I0(\s_r0_b0[7]_i_4_n_0 ),
        .I1(\tsel[7]_i_2_n_0 ),
        .I2(\gprbit[12][7]_i_4_n_0 ),
        .I3(L),
        .I4(\pcon[3]_i_2_n_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[6][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FBFFF0F04000)) 
    \gprbit[7][0]_i_1 
       (.I0(\gprbit[15][7]_i_2_n_0 ),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [0]),
        .I3(\gprbit[7][7]_i_2_n_0 ),
        .I4(\gprbit[7][7]_i_3_n_0 ),
        .I5(\gprbit_reg[7]_8 [0]),
        .O(\gprbit[7][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[7][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\gprbit[7][7]_i_2_n_0 ),
        .I4(\gprbit[7][7]_i_3_n_0 ),
        .I5(\gprbit_reg[7]_8 [1]),
        .O(\gprbit[7][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[7][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\gprbit[7][7]_i_2_n_0 ),
        .I4(\gprbit[7][7]_i_3_n_0 ),
        .I5(\gprbit_reg[7]_8 [2]),
        .O(\gprbit[7][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[7][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\gprbit[7][7]_i_2_n_0 ),
        .I4(\gprbit[7][7]_i_3_n_0 ),
        .I5(\gprbit_reg[7]_8 [3]),
        .O(\gprbit[7][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FBFFF0F04000)) 
    \gprbit[7][4]_i_1 
       (.I0(\gprbit[15][7]_i_2_n_0 ),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [4]),
        .I3(\gprbit[7][7]_i_2_n_0 ),
        .I4(\gprbit[7][7]_i_3_n_0 ),
        .I5(\gprbit_reg[7]_8 [4]),
        .O(\gprbit[7][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[7][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\gprbit[7][7]_i_2_n_0 ),
        .I4(\gprbit[7][7]_i_3_n_0 ),
        .I5(\gprbit_reg[7]_8 [5]),
        .O(\gprbit[7][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[7][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\gprbit[7][7]_i_2_n_0 ),
        .I4(\gprbit[7][7]_i_3_n_0 ),
        .I5(\gprbit_reg[7]_8 [6]),
        .O(\gprbit[7][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \gprbit[7][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\gprbit[7][7]_i_2_n_0 ),
        .I4(\gprbit[7][7]_i_3_n_0 ),
        .I5(\gprbit_reg[7]_8 [7]),
        .O(\gprbit[7][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gprbit[7][7]_i_2 
       (.I0(\gprbit[14][7]_i_3_n_0 ),
        .I1(\sp_reg[6]_0 ),
        .O(\gprbit[7][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gprbit[7][7]_i_3 
       (.I0(\s_help_reg[3]_0 ),
        .I1(\gprbit[15][7]_i_6_n_0 ),
        .I2(\gprbit[15][7]_i_5_n_0 ),
        .I3(\p0[7]_i_13_n_0 ),
        .I4(L),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[7][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[8][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\gprbit[8][7]_i_2_n_0 ),
        .I3(\gprbit[8][7]_i_3_n_0 ),
        .I4(\gprbit_reg[8]_7 [0]),
        .O(\gprbit[8][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[8][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p0[1]_i_3_n_0 ),
        .I2(\gprbit[8][7]_i_2_n_0 ),
        .I3(\gprbit[8][7]_i_3_n_0 ),
        .I4(\gprbit_reg[8]_7 [1]),
        .O(\gprbit[8][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[8][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p0[2]_i_3_n_0 ),
        .I2(\gprbit[8][7]_i_2_n_0 ),
        .I3(\gprbit[8][7]_i_3_n_0 ),
        .I4(\gprbit_reg[8]_7 [2]),
        .O(\gprbit[8][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[8][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p0[3]_i_3_n_0 ),
        .I2(\gprbit[8][7]_i_2_n_0 ),
        .I3(\gprbit[8][7]_i_3_n_0 ),
        .I4(\gprbit_reg[8]_7 [3]),
        .O(\gprbit[8][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[8][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\gprbit[8][7]_i_2_n_0 ),
        .I3(\gprbit[8][7]_i_3_n_0 ),
        .I4(\gprbit_reg[8]_7 [4]),
        .O(\gprbit[8][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[8][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p0[5]_i_3_n_0 ),
        .I2(\gprbit[8][7]_i_2_n_0 ),
        .I3(\gprbit[8][7]_i_3_n_0 ),
        .I4(\gprbit_reg[8]_7 [5]),
        .O(\gprbit[8][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[8][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p0[6]_i_3_n_0 ),
        .I2(\gprbit[8][7]_i_2_n_0 ),
        .I3(\gprbit[8][7]_i_3_n_0 ),
        .I4(\gprbit_reg[8]_7 [6]),
        .O(\gprbit[8][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[8][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p0[7]_i_5_n_0 ),
        .I2(\gprbit[8][7]_i_2_n_0 ),
        .I3(\gprbit[8][7]_i_3_n_0 ),
        .I4(\gprbit_reg[8]_7 [7]),
        .O(\gprbit[8][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \gprbit[8][7]_i_2 
       (.I0(\sp_reg[5]_0 ),
        .I1(\s_help_reg[3]_0 ),
        .I2(\sp_reg[6]_0 ),
        .I3(\state_reg[2]_4 ),
        .I4(\gprbit[14][7]_i_3_n_0 ),
        .O(\gprbit[8][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \gprbit[8][7]_i_3 
       (.I0(\sp_reg[5]_0 ),
        .I1(\s_help_reg[3]_0 ),
        .I2(\dpl[7]_i_4_n_0 ),
        .I3(L),
        .I4(\gprbit[12][7]_i_5_n_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[8][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[9][0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\gprbit[9][7]_i_2_n_0 ),
        .I3(\gprbit[9][7]_i_3_n_0 ),
        .I4(\gprbit_reg[9]_6 [0]),
        .O(\gprbit[9][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[9][1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p0[1]_i_3_n_0 ),
        .I2(\gprbit[9][7]_i_2_n_0 ),
        .I3(\gprbit[9][7]_i_3_n_0 ),
        .I4(\gprbit_reg[9]_6 [1]),
        .O(\gprbit[9][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[9][2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p0[2]_i_3_n_0 ),
        .I2(\gprbit[9][7]_i_2_n_0 ),
        .I3(\gprbit[9][7]_i_3_n_0 ),
        .I4(\gprbit_reg[9]_6 [2]),
        .O(\gprbit[9][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[9][3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p0[3]_i_3_n_0 ),
        .I2(\gprbit[9][7]_i_2_n_0 ),
        .I3(\gprbit[9][7]_i_3_n_0 ),
        .I4(\gprbit_reg[9]_6 [3]),
        .O(\gprbit[9][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[9][4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\gprbit[9][7]_i_2_n_0 ),
        .I3(\gprbit[9][7]_i_3_n_0 ),
        .I4(\gprbit_reg[9]_6 [4]),
        .O(\gprbit[9][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[9][5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p0[5]_i_3_n_0 ),
        .I2(\gprbit[9][7]_i_2_n_0 ),
        .I3(\gprbit[9][7]_i_3_n_0 ),
        .I4(\gprbit_reg[9]_6 [5]),
        .O(\gprbit[9][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[9][6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p0[6]_i_3_n_0 ),
        .I2(\gprbit[9][7]_i_2_n_0 ),
        .I3(\gprbit[9][7]_i_3_n_0 ),
        .I4(\gprbit_reg[9]_6 [6]),
        .O(\gprbit[9][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \gprbit[9][7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p0[7]_i_5_n_0 ),
        .I2(\gprbit[9][7]_i_2_n_0 ),
        .I3(\gprbit[9][7]_i_3_n_0 ),
        .I4(\gprbit_reg[9]_6 [7]),
        .O(\gprbit[9][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \gprbit[9][7]_i_2 
       (.I0(\sp_reg[5]_0 ),
        .I1(\s_help_reg[3]_0 ),
        .I2(\sp_reg[6]_0 ),
        .I3(\state_reg[2]_4 ),
        .I4(\gprbit[14][7]_i_3_n_0 ),
        .O(\gprbit[9][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gprbit[9][7]_i_3 
       (.I0(\gprbit[10][7]_i_4_n_0 ),
        .I1(\s_r1_b1[7]_i_3_n_0 ),
        .I2(\p2[7]_i_4_n_0 ),
        .I3(L),
        .I4(\s_r0_b0[7]_i_2_n_0 ),
        .O(\gprbit[9][7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[0][0]_i_1_n_0 ),
        .Q(\gprbit_reg[0]_15 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[0][1]_i_1_n_0 ),
        .Q(\gprbit_reg[0]_15 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[0][2]_i_1_n_0 ),
        .Q(\gprbit_reg[0]_15 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[0][3]_i_1_n_0 ),
        .Q(\gprbit_reg[0]_15 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[0][4]_i_1_n_0 ),
        .Q(\gprbit_reg[0]_15 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[0][5]_i_1_n_0 ),
        .Q(\gprbit_reg[0]_15 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[0][6]_i_1_n_0 ),
        .Q(\gprbit_reg[0]_15 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[0][7]_i_1_n_0 ),
        .Q(\gprbit_reg[0]_15 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[10][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[10][0]_i_1_n_0 ),
        .Q(\gprbit_reg[10]_5 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[10][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[10][1]_i_1_n_0 ),
        .Q(\gprbit_reg[10]_5 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[10][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[10][2]_i_1_n_0 ),
        .Q(\gprbit_reg[10]_5 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[10][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[10][3]_i_1_n_0 ),
        .Q(\gprbit_reg[10]_5 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[10][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[10][4]_i_1_n_0 ),
        .Q(\gprbit_reg[10]_5 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[10][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[10][5]_i_1_n_0 ),
        .Q(\gprbit_reg[10]_5 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[10][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[10][6]_i_1_n_0 ),
        .Q(\gprbit_reg[10]_5 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[10][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[10][7]_i_1_n_0 ),
        .Q(\gprbit_reg[10]_5 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[11][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[11][0]_i_1_n_0 ),
        .Q(\gprbit_reg[11]_4 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[11][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[11][1]_i_1_n_0 ),
        .Q(\gprbit_reg[11]_4 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[11][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[11][2]_i_1_n_0 ),
        .Q(\gprbit_reg[11]_4 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[11][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[11][3]_i_1_n_0 ),
        .Q(\gprbit_reg[11]_4 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[11][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[11][4]_i_1_n_0 ),
        .Q(\gprbit_reg[11]_4 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[11][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[11][5]_i_1_n_0 ),
        .Q(\gprbit_reg[11]_4 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[11][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[11][6]_i_1_n_0 ),
        .Q(\gprbit_reg[11]_4 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[11][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[11][7]_i_1_n_0 ),
        .Q(\gprbit_reg[11]_4 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[12][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[12][0]_i_1_n_0 ),
        .Q(\gprbit_reg[12]_3 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[12][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[12][1]_i_1_n_0 ),
        .Q(\gprbit_reg[12]_3 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[12][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[12][2]_i_1_n_0 ),
        .Q(\gprbit_reg[12]_3 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[12][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[12][3]_i_1_n_0 ),
        .Q(\gprbit_reg[12]_3 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[12][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[12][4]_i_1_n_0 ),
        .Q(\gprbit_reg[12]_3 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[12][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[12][5]_i_1_n_0 ),
        .Q(\gprbit_reg[12]_3 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[12][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[12][6]_i_1_n_0 ),
        .Q(\gprbit_reg[12]_3 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[12][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[12][7]_i_1_n_0 ),
        .Q(\gprbit_reg[12]_3 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[13][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[13][0]_i_1_n_0 ),
        .Q(\gprbit_reg[13]_2 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[13][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[13][1]_i_1_n_0 ),
        .Q(\gprbit_reg[13]_2 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[13][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[13][2]_i_1_n_0 ),
        .Q(\gprbit_reg[13]_2 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[13][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[13][3]_i_1_n_0 ),
        .Q(\gprbit_reg[13]_2 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[13][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[13][4]_i_1_n_0 ),
        .Q(\gprbit_reg[13]_2 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[13][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[13][5]_i_1_n_0 ),
        .Q(\gprbit_reg[13]_2 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[13][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[13][6]_i_1_n_0 ),
        .Q(\gprbit_reg[13]_2 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[13][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[13][7]_i_1_n_0 ),
        .Q(\gprbit_reg[13]_2 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[14][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[14][0]_i_1_n_0 ),
        .Q(\gprbit_reg[14]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[14][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[14][1]_i_1_n_0 ),
        .Q(\gprbit_reg[14]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[14][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[14][2]_i_1_n_0 ),
        .Q(\gprbit_reg[14]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[14][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[14][3]_i_1_n_0 ),
        .Q(\gprbit_reg[14]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[14][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[14][4]_i_1_n_0 ),
        .Q(\gprbit_reg[14]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[14][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[14][5]_i_1_n_0 ),
        .Q(\gprbit_reg[14]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[14][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[14][6]_i_1_n_0 ),
        .Q(\gprbit_reg[14]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[14][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[14][7]_i_1_n_0 ),
        .Q(\gprbit_reg[14]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[15][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[15][0]_i_1_n_0 ),
        .Q(\gprbit_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[15][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[15][1]_i_1_n_0 ),
        .Q(\gprbit_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[15][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[15][2]_i_1_n_0 ),
        .Q(\gprbit_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[15][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[15][3]_i_1_n_0 ),
        .Q(\gprbit_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[15][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[15][4]_i_1_n_0 ),
        .Q(\gprbit_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[15][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[15][5]_i_1_n_0 ),
        .Q(\gprbit_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[15][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[15][6]_i_1_n_0 ),
        .Q(\gprbit_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[15][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[15][7]_i_1_n_0 ),
        .Q(\gprbit_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[1][0]_i_1_n_0 ),
        .Q(\gprbit_reg[1]_14 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[1][1]_i_1_n_0 ),
        .Q(\gprbit_reg[1]_14 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[1][2]_i_1_n_0 ),
        .Q(\gprbit_reg[1]_14 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[1][3]_i_1_n_0 ),
        .Q(\gprbit_reg[1]_14 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[1][4]_i_1_n_0 ),
        .Q(\gprbit_reg[1]_14 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[1][5]_i_1_n_0 ),
        .Q(\gprbit_reg[1]_14 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[1][6]_i_1_n_0 ),
        .Q(\gprbit_reg[1]_14 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[1][7]_i_1_n_0 ),
        .Q(\gprbit_reg[1]_14 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[2][0]_i_1_n_0 ),
        .Q(\gprbit_reg[2]_13 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[2][1]_i_1_n_0 ),
        .Q(\gprbit_reg[2]_13 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[2][2]_i_1_n_0 ),
        .Q(\gprbit_reg[2]_13 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[2][3]_i_1_n_0 ),
        .Q(\gprbit_reg[2]_13 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[2][4]_i_1_n_0 ),
        .Q(\gprbit_reg[2]_13 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[2][5]_i_1_n_0 ),
        .Q(\gprbit_reg[2]_13 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[2][6]_i_1_n_0 ),
        .Q(\gprbit_reg[2]_13 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[2][7]_i_1_n_0 ),
        .Q(\gprbit_reg[2]_13 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[3][0]_i_1_n_0 ),
        .Q(\gprbit_reg[3]_12 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[3][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[3][1]_i_1_n_0 ),
        .Q(\gprbit_reg[3]_12 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[3][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[3][2]_i_1_n_0 ),
        .Q(\gprbit_reg[3]_12 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[3][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[3][3]_i_1_n_0 ),
        .Q(\gprbit_reg[3]_12 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[3][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[3][4]_i_1_n_0 ),
        .Q(\gprbit_reg[3]_12 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[3][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[3][5]_i_1_n_0 ),
        .Q(\gprbit_reg[3]_12 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[3][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[3][6]_i_1_n_0 ),
        .Q(\gprbit_reg[3]_12 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[3][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[3][7]_i_1_n_0 ),
        .Q(\gprbit_reg[3]_12 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[4][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[4][0]_i_1_n_0 ),
        .Q(\gprbit_reg[4]_11 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[4][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[4][1]_i_1_n_0 ),
        .Q(\gprbit_reg[4]_11 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[4][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[4][2]_i_1_n_0 ),
        .Q(\gprbit_reg[4]_11 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[4][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[4][3]_i_1_n_0 ),
        .Q(\gprbit_reg[4]_11 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[4][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[4][4]_i_1_n_0 ),
        .Q(\gprbit_reg[4]_11 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[4][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[4][5]_i_1_n_0 ),
        .Q(\gprbit_reg[4]_11 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[4][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[4][6]_i_1_n_0 ),
        .Q(\gprbit_reg[4]_11 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[4][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[4][7]_i_1_n_0 ),
        .Q(\gprbit_reg[4]_11 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[5][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[5][0]_i_1_n_0 ),
        .Q(\gprbit_reg[5]_10 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[5][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[5][1]_i_1_n_0 ),
        .Q(\gprbit_reg[5]_10 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[5][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[5][2]_i_1_n_0 ),
        .Q(\gprbit_reg[5]_10 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[5][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[5][3]_i_1_n_0 ),
        .Q(\gprbit_reg[5]_10 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[5][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[5][4]_i_1_n_0 ),
        .Q(\gprbit_reg[5]_10 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[5][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[5][5]_i_1_n_0 ),
        .Q(\gprbit_reg[5]_10 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[5][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[5][6]_i_1_n_0 ),
        .Q(\gprbit_reg[5]_10 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[5][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[5][7]_i_1_n_0 ),
        .Q(\gprbit_reg[5]_10 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[6][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[6][0]_i_1_n_0 ),
        .Q(\gprbit_reg[6]_9 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[6][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[6][1]_i_1_n_0 ),
        .Q(\gprbit_reg[6]_9 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[6][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[6][2]_i_1_n_0 ),
        .Q(\gprbit_reg[6]_9 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[6][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[6][3]_i_1_n_0 ),
        .Q(\gprbit_reg[6]_9 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[6][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[6][4]_i_1_n_0 ),
        .Q(\gprbit_reg[6]_9 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[6][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[6][5]_i_1_n_0 ),
        .Q(\gprbit_reg[6]_9 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[6][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[6][6]_i_1_n_0 ),
        .Q(\gprbit_reg[6]_9 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[6][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[6][7]_i_1_n_0 ),
        .Q(\gprbit_reg[6]_9 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[7][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[7][0]_i_1_n_0 ),
        .Q(\gprbit_reg[7]_8 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[7][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[7][1]_i_1_n_0 ),
        .Q(\gprbit_reg[7]_8 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[7][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[7][2]_i_1_n_0 ),
        .Q(\gprbit_reg[7]_8 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[7][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[7][3]_i_1_n_0 ),
        .Q(\gprbit_reg[7]_8 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[7][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[7][4]_i_1_n_0 ),
        .Q(\gprbit_reg[7]_8 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[7][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[7][5]_i_1_n_0 ),
        .Q(\gprbit_reg[7]_8 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[7][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[7][6]_i_1_n_0 ),
        .Q(\gprbit_reg[7]_8 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[7][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[7][7]_i_1_n_0 ),
        .Q(\gprbit_reg[7]_8 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[8][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[8][0]_i_1_n_0 ),
        .Q(\gprbit_reg[8]_7 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[8][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[8][1]_i_1_n_0 ),
        .Q(\gprbit_reg[8]_7 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[8][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[8][2]_i_1_n_0 ),
        .Q(\gprbit_reg[8]_7 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[8][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[8][3]_i_1_n_0 ),
        .Q(\gprbit_reg[8]_7 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[8][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[8][4]_i_1_n_0 ),
        .Q(\gprbit_reg[8]_7 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[8][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[8][5]_i_1_n_0 ),
        .Q(\gprbit_reg[8]_7 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[8][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[8][6]_i_1_n_0 ),
        .Q(\gprbit_reg[8]_7 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[8][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[8][7]_i_1_n_0 ),
        .Q(\gprbit_reg[8]_7 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[9][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[9][0]_i_1_n_0 ),
        .Q(\gprbit_reg[9]_6 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[9][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[9][1]_i_1_n_0 ),
        .Q(\gprbit_reg[9]_6 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[9][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[9][2]_i_1_n_0 ),
        .Q(\gprbit_reg[9]_6 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[9][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[9][3]_i_1_n_0 ),
        .Q(\gprbit_reg[9]_6 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[9][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[9][4]_i_1_n_0 ),
        .Q(\gprbit_reg[9]_6 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[9][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[9][5]_i_1_n_0 ),
        .Q(\gprbit_reg[9]_6 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[9][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[9][6]_i_1_n_0 ),
        .Q(\gprbit_reg[9]_6 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gprbit_reg[9][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\gprbit[9][7]_i_1_n_0 ),
        .Q(\gprbit_reg[9]_6 [7]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_1
       (.I0(\i_mc8051_alu/dvsor_i [7]),
        .I1(i__carry_i_9_n_0),
        .I2(i__carry_i_10_n_0),
        .I3(\i_mc8051_alu/dvsor_i [6]),
        .O(i__carry_i_16__1_0[3]));
  LUT4 #(
    .INIT(16'h7D82)) 
    i__carry_i_10
       (.I0(\dpl[1]_i_5_0 ),
        .I1(i__carry_i_15__0_n_0),
        .I2(\i_mc8051_alu/dvsor_i [5]),
        .I3(i__carry_i_11_n_0),
        .O(i__carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h7F57D5FD80A82A02)) 
    i__carry_i_10__0
       (.I0(\dpl[2]_i_5_0 ),
        .I1(i__carry_i_9__0_n_0),
        .I2(i__carry_i_17__1_n_0),
        .I3(\i_mc8051_alu/dvsor_i [4]),
        .I4(\i_mc8051_alu/dvsor_i [5]),
        .I5(i__carry_i_8__1_n_0),
        .O(i__carry_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h7D82)) 
    i__carry_i_10__1
       (.I0(i__carry_i_14__0_0),
        .I1(i__carry_i_13__1_n_0),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_12__1_n_0),
        .O(i__carry_i_10__1_n_0));
  (* PHYS_OPT_MODIFIED = "CRITICAL_CELL_OPT" *) 
  (* PHYS_OPT_SKIPPED = "CRITICAL_CELL_OPT" *) 
  LUT6 #(
    .INIT(64'h7F57D5FD80A82A02)) 
    i__carry_i_10__2
       (.I0(\dpl[4]_i_16_0 ),
        .I1(i__carry_i_8__2_n_0),
        .I2(i__carry_i_14__2_n_0),
        .I3(\i_mc8051_alu/dvsor_i [2]),
        .I4(\i_mc8051_alu/dvsor_i [3]),
        .I5(i__carry_i_9__1_n_0),
        .O(i__carry_i_10__2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_10__3
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(i__carry_i_15_n_0),
        .I4(s_reg_data[2]),
        .O(\i_mc8051_alu/dvsor_i [2]));
  LUT4 #(
    .INIT(16'h7D82)) 
    i__carry_i_11
       (.I0(\dpl[2]_i_5_0 ),
        .I1(i__carry_i_17__1_n_0),
        .I2(\i_mc8051_alu/dvsor_i [4]),
        .I3(i__carry_i_9__0_n_0),
        .O(i__carry_i_11_n_0));
  (* PHYS_OPT_MODIFIED = "CRITICAL_CELL_OPT" *) 
  (* PHYS_OPT_SKIPPED = "CRITICAL_CELL_OPT" *) 
  LUT6 #(
    .INIT(64'h96663CCC66963CCC)) 
    i__carry_i_11__0
       (.I0(\dpl[4]_i_16_0 ),
        .I1(i__carry_i_13__2_n_0),
        .I2(i__carry_i_14__0_0),
        .I3(\i_mc8051_alu/dvsor_i [1]),
        .I4(\state_reg[2]_6 ),
        .I5(i__carry_i_14__1_n_0),
        .O(i__carry_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h7D82)) 
    i__carry_i_11__1
       (.I0(\dpl[4]_i_16_0 ),
        .I1(i__carry_i_14__2_n_0),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_8__2_n_0),
        .O(i__carry_i_11__1_n_0));
  LUT6 #(
    .INIT(64'h2BFFD4FFD4002B00)) 
    i__carry_i_11__2
       (.I0(\i_mc8051_alu/dvsor_i [3]),
        .I1(i__carry_i_16_n_0),
        .I2(i__carry_i_14__0_n_0),
        .I3(\dpl[1]_i_5_0 ),
        .I4(\i_mc8051_alu/dvsor_i [4]),
        .I5(i__carry_i_12__3_n_0),
        .O(i__carry_i_11__2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_11__3
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(i__carry_i_15_n_0),
        .I4(s_reg_data[1]),
        .O(\i_mc8051_alu/dvsor_i [1]));
  LUT4 #(
    .INIT(16'h7D82)) 
    i__carry_i_12
       (.I0(\dpl[1]_i_5_0 ),
        .I1(i__carry_i_16_n_0),
        .I2(\i_mc8051_alu/dvsor_i [3]),
        .I3(i__carry_i_14__0_n_0),
        .O(i__carry_i_12_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    i__carry_i_12__0
       (.I0(\i_mc8051_alu/dvsor_i [2]),
        .I1(i__carry_i_13__1_n_0),
        .I2(i__carry_i_12__1_n_0),
        .O(i__carry_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h75DF8A20)) 
    i__carry_i_12__1
       (.I0(\dpl[4]_i_16_0 ),
        .I1(i__carry_i_13__2_n_0),
        .I2(\state_reg[2]_6 ),
        .I3(\i_mc8051_alu/dvsor_i [1]),
        .I4(i__carry_i_12__2_n_0),
        .O(i__carry_i_12__1_n_0));
  (* PHYS_OPT_MODIFIED = "CRITICAL_CELL_OPT" *) 
  (* PHYS_OPT_SKIPPED = "CRITICAL_CELL_OPT" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    i__carry_i_12__2
       (.I0(\state_reg[2]_6 ),
        .I1(i__carry_i_17__0_n_0),
        .I2(\acc_reg[5]_0_repN ),
        .I3(i__carry_i_13__3_n_0),
        .O(i__carry_i_12__2_n_0));
  LUT6 #(
    .INIT(64'h2BFFD4FFD4002B00)) 
    i__carry_i_12__3
       (.I0(\i_mc8051_alu/dvsor_i [2]),
        .I1(i__carry_i_18__0_n_0),
        .I2(i__carry_i_11__0_n_0),
        .I3(\dpl[2]_i_5_0 ),
        .I4(\i_mc8051_alu/dvsor_i [3]),
        .I5(i__carry_i_10__1_n_0),
        .O(i__carry_i_12__3_n_0));
  LUT6 #(
    .INIT(64'h96663CCC66963CCC)) 
    i__carry_i_13
       (.I0(\dpl[2]_i_5_0 ),
        .I1(i__carry_i_19_n_0),
        .I2(\dpl[1]_i_5_0 ),
        .I3(\i_mc8051_alu/dvsor_i [1]),
        .I4(\state_reg[2]_6 ),
        .I5(i__carry_i_17_n_0),
        .O(i__carry_i_13_n_0));
  (* PHYS_OPT_MODIFIED = "CRITICAL_CELL_OPT" *) 
  (* PHYS_OPT_SKIPPED = "CRITICAL_CELL_OPT" *) 
  LUT6 #(
    .INIT(64'h96663CCC66963CCC)) 
    i__carry_i_13__0
       (.I0(i__carry_i_14__0_0),
        .I1(i__carry_i_14__1_n_0),
        .I2(\dpl[2]_i_5_0 ),
        .I3(\i_mc8051_alu/dvsor_i [1]),
        .I4(\state_reg[2]_6 ),
        .I5(i__carry_i_19_n_0),
        .O(i__carry_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h6FCF06CF0A0F0A0F)) 
    i__carry_i_13__1
       (.I0(\dpl[4]_i_16_0 ),
        .I1(\acc_reg[4]_0_repN ),
        .I2(\i_mc8051_alu/dvsor_i [1]),
        .I3(\state_reg[2]_6 ),
        .I4(\acc_reg[3]_0_repN ),
        .I5(i__carry_i_13__3_n_0),
        .O(i__carry_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_13__2
       (.I0(i__carry_i_13__3_n_0),
        .I1(\acc_reg[4]_0_repN ),
        .O(i__carry_i_13__2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    i__carry_i_13__3
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(i__carry_i_15_n_0),
        .I3(s_alu_cmd[0]),
        .O(i__carry_i_13__3_n_0));
  (* PHYS_OPT_MODIFIED = "CRITICAL_CELL_OPT" *) 
  (* PHYS_OPT_SKIPPED = "CRITICAL_CELL_OPT" *) 
  LUT4 #(
    .INIT(16'h7D82)) 
    i__carry_i_14
       (.I0(\dpl[1]_i_5_0 ),
        .I1(i__carry_i_18_n_0),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_13__0_n_0),
        .O(i__carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h7D82)) 
    i__carry_i_14__0
       (.I0(\dpl[2]_i_5_0 ),
        .I1(i__carry_i_18__0_n_0),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_11__0_n_0),
        .O(i__carry_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_14__1
       (.I0(i__carry_i_13__3_n_0),
        .I1(\acc_reg[3]_0_repN_1 ),
        .O(i__carry_i_14__1_n_0));
  LUT4 #(
    .INIT(16'hF571)) 
    i__carry_i_14__2
       (.I0(\i_mc8051_alu/dvsor_i [1]),
        .I1(\state_reg[2]_6 ),
        .I2(i__carry_i_12__2_n_0),
        .I3(i__carry_i_13__2_n_0),
        .O(i__carry_i_14__2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_14__3
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(i__carry_i_15_n_0),
        .I4(s_reg_data[0]),
        .O(\state_reg[2]_6 ));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_15
       (.I0(s_alu_cmd[5]),
        .I1(s_alu_cmd[4]),
        .I2(s_alu_cmd[2]),
        .O(i__carry_i_15_n_0));
  LUT5 #(
    .INIT(32'hD4FF00D4)) 
    i__carry_i_15__0
       (.I0(\i_mc8051_alu/dvsor_i [3]),
        .I1(i__carry_i_16_n_0),
        .I2(i__carry_i_14__0_n_0),
        .I3(\i_mc8051_alu/dvsor_i [4]),
        .I4(i__carry_i_12__3_n_0),
        .O(i__carry_i_15__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_15__1
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(i__carry_i_15_n_0),
        .I4(s_reg_data[7]),
        .O(\i_mc8051_alu/dvsor_i [7]));
  LUT3 #(
    .INIT(8'hD4)) 
    i__carry_i_16
       (.I0(\i_mc8051_alu/dvsor_i [2]),
        .I1(i__carry_i_18_n_0),
        .I2(i__carry_i_13__0_n_0),
        .O(i__carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h5DFF000000000000)) 
    i__carry_i_16__0
       (.I0(\state_reg[2]_6 ),
        .I1(\i_mc8051_alu/dvsor_i [1]),
        .I2(\acc_reg[7]_0_repN ),
        .I3(i__carry_i_20_n_0),
        .I4(\acc_reg[6]_1_repN_1 ),
        .I5(i__carry_i_13__3_n_0),
        .O(i__carry_i_16__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_16__1
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(i__carry_i_15_n_0),
        .I4(s_reg_data[6]),
        .O(\i_mc8051_alu/dvsor_i [6]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_17
       (.I0(i__carry_i_13__3_n_0),
        .I1(\acc_reg[1]_0_repN ),
        .O(i__carry_i_17_n_0));
  LUT5 #(
    .INIT(32'h000080E0)) 
    i__carry_i_17__0
       (.I0(i__carry_i_19__0_n_0),
        .I1(i__carry_i_18__1_n_0),
        .I2(i__carry_i_21_n_0),
        .I3(\i_mc8051_alu/dvsor_i [2]),
        .I4(\i_mc8051_alu/dvsor_i [3]),
        .O(i__carry_i_17__0_n_0));
  LUT5 #(
    .INIT(32'hD4FF00D4)) 
    i__carry_i_17__1
       (.I0(\i_mc8051_alu/dvsor_i [2]),
        .I1(i__carry_i_18__0_n_0),
        .I2(i__carry_i_11__0_n_0),
        .I3(\i_mc8051_alu/dvsor_i [3]),
        .I4(i__carry_i_10__1_n_0),
        .O(i__carry_i_17__1_n_0));
  LUT6 #(
    .INIT(64'h6FCF06CF0A0F0A0F)) 
    i__carry_i_18
       (.I0(\dpl[2]_i_5_0 ),
        .I1(\acc_reg[2]_2_repN_1 ),
        .I2(\i_mc8051_alu/dvsor_i [1]),
        .I3(\state_reg[2]_6 ),
        .I4(\acc_reg[1]_0_repN ),
        .I5(i__carry_i_13__3_n_0),
        .O(i__carry_i_18_n_0));
  LUT6 #(
    .INIT(64'h6FCF06CF0A0F0A0F)) 
    i__carry_i_18__0
       (.I0(i__carry_i_14__0_0),
        .I1(\acc_reg[3]_0_repN ),
        .I2(\i_mc8051_alu/dvsor_i [1]),
        .I3(\state_reg[2]_6 ),
        .I4(\acc_reg[2]_2_repN_1 ),
        .I5(i__carry_i_13__3_n_0),
        .O(i__carry_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h70FFF0FF0058F0FF)) 
    i__carry_i_18__1
       (.I0(i__carry_i_20_n_0),
        .I1(i__carry_i_22_n_0),
        .I2(i__carry_i_23_n_0),
        .I3(\i_mc8051_alu/dvsor_i [1]),
        .I4(\state_reg[2]_6 ),
        .I5(\i_mc8051_alu/p_2_in0 ),
        .O(i__carry_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_19
       (.I0(i__carry_i_13__3_n_0),
        .I1(\acc_reg[2]_2_repN_1 ),
        .O(i__carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h444CC44C00000000)) 
    i__carry_i_19__0
       (.I0(i__carry_i_20_n_0),
        .I1(\acc_reg[7]_0_repN ),
        .I2(\i_mc8051_alu/dvsor_i [1]),
        .I3(\state_reg[2]_6 ),
        .I4(\acc_reg[6]_1_repN_1 ),
        .I5(i__carry_i_13__3_n_0),
        .O(i__carry_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1__0
       (.I0(i__carry_i_9__3_n_0),
        .I1(i__carry_i_10__0_n_0),
        .O(i__carry_i_10__0_0[3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_1__1
       (.I0(\i_mc8051_alu/dvsor_i [5]),
        .I1(i__carry_i_8__1_n_0),
        .I2(i__carry_i_9__0_n_0),
        .I3(\i_mc8051_alu/dvsor_i [4]),
        .O(i__carry_i_8__3_0[2]));
  LUT3 #(
    .INIT(8'h10)) 
    i__carry_i_1__2
       (.I0(\i_mc8051_alu/dvsor_i [4]),
        .I1(\i_mc8051_alu/dvsor_i [5]),
        .I2(i__carry_i_10__2_n_0),
        .O(i__carry_i_10__2_0[2]));
  LUT4 #(
    .INIT(16'h50D4)) 
    i__carry_i_1__3
       (.I0(\i_mc8051_alu/dvsor_i [3]),
        .I1(i__carry_i_8__2_n_0),
        .I2(i__carry_i_9__1_n_0),
        .I3(\i_mc8051_alu/dvsor_i [2]),
        .O(\acc_reg[5]_3 [1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_2
       (.I0(\i_mc8051_alu/dvsor_i [5]),
        .I1(i__carry_i_11__2_n_0),
        .I2(i__carry_i_12_n_0),
        .I3(\i_mc8051_alu/dvsor_i [4]),
        .O(i__carry_i_16__1_0[2]));
  LUT5 #(
    .INIT(32'h00000010)) 
    i__carry_i_20
       (.I0(\i_mc8051_alu/dvsor_i [5]),
        .I1(\i_mc8051_alu/dvsor_i [4]),
        .I2(i__carry_i_9__3_n_0),
        .I3(\i_mc8051_alu/dvsor_i [2]),
        .I4(\i_mc8051_alu/dvsor_i [3]),
        .O(i__carry_i_20_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_21
       (.I0(i__carry_i_9__3_n_0),
        .I1(\i_mc8051_alu/dvsor_i [4]),
        .I2(\i_mc8051_alu/dvsor_i [5]),
        .O(i__carry_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    i__carry_i_22
       (.I0(\state_reg[2]_6 ),
        .I1(i__carry_i_25_n_0),
        .I2(i__carry_i_9__3_n_0),
        .I3(i__carry_i_26_n_0),
        .I4(\i_mc8051_alu/dvsor_i [1]),
        .I5(\i_mc8051_alu/L ),
        .O(i__carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_23
       (.I0(i__carry_i_13__3_n_0),
        .I1(\acc_reg[6]_1_repN_1 ),
        .O(i__carry_i_23_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_24
       (.I0(i__carry_i_13__3_n_0),
        .I1(\acc_reg[5]_0_repN ),
        .O(\i_mc8051_alu/p_2_in0 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    i__carry_i_25
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_reg_data[5]),
        .I3(s_reg_data[4]),
        .I4(i__carry_i_15_n_0),
        .I5(s_alu_cmd[0]),
        .O(i__carry_i_25_n_0));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    i__carry_i_26
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_reg_data[3]),
        .I3(s_reg_data[2]),
        .I4(i__carry_i_15_n_0),
        .I5(s_alu_cmd[0]),
        .O(i__carry_i_26_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_27
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(i__carry_i_15_n_0),
        .I4(\acc_reg[7]_0_repN ),
        .O(\i_mc8051_alu/L ));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_2__0
       (.I0(\i_mc8051_alu/dvsor_i [5]),
        .I1(i__carry_i_11_n_0),
        .I2(i__carry_i_12__3_n_0),
        .I3(\i_mc8051_alu/dvsor_i [4]),
        .O(i__carry_i_10__0_0[2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_2__1
       (.I0(\i_mc8051_alu/dvsor_i [3]),
        .I1(i__carry_i_10__1_n_0),
        .I2(i__carry_i_11__0_n_0),
        .I3(\i_mc8051_alu/dvsor_i [2]),
        .O(i__carry_i_8__3_0[1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_2__2
       (.I0(\i_mc8051_alu/dvsor_i [3]),
        .I1(i__carry_i_11__1_n_0),
        .I2(i__carry_i_12__1_n_0),
        .I3(\i_mc8051_alu/dvsor_i [2]),
        .O(i__carry_i_10__2_0[1]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_2__3
       (.I0(\i_mc8051_alu/dvsor_i [1]),
        .I1(i__carry_i_12__2_n_0),
        .I2(i__carry_i_13__2_n_0),
        .I3(\state_reg[2]_6 ),
        .O(\acc_reg[5]_3 [0]));
  LUT4 #(
    .INIT(16'h50D4)) 
    i__carry_i_3
       (.I0(\i_mc8051_alu/dvsor_i [3]),
        .I1(i__carry_i_13_n_0),
        .I2(i__carry_i_14_n_0),
        .I3(\i_mc8051_alu/dvsor_i [2]),
        .O(i__carry_i_16__1_0[1]));
  LUT4 #(
    .INIT(16'h50D4)) 
    i__carry_i_3__0
       (.I0(\i_mc8051_alu/dvsor_i [3]),
        .I1(i__carry_i_13__0_n_0),
        .I2(i__carry_i_14__0_n_0),
        .I3(\i_mc8051_alu/dvsor_i [2]),
        .O(i__carry_i_10__0_0[1]));
  LUT6 #(
    .INIT(64'h3751404015404040)) 
    i__carry_i_3__1
       (.I0(\i_mc8051_alu/dvsor_i [1]),
        .I1(\state_reg[2]_6 ),
        .I2(i__carry_i_14__0_0),
        .I3(\acc_reg[3]_0_repN ),
        .I4(i__carry_i_13__3_n_0),
        .I5(\acc_reg[2]_2_repN_1 ),
        .O(i__carry_i_8__3_0[0]));
  LUT6 #(
    .INIT(64'h3751404015404040)) 
    i__carry_i_3__2
       (.I0(\i_mc8051_alu/dvsor_i [1]),
        .I1(\state_reg[2]_6 ),
        .I2(\dpl[4]_i_16_0 ),
        .I3(\acc_reg[4]_0_repN ),
        .I4(i__carry_i_13__3_n_0),
        .I5(\acc_reg[3]_0_repN ),
        .O(i__carry_i_10__2_0[0]));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    i__carry_i_3__3
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_reg_data[7]),
        .I3(s_reg_data[6]),
        .I4(i__carry_i_15_n_0),
        .I5(s_alu_cmd[0]),
        .O(\state_reg[2]_9 [3]));
  LUT6 #(
    .INIT(64'h3751404015404040)) 
    i__carry_i_4
       (.I0(\i_mc8051_alu/dvsor_i [1]),
        .I1(\state_reg[2]_6 ),
        .I2(\dpl[1]_i_5_0 ),
        .I3(\acc_reg[1]_0_repN ),
        .I4(i__carry_i_13__3_n_0),
        .I5(\acc_reg[0]_0_repN ),
        .O(i__carry_i_16__1_0[0]));
  LUT6 #(
    .INIT(64'h3751404015404040)) 
    i__carry_i_4__0
       (.I0(\i_mc8051_alu/dvsor_i [1]),
        .I1(\state_reg[2]_6 ),
        .I2(\dpl[2]_i_5_0 ),
        .I3(\acc_reg[2]_2_repN_1 ),
        .I4(i__carry_i_13__3_n_0),
        .I5(\acc_reg[1]_0_repN ),
        .O(i__carry_i_10__0_0[0]));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    i__carry_i_4__1
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_reg_data[7]),
        .I3(s_reg_data[6]),
        .I4(i__carry_i_15_n_0),
        .I5(s_alu_cmd[0]),
        .O(\state_reg[2]_7 [3]));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    i__carry_i_4__2
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_reg_data[7]),
        .I3(s_reg_data[6]),
        .I4(i__carry_i_15_n_0),
        .I5(s_alu_cmd[0]),
        .O(\state_reg[2]_8 [3]));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    i__carry_i_4__3
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_reg_data[5]),
        .I3(s_reg_data[4]),
        .I4(i__carry_i_15_n_0),
        .I5(s_alu_cmd[0]),
        .O(\state_reg[2]_9 [2]));
  LUT4 #(
    .INIT(16'h8241)) 
    i__carry_i_5
       (.I0(i__carry_i_9_n_0),
        .I1(\i_mc8051_alu/dvsor_i [6]),
        .I2(i__carry_i_10_n_0),
        .I3(\i_mc8051_alu/dvsor_i [7]),
        .O(i__carry_i_15__1_0[3]));
  LUT3 #(
    .INIT(8'h21)) 
    i__carry_i_5__0
       (.I0(i__carry_i_10__0_n_0),
        .I1(\i_mc8051_alu/dvsor_i [7]),
        .I2(\i_mc8051_alu/dvsor_i [6]),
        .O(i__carry_i_16__1_1[3]));
  LUT4 #(
    .INIT(16'h8241)) 
    i__carry_i_5__1
       (.I0(i__carry_i_8__1_n_0),
        .I1(\i_mc8051_alu/dvsor_i [4]),
        .I2(i__carry_i_9__0_n_0),
        .I3(\i_mc8051_alu/dvsor_i [5]),
        .O(\state_reg[2]_7 [2]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'h21)) 
    i__carry_i_5__2
       (.I0(i__carry_i_10__2_n_0),
        .I1(\i_mc8051_alu/dvsor_i [5]),
        .I2(\i_mc8051_alu/dvsor_i [4]),
        .O(\state_reg[2]_8 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__3
       (.I0(i__carry_i_9__1_n_0),
        .I1(\i_mc8051_alu/dvsor_i [3]),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_8__2_n_0),
        .O(\state_reg[2]_9 [1]));
  LUT4 #(
    .INIT(16'h8241)) 
    i__carry_i_6
       (.I0(i__carry_i_11__2_n_0),
        .I1(\i_mc8051_alu/dvsor_i [4]),
        .I2(i__carry_i_12_n_0),
        .I3(\i_mc8051_alu/dvsor_i [5]),
        .O(i__carry_i_15__1_0[2]));
  LUT4 #(
    .INIT(16'h8241)) 
    i__carry_i_6__0
       (.I0(i__carry_i_11_n_0),
        .I1(\i_mc8051_alu/dvsor_i [4]),
        .I2(i__carry_i_12__3_n_0),
        .I3(\i_mc8051_alu/dvsor_i [5]),
        .O(i__carry_i_16__1_1[2]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_6__1
       (.I0(i__carry_i_11__0_n_0),
        .I1(\i_mc8051_alu/dvsor_i [3]),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_10__1_n_0),
        .O(\state_reg[2]_7 [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_6__2
       (.I0(i__carry_i_12__1_n_0),
        .I1(\i_mc8051_alu/dvsor_i [3]),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_11__1_n_0),
        .O(\state_reg[2]_8 [1]));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_6__3
       (.I0(i__carry_i_13__2_n_0),
        .I1(\i_mc8051_alu/dvsor_i [1]),
        .I2(\state_reg[2]_6 ),
        .I3(i__carry_i_12__2_n_0),
        .O(\state_reg[2]_9 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(i__carry_i_14_n_0),
        .I1(\i_mc8051_alu/dvsor_i [3]),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_13_n_0),
        .O(i__carry_i_15__1_0[1]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(i__carry_i_14__0_n_0),
        .I1(\i_mc8051_alu/dvsor_i [3]),
        .I2(\i_mc8051_alu/dvsor_i [2]),
        .I3(i__carry_i_13__0_n_0),
        .O(i__carry_i_16__1_1[1]));
  LUT6 #(
    .INIT(64'h2080802043134313)) 
    i__carry_i_7__1
       (.I0(\acc_reg[2]_2_repN_1 ),
        .I1(\i_mc8051_alu/dvsor_i [1]),
        .I2(i__carry_i_13__3_n_0),
        .I3(\acc_reg[3]_0_repN ),
        .I4(i__carry_i_14__0_0),
        .I5(\state_reg[2]_6 ),
        .O(\state_reg[2]_7 [0]));
  LUT6 #(
    .INIT(64'h2080802043134313)) 
    i__carry_i_7__2
       (.I0(\acc_reg[3]_0_repN ),
        .I1(\i_mc8051_alu/dvsor_i [1]),
        .I2(i__carry_i_13__3_n_0),
        .I3(\acc_reg[4]_0_repN ),
        .I4(\dpl[4]_i_16_0 ),
        .I5(\state_reg[2]_6 ),
        .O(\state_reg[2]_8 [0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_7__3
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(i__carry_i_15_n_0),
        .I4(s_reg_data[3]),
        .O(\i_mc8051_alu/dvsor_i [3]));
  LUT6 #(
    .INIT(64'h2080802043134313)) 
    i__carry_i_8
       (.I0(\acc_reg[0]_0_repN ),
        .I1(\i_mc8051_alu/dvsor_i [1]),
        .I2(i__carry_i_13__3_n_0),
        .I3(\acc_reg[1]_0_repN ),
        .I4(\dpl[1]_i_5_0 ),
        .I5(\state_reg[2]_6 ),
        .O(i__carry_i_15__1_0[0]));
  LUT6 #(
    .INIT(64'h2080802043134313)) 
    i__carry_i_8__0
       (.I0(\acc_reg[1]_0_repN ),
        .I1(\i_mc8051_alu/dvsor_i [1]),
        .I2(i__carry_i_13__3_n_0),
        .I3(\acc_reg[2]_2_repN_1 ),
        .I4(\dpl[2]_i_5_0 ),
        .I5(\state_reg[2]_6 ),
        .O(i__carry_i_16__1_1[0]));
  LUT6 #(
    .INIT(64'h7F57D5FD80A82A02)) 
    i__carry_i_8__1
       (.I0(i__carry_i_14__0_0),
        .I1(i__carry_i_11__1_n_0),
        .I2(i__carry_i_12__0_n_0),
        .I3(\i_mc8051_alu/dvsor_i [3]),
        .I4(\i_mc8051_alu/dvsor_i [4]),
        .I5(i__carry_i_10__2_n_0),
        .O(i__carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h6A5595AAAAAAAAAA)) 
    i__carry_i_8__2
       (.I0(i__carry_i_16__0_n_0),
        .I1(\acc_reg[5]_0_repN ),
        .I2(i__carry_i_13__3_n_0),
        .I3(\state_reg[2]_6 ),
        .I4(\i_mc8051_alu/dvsor_i [1]),
        .I5(i__carry_i_17__0_n_0),
        .O(i__carry_i_8__2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_8__3
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(i__carry_i_15_n_0),
        .I4(s_reg_data[4]),
        .O(\i_mc8051_alu/dvsor_i [4]));
  LUT6 #(
    .INIT(64'h7F57D5FD80A82A02)) 
    i__carry_i_9
       (.I0(\dpl[1]_i_5_0 ),
        .I1(i__carry_i_11_n_0),
        .I2(i__carry_i_15__0_n_0),
        .I3(\i_mc8051_alu/dvsor_i [5]),
        .I4(\i_mc8051_alu/dvsor_i [6]),
        .I5(i__carry_i_10__0_n_0),
        .O(i__carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h7D82)) 
    i__carry_i_9__0
       (.I0(i__carry_i_14__0_0),
        .I1(i__carry_i_12__0_n_0),
        .I2(\i_mc8051_alu/dvsor_i [3]),
        .I3(i__carry_i_11__1_n_0),
        .O(i__carry_i_9__0_n_0));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'hBFEF0000)) 
    i__carry_i_9__1_comp
       (.I0(\i_mc8051_alu/dvsor_i [3]),
        .I1(\i_mc8051_alu/dvsor_i [2]),
        .I2(i__carry_i_21_n_0),
        .I3(i__carry_i_18__1_n_0),
        .I4(i__carry_i_19__0_n_0),
        .O(i__carry_i_9__1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_9__2
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[0]),
        .I3(i__carry_i_15_n_0),
        .I4(s_reg_data[5]),
        .O(\i_mc8051_alu/dvsor_i [5]));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    i__carry_i_9__3
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_reg_data[7]),
        .I3(s_reg_data[6]),
        .I4(i__carry_i_15_n_0),
        .I5(s_alu_cmd[0]),
        .O(i__carry_i_9__3_n_0));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \ie[0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[0]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\ie[7]_i_2_n_0 ),
        .I5(ie[0]),
        .O(\ie[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \ie[1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\ie[7]_i_2_n_0 ),
        .I5(ie[1]),
        .O(\ie[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \ie[2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\ie[7]_i_2_n_0 ),
        .I5(ie[2]),
        .O(\ie[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \ie[3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\ie[7]_i_2_n_0 ),
        .I5(ie[3]),
        .O(\ie[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \ie[4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[4]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\ie[7]_i_2_n_0 ),
        .I5(ie[4]),
        .O(\ie[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \ie[5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\ie[7]_i_2_n_0 ),
        .I5(\ie_reg_n_0_[5] ),
        .O(\ie[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \ie[6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\ie[7]_i_2_n_0 ),
        .I5(\ie_reg_n_0_[6] ),
        .O(\ie[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \ie[7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\gprbit[5][7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\ie[7]_i_2_n_0 ),
        .I5(\ie_reg_n_0_[7] ),
        .O(\ie[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \ie[7]_i_2 
       (.I0(\sp_reg[5]_0 ),
        .I1(\s_help_reg[3]_0 ),
        .I2(\dpl[7]_i_4_n_0 ),
        .I3(\p0[7]_i_15_n_0 ),
        .I4(\tmod[0][7]_i_2_n_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\ie[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ie_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ie[0]_i_1_n_0 ),
        .Q(ie[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ie_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ie[1]_i_1_n_0 ),
        .Q(ie[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ie_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ie[2]_i_1_n_0 ),
        .Q(ie[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ie_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ie[3]_i_1_n_0 ),
        .Q(ie[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ie_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ie[4]_i_1_n_0 ),
        .Q(ie[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ie_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ie[5]_i_1_n_0 ),
        .Q(\ie_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ie_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ie[6]_i_1_n_0 ),
        .Q(\ie_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ie_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ie[7]_i_1_n_0 ),
        .Q(\ie_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'hF0F0FBFFF0F04000)) 
    \ip[0]_i_1 
       (.I0(\gprbit[15][7]_i_2_n_0 ),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [0]),
        .I3(\ip[7]_i_2_n_0 ),
        .I4(\ip[7]_i_3_n_0 ),
        .I5(ip[0]),
        .O(\ip[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \ip[1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\ip[7]_i_2_n_0 ),
        .I4(\ip[7]_i_3_n_0 ),
        .I5(ip[1]),
        .O(\ip[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \ip[2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\ip[7]_i_2_n_0 ),
        .I4(\ip[7]_i_3_n_0 ),
        .I5(ip[2]),
        .O(\ip[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \ip[3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\ip[7]_i_2_n_0 ),
        .I4(\ip[7]_i_3_n_0 ),
        .I5(ip[3]),
        .O(\ip[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FBFFF0F04000)) 
    \ip[4]_i_1 
       (.I0(\gprbit[15][7]_i_2_n_0 ),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [4]),
        .I3(\ip[7]_i_2_n_0 ),
        .I4(\ip[7]_i_3_n_0 ),
        .I5(ip[4]),
        .O(\ip[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \ip[5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\ip[7]_i_2_n_0 ),
        .I4(\ip[7]_i_3_n_0 ),
        .I5(\ip_reg_n_0_[5] ),
        .O(\ip[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \ip[6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\ip[7]_i_2_n_0 ),
        .I4(\ip[7]_i_3_n_0 ),
        .I5(\ip_reg_n_0_[6] ),
        .O(\ip[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \ip[7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\gprbit[15][7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\ip[7]_i_2_n_0 ),
        .I4(\ip[7]_i_3_n_0 ),
        .I5(\ip_reg_n_0_[7] ),
        .O(\ip[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ip[7]_i_2 
       (.I0(\p0[7]_i_2_n_0 ),
        .I1(\sp_reg[6]_0 ),
        .O(\ip[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ip[7]_i_3 
       (.I0(reset_1),
        .I1(\p0[7]_i_15_n_0 ),
        .I2(\p2[7]_i_4_n_0 ),
        .I3(\ssel[7]_i_2_n_0 ),
        .I4(\s_help_reg[2]_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\ip[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ip[0]_i_1_n_0 ),
        .Q(ip[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ip_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ip[1]_i_1_n_0 ),
        .Q(ip[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ip_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ip[2]_i_1_n_0 ),
        .Q(ip[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ip_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ip[3]_i_1_n_0 ),
        .Q(ip[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ip_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ip[4]_i_1_n_0 ),
        .Q(ip[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ip_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ip[5]_i_1_n_0 ),
        .Q(\ip_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ip[6]_i_1_n_0 ),
        .Q(\ip_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\ip[7]_i_1_n_0 ),
        .Q(\ip_reg_n_0_[7] ));
  LUT2 #(
    .INIT(4'h8)) 
    mem0_reg_bram_0_i_1
       (.I0(mem0_reg_bram_0_i_14_n_0),
        .I1(L__0[11]),
        .O(ADDRARDADDR[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem0_reg_bram_0_i_10
       (.I0(mem0_reg_bram_0_i_19_n_0),
        .I1(mem0_reg_bram_0_i_16_n_0),
        .I2(L__0[2]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem0_reg_bram_0_i_11
       (.I0(mem0_reg_bram_0_i_20_n_0),
        .I1(mem0_reg_bram_0_i_16_n_0),
        .I2(L__0[1]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem0_reg_bram_0_i_12
       (.I0(mem0_reg_bram_0_i_21_n_0),
        .I1(mem0_reg_bram_0_i_16_n_0),
        .I2(L__0[0]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h00AA00AA00AA02AA)) 
    mem0_reg_bram_0_i_13
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000CDC8C8C8)) 
    mem0_reg_bram_0_i_14
       (.I0(\state_reg[2]_0 [2]),
        .I1(mem0_reg_bram_0),
        .I2(\state_reg[2]_0 [1]),
        .I3(mem0_reg_bram_0_0),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_adrx_mux),
        .O(mem0_reg_bram_0_i_14_n_0));
  MUXF7 mem0_reg_bram_0_i_15
       (.I0(mem0_reg_bram_0_i_26_n_0),
        .I1(mem0_reg_bram_0_i_27_n_0),
        .O(mem0_reg_bram_0_i_15_n_0),
        .S(outreg_reg_4));
  LUT6 #(
    .INIT(64'h3237373700000000)) 
    mem0_reg_bram_0_i_16
       (.I0(\state_reg[2]_0 [2]),
        .I1(mem0_reg_bram_0),
        .I2(\state_reg[2]_0 [1]),
        .I3(mem0_reg_bram_0_0),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_adrx_mux),
        .O(mem0_reg_bram_0_i_16_n_0));
  MUXF7 mem0_reg_bram_0_i_17
       (.I0(mem0_reg_bram_0_i_28_n_0),
        .I1(mem0_reg_bram_0_i_29_n_0),
        .O(mem0_reg_bram_0_i_17_n_0),
        .S(outreg_reg_4));
  MUXF7 mem0_reg_bram_0_i_18
       (.I0(mem0_reg_bram_0_i_30_n_0),
        .I1(mem0_reg_bram_0_i_31_n_0),
        .O(mem0_reg_bram_0_i_18_n_0),
        .S(outreg_reg_4));
  MUXF7 mem0_reg_bram_0_i_19
       (.I0(mem0_reg_bram_0_i_32_n_0),
        .I1(mem0_reg_bram_0_i_33_n_0),
        .O(mem0_reg_bram_0_i_19_n_0),
        .S(outreg_reg_4));
  LUT2 #(
    .INIT(4'h8)) 
    mem0_reg_bram_0_i_2
       (.I0(mem0_reg_bram_0_i_14_n_0),
        .I1(L__0[10]),
        .O(ADDRARDADDR[10]));
  MUXF7 mem0_reg_bram_0_i_20
       (.I0(mem0_reg_bram_0_i_34_n_0),
        .I1(mem0_reg_bram_0_i_35_n_0),
        .O(mem0_reg_bram_0_i_20_n_0),
        .S(outreg_reg_4));
  MUXF7 mem0_reg_bram_0_i_21
       (.I0(mem0_reg_bram_0_i_36_n_0),
        .I1(mem0_reg_bram_0_i_37_n_0),
        .O(mem0_reg_bram_0_i_21_n_0),
        .S(outreg_reg_4));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_26
       (.I0(s_r0_b2__0[7]),
        .I1(s_r0_b3__0[7]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r0_b0__0[7]),
        .I5(s_r0_b1__0[7]),
        .O(mem0_reg_bram_0_i_26_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_27
       (.I0(s_r1_b2__0[7]),
        .I1(s_r1_b3__0[7]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r1_b0__0[7]),
        .I5(s_r1_b1__0[7]),
        .O(mem0_reg_bram_0_i_27_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_28
       (.I0(s_r0_b2__0[4]),
        .I1(s_r0_b3__0[4]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r0_b0__0[4]),
        .I5(s_r0_b1__0[4]),
        .O(mem0_reg_bram_0_i_28_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_29
       (.I0(s_r1_b2__0[4]),
        .I1(s_r1_b3__0[4]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r1_b0__0[4]),
        .I5(s_r1_b1__0[4]),
        .O(mem0_reg_bram_0_i_29_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem0_reg_bram_0_i_3
       (.I0(mem0_reg_bram_0_i_14_n_0),
        .I1(L__0[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_30
       (.I0(s_r0_b2__0[3]),
        .I1(s_r0_b3__0[3]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r0_b0__0[3]),
        .I5(s_r0_b1__0[3]),
        .O(mem0_reg_bram_0_i_30_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_31
       (.I0(s_r1_b2__0[3]),
        .I1(s_r1_b3__0[3]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r1_b0__0[3]),
        .I5(s_r1_b1__0[3]),
        .O(mem0_reg_bram_0_i_31_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_32
       (.I0(s_r0_b2__0[2]),
        .I1(s_r0_b3__0[2]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r0_b0__0[2]),
        .I5(s_r0_b1__0[2]),
        .O(mem0_reg_bram_0_i_32_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_33
       (.I0(s_r1_b2__0[2]),
        .I1(s_r1_b3__0[2]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r1_b0__0[2]),
        .I5(s_r1_b1__0[2]),
        .O(mem0_reg_bram_0_i_33_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_34
       (.I0(s_r0_b2__0[1]),
        .I1(s_r0_b3__0[1]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r0_b0__0[1]),
        .I5(s_r0_b1__0[1]),
        .O(mem0_reg_bram_0_i_34_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_35
       (.I0(s_r1_b2__0[1]),
        .I1(s_r1_b3__0[1]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r1_b0__0[1]),
        .I5(s_r1_b1__0[1]),
        .O(mem0_reg_bram_0_i_35_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_36
       (.I0(s_r0_b2__0[0]),
        .I1(s_r0_b3__0[0]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r0_b0__0[0]),
        .I5(s_r0_b1__0[0]),
        .O(mem0_reg_bram_0_i_36_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    mem0_reg_bram_0_i_37
       (.I0(s_r1_b2__0[0]),
        .I1(s_r1_b3__0[0]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r1_b0__0[0]),
        .I5(s_r1_b1__0[0]),
        .O(mem0_reg_bram_0_i_37_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem0_reg_bram_0_i_4
       (.I0(mem0_reg_bram_0_i_14_n_0),
        .I1(L__0[8]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem0_reg_bram_0_i_5
       (.I0(mem0_reg_bram_0_i_15_n_0),
        .I1(mem0_reg_bram_0_i_16_n_0),
        .I2(L__0[7]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem0_reg_bram_0_i_6
       (.I0(\s_preadr_reg[6]_i_5_n_0 ),
        .I1(mem0_reg_bram_0_i_16_n_0),
        .I2(L__0[6]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem0_reg_bram_0_i_7
       (.I0(\s_preadr_reg[5]_i_2_n_0 ),
        .I1(mem0_reg_bram_0_i_16_n_0),
        .I2(L__0[5]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem0_reg_bram_0_i_8
       (.I0(mem0_reg_bram_0_i_17_n_0),
        .I1(mem0_reg_bram_0_i_16_n_0),
        .I2(L__0[4]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem0_reg_bram_0_i_9
       (.I0(mem0_reg_bram_0_i_18_n_0),
        .I1(mem0_reg_bram_0_i_16_n_0),
        .I2(L__0[3]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    mem10_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[15]),
        .I5(L__0[12]),
        .O(\dph_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    mem11_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[5]_9 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    mem12_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[14]),
        .I2(L__0[13]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[15]),
        .I5(L__0[12]),
        .O(\dph_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    mem13_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[14]),
        .I2(L__0[13]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    mem14_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[15]),
        .I5(L__0[12]),
        .O(\dph_reg[5]_10 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem15_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[5]_11 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    mem1_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    mem2_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    mem3_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    mem4_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[14]),
        .I2(L__0[13]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    mem5_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[14]),
        .I2(L__0[13]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    mem6_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    mem7_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[5]_5 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    mem8_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[15]),
        .I5(L__0[12]),
        .O(\dph_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    mem9_reg_bram_0_i_1
       (.I0(s_ramx_wr),
        .I1(L__0[13]),
        .I2(L__0[14]),
        .I3(mem0_reg_bram_0_i_14_n_0),
        .I4(L__0[12]),
        .I5(L__0[15]),
        .O(\dph_reg[5]_7 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    multOp__0_carry__0_i_1
       (.I0(\acc_reg[1]_0_repN ),
        .I1(\i_mc8051_alu/A [7]),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[2]_2_repN_1 ),
        .I4(\i_mc8051_alu/A [6]),
        .O(\acc_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    multOp__0_carry__0_i_2
       (.I0(\i_mc8051_alu/A [6]),
        .I1(\i_mc8051_alu/B [1]),
        .I2(\i_mc8051_alu/A [5]),
        .I3(\i_mc8051_alu/B [2]),
        .I4(\i_mc8051_alu/A [7]),
        .I5(\i_mc8051_alu/B [0]),
        .O(\acc_reg[1]_1 [0]));
  LUT5 #(
    .INIT(32'h70000000)) 
    multOp__0_carry__0_i_3
       (.I0(\i_mc8051_alu/A [6]),
        .I1(\acc_reg[1]_0_repN ),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[2]_2_repN_1 ),
        .I4(\i_mc8051_alu/A [7]),
        .O(\acc_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    multOp__0_carry__0_i_4
       (.I0(\i_mc8051_alu/B [0]),
        .I1(\i_mc8051_alu/A [5]),
        .I2(\i_mc8051_alu/A [6]),
        .I3(\i_mc8051_alu/B [2]),
        .I4(\i_mc8051_alu/A [7]),
        .I5(\i_mc8051_alu/B [1]),
        .O(\acc_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'hD400440050000000)) 
    multOp__0_carry_i_1
       (.I0(multOp__0_carry_i_16_n_0),
        .I1(\i_mc8051_alu/A [6]),
        .I2(\acc_reg[2]_2_repN_1 ),
        .I3(multOp__0_carry_i_18_n_0),
        .I4(\i_mc8051_alu/A [4]),
        .I5(\acc_reg[0]_0_repN ),
        .O(\acc_reg[2]_1 [6]));
  LUT4 #(
    .INIT(16'h9666)) 
    multOp__0_carry_i_10
       (.I0(\acc_reg[2]_1 [4]),
        .I1(multOp__0_carry_i_32_n_0),
        .I2(\i_mc8051_alu/A [5]),
        .I3(\i_mc8051_alu/B [0]),
        .O(\acc_reg[2]_0 [5]));
  LUT6 #(
    .INIT(64'h8778787878878787)) 
    multOp__0_carry_i_11
       (.I0(\i_mc8051_alu/A [4]),
        .I1(\i_mc8051_alu/B [0]),
        .I2(\acc_reg[2]_1 [3]),
        .I3(\i_mc8051_alu/B [2]),
        .I4(\s_counth1_reg[2] ),
        .I5(multOp__0_carry_i_25_n_0),
        .O(\acc_reg[2]_0 [4]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    multOp__0_carry_i_12
       (.I0(\s_counth1_reg[2] ),
        .I1(\s_counth1_reg[3] ),
        .I2(\i_mc8051_alu/B [0]),
        .I3(multOp__0_carry_i_27_n_0),
        .I4(\s_counth1_reg[0] ),
        .I5(\i_mc8051_alu/B [1]),
        .O(\acc_reg[2]_0 [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    multOp__0_carry_i_13
       (.I0(\acc_reg[2]_1 [1]),
        .I1(\i_mc8051_alu/B [0]),
        .I2(\s_counth1_reg[2] ),
        .O(\acc_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h70808080)) 
    multOp__0_carry_i_14
       (.I0(\acc_reg[0]_0_repN ),
        .I1(\s_counth1_reg[1] ),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[1]_0_repN ),
        .I4(\s_counth1_reg[0] ),
        .O(\acc_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_15
       (.I0(\s_counth1_reg[0] ),
        .I1(\i_mc8051_alu/B [0]),
        .O(\acc_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__0_carry_i_16
       (.I0(\i_mc8051_alu/A [5]),
        .I1(\i_mc8051_alu/B [1]),
        .O(multOp__0_carry_i_16_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_17
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(s_reg_data[6]),
        .O(\i_mc8051_alu/A [6]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    multOp__0_carry_i_18
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[4]),
        .I4(s_alu_cmd[3]),
        .I5(s_alu_cmd[5]),
        .O(multOp__0_carry_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_19
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(s_reg_data[4]),
        .O(\i_mc8051_alu/A [4]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    multOp__0_carry_i_2
       (.I0(\i_mc8051_alu/A [4]),
        .I1(\i_mc8051_alu/B [1]),
        .I2(\i_mc8051_alu/A [5]),
        .I3(\i_mc8051_alu/B [2]),
        .I4(\s_counth1_reg[3] ),
        .I5(\i_mc8051_alu/B [0]),
        .O(\acc_reg[2]_1 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_20
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(\acc_reg[1]_0_repN ),
        .O(\i_mc8051_alu/B [1]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_21
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(s_reg_data[5]),
        .O(\i_mc8051_alu/A [5]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_22
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(\acc_reg[2]_2_repN_1 ),
        .O(\i_mc8051_alu/B [2]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_23
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(s_reg_data[3]),
        .O(\s_counth1_reg[3] ));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_24
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(\acc_reg[0]_0_repN ),
        .O(\i_mc8051_alu/B [0]));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__0_carry_i_25
       (.I0(\s_counth1_reg[3] ),
        .I1(\i_mc8051_alu/B [1]),
        .O(multOp__0_carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_26
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(s_reg_data[2]),
        .O(\s_counth1_reg[2] ));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__0_carry_i_27
       (.I0(\i_mc8051_alu/B [2]),
        .I1(\s_counth1_reg[1] ),
        .O(multOp__0_carry_i_27_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_28
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(s_reg_data[1]),
        .O(\s_counth1_reg[1] ));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_29
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(s_reg_data[0]),
        .O(\s_counth1_reg[0] ));
  LUT5 #(
    .INIT(32'h8F080808)) 
    multOp__0_carry_i_3
       (.I0(\i_mc8051_alu/A [4]),
        .I1(\i_mc8051_alu/B [0]),
        .I2(multOp__0_carry_i_25_n_0),
        .I3(\s_counth1_reg[2] ),
        .I4(\i_mc8051_alu/B [2]),
        .O(\acc_reg[2]_1 [4]));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__0_carry_i_30
       (.I0(\i_mc8051_alu/A [5]),
        .I1(\i_mc8051_alu/B [2]),
        .O(multOp__0_carry_i_30_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_31
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(s_reg_data[7]),
        .O(\i_mc8051_alu/A [7]));
  LUT5 #(
    .INIT(32'h70808080)) 
    multOp__0_carry_i_32
       (.I0(\acc_reg[2]_2_repN_1 ),
        .I1(\s_counth1_reg[3] ),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[1]_0_repN ),
        .I4(\i_mc8051_alu/A [4]),
        .O(multOp__0_carry_i_32_n_0));
  LUT6 #(
    .INIT(64'h8F08080800000000)) 
    multOp__0_carry_i_4
       (.I0(\s_counth1_reg[2] ),
        .I1(\acc_reg[1]_0_repN ),
        .I2(multOp__0_carry_i_27_n_0),
        .I3(\s_counth1_reg[3] ),
        .I4(\acc_reg[0]_0_repN ),
        .I5(multOp__0_carry_i_18_n_0),
        .O(\acc_reg[2]_1 [3]));
  LUT6 #(
    .INIT(64'h788787870F0F0F0F)) 
    multOp__0_carry_i_5
       (.I0(\acc_reg[0]_0_repN ),
        .I1(\s_counth1_reg[3] ),
        .I2(multOp__0_carry_i_27_n_0),
        .I3(\s_counth1_reg[2] ),
        .I4(\acc_reg[1]_0_repN ),
        .I5(multOp__0_carry_i_18_n_0),
        .O(\acc_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h70808080)) 
    multOp__0_carry_i_6
       (.I0(\acc_reg[1]_0_repN ),
        .I1(\s_counth1_reg[1] ),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[2]_2_repN_1 ),
        .I4(\s_counth1_reg[0] ),
        .O(\acc_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_7
       (.I0(\s_counth1_reg[1] ),
        .I1(\i_mc8051_alu/B [0]),
        .O(\acc_reg[2]_1 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    multOp__0_carry_i_8
       (.I0(\acc_reg[2]_1 [6]),
        .I1(\i_mc8051_alu/B [1]),
        .I2(\i_mc8051_alu/A [6]),
        .I3(multOp__0_carry_i_30_n_0),
        .I4(\i_mc8051_alu/A [7]),
        .I5(\i_mc8051_alu/B [0]),
        .O(\acc_reg[2]_0 [7]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    multOp__0_carry_i_9
       (.I0(\acc_reg[2]_1 [5]),
        .I1(\i_mc8051_alu/B [2]),
        .I2(\i_mc8051_alu/A [4]),
        .I3(multOp__0_carry_i_16_n_0),
        .I4(\i_mc8051_alu/A [6]),
        .I5(\i_mc8051_alu/B [0]),
        .O(\acc_reg[2]_0 [6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    multOp__30_carry__0_i_1
       (.I0(\acc_reg[4]_0_repN ),
        .I1(\i_mc8051_alu/A [7]),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[5]_0_repN ),
        .I4(\i_mc8051_alu/A [6]),
        .O(\acc_reg[4]_1 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    multOp__30_carry__0_i_2
       (.I0(\i_mc8051_alu/A [6]),
        .I1(\i_mc8051_alu/B [4]),
        .I2(\i_mc8051_alu/A [5]),
        .I3(\i_mc8051_alu/B [5]),
        .I4(\i_mc8051_alu/B [3]),
        .I5(\i_mc8051_alu/A [7]),
        .O(\acc_reg[4]_1 [0]));
  LUT5 #(
    .INIT(32'h70000000)) 
    multOp__30_carry__0_i_3
       (.I0(\i_mc8051_alu/A [6]),
        .I1(\acc_reg[4]_0_repN ),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[5]_0_repN ),
        .I4(\i_mc8051_alu/A [7]),
        .O(\acc_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    multOp__30_carry__0_i_4
       (.I0(\i_mc8051_alu/B [3]),
        .I1(\i_mc8051_alu/A [5]),
        .I2(\i_mc8051_alu/A [6]),
        .I3(\i_mc8051_alu/B [5]),
        .I4(\i_mc8051_alu/A [7]),
        .I5(\i_mc8051_alu/B [4]),
        .O(\acc_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'hD400500044000000)) 
    multOp__30_carry_i_1
       (.I0(multOp__30_carry_i_16_n_0),
        .I1(\i_mc8051_alu/A [6]),
        .I2(\acc_reg[5]_0_repN ),
        .I3(multOp__0_carry_i_18_n_0),
        .I4(\acc_reg[3]_0_repN ),
        .I5(\i_mc8051_alu/A [4]),
        .O(\acc_reg[5]_2 [6]));
  LUT4 #(
    .INIT(16'h9666)) 
    multOp__30_carry_i_10
       (.I0(\acc_reg[5]_2 [4]),
        .I1(multOp__30_carry_i_23_n_0),
        .I2(\i_mc8051_alu/B [3]),
        .I3(\i_mc8051_alu/A [5]),
        .O(\acc_reg[5]_1 [5]));
  LUT6 #(
    .INIT(64'h8778787878878787)) 
    multOp__30_carry_i_11
       (.I0(\i_mc8051_alu/B [3]),
        .I1(\i_mc8051_alu/A [4]),
        .I2(\acc_reg[5]_2 [3]),
        .I3(\i_mc8051_alu/B [5]),
        .I4(\s_counth1_reg[2] ),
        .I5(multOp__30_carry_i_20_n_0),
        .O(\acc_reg[5]_1 [4]));
  LUT6 #(
    .INIT(64'h6A6AC03F6A95C03F)) 
    multOp__30_carry_i_12
       (.I0(\s_counth1_reg[2] ),
        .I1(\i_mc8051_alu/B [3]),
        .I2(\s_counth1_reg[3] ),
        .I3(multOp__30_carry_i_21_n_0),
        .I4(\i_mc8051_alu/B [4]),
        .I5(\s_counth1_reg[0] ),
        .O(\acc_reg[5]_1 [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    multOp__30_carry_i_13
       (.I0(\acc_reg[5]_2 [1]),
        .I1(\i_mc8051_alu/B [3]),
        .I2(\s_counth1_reg[2] ),
        .O(\acc_reg[5]_1 [2]));
  LUT5 #(
    .INIT(32'h70808080)) 
    multOp__30_carry_i_14
       (.I0(\acc_reg[3]_0_repN ),
        .I1(\s_counth1_reg[1] ),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[4]_0_repN ),
        .I4(\s_counth1_reg[0] ),
        .O(\acc_reg[5]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__30_carry_i_15
       (.I0(\s_counth1_reg[0] ),
        .I1(\i_mc8051_alu/B [3]),
        .O(\acc_reg[5]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__30_carry_i_16
       (.I0(\i_mc8051_alu/A [5]),
        .I1(\i_mc8051_alu/B [4]),
        .O(multOp__30_carry_i_16_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__30_carry_i_17
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(\acc_reg[4]_0_repN ),
        .O(\i_mc8051_alu/B [4]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__30_carry_i_18
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(\acc_reg[5]_0_repN ),
        .O(\i_mc8051_alu/B [5]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__30_carry_i_19
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(\acc_reg[3]_0_repN ),
        .O(\i_mc8051_alu/B [3]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    multOp__30_carry_i_2
       (.I0(\i_mc8051_alu/A [4]),
        .I1(\i_mc8051_alu/B [4]),
        .I2(\i_mc8051_alu/A [5]),
        .I3(\i_mc8051_alu/B [5]),
        .I4(\i_mc8051_alu/B [3]),
        .I5(\s_counth1_reg[3] ),
        .O(\acc_reg[5]_2 [5]));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__30_carry_i_20
       (.I0(\s_counth1_reg[3] ),
        .I1(\i_mc8051_alu/B [4]),
        .O(multOp__30_carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__30_carry_i_21
       (.I0(\i_mc8051_alu/B [5]),
        .I1(\s_counth1_reg[1] ),
        .O(multOp__30_carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__30_carry_i_22
       (.I0(\i_mc8051_alu/A [5]),
        .I1(\i_mc8051_alu/B [5]),
        .O(multOp__30_carry_i_22_n_0));
  LUT5 #(
    .INIT(32'h70808080)) 
    multOp__30_carry_i_23
       (.I0(\acc_reg[5]_0_repN ),
        .I1(\s_counth1_reg[3] ),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[4]_0_repN ),
        .I4(\i_mc8051_alu/A [4]),
        .O(multOp__30_carry_i_23_n_0));
  LUT5 #(
    .INIT(32'h8F080808)) 
    multOp__30_carry_i_3
       (.I0(\i_mc8051_alu/B [3]),
        .I1(\i_mc8051_alu/A [4]),
        .I2(multOp__30_carry_i_20_n_0),
        .I3(\s_counth1_reg[2] ),
        .I4(\i_mc8051_alu/B [5]),
        .O(\acc_reg[5]_2 [4]));
  LUT6 #(
    .INIT(64'h8F08000008080000)) 
    multOp__30_carry_i_4
       (.I0(\s_counth1_reg[2] ),
        .I1(\acc_reg[4]_0_repN ),
        .I2(multOp__30_carry_i_21_n_0),
        .I3(\acc_reg[3]_0_repN ),
        .I4(multOp__0_carry_i_18_n_0),
        .I5(\s_counth1_reg[3] ),
        .O(\acc_reg[5]_2 [3]));
  LUT6 #(
    .INIT(64'h788787870F0F0F0F)) 
    multOp__30_carry_i_5
       (.I0(\s_counth1_reg[3] ),
        .I1(\acc_reg[3]_0_repN ),
        .I2(multOp__30_carry_i_21_n_0),
        .I3(\s_counth1_reg[2] ),
        .I4(\acc_reg[4]_0_repN ),
        .I5(multOp__0_carry_i_18_n_0),
        .O(\acc_reg[5]_2 [2]));
  LUT5 #(
    .INIT(32'h70808080)) 
    multOp__30_carry_i_6
       (.I0(\acc_reg[4]_0_repN ),
        .I1(\s_counth1_reg[1] ),
        .I2(multOp__0_carry_i_18_n_0),
        .I3(\acc_reg[5]_0_repN ),
        .I4(\s_counth1_reg[0] ),
        .O(\acc_reg[5]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__30_carry_i_7
       (.I0(\s_counth1_reg[1] ),
        .I1(\i_mc8051_alu/B [3]),
        .O(\acc_reg[5]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    multOp__30_carry_i_8
       (.I0(\acc_reg[5]_2 [6]),
        .I1(\i_mc8051_alu/B [4]),
        .I2(\i_mc8051_alu/A [6]),
        .I3(multOp__30_carry_i_22_n_0),
        .I4(\i_mc8051_alu/B [3]),
        .I5(\i_mc8051_alu/A [7]),
        .O(\acc_reg[5]_1 [7]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    multOp__30_carry_i_9
       (.I0(\acc_reg[5]_2 [5]),
        .I1(\i_mc8051_alu/B [5]),
        .I2(\i_mc8051_alu/A [4]),
        .I3(multOp__30_carry_i_16_n_0),
        .I4(\i_mc8051_alu/B [3]),
        .I5(\i_mc8051_alu/A [6]),
        .O(\acc_reg[5]_1 [6]));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    multOp__60_carry__0_i_1
       (.I0(multOp__60_carry__0_i_10_n_0),
        .I1(\acc_reg[6]_3 ),
        .I2(\i_mc8051_alu/A [5]),
        .I3(multOp__60_carry__0[1]),
        .I4(\i_mc8051_alu/A [7]),
        .I5(\acc_reg[7]_1 ),
        .O(\acc_reg[6]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp__60_carry__0_i_10
       (.I0(multOp__60_carry__0_i_14_n_0),
        .I1(multOp__60_carry__0_2),
        .O(multOp__60_carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    multOp__60_carry__0_i_11
       (.I0(\i_mc8051_alu/A [5]),
        .I1(\acc_reg[7]_1 ),
        .I2(multOp__60_carry__0[1]),
        .O(multOp__60_carry__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__60_carry__0_i_13
       (.I0(\acc_reg[6]_3 ),
        .I1(\i_mc8051_alu/A [5]),
        .O(multOp__60_carry__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__60_carry__0_i_14
       (.I0(\acc_reg[7]_1 ),
        .I1(\i_mc8051_alu/A [6]),
        .O(multOp__60_carry__0_i_14_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    multOp__60_carry__0_i_15
       (.I0(\i_mc8051_alu/A [5]),
        .I1(\acc_reg[7]_1 ),
        .I2(multOp__60_carry__0[1]),
        .O(multOp__60_carry__0_i_15_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    multOp__60_carry__0_i_16
       (.I0(\i_mc8051_alu/A [4]),
        .I1(\acc_reg[7]_1 ),
        .I2(multOp__60_carry__0[0]),
        .O(multOp__60_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    multOp__60_carry__0_i_2
       (.I0(multOp__60_carry__0_i_11_n_0),
        .I1(\acc_reg[7]_1 ),
        .I2(\i_mc8051_alu/A [6]),
        .I3(multOp__60_carry__0[0]),
        .I4(\i_mc8051_alu/A [4]),
        .I5(\acc_reg[6]_3 ),
        .O(\acc_reg[6]_2 [2]));
  LUT5 #(
    .INIT(32'h2BBBB222)) 
    multOp__60_carry__0_i_3
       (.I0(multOp__60_carry__0_0),
        .I1(multOp__60_carry__0_i_13_n_0),
        .I2(\i_mc8051_alu/A [4]),
        .I3(\acc_reg[7]_1 ),
        .I4(multOp__60_carry__0[0]),
        .O(\acc_reg[6]_2 [1]));
  LUT6 #(
    .INIT(64'hEA80FFFF0000EA80)) 
    multOp__60_carry__0_i_4
       (.I0(multOp__60_carry__0_1[1]),
        .I1(\s_counth1_reg[2] ),
        .I2(\acc_reg[7]_1 ),
        .I3(multOp__60_carry_i_6[3]),
        .I4(\acc_reg[6]_4 ),
        .I5(\acc_reg[7]_2 ),
        .O(\acc_reg[6]_2 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    multOp__60_carry__0_i_5
       (.I0(multOp__60_carry__0_2),
        .I1(\i_mc8051_alu/A [7]),
        .I2(multOp__60_carry__0_i_14_n_0),
        .O(multOp__60_carry__0_i_14_0[4]));
  LUT5 #(
    .INIT(32'h9666AAAA)) 
    multOp__60_carry__0_i_6
       (.I0(\acc_reg[6]_2 [3]),
        .I1(\i_mc8051_alu/A [7]),
        .I2(multOp__60_carry__0_2),
        .I3(\i_mc8051_alu/A [6]),
        .I4(\acc_reg[7]_1 ),
        .O(multOp__60_carry__0_i_14_0[3]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    multOp__60_carry__0_i_7
       (.I0(\acc_reg[6]_2 [2]),
        .I1(\i_mc8051_alu/A [7]),
        .I2(\acc_reg[6]_3 ),
        .I3(multOp__60_carry__0_2),
        .I4(multOp__60_carry__0_i_14_n_0),
        .I5(multOp__60_carry__0_i_15_n_0),
        .O(multOp__60_carry__0_i_14_0[2]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    multOp__60_carry__0_i_8
       (.I0(\acc_reg[6]_2 [1]),
        .I1(\i_mc8051_alu/A [6]),
        .I2(\acc_reg[6]_3 ),
        .I3(multOp__60_carry__0_i_11_n_0),
        .I4(multOp__60_carry__0_i_16_n_0),
        .O(multOp__60_carry__0_i_14_0[1]));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    multOp__60_carry__0_i_9
       (.I0(\acc_reg[6]_2 [0]),
        .I1(multOp__60_carry__0_i_13_n_0),
        .I2(multOp__60_carry__0_0),
        .I3(multOp__60_carry__0[0]),
        .I4(\acc_reg[7]_1 ),
        .I5(\i_mc8051_alu/A [4]),
        .O(multOp__60_carry__0_i_14_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__60_carry_i_15
       (.I0(\acc_reg[6]_3 ),
        .I1(\s_counth1_reg[3] ),
        .O(\acc_reg[6]_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__60_carry_i_16
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(\acc_reg[7]_0_repN ),
        .O(\acc_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__60_carry_i_17
       (.I0(multOp__0_carry_i_18_n_0),
        .I1(\acc_reg[6]_1_repN_1 ),
        .O(\acc_reg[6]_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    multOp__60_carry_i_18
       (.I0(\s_counth1_reg[1] ),
        .I1(\acc_reg[7]_1 ),
        .I2(multOp__60_carry_i_6[2]),
        .I3(multOp__60_carry__0_1[0]),
        .O(multOp__60_carry_i_18_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__60_carry_i_19
       (.I0(\acc_reg[6]_3 ),
        .I1(\i_mc8051_alu/A [4]),
        .O(\acc_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hFF00800080000000)) 
    multOp__60_carry_i_2
       (.I0(\s_counth1_reg[1] ),
        .I1(multOp__60_carry_i_6[0]),
        .I2(O[3]),
        .I3(\acc_reg[6]_3 ),
        .I4(\s_counth1_reg[2] ),
        .I5(multOp__60_carry_i_18_n_0),
        .O(\acc_reg[6]_6 [2]));
  LUT4 #(
    .INIT(16'h8778)) 
    multOp__60_carry_i_21
       (.I0(\s_counth1_reg[3] ),
        .I1(\acc_reg[7]_1 ),
        .I2(multOp__60_carry_i_6[4]),
        .I3(multOp__60_carry_i_6_0),
        .O(\acc_reg[7]_2 ));
  LUT4 #(
    .INIT(16'h8778)) 
    multOp__60_carry_i_22
       (.I0(\s_counth1_reg[2] ),
        .I1(\acc_reg[7]_1 ),
        .I2(multOp__60_carry_i_6[3]),
        .I3(multOp__60_carry__0_1[1]),
        .O(multOp__60_carry_i_22_n_0));
  LUT6 #(
    .INIT(64'h96666666CCCCCCCC)) 
    multOp__60_carry_i_3
       (.I0(\s_counth1_reg[2] ),
        .I1(multOp__60_carry_i_18_n_0),
        .I2(O[3]),
        .I3(multOp__60_carry_i_6[0]),
        .I4(\s_counth1_reg[1] ),
        .I5(\acc_reg[6]_3 ),
        .O(\acc_reg[6]_6 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    multOp__60_carry_i_4
       (.I0(\s_counth1_reg[0] ),
        .I1(\acc_reg[7]_1 ),
        .I2(multOp__60_carry_i_6[1]),
        .I3(O[4]),
        .O(\acc_reg[6]_6 [0]));
  LUT5 #(
    .INIT(32'h69969696)) 
    multOp__60_carry_i_7
       (.I0(\acc_reg[6]_6 [2]),
        .I1(multOp__60_carry),
        .I2(multOp__60_carry_i_22_n_0),
        .I3(\acc_reg[6]_3 ),
        .I4(\s_counth1_reg[3] ),
        .O(\acc_reg[6]_7 [2]));
  LUT5 #(
    .INIT(32'h56666AAA)) 
    multOp__60_carry_i_8
       (.I0(\acc_reg[6]_6 [1]),
        .I1(O[4]),
        .I2(\s_counth1_reg[0] ),
        .I3(\acc_reg[7]_1 ),
        .I4(multOp__60_carry_i_6[1]),
        .O(\acc_reg[6]_7 [1]));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    multOp__60_carry_i_9
       (.I0(\acc_reg[6]_6 [0]),
        .I1(\acc_reg[6]_3 ),
        .I2(\s_counth1_reg[1] ),
        .I3(multOp__60_carry_i_6[0]),
        .I4(O[3]),
        .O(\acc_reg[6]_7 [0]));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \p0[0]_i_1 
       (.I0(\p0[7]_i_2_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [0]),
        .I3(\p0[0]_i_3_n_0 ),
        .I4(\p0[7]_i_6_n_0 ),
        .I5(p0_o[0]),
        .O(\p0[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE2)) 
    \p0[0]_i_2 
       (.I0(\state_reg[2]_5 ),
        .I1(s_regs_wr_en[1]),
        .I2(\p0[7]_i_10_n_0 ),
        .I3(\p0[7]_i_11_n_0 ),
        .I4(\p0[7]_i_12_n_0 ),
        .O(\gprbit[0]_16 [0]));
  LUT3 #(
    .INIT(8'h01)) 
    \p0[0]_i_3 
       (.I0(reset_1),
        .I1(reset_0),
        .I2(\s_help_reg[2]_0 ),
        .O(\p0[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \p0[1]_i_1 
       (.I0(\p0[7]_i_2_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [1]),
        .I3(\p0[1]_i_3_n_0 ),
        .I4(\p0[7]_i_6_n_0 ),
        .I5(p0_o[1]),
        .O(\p0[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE2)) 
    \p0[1]_i_2 
       (.I0(\state_reg[2]_3 ),
        .I1(s_regs_wr_en[1]),
        .I2(\p0[7]_i_10_n_0 ),
        .I3(\p0[7]_i_11_n_0 ),
        .I4(\p0[7]_i_12_n_0 ),
        .O(\gprbit[0]_16 [1]));
  LUT3 #(
    .INIT(8'h04)) 
    \p0[1]_i_3 
       (.I0(reset_0),
        .I1(reset_1),
        .I2(\s_help_reg[2]_0 ),
        .O(\p0[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \p0[2]_i_1 
       (.I0(\p0[7]_i_2_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [2]),
        .I3(\p0[2]_i_3_n_0 ),
        .I4(\p0[7]_i_6_n_0 ),
        .I5(p0_o[2]),
        .O(\p0[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE2)) 
    \p0[2]_i_2 
       (.I0(\state_reg[2]_1 ),
        .I1(s_regs_wr_en[1]),
        .I2(\p0[7]_i_10_n_0 ),
        .I3(\p0[7]_i_11_n_0 ),
        .I4(\p0[7]_i_12_n_0 ),
        .O(\gprbit[0]_16 [2]));
  LUT3 #(
    .INIT(8'h04)) 
    \p0[2]_i_3 
       (.I0(reset_1),
        .I1(reset_0),
        .I2(\s_help_reg[2]_0 ),
        .O(\p0[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \p0[3]_i_1 
       (.I0(\p0[7]_i_2_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [3]),
        .I3(\p0[3]_i_3_n_0 ),
        .I4(\p0[7]_i_6_n_0 ),
        .I5(p0_o[3]),
        .O(\p0[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE2)) 
    \p0[3]_i_2 
       (.I0(\state_reg[2]_2 ),
        .I1(s_regs_wr_en[1]),
        .I2(\p0[7]_i_10_n_0 ),
        .I3(\p0[7]_i_11_n_0 ),
        .I4(\p0[7]_i_12_n_0 ),
        .O(\gprbit[0]_16 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \p0[3]_i_3 
       (.I0(\s_help_reg[2]_0 ),
        .I1(\p0[7]_i_13_n_0 ),
        .O(\p0[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \p0[4]_i_1 
       (.I0(\p0[7]_i_2_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [4]),
        .I3(\p0[4]_i_3_n_0 ),
        .I4(\p0[7]_i_6_n_0 ),
        .I5(p0_o[4]),
        .O(\p0[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE2)) 
    \p0[4]_i_2 
       (.I0(\s_help_reg[4]_0 ),
        .I1(s_regs_wr_en[1]),
        .I2(\p0[7]_i_10_n_0 ),
        .I3(\p0[7]_i_11_n_0 ),
        .I4(\p0[7]_i_12_n_0 ),
        .O(\gprbit[0]_16 [4]));
  LUT3 #(
    .INIT(8'h10)) 
    \p0[4]_i_3 
       (.I0(reset_1),
        .I1(reset_0),
        .I2(\s_help_reg[2]_0 ),
        .O(\p0[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \p0[5]_i_1 
       (.I0(\p0[7]_i_2_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [5]),
        .I3(\p0[5]_i_3_n_0 ),
        .I4(\p0[7]_i_6_n_0 ),
        .I5(p0_o[5]),
        .O(\p0[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE2)) 
    \p0[5]_i_2 
       (.I0(\s_help_reg[5]_0 ),
        .I1(s_regs_wr_en[1]),
        .I2(\p0[7]_i_10_n_0 ),
        .I3(\p0[7]_i_11_n_0 ),
        .I4(\p0[7]_i_12_n_0 ),
        .O(\gprbit[0]_16 [5]));
  LUT3 #(
    .INIT(8'h40)) 
    \p0[5]_i_3 
       (.I0(reset_0),
        .I1(reset_1),
        .I2(\s_help_reg[2]_0 ),
        .O(\p0[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \p0[6]_i_1 
       (.I0(\p0[7]_i_2_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [6]),
        .I3(\p0[6]_i_3_n_0 ),
        .I4(\p0[7]_i_6_n_0 ),
        .I5(p0_o[6]),
        .O(\p0[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE2)) 
    \p0[6]_i_2 
       (.I0(\s_help_reg[6]_0 ),
        .I1(s_regs_wr_en[1]),
        .I2(\p0[7]_i_10_n_0 ),
        .I3(\p0[7]_i_11_n_0 ),
        .I4(\p0[7]_i_12_n_0 ),
        .O(\gprbit[0]_16 [6]));
  LUT3 #(
    .INIT(8'h40)) 
    \p0[6]_i_3 
       (.I0(reset_1),
        .I1(reset_0),
        .I2(\s_help_reg[2]_0 ),
        .O(\p0[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \p0[7]_i_1 
       (.I0(\p0[7]_i_2_n_0 ),
        .I1(\p0[7]_i_3_n_0 ),
        .I2(\gprbit[0]_16 [7]),
        .I3(\p0[7]_i_5_n_0 ),
        .I4(\p0[7]_i_6_n_0 ),
        .I5(p0_o[7]),
        .O(\p0[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A0080A080008000)) 
    \p0[7]_i_10 
       (.I0(\p0[7]_i_21_n_0 ),
        .I1(\psw_reg[7]_1 ),
        .I2(s_bdata_mux[1]),
        .I3(s_bdata_mux[0]),
        .I4(s_bit_data),
        .I5(\psw_reg[7]_0 ),
        .O(\p0[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_100 
       (.I0(\gprbit_reg[13]_2 [3]),
        .I1(\gprbit_reg[15]_0 [3]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[12]_3 [3]),
        .I5(\gprbit_reg[14]_1 [3]),
        .O(\p0[7]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_101 
       (.I0(\gprbit_reg[1]_14 [3]),
        .I1(\gprbit_reg[3]_12 [3]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[0]_15 [3]),
        .I5(\gprbit_reg[2]_13 [3]),
        .O(\p0[7]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_102 
       (.I0(\gprbit_reg[9]_6 [3]),
        .I1(\gprbit_reg[11]_4 [3]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[8]_7 [3]),
        .I5(\gprbit_reg[10]_5 [3]),
        .O(\p0[7]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_103 
       (.I0(\gprbit_reg[5]_10 [0]),
        .I1(\gprbit_reg[7]_8 [0]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[4]_11 [0]),
        .I5(\gprbit_reg[6]_9 [0]),
        .O(\p0[7]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_104 
       (.I0(\gprbit_reg[13]_2 [0]),
        .I1(\gprbit_reg[15]_0 [0]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[12]_3 [0]),
        .I5(\gprbit_reg[14]_1 [0]),
        .O(\p0[7]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_105 
       (.I0(\gprbit_reg[1]_14 [0]),
        .I1(\gprbit_reg[3]_12 [0]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[0]_15 [0]),
        .I5(\gprbit_reg[2]_13 [0]),
        .O(\p0[7]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_106 
       (.I0(\gprbit_reg[9]_6 [0]),
        .I1(\gprbit_reg[11]_4 [0]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[8]_7 [0]),
        .I5(\gprbit_reg[10]_5 [0]),
        .O(\p0[7]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_107 
       (.I0(\gprbit_reg[5]_10 [2]),
        .I1(\gprbit_reg[7]_8 [2]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[4]_11 [2]),
        .I5(\gprbit_reg[6]_9 [2]),
        .O(\p0[7]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_108 
       (.I0(\gprbit_reg[13]_2 [2]),
        .I1(\gprbit_reg[15]_0 [2]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[12]_3 [2]),
        .I5(\gprbit_reg[14]_1 [2]),
        .O(\p0[7]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_109 
       (.I0(\gprbit_reg[1]_14 [2]),
        .I1(\gprbit_reg[3]_12 [2]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[0]_15 [2]),
        .I5(\gprbit_reg[2]_13 [2]),
        .O(\p0[7]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hA0A02A200A0A2A20)) 
    \p0[7]_i_11 
       (.I0(\p0[7]_i_25_n_0 ),
        .I1(\psw_reg[7]_0 ),
        .I2(s_bdata_mux[0]),
        .I3(s_helpb),
        .I4(s_bdata_mux[1]),
        .I5(s_bit_data),
        .O(\p0[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_110 
       (.I0(\gprbit_reg[9]_6 [2]),
        .I1(\gprbit_reg[11]_4 [2]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[8]_7 [2]),
        .I5(\gprbit_reg[10]_5 [2]),
        .O(\p0[7]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h4440444444404400)) 
    \p0[7]_i_12 
       (.I0(s_bdata_mux[2]),
        .I1(s_bdata_mux[3]),
        .I2(s_bdata_mux[0]),
        .I3(\psw_reg[7]_0 ),
        .I4(s_bit_data),
        .I5(s_bdata_mux[1]),
        .O(\p0[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \p0[7]_i_13 
       (.I0(reset_0),
        .I1(reset_1),
        .O(\p0[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p0[7]_i_14 
       (.I0(\s_help_reg[3]_0 ),
        .I1(\s_help_reg[2]_0 ),
        .O(\p0[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p0[7]_i_15 
       (.I0(L),
        .I1(\sp_reg[6]_0 ),
        .O(\p0[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \p0[7]_i_16 
       (.I0(\ie_reg[3]_0 ),
        .I1(\state_reg[2]_0 [2]),
        .I2(\state_reg[2]_0 [1]),
        .I3(\state_reg[2]_0 [0]),
        .I4(\sp[7]_i_14_n_0 ),
        .O(\p0[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p0[7]_i_17 
       (.I0(L),
        .I1(s_intpre2),
        .O(\p0[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBFFFFFF)) 
    \p0[7]_i_18 
       (.I0(\p0[7]_i_26_n_0 ),
        .I1(outreg_reg_6),
        .I2(s_command[6]),
        .I3(s_command[7]),
        .I4(outreg_reg_5),
        .I5(\tcon[0][7]_i_9_n_0 ),
        .O(\p0[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \p0[7]_i_19 
       (.I0(outreg_reg_5),
        .I1(s_command[7]),
        .I2(s_command[6]),
        .O(\p0[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \p0[7]_i_2 
       (.I0(s_regs_wr_en[2]),
        .I1(\p0[7]_i_7_n_0 ),
        .I2(\p0[7]_i_8_n_0 ),
        .I3(s_intpre2),
        .I4(\p0[7]_i_9_n_0 ),
        .I5(L),
        .O(\p0[7]_i_2_n_0 ));
  (* PHYS_OPT_MODIFIED = "EQU_REWIRE_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \p0[7]_i_20 
       (.I0(DOUTADOUT[1]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[1]),
        .O(outreg_reg_3));
  LUT2 #(
    .INIT(4'h1)) 
    \p0[7]_i_21 
       (.I0(s_bdata_mux[2]),
        .I1(s_bdata_mux[3]),
        .O(\p0[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40C84040)) 
    \p0[7]_i_24 
       (.I0(\s_preadr_reg_n_0_[6] ),
        .I1(p_0_in),
        .I2(\p0[7]_i_30_n_0 ),
        .I3(\s_preadr_reg_n_0_[3] ),
        .I4(\p0[7]_i_31_n_0 ),
        .I5(\p0[7]_i_32_n_0 ),
        .O(s_bit_data));
  LUT2 #(
    .INIT(4'h2)) 
    \p0[7]_i_25 
       (.I0(s_bdata_mux[2]),
        .I1(s_bdata_mux[3]),
        .O(\p0[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p0[7]_i_26 
       (.I0(outreg_reg_4),
        .I1(outreg_reg_1),
        .I2(s_command[2]),
        .I3(outreg_reg_2[2]),
        .O(\p0[7]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p0[7]_i_3 
       (.I0(\s_r0_b0[7]_i_3_n_0 ),
        .I1(\s_help_reg[3]_0 ),
        .I2(\sp_reg[6]_0 ),
        .O(\p0[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_30 
       (.I0(\p0[7]_i_39_n_0 ),
        .I1(\p0[7]_i_40_n_0 ),
        .I2(\s_preadr_reg_n_0_[5] ),
        .I3(\s_preadr_reg_n_0_[3] ),
        .I4(\p0[7]_i_41_n_0 ),
        .I5(\p0[7]_i_42_n_0 ),
        .O(\p0[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC8400000C840)) 
    \p0[7]_i_31 
       (.I0(\s_preadr_reg_n_0_[2] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\p0[7]_i_43_n_0 ),
        .I3(\p0[7]_i_44_n_0 ),
        .I4(\s_preadr_reg_n_0_[5] ),
        .I5(\p0[7]_i_45_n_0 ),
        .O(\p0[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \p0[7]_i_32 
       (.I0(\p0[7]_i_46_n_0 ),
        .I1(\p0[7]_i_47_n_0 ),
        .I2(p_0_in),
        .I3(\s_preadr_reg_n_0_[2] ),
        .O(\p0[7]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p0[7]_i_39 
       (.I0(\s_preadr_reg_n_0_[2] ),
        .I1(\p0[7]_i_49_n_0 ),
        .I2(\p0[7]_i_50_n_0 ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\p0[7]_i_51_n_0 ),
        .O(\p0[7]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE2)) 
    \p0[7]_i_4 
       (.I0(\s_help_reg[7]_0 ),
        .I1(s_regs_wr_en[1]),
        .I2(\p0[7]_i_10_n_0 ),
        .I3(\p0[7]_i_11_n_0 ),
        .I4(\p0[7]_i_12_n_0 ),
        .O(\gprbit[0]_16 [7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_40 
       (.I0(\p0[7]_i_52_n_0 ),
        .I1(\p0[7]_i_53_n_0 ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\p0[7]_i_54_n_0 ),
        .I5(\p0[7]_i_55_n_0 ),
        .O(\p0[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_41 
       (.I0(\p0[7]_i_56_n_0 ),
        .I1(\p0[7]_i_57_n_0 ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\p0[7]_i_58_n_0 ),
        .I5(\p0[7]_i_59_n_0 ),
        .O(\p0[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_42 
       (.I0(\p0[7]_i_60_n_0 ),
        .I1(\p0[7]_i_61_n_0 ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\p0[7]_i_62_n_0 ),
        .I5(\p0[7]_i_63_n_0 ),
        .O(\p0[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_43 
       (.I0(\psw_reg_n_0_[1] ),
        .I1(\psw_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\psw_reg_n_0_[0] ),
        .I5(s_ov),
        .O(\p0[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_44 
       (.I0(\psw_reg_n_0_[5] ),
        .I1(\psw_reg[7]_0 ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\psw_reg_n_0_[4] ),
        .I5(s_cy),
        .O(\p0[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_45 
       (.I0(\p0[7]_i_64_n_0 ),
        .I1(\p0[7]_i_65_n_0 ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\p0[7]_i_66_n_0 ),
        .I5(\p0[7]_i_67_n_0 ),
        .O(\p0[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_46 
       (.I0(\p0[7]_i_68_n_0 ),
        .I1(\p0[7]_i_69_n_0 ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\p0[7]_i_70_n_0 ),
        .I5(\p0[7]_i_71_n_0 ),
        .O(\p0[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_47 
       (.I0(\p0[7]_i_72_n_0 ),
        .I1(\p0[7]_i_73_n_0 ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\p0[7]_i_74_n_0 ),
        .I5(\p0[7]_i_75_n_0 ),
        .O(\p0[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_49 
       (.I0(s_ie0),
        .I1(s_ie1),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\tcon_reg_n_0_[0][0] ),
        .I5(\tcon_reg_n_0_[0][2] ),
        .O(\p0[7]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p0[7]_i_5 
       (.I0(\s_help_reg[2]_0 ),
        .I1(\p0[7]_i_13_n_0 ),
        .O(\p0[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_50 
       (.I0(s_tf0),
        .I1(s_tf1),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\tcon_reg[0][4]_0 ),
        .I5(\tcon_reg[0][6]_0 ),
        .O(\p0[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCAFAACCCCA0AA)) 
    \p0[7]_i_51 
       (.I0(\p0[7]_i_77_n_0 ),
        .I1(\p0[7]_i_78_n_0 ),
        .I2(\s_preadr_reg_n_0_[0] ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .I5(s_all_scon_out[2]),
        .O(\p0[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_52 
       (.I0(\ie_reg_n_0_[5] ),
        .I1(\ie_reg_n_0_[7] ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(ie[4]),
        .I5(\ie_reg_n_0_[6] ),
        .O(\p0[7]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_53 
       (.I0(\ip_reg_n_0_[5] ),
        .I1(\ip_reg_n_0_[7] ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(ip[4]),
        .I5(\ip_reg_n_0_[6] ),
        .O(\p0[7]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_54 
       (.I0(ie[1]),
        .I1(ie[3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(ie[0]),
        .I5(ie[2]),
        .O(\p0[7]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_55 
       (.I0(ip[1]),
        .I1(ip[3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(ip[0]),
        .I5(ip[2]),
        .O(\p0[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_56 
       (.I0(s_p0[5]),
        .I1(s_p0[7]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_p0[4]),
        .I5(s_p0[6]),
        .O(\p0[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_57 
       (.I0(s_p1[5]),
        .I1(s_p1[7]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_p1[4]),
        .I5(s_p1[6]),
        .O(\p0[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_58 
       (.I0(s_p0[1]),
        .I1(s_p0[3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_p0[0]),
        .I5(s_p0[2]),
        .O(\p0[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_59 
       (.I0(s_p1[1]),
        .I1(s_p1[3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_p1[0]),
        .I5(s_p1[2]),
        .O(\p0[7]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \p0[7]_i_6 
       (.I0(\s_r0_b0[7]_i_5_n_0 ),
        .I1(\p0[7]_i_14_n_0 ),
        .I2(\p0[7]_i_15_n_0 ),
        .I3(\s_r0_b0[7]_i_3_n_0 ),
        .I4(\s_r0_b0[7]_i_2_n_0 ),
        .O(\p0[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_60 
       (.I0(s_p2[5]),
        .I1(s_p2[7]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_p2[4]),
        .I5(s_p2[6]),
        .O(\p0[7]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_61 
       (.I0(s_p3[5]),
        .I1(s_p3[7]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_p3[4]),
        .I5(s_p3[6]),
        .O(\p0[7]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_62 
       (.I0(s_p2[1]),
        .I1(s_p2[3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_p2[0]),
        .I5(s_p2[2]),
        .O(\p0[7]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_63 
       (.I0(s_p3[1]),
        .I1(s_p3[3]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_p3[0]),
        .I5(s_p3[2]),
        .O(\p0[7]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_64 
       (.I0(\acc_reg[5]_0_repN ),
        .I1(\acc_reg[7]_0_repN ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\acc_reg[4]_0_repN ),
        .I5(\acc_reg[6]_1_repN_1 ),
        .O(\p0[7]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_65 
       (.I0(\b_reg_n_0_[5] ),
        .I1(\b_reg_n_0_[7] ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\b_reg_n_0_[4] ),
        .I5(\b_reg_n_0_[6] ),
        .O(\p0[7]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_66 
       (.I0(\acc_reg[1]_0_repN ),
        .I1(\acc_reg[3]_0_repN ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\acc_reg[0]_0_repN ),
        .I5(\acc_reg[2]_2_repN_1 ),
        .O(\p0[7]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_67 
       (.I0(\b_reg_n_0_[1] ),
        .I1(\b_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\b_reg_n_0_[0] ),
        .I5(\b_reg_n_0_[2] ),
        .O(\p0[7]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \p0[7]_i_68 
       (.I0(\p0[7]_i_79_n_0 ),
        .I1(\p0[7]_i_80_n_0 ),
        .I2(\p0[7]_i_81_n_0 ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(\p0[7]_i_82_n_0 ),
        .O(\p0[7]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \p0[7]_i_69 
       (.I0(\p0[7]_i_83_n_0 ),
        .I1(\p0[7]_i_84_n_0 ),
        .I2(\p0[7]_i_85_n_0 ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(\p0[7]_i_86_n_0 ),
        .O(\p0[7]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p0[7]_i_7 
       (.I0(s_regs_wr_en[1]),
        .I1(s_regs_wr_en[0]),
        .O(\p0[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \p0[7]_i_70 
       (.I0(\p0[7]_i_87_n_0 ),
        .I1(\p0[7]_i_88_n_0 ),
        .I2(\p0[7]_i_89_n_0 ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(\p0[7]_i_90_n_0 ),
        .O(\p0[7]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \p0[7]_i_71 
       (.I0(\p0[7]_i_91_n_0 ),
        .I1(\p0[7]_i_92_n_0 ),
        .I2(\p0[7]_i_93_n_0 ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(\p0[7]_i_94_n_0 ),
        .O(\p0[7]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \p0[7]_i_72 
       (.I0(\p0[7]_i_95_n_0 ),
        .I1(\p0[7]_i_96_n_0 ),
        .I2(\p0[7]_i_97_n_0 ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(\p0[7]_i_98_n_0 ),
        .O(\p0[7]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \p0[7]_i_73 
       (.I0(\p0[7]_i_99_n_0 ),
        .I1(\p0[7]_i_100_n_0 ),
        .I2(\p0[7]_i_101_n_0 ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(\p0[7]_i_102_n_0 ),
        .O(\p0[7]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \p0[7]_i_74 
       (.I0(\p0[7]_i_103_n_0 ),
        .I1(\p0[7]_i_104_n_0 ),
        .I2(\p0[7]_i_105_n_0 ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(\p0[7]_i_106_n_0 ),
        .O(\p0[7]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \p0[7]_i_75 
       (.I0(\p0[7]_i_107_n_0 ),
        .I1(\p0[7]_i_108_n_0 ),
        .I2(\p0[7]_i_109_n_0 ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(\p0[7]_i_110_n_0 ),
        .O(\p0[7]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_77 
       (.I0(s_ti),
        .I1(\scon_reg[0][3]_0 ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\scon_reg[0][0]_0 ),
        .I5(\scon_reg_n_0_[0][2] ),
        .O(\p0[7]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \p0[7]_i_78 
       (.I0(\scon_reg[0][5]_0 ),
        .I1(\scon_reg[0][7]_0 ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\scon_reg[0][4]_1 ),
        .I5(\scon_reg[0][6]_0 ),
        .O(\p0[7]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_79 
       (.I0(\gprbit_reg[5]_10 [5]),
        .I1(\gprbit_reg[7]_8 [5]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[4]_11 [5]),
        .I5(\gprbit_reg[6]_9 [5]),
        .O(\p0[7]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h000000000C8C0CCC)) 
    \p0[7]_i_8 
       (.I0(reset_1),
        .I1(\p0[7]_i_16_n_0 ),
        .I2(\p0[7]_i_17_n_0 ),
        .I3(s_intblock_o_i_4_n_0),
        .I4(s_intblock_o_i_3_n_0),
        .I5(s_intblock_o_i_2_n_0),
        .O(\p0[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_80 
       (.I0(\gprbit_reg[13]_2 [5]),
        .I1(\gprbit_reg[15]_0 [5]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[12]_3 [5]),
        .I5(\gprbit_reg[14]_1 [5]),
        .O(\p0[7]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_81 
       (.I0(\gprbit_reg[1]_14 [5]),
        .I1(\gprbit_reg[3]_12 [5]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[0]_15 [5]),
        .I5(\gprbit_reg[2]_13 [5]),
        .O(\p0[7]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_82 
       (.I0(\gprbit_reg[9]_6 [5]),
        .I1(\gprbit_reg[11]_4 [5]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[8]_7 [5]),
        .I5(\gprbit_reg[10]_5 [5]),
        .O(\p0[7]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_83 
       (.I0(\gprbit_reg[5]_10 [7]),
        .I1(\gprbit_reg[7]_8 [7]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[4]_11 [7]),
        .I5(\gprbit_reg[6]_9 [7]),
        .O(\p0[7]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_84 
       (.I0(\gprbit_reg[13]_2 [7]),
        .I1(\gprbit_reg[15]_0 [7]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[12]_3 [7]),
        .I5(\gprbit_reg[14]_1 [7]),
        .O(\p0[7]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_85 
       (.I0(\gprbit_reg[1]_14 [7]),
        .I1(\gprbit_reg[3]_12 [7]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[0]_15 [7]),
        .I5(\gprbit_reg[2]_13 [7]),
        .O(\p0[7]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_86 
       (.I0(\gprbit_reg[9]_6 [7]),
        .I1(\gprbit_reg[11]_4 [7]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[8]_7 [7]),
        .I5(\gprbit_reg[10]_5 [7]),
        .O(\p0[7]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_87 
       (.I0(\gprbit_reg[5]_10 [4]),
        .I1(\gprbit_reg[7]_8 [4]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[4]_11 [4]),
        .I5(\gprbit_reg[6]_9 [4]),
        .O(\p0[7]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_88 
       (.I0(\gprbit_reg[13]_2 [4]),
        .I1(\gprbit_reg[15]_0 [4]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[12]_3 [4]),
        .I5(\gprbit_reg[14]_1 [4]),
        .O(\p0[7]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_89 
       (.I0(\gprbit_reg[1]_14 [4]),
        .I1(\gprbit_reg[3]_12 [4]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[0]_15 [4]),
        .I5(\gprbit_reg[2]_13 [4]),
        .O(\p0[7]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAA2A)) 
    \p0[7]_i_9 
       (.I0(\p0[7]_i_18_n_0 ),
        .I1(outreg_reg_6),
        .I2(\p0[7]_i_19_n_0 ),
        .I3(s_intblock_o_i_9_n_0),
        .I4(outreg_reg_4),
        .I5(outreg_reg_1),
        .O(\p0[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_90 
       (.I0(\gprbit_reg[9]_6 [4]),
        .I1(\gprbit_reg[11]_4 [4]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[8]_7 [4]),
        .I5(\gprbit_reg[10]_5 [4]),
        .O(\p0[7]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_91 
       (.I0(\gprbit_reg[5]_10 [6]),
        .I1(\gprbit_reg[7]_8 [6]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[4]_11 [6]),
        .I5(\gprbit_reg[6]_9 [6]),
        .O(\p0[7]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_92 
       (.I0(\gprbit_reg[13]_2 [6]),
        .I1(\gprbit_reg[15]_0 [6]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[12]_3 [6]),
        .I5(\gprbit_reg[14]_1 [6]),
        .O(\p0[7]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_93 
       (.I0(\gprbit_reg[1]_14 [6]),
        .I1(\gprbit_reg[3]_12 [6]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[0]_15 [6]),
        .I5(\gprbit_reg[2]_13 [6]),
        .O(\p0[7]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_94 
       (.I0(\gprbit_reg[9]_6 [6]),
        .I1(\gprbit_reg[11]_4 [6]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[8]_7 [6]),
        .I5(\gprbit_reg[10]_5 [6]),
        .O(\p0[7]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_95 
       (.I0(\gprbit_reg[5]_10 [1]),
        .I1(\gprbit_reg[7]_8 [1]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[4]_11 [1]),
        .I5(\gprbit_reg[6]_9 [1]),
        .O(\p0[7]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_96 
       (.I0(\gprbit_reg[13]_2 [1]),
        .I1(\gprbit_reg[15]_0 [1]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[12]_3 [1]),
        .I5(\gprbit_reg[14]_1 [1]),
        .O(\p0[7]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_97 
       (.I0(\gprbit_reg[1]_14 [1]),
        .I1(\gprbit_reg[3]_12 [1]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[0]_15 [1]),
        .I5(\gprbit_reg[2]_13 [1]),
        .O(\p0[7]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_98 
       (.I0(\gprbit_reg[9]_6 [1]),
        .I1(\gprbit_reg[11]_4 [1]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[8]_7 [1]),
        .I5(\gprbit_reg[10]_5 [1]),
        .O(\p0[7]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \p0[7]_i_99 
       (.I0(\gprbit_reg[5]_10 [3]),
        .I1(\gprbit_reg[7]_8 [3]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\gprbit_reg[4]_11 [3]),
        .I5(\gprbit_reg[6]_9 [3]),
        .O(\p0[7]_i_99_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \p0_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\p0[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(p0_o[0]));
  FDPE #(
    .INIT(1'b1)) 
    \p0_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p0[1]_i_1_n_0 ),
        .PRE(reset),
        .Q(p0_o[1]));
  FDPE #(
    .INIT(1'b1)) 
    \p0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p0[2]_i_1_n_0 ),
        .PRE(reset),
        .Q(p0_o[2]));
  FDPE #(
    .INIT(1'b1)) 
    \p0_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p0[3]_i_1_n_0 ),
        .PRE(reset),
        .Q(p0_o[3]));
  FDPE #(
    .INIT(1'b1)) 
    \p0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p0[4]_i_1_n_0 ),
        .PRE(reset),
        .Q(p0_o[4]));
  FDPE #(
    .INIT(1'b1)) 
    \p0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p0[5]_i_1_n_0 ),
        .PRE(reset),
        .Q(p0_o[5]));
  FDPE #(
    .INIT(1'b1)) 
    \p0_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p0[6]_i_1_n_0 ),
        .PRE(reset),
        .Q(p0_o[6]));
  FDPE #(
    .INIT(1'b1)) 
    \p0_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p0[7]_i_1_n_0 ),
        .PRE(reset),
        .Q(p0_o[7]));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p1[0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[0]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p1[7]_i_4_n_0 ),
        .I5(p1_o[0]),
        .O(\p1[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p1[0]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\p0[0]_i_3_n_0 ),
        .O(\p1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p1[1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[1]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p1[7]_i_4_n_0 ),
        .I5(p1_o[1]),
        .O(\p1[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p1[1]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\p0[1]_i_3_n_0 ),
        .O(\p1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p1[2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[2]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p1[7]_i_4_n_0 ),
        .I5(p1_o[2]),
        .O(\p1[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p1[2]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\p0[2]_i_3_n_0 ),
        .O(\p1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p1[3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[3]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p1[7]_i_4_n_0 ),
        .I5(p1_o[3]),
        .O(\p1[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p1[3]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\p0[3]_i_3_n_0 ),
        .O(\p1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p1[4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[4]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p1[7]_i_4_n_0 ),
        .I5(p1_o[4]),
        .O(\p1[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p1[4]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\p0[4]_i_3_n_0 ),
        .O(\p1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p1[5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[5]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p1[7]_i_4_n_0 ),
        .I5(p1_o[5]),
        .O(\p1[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p1[5]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\p0[5]_i_3_n_0 ),
        .O(\p1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p1[6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[6]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p1[7]_i_4_n_0 ),
        .I5(p1_o[6]),
        .O(\p1[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p1[6]_i_2 
       (.I0(\sp_reg[6]_0 ),
        .I1(\p0[6]_i_3_n_0 ),
        .O(\p1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p1[7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p1[7]_i_2_n_0 ),
        .I2(\p1[7]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p1[7]_i_4_n_0 ),
        .I5(p1_o[7]),
        .O(\p1[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \p1[7]_i_2 
       (.I0(\sp_reg[5]_0 ),
        .I1(\s_help_reg[3]_0 ),
        .I2(\state_reg[2]_4 ),
        .O(\p1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p1[7]_i_3 
       (.I0(\sp_reg[6]_0 ),
        .I1(\p0[7]_i_5_n_0 ),
        .O(\p1[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \p1[7]_i_4 
       (.I0(\s_r0_b2[7]_i_3_n_0 ),
        .I1(\p0[7]_i_15_n_0 ),
        .I2(\s_r0_b2[7]_i_2_n_0 ),
        .I3(\s_r0_b0[7]_i_2_n_0 ),
        .O(\p1[7]_i_4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \p1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(p1_o[0]));
  FDPE #(
    .INIT(1'b1)) 
    \p1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1[1]_i_1_n_0 ),
        .PRE(reset),
        .Q(p1_o[1]));
  FDPE #(
    .INIT(1'b1)) 
    \p1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1[2]_i_1_n_0 ),
        .PRE(reset),
        .Q(p1_o[2]));
  FDPE #(
    .INIT(1'b1)) 
    \p1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1[3]_i_1_n_0 ),
        .PRE(reset),
        .Q(p1_o[3]));
  FDPE #(
    .INIT(1'b1)) 
    \p1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1[4]_i_1_n_0 ),
        .PRE(reset),
        .Q(p1_o[4]));
  FDPE #(
    .INIT(1'b1)) 
    \p1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1[5]_i_1_n_0 ),
        .PRE(reset),
        .Q(p1_o[5]));
  FDPE #(
    .INIT(1'b1)) 
    \p1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1[6]_i_1_n_0 ),
        .PRE(reset),
        .Q(p1_o[6]));
  FDPE #(
    .INIT(1'b1)) 
    \p1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p1[7]_i_1_n_0 ),
        .PRE(reset),
        .Q(p1_o[7]));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p2[0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[0]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p2[7]_i_3_n_0 ),
        .I5(p2_o[0]),
        .O(\p2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p2[1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[1]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p2[7]_i_3_n_0 ),
        .I5(p2_o[1]),
        .O(\p2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p2[2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[2]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p2[7]_i_3_n_0 ),
        .I5(p2_o[2]),
        .O(\p2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p2[3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[3]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p2[7]_i_3_n_0 ),
        .I5(p2_o[3]),
        .O(\p2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p2[4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[4]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p2[7]_i_3_n_0 ),
        .I5(p2_o[4]),
        .O(\p2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p2[5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[5]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p2[7]_i_3_n_0 ),
        .I5(p2_o[5]),
        .O(\p2[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p2[6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[6]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p2[7]_i_3_n_0 ),
        .I5(p2_o[6]),
        .O(\p2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \p2[7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p2[7]_i_2_n_0 ),
        .I2(\p1[7]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p2[7]_i_3_n_0 ),
        .I5(p2_o[7]),
        .O(\p2[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p2[7]_i_2 
       (.I0(\sp_reg[5]_0 ),
        .I1(\dpl[7]_i_5_n_0 ),
        .O(\p2[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p2[7]_i_3 
       (.I0(\p0[7]_i_15_n_0 ),
        .I1(\p0[7]_i_14_n_0 ),
        .I2(\tsel[7]_i_2_n_0 ),
        .I3(\p2[7]_i_4_n_0 ),
        .I4(\s_r0_b0[7]_i_2_n_0 ),
        .O(\p2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p2[7]_i_4 
       (.I0(reset_0),
        .I1(\sp_reg[5]_0 ),
        .O(\p2[7]_i_4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \p2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(p2_o[0]));
  FDPE #(
    .INIT(1'b1)) 
    \p2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2[1]_i_1_n_0 ),
        .PRE(reset),
        .Q(p2_o[1]));
  FDPE #(
    .INIT(1'b1)) 
    \p2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2[2]_i_1_n_0 ),
        .PRE(reset),
        .Q(p2_o[2]));
  FDPE #(
    .INIT(1'b1)) 
    \p2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2[3]_i_1_n_0 ),
        .PRE(reset),
        .Q(p2_o[3]));
  FDPE #(
    .INIT(1'b1)) 
    \p2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2[4]_i_1_n_0 ),
        .PRE(reset),
        .Q(p2_o[4]));
  FDPE #(
    .INIT(1'b1)) 
    \p2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2[5]_i_1_n_0 ),
        .PRE(reset),
        .Q(p2_o[5]));
  FDPE #(
    .INIT(1'b1)) 
    \p2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2[6]_i_1_n_0 ),
        .PRE(reset),
        .Q(p2_o[6]));
  FDPE #(
    .INIT(1'b1)) 
    \p2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p2[7]_i_1_n_0 ),
        .PRE(reset),
        .Q(p2_o[7]));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \p3[0]_i_1 
       (.I0(\gprbit[0]_16 [0]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[0]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p3[7]_i_3_n_0 ),
        .I5(p3_o[0]),
        .O(\p3[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \p3[1]_i_1 
       (.I0(\gprbit[0]_16 [1]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p3[7]_i_3_n_0 ),
        .I5(p3_o[1]),
        .O(\p3[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \p3[2]_i_1 
       (.I0(\gprbit[0]_16 [2]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[2]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p3[7]_i_3_n_0 ),
        .I5(p3_o[2]),
        .O(\p3[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \p3[3]_i_1 
       (.I0(\gprbit[0]_16 [3]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[3]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p3[7]_i_3_n_0 ),
        .I5(p3_o[3]),
        .O(\p3[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \p3[4]_i_1 
       (.I0(\gprbit[0]_16 [4]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[4]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p3[7]_i_3_n_0 ),
        .I5(p3_o[4]),
        .O(\p3[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \p3[5]_i_1 
       (.I0(\gprbit[0]_16 [5]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[5]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p3[7]_i_3_n_0 ),
        .I5(p3_o[5]),
        .O(\p3[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \p3[6]_i_1 
       (.I0(\gprbit[0]_16 [6]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[6]_i_3_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p3[7]_i_3_n_0 ),
        .I5(p3_o[6]),
        .O(\p3[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    \p3[7]_i_1 
       (.I0(\gprbit[0]_16 [7]),
        .I1(\p3[7]_i_2_n_0 ),
        .I2(\p0[7]_i_5_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p3[7]_i_3_n_0 ),
        .I5(p3_o[7]),
        .O(\p3[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \p3[7]_i_2 
       (.I0(\p3[7]_i_4_n_0 ),
        .I1(\sp_reg[5]_0 ),
        .I2(\sp_reg[6]_0 ),
        .O(\p3[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \p3[7]_i_3 
       (.I0(\s_r0_b0[7]_i_5_n_0 ),
        .I1(\p0[7]_i_14_n_0 ),
        .I2(\state_reg[2]_4 ),
        .I3(\p0[7]_i_15_n_0 ),
        .I4(\sp_reg[5]_0 ),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\p3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p3[7]_i_4 
       (.I0(\s_help_reg[3]_0 ),
        .I1(\state_reg[2]_4 ),
        .O(\p3[7]_i_4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \p3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(p3_o[0]));
  FDPE #(
    .INIT(1'b1)) 
    \p3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3[1]_i_1_n_0 ),
        .PRE(reset),
        .Q(p3_o[1]));
  FDPE #(
    .INIT(1'b1)) 
    \p3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3[2]_i_1_n_0 ),
        .PRE(reset),
        .Q(p3_o[2]));
  FDPE #(
    .INIT(1'b1)) 
    \p3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3[3]_i_1_n_0 ),
        .PRE(reset),
        .Q(p3_o[3]));
  FDPE #(
    .INIT(1'b1)) 
    \p3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3[4]_i_1_n_0 ),
        .PRE(reset),
        .Q(p3_o[4]));
  FDPE #(
    .INIT(1'b1)) 
    \p3_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3[5]_i_1_n_0 ),
        .PRE(reset),
        .Q(p3_o[5]));
  FDPE #(
    .INIT(1'b1)) 
    \p3_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3[6]_i_1_n_0 ),
        .PRE(reset),
        .Q(p3_o[6]));
  FDPE #(
    .INIT(1'b1)) 
    \p3_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\p3[7]_i_1_n_0 ),
        .PRE(reset),
        .Q(p3_o[7]));
  LUT5 #(
    .INIT(32'hB3BC838C)) 
    \pc[0]_i_2 
       (.I0(\s_help_reg[7]_1 [0]),
        .I1(_i_4_n_0),
        .I2(\pc[15]_i_5_n_0 ),
        .I3(\pc_reg_n_0_[0] ),
        .I4(\pc_reg[7]_i_4_n_15 ),
        .O(\pc[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \pc[0]_i_3 
       (.I0(s_rom_data[0]),
        .I1(_i_4_n_0),
        .I2(\pc[11]_i_5_n_0 ),
        .I3(\s_help16_reg_n_0_[0] ),
        .I4(s_reg_data[0]),
        .I5(\pc[7]_i_6_n_0 ),
        .O(\pc[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc[10]_i_2 
       (.I0(\pc[11]_i_3_n_0 ),
        .I1(data1[2]),
        .I2(\pc[11]_i_4_n_0 ),
        .I3(_i_5_n_13),
        .I4(data0[10]),
        .I5(\pc[11]_i_5_n_0 ),
        .O(\pc[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \pc[10]_i_3 
       (.I0(_i_4_n_0),
        .I1(s_ir[7]),
        .I2(data11[2]),
        .I3(\s_help_reg[7]_1 [2]),
        .I4(\pc[15]_i_5_n_0 ),
        .O(\pc[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \pc[11]_i_1 
       (.I0(\pc[15]_i_4_n_0 ),
        .I1(\pc[15]_i_5_n_0 ),
        .I2(\pc[11]_i_2_n_0 ),
        .I3(data11[3]),
        .I4(\s_help_reg[7]_1 [3]),
        .O(\s_help16_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'hEAFFFFC0EAEAC0C0)) 
    \pc[11]_i_2 
       (.I0(\pc[11]_i_3_n_0 ),
        .I1(\pc[11]_i_4_n_0 ),
        .I2(_i_5_n_12),
        .I3(\s_help16[11]_i_3_n_0 ),
        .I4(data1[3]),
        .I5(\pc[11]_i_5_n_0 ),
        .O(\pc[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFA11)) 
    \pc[11]_i_3 
       (.I0(s_pc_inc_en[1]),
        .I1(s_pc_inc_en[0]),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[3]),
        .O(\pc[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h04C2)) 
    \pc[11]_i_4 
       (.I0(s_pc_inc_en[1]),
        .I1(s_pc_inc_en[0]),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[3]),
        .O(\pc[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0120)) 
    \pc[11]_i_5 
       (.I0(s_pc_inc_en[1]),
        .I1(s_pc_inc_en[3]),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[0]),
        .O(\pc[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EEEEF0F0EEEE)) 
    \pc[12]_i_1 
       (.I0(\pc[12]_i_2_n_0 ),
        .I1(\pc[12]_i_3_n_0 ),
        .I2(data11[4]),
        .I3(\s_help_reg[7]_1 [4]),
        .I4(\pc[15]_i_4_n_0 ),
        .I5(\pc[15]_i_5_n_0 ),
        .O(\s_help16_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'h04020000)) 
    \pc[12]_i_2 
       (.I0(s_pc_inc_en[0]),
        .I1(s_pc_inc_en[2]),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[1]),
        .I4(data0[12]),
        .O(\pc[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCAC0AA0C00AC)) 
    \pc[12]_i_3 
       (.I0(_i_5_n_11),
        .I1(data1[4]),
        .I2(s_pc_inc_en[1]),
        .I3(s_pc_inc_en[0]),
        .I4(s_pc_inc_en[2]),
        .I5(s_pc_inc_en[3]),
        .O(\pc[12]_i_3_n_0 ));
  (* PHYS_OPT_MODIFIED = "CRITICAL_CELL_OPT" *) 
  (* PHYS_OPT_SKIPPED = "CRITICAL_CELL_OPT" *) 
  LUT6 #(
    .INIT(64'hFF00EEEEF0F0EEEE)) 
    \pc[13]_i_1 
       (.I0(\pc[13]_i_2_n_0 ),
        .I1(\pc[13]_i_3_n_0 ),
        .I2(data11[5]),
        .I3(\s_help_reg[7]_1 [5]),
        .I4(\pc[15]_i_4_n_0 ),
        .I5(\pc[15]_i_5_n_0 ),
        .O(\s_help16_reg[15]_0 [13]));
  LUT5 #(
    .INIT(32'h04020000)) 
    \pc[13]_i_2 
       (.I0(s_pc_inc_en[0]),
        .I1(s_pc_inc_en[2]),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[1]),
        .I4(data0[13]),
        .O(\pc[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCAC0AA0C00AC)) 
    \pc[13]_i_3 
       (.I0(_i_5_n_10),
        .I1(data1[5]),
        .I2(s_pc_inc_en[1]),
        .I3(s_pc_inc_en[0]),
        .I4(s_pc_inc_en[2]),
        .I5(s_pc_inc_en[3]),
        .O(\pc[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EEEEF0F0EEEE)) 
    \pc[14]_i_1 
       (.I0(\pc[14]_i_2_n_0 ),
        .I1(\pc[14]_i_3_n_0 ),
        .I2(data11[6]),
        .I3(\s_help_reg[7]_1 [6]),
        .I4(\pc[15]_i_4_n_0 ),
        .I5(\pc[15]_i_5_n_0 ),
        .O(s_rom_adr));
  LUT5 #(
    .INIT(32'h04020000)) 
    \pc[14]_i_2 
       (.I0(s_pc_inc_en[0]),
        .I1(s_pc_inc_en[2]),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[1]),
        .I4(data0[14]),
        .O(\pc[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCAC0AA0C00AC)) 
    \pc[14]_i_3 
       (.I0(_i_5_n_9),
        .I1(data1[6]),
        .I2(s_pc_inc_en[1]),
        .I3(s_pc_inc_en[0]),
        .I4(s_pc_inc_en[2]),
        .I5(s_pc_inc_en[3]),
        .O(\pc[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EEEEF0F0EEEE)) 
    \pc[15]_i_1 
       (.I0(\pc[15]_i_2_n_0 ),
        .I1(\pc[15]_i_3_n_0 ),
        .I2(data11[7]),
        .I3(\s_help_reg[7]_1 [7]),
        .I4(\pc[15]_i_4_n_0 ),
        .I5(\pc[15]_i_5_n_0 ),
        .O(\s_help16_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'h04020000)) 
    \pc[15]_i_2 
       (.I0(s_pc_inc_en[0]),
        .I1(s_pc_inc_en[2]),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[1]),
        .I4(data0[15]),
        .O(\pc[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCAC0AA0C00AC)) 
    \pc[15]_i_3 
       (.I0(_i_5_n_8),
        .I1(data1[7]),
        .I2(s_pc_inc_en[1]),
        .I3(s_pc_inc_en[0]),
        .I4(s_pc_inc_en[2]),
        .I5(s_pc_inc_en[3]),
        .O(\pc[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2026)) 
    \pc[15]_i_4 
       (.I0(s_pc_inc_en[2]),
        .I1(s_pc_inc_en[3]),
        .I2(s_pc_inc_en[1]),
        .I3(s_pc_inc_en[0]),
        .O(\pc[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B38)) 
    \pc[15]_i_5 
       (.I0(s_pc_inc_en[0]),
        .I1(s_pc_inc_en[2]),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[1]),
        .O(\pc[15]_i_5_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT4 #(
    .INIT(16'h1415)) 
    \pc[15]_i_61_comp 
       (.I0(outreg_reg_6),
        .I1(outreg_reg_11),
        .I2(s_command[2]),
        .I3(outreg_reg_0),
        .O(s_intblock_o_reg_0));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT PLACEMENT_OPT" *) 
  LUT4 #(
    .INIT(16'hE4A0)) 
    \pc[15]_i_61_comp_1 
       (.I0(outreg_reg_6),
        .I1(outreg_reg),
        .I2(\i_/pc[15]_i_60_n_0_alias ),
        .I3(\i_/pc[15]_i_35 ),
        .O(s_intblock_o_reg_0_repN));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pc[15]_i_75 
       (.I0(s_alu_data0[1]),
        .I1(s_alu_data0[0]),
        .I2(s_alu_data0[5]),
        .I3(s_alu_data0[3]),
        .I4(s_alu_data0[2]),
        .I5(s_alu_data0[4]),
        .O(\dpl[4]_i_9_0 ));
  LUT6 #(
    .INIT(64'hEEBEBBBEAAAAAAAA)) 
    \pc[15]_i_89 
       (.I0(\pc[15]_i_91_n_0 ),
        .I1(\dpl[7]_i_31_n_0 ),
        .I2(s_helpb_i_16_n_0),
        .I3(\i_mc8051_alu/i_alumux/__3 ),
        .I4(s_helpb_i_17_n_0),
        .I5(\dpl[7]_i_29_n_0 ),
        .O(\dpl[7]_i_29_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pc[15]_i_91 
       (.I0(\dpl[7]_i_32_n_0 ),
        .I1(\b_reg[2]_0 [4]),
        .O(\pc[15]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hCF5FCFA0C05FC0A0)) 
    \pc[1]_i_2 
       (.I0(\pc_reg_n_0_[0] ),
        .I1(\s_help_reg[7]_1 [1]),
        .I2(_i_4_n_0),
        .I3(\pc[15]_i_5_n_0 ),
        .I4(\pc_reg_n_0_[1] ),
        .I5(\pc_reg[7]_i_4_n_14 ),
        .O(\pc[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \pc[1]_i_3 
       (.I0(s_rom_data[1]),
        .I1(_i_4_n_0),
        .I2(\pc[11]_i_5_n_0 ),
        .I3(\s_help16_reg_n_0_[1] ),
        .I4(s_reg_data[1]),
        .I5(\pc[7]_i_6_n_0 ),
        .O(\pc[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pc[2]_i_2 
       (.I0(data0[2]),
        .I1(\s_help_reg[7]_1 [2]),
        .I2(_i_4_n_0),
        .I3(\pc[15]_i_5_n_0 ),
        .I4(\pc_reg_n_0_[2] ),
        .I5(\pc_reg[7]_i_4_n_13 ),
        .O(\pc[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \pc[2]_i_3 
       (.I0(s_rom_data[2]),
        .I1(_i_4_n_0),
        .I2(\pc[11]_i_5_n_0 ),
        .I3(\s_help16_reg_n_0_[2] ),
        .I4(s_reg_data[2]),
        .I5(\pc[7]_i_6_n_0 ),
        .O(\pc[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \pc[2]_i_4 
       (.I0(\pc_reg_n_0_[0] ),
        .I1(\pc_reg_n_0_[1] ),
        .I2(\pc_reg_n_0_[2] ),
        .O(data0[2]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pc[3]_i_2 
       (.I0(data0[3]),
        .I1(\s_help_reg[7]_1 [3]),
        .I2(_i_4_n_0),
        .I3(\pc[15]_i_5_n_0 ),
        .I4(\pc_reg_n_0_[3] ),
        .I5(\pc_reg[7]_i_4_n_12 ),
        .O(\pc[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \pc[3]_i_3 
       (.I0(s_rom_data[3]),
        .I1(_i_4_n_0),
        .I2(\pc[11]_i_5_n_0 ),
        .I3(\s_help16_reg_n_0_[3] ),
        .I4(s_reg_data[3]),
        .I5(\pc[7]_i_6_n_0 ),
        .O(\pc[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \pc[3]_i_4 
       (.I0(\pc_reg_n_0_[1] ),
        .I1(\pc_reg_n_0_[0] ),
        .I2(\pc_reg_n_0_[2] ),
        .I3(\pc_reg_n_0_[3] ),
        .O(data0[3]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pc[4]_i_2 
       (.I0(data0[4]),
        .I1(\s_help_reg[7]_1 [4]),
        .I2(_i_4_n_0),
        .I3(\pc[15]_i_5_n_0 ),
        .I4(\pc_reg_n_0_[4] ),
        .I5(\pc_reg[7]_i_4_n_11 ),
        .O(\pc[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \pc[4]_i_3 
       (.I0(s_rom_data[4]),
        .I1(_i_4_n_0),
        .I2(\pc[11]_i_5_n_0 ),
        .I3(\s_help16_reg_n_0_[4] ),
        .I4(s_reg_data[4]),
        .I5(\pc[7]_i_6_n_0 ),
        .O(\pc[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pc[5]_i_2 
       (.I0(data0[5]),
        .I1(\s_help_reg[7]_1 [5]),
        .I2(_i_4_n_0),
        .I3(\pc[15]_i_5_n_0 ),
        .I4(\pc_reg_n_0_[5] ),
        .I5(\pc_reg[7]_i_4_n_10 ),
        .O(\pc[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \pc[5]_i_3 
       (.I0(s_rom_data[5]),
        .I1(_i_4_n_0),
        .I2(\pc[11]_i_5_n_0 ),
        .I3(\s_help16_reg_n_0_[5] ),
        .I4(s_reg_data[5]),
        .I5(\pc[7]_i_6_n_0 ),
        .O(\pc[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCF5FCFA0C05FC0A0)) 
    \pc[6]_i_2 
       (.I0(\s_help16[6]_i_3_n_0 ),
        .I1(\s_help_reg[7]_1 [6]),
        .I2(_i_4_n_0),
        .I3(\pc[15]_i_5_n_0 ),
        .I4(\pc_reg_n_0_[6] ),
        .I5(\pc_reg[7]_i_4_n_9 ),
        .O(\pc[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \pc[6]_i_3 
       (.I0(s_rom_data[6]),
        .I1(_i_4_n_0),
        .I2(\pc[11]_i_5_n_0 ),
        .I3(\s_help16_reg_n_0_[6] ),
        .I4(s_reg_data[6]),
        .I5(\pc[7]_i_6_n_0 ),
        .O(\pc[6]_i_3_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pc[7]_i_10_comp 
       (.I0(\pc[7]_i_32_n_0 ),
        .I1(\p_1_in[4]_repN ),
        .O(\pc[7]_i_10_n_0_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'hEECCAAF0)) 
    \pc[7]_i_10_comp_1 
       (.I0(\pc_reg_n_0_[3] ),
        .I1(L__0[3]),
        .I2(s_rom_data[3]),
        .I3(s_pc_inc_en[3]),
        .I4(s_pc_inc_en[2]),
        .O(\pc[7]_i_10_n_0_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hCC8CAAAA8080A0A0)) 
    \pc[7]_i_10_comp_2 
       (.I0(\pc_reg_n_0_[3] ),
        .I1(\acc_reg[3]_0_repN_1 ),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[2]),
        .I4(s_pc_inc_en[0]),
        .I5(\p_1_in[3]_repN_1 ),
        .O(\pc[7]_i_10_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pc[7]_i_11_comp 
       (.I0(\pc[7]_i_33_n_0 ),
        .I1(\p_1_in[3]_repN ),
        .O(\pc[7]_i_11_n_0_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'hEECCAAF0)) 
    \pc[7]_i_11_comp_1 
       (.I0(\pc_reg_n_0_[2] ),
        .I1(L__0[2]),
        .I2(s_rom_data[2]),
        .I3(s_pc_inc_en[3]),
        .I4(s_pc_inc_en[2]),
        .O(\pc[7]_i_11_n_0_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hAA8A8080CCCCC0C0)) 
    \pc[7]_i_11_comp_2 
       (.I0(\acc_reg[2]_2_repN_2 ),
        .I1(\pc_reg_n_0_[2] ),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[2]),
        .I4(p_1_in[2]),
        .I5(s_pc_inc_en[0]),
        .O(\pc[7]_i_11_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hCC8CAAAA8080A0A0)) 
    \pc[7]_i_12_comp 
       (.I0(\pc_reg_n_0_[1] ),
        .I1(\acc_reg[1]_0_repN_1 ),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[2]),
        .I4(s_pc_inc_en[0]),
        .I5(\p_1_in[1]_repN ),
        .O(\pc[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3EEE2FF332222)) 
    \pc[7]_i_13 
       (.I0(s_rom_data[0]),
        .I1(s_pc_inc_en[0]),
        .I2(L__0[0]),
        .I3(s_pc_inc_en[3]),
        .I4(\pc_reg_n_0_[0] ),
        .I5(\acc_reg[0]_0_repN_1 ),
        .O(\pc[7]_i_13_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \pc[7]_i_13_comp 
       (.I0(\pc_reg_n_0_[1] ),
        .I1(\pc_reg_n_0_[0] ),
        .I2(s_rom_data[0]),
        .O(\pc[7]_i_13_n_0_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'hA9A9A555)) 
    \pc[7]_i_13_comp_1 
       (.I0(\acc_reg[1]_0_repN_1 ),
        .I1(\pc_reg_n_0_[0] ),
        .I2(\acc_reg[0]_0_repN_1 ),
        .I3(L__0[0]),
        .I4(s_pc_inc_en[3]),
        .O(\pc[7]_i_13_n_0_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'h35CACA35CACA3535)) 
    \pc[7]_i_14_comp_1 
       (.I0(\pc_reg_n_0_[7] ),
        .I1(\acc_reg[7]_0_repN_1 ),
        .I2(s_pc_inc_en[0]),
        .I3(p_1_in[6]),
        .I4(\pc[7]_i_7_n_0_repN ),
        .I5(\pc[7]_i_7_n_0_repN_1 ),
        .O(\pc[7]_i_14_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'h956AFF00956A00FF)) 
    \pc[7]_i_15_comp 
       (.I0(\acc_reg[6]_1_repN_2 ),
        .I1(\acc_reg[5]_0_repN_1 ),
        .I2(\pc[7]_i_8_n_0_repN_1 ),
        .I3(\pc[7]_i_8_n_0_repN ),
        .I4(s_pc_inc_en[0]),
        .I5(p_1_in[5]),
        .O(\pc[7]_i_15_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'h956AFF00956A00FF)) 
    \pc[7]_i_16_comp 
       (.I0(\acc_reg[5]_0_repN_1 ),
        .I1(\acc_reg[4]_0_repN_1 ),
        .I2(\pc[7]_i_9_n_0_repN_1 ),
        .I3(\pc[7]_i_9_n_0_repN ),
        .I4(s_pc_inc_en[0]),
        .I5(\p_1_in[4]_repN_1 ),
        .O(\pc[7]_i_16_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'h956AFF00956A00FF)) 
    \pc[7]_i_17_comp 
       (.I0(\acc_reg[4]_0_repN_1 ),
        .I1(\acc_reg[3]_0_repN_1 ),
        .I2(\pc[7]_i_10_n_0_repN_1 ),
        .I3(\pc[7]_i_10_n_0_repN ),
        .I4(s_pc_inc_en[0]),
        .I5(p_1_in[3]),
        .O(\pc[7]_i_17_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'h936CFF00936C00FF)) 
    \pc[7]_i_18_comp 
       (.I0(\acc_reg[2]_2_repN_2 ),
        .I1(\acc_reg[3]_0_repN_1 ),
        .I2(\pc[7]_i_11_n_0_repN_1 ),
        .I3(\pc[7]_i_11_n_0_repN ),
        .I4(s_pc_inc_en[0]),
        .I5(\p_1_in[2]_repN_1 ),
        .O(\pc[7]_i_18_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hA55AC33C5AA53CC3)) 
    \pc[7]_i_19_comp 
       (.I0(\acc_reg[2]_2_repN_2 ),
        .I1(\pc_reg_n_0_[2] ),
        .I2(\pc[7]_i_34_n_0 ),
        .I3(\pc[7]_i_12_n_0 ),
        .I4(s_pc_inc_en[0]),
        .I5(\p_1_in[2]_repN ),
        .O(\pc[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pc[7]_i_2 
       (.I0(data0[7]),
        .I1(\s_help_reg[7]_1 [7]),
        .I2(_i_4_n_0),
        .I3(\pc[15]_i_5_n_0 ),
        .I4(\pc_reg_n_0_[7] ),
        .I5(\pc_reg[7]_i_4_n_8 ),
        .O(\pc[7]_i_2_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'h99966966)) 
    \pc[7]_i_20_comp_1 
       (.I0(\pc[7]_i_35_n_0 ),
        .I1(p_1_in[1]),
        .I2(s_pc_inc_en[0]),
        .I3(\pc[7]_i_13_n_0_repN ),
        .I4(\pc[7]_i_13_n_0_repN_1 ),
        .O(\pc[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hEE2E111D22E2DDD1)) 
    \pc[7]_i_21 
       (.I0(s_rom_data[0]),
        .I1(s_pc_inc_en[0]),
        .I2(L__0[0]),
        .I3(s_pc_inc_en[3]),
        .I4(\pc_reg_n_0_[0] ),
        .I5(\acc_reg[0]_0_repN_1 ),
        .O(\pc[7]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pc[7]_i_22 
       (.I0(\acc_reg[6]_1_repN_2 ),
        .I1(s_pc_inc_en[0]),
        .I2(\pc_reg_n_0_[6] ),
        .O(p_1_in[6]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \pc[7]_i_22_comp 
       (.I0(reset),
        .I1(DOUTADOUT[6]),
        .I2(\pc[7]_i_30_n_0 ),
        .O(\p_1_in[6]_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \pc[7]_i_23_comp 
       (.I0(reset),
        .I1(DOUTADOUT[5]),
        .I2(\pc[7]_i_30_n_0 ),
        .O(\p_1_in[5]_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pc[7]_i_23_comp_1 
       (.I0(L__0[5]),
        .I1(s_rom_data[5]),
        .I2(s_pc_inc_en[2]),
        .O(\p_1_in[5]_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \pc[7]_i_23_comp_2 
       (.I0(\pc_reg_n_0_[6] ),
        .I1(\pc_reg_n_0_[5] ),
        .I2(\pc[7]_i_8_n_0_repN_1 ),
        .O(p_1_in[5]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \pc[7]_i_24_comp 
       (.I0(reset),
        .I1(DOUTADOUT[4]),
        .I2(\pc[7]_i_30_n_0 ),
        .O(\p_1_in[4]_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \pc[7]_i_24_comp_1 
       (.I0(\pc_reg_n_0_[5] ),
        .I1(\pc_reg_n_0_[4] ),
        .I2(\pc[7]_i_9_n_0_repN_1 ),
        .O(\p_1_in[4]_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pc[7]_i_24_comp_2 
       (.I0(L__0[4]),
        .I1(s_rom_data[4]),
        .I2(s_pc_inc_en[2]),
        .O(p_1_in[4]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \pc[7]_i_25_comp 
       (.I0(reset),
        .I1(DOUTADOUT[3]),
        .I2(\pc[7]_i_30_n_0 ),
        .O(\p_1_in[3]_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pc[7]_i_25_comp_1 
       (.I0(L__0[3]),
        .I1(s_rom_data[3]),
        .I2(s_pc_inc_en[2]),
        .O(\p_1_in[3]_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \pc[7]_i_25_comp_2 
       (.I0(\pc_reg_n_0_[4] ),
        .I1(\pc_reg_n_0_[3] ),
        .I2(\pc[7]_i_10_n_0_repN_1 ),
        .O(p_1_in[3]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \pc[7]_i_26_comp 
       (.I0(reset),
        .I1(DOUTADOUT[2]),
        .I2(\pc[7]_i_30_n_0 ),
        .O(\p_1_in[2]_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \pc[7]_i_26_comp_1 
       (.I0(\pc_reg_n_0_[3] ),
        .I1(\pc_reg_n_0_[2] ),
        .I2(\pc[7]_i_11_n_0_repN_1 ),
        .O(\p_1_in[2]_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pc[7]_i_26_comp_2 
       (.I0(L__0[2]),
        .I1(s_rom_data[2]),
        .I2(s_pc_inc_en[2]),
        .O(p_1_in[2]));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pc[7]_i_27_comp 
       (.I0(L__0[1]),
        .I1(s_rom_data[1]),
        .I2(s_pc_inc_en[2]),
        .O(\p_1_in[1]_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \pc[7]_i_27_comp_1 
       (.I0(reset),
        .I1(DOUTADOUT[1]),
        .I2(\pc[7]_i_30_n_0 ),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \pc[7]_i_28 
       (.I0(s_pc_inc_en[2]),
        .I1(L__0[7]),
        .I2(s_pc_inc_en[3]),
        .I3(\pc_reg_n_0_[7] ),
        .O(\pc[7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \pc[7]_i_29 
       (.I0(s_pc_inc_en[2]),
        .I1(L__0[6]),
        .I2(s_pc_inc_en[3]),
        .I3(\pc_reg_n_0_[6] ),
        .O(\pc[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \pc[7]_i_3 
       (.I0(s_rom_data[7]),
        .I1(_i_4_n_0),
        .I2(\pc[11]_i_5_n_0 ),
        .I3(\s_help16_reg_n_0_[7] ),
        .I4(s_reg_data[7]),
        .I5(\pc[7]_i_6_n_0 ),
        .O(\pc[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \pc[7]_i_30 
       (.I0(s_pc_inc_en[2]),
        .I1(s_pc_inc_en[3]),
        .O(\pc[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \pc[7]_i_31 
       (.I0(s_pc_inc_en[2]),
        .I1(L__0[5]),
        .I2(s_pc_inc_en[3]),
        .I3(\pc_reg_n_0_[5] ),
        .O(\pc[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \pc[7]_i_32 
       (.I0(s_pc_inc_en[2]),
        .I1(L__0[4]),
        .I2(s_pc_inc_en[3]),
        .I3(\pc_reg_n_0_[4] ),
        .O(\pc[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \pc[7]_i_33 
       (.I0(s_pc_inc_en[2]),
        .I1(L__0[3]),
        .I2(s_pc_inc_en[3]),
        .I3(\pc_reg_n_0_[3] ),
        .O(\pc[7]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \pc[7]_i_34 
       (.I0(s_pc_inc_en[2]),
        .I1(L__0[2]),
        .I2(s_pc_inc_en[3]),
        .I3(\pc_reg_n_0_[2] ),
        .O(\pc[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \pc[7]_i_35 
       (.I0(s_pc_inc_en[2]),
        .I1(L__0[1]),
        .I2(s_pc_inc_en[3]),
        .I3(\pc_reg_n_0_[1] ),
        .O(\pc[7]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h0108)) 
    \pc[7]_i_6 
       (.I0(s_pc_inc_en[1]),
        .I1(s_pc_inc_en[0]),
        .I2(s_pc_inc_en[2]),
        .I3(s_pc_inc_en[3]),
        .O(\pc[7]_i_6_n_0 ));
  (* PHYS_OPT_MODIFIED = "PLACEMENT_OPT" *) 
  LUT6 #(
    .INIT(64'hFFE2C0E200000000)) 
    \pc[7]_i_7 
       (.I0(s_rom_data[6]),
        .I1(s_pc_inc_en[2]),
        .I2(L__0[6]),
        .I3(s_pc_inc_en[3]),
        .I4(\pc_reg_n_0_[6] ),
        .I5(p_1_in[6]),
        .O(\pc[7]_i_7_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pc[7]_i_7_comp 
       (.I0(\pc[7]_i_28_n_0 ),
        .I1(p_2_in),
        .O(\pc[7]_i_7_n_0_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'hEECCAAF0)) 
    \pc[7]_i_7_comp_1 
       (.I0(\pc_reg_n_0_[6] ),
        .I1(L__0[6]),
        .I2(s_rom_data[6]),
        .I3(s_pc_inc_en[3]),
        .I4(s_pc_inc_en[2]),
        .O(\pc[7]_i_7_n_0_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pc[7]_i_8_comp 
       (.I0(\pc[7]_i_29_n_0 ),
        .I1(\p_1_in[6]_repN ),
        .O(\pc[7]_i_8_n_0_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'hEECCAAF0)) 
    \pc[7]_i_8_comp_1 
       (.I0(\pc_reg_n_0_[5] ),
        .I1(L__0[5]),
        .I2(s_rom_data[5]),
        .I3(s_pc_inc_en[3]),
        .I4(s_pc_inc_en[2]),
        .O(\pc[7]_i_8_n_0_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hCC8CAAAA8080A0A0)) 
    \pc[7]_i_8_comp_2 
       (.I0(\pc_reg_n_0_[5] ),
        .I1(\acc_reg[5]_0_repN_1 ),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[2]),
        .I4(s_pc_inc_en[0]),
        .I5(\p_1_in[5]_repN_1 ),
        .O(\pc[7]_i_8_n_0 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pc[7]_i_9_comp 
       (.I0(\pc[7]_i_31_n_0 ),
        .I1(\p_1_in[5]_repN ),
        .O(\pc[7]_i_9_n_0_repN ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT5 #(
    .INIT(32'hEECCAAF0)) 
    \pc[7]_i_9_comp_1 
       (.I0(\pc_reg_n_0_[4] ),
        .I1(L__0[4]),
        .I2(s_rom_data[4]),
        .I3(s_pc_inc_en[3]),
        .I4(s_pc_inc_en[2]),
        .O(\pc[7]_i_9_n_0_repN_1 ));
  (* PHYS_OPT_MODIFIED = "RESTRUCT_OPT" *) 
  LUT6 #(
    .INIT(64'hCC8C8080AAAAA0A0)) 
    \pc[7]_i_9_comp_2 
       (.I0(\pc_reg_n_0_[4] ),
        .I1(\acc_reg[4]_0_repN_1 ),
        .I2(s_pc_inc_en[3]),
        .I3(s_pc_inc_en[2]),
        .I4(p_1_in[4]),
        .I5(s_pc_inc_en[0]),
        .O(\pc[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc[8]_i_2 
       (.I0(\pc[11]_i_3_n_0 ),
        .I1(data1[0]),
        .I2(\pc[11]_i_4_n_0 ),
        .I3(_i_5_n_15),
        .I4(data0[8]),
        .I5(\pc[11]_i_5_n_0 ),
        .O(\pc[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \pc[8]_i_3 
       (.I0(_i_4_n_0),
        .I1(s_ir[5]),
        .I2(data11[0]),
        .I3(\s_help_reg[7]_1 [0]),
        .I4(\pc[15]_i_5_n_0 ),
        .O(\pc[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \pc[9]_i_2 
       (.I0(\pc[11]_i_3_n_0 ),
        .I1(data1[1]),
        .I2(\pc[11]_i_4_n_0 ),
        .I3(_i_5_n_14),
        .I4(data0[9]),
        .I5(\pc[11]_i_5_n_0 ),
        .O(\pc[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \pc[9]_i_3 
       (.I0(_i_4_n_0),
        .I1(s_ir[6]),
        .I2(data11[1]),
        .I3(\s_help_reg[7]_1 [1]),
        .I4(\pc[15]_i_5_n_0 ),
        .O(\pc[9]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [0]),
        .Q(\pc_reg_n_0_[0] ));
  MUXF7 \pc_reg[0]_i_1 
       (.I0(\pc[0]_i_2_n_0 ),
        .I1(\pc[0]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [0]),
        .S(\pc[15]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [10]),
        .Q(data1[2]));
  MUXF7 \pc_reg[10]_i_1 
       (.I0(\pc[10]_i_2_n_0 ),
        .I1(\pc[10]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [10]),
        .S(\pc[15]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [11]),
        .Q(data1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [12]),
        .Q(data1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [13]),
        .Q(data1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_rom_adr),
        .Q(data1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [14]),
        .Q(data1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [1]),
        .Q(\pc_reg_n_0_[1] ));
  MUXF7 \pc_reg[1]_i_1 
       (.I0(\pc[1]_i_2_n_0 ),
        .I1(\pc[1]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [1]),
        .S(\pc[15]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [2]),
        .Q(\pc_reg_n_0_[2] ));
  MUXF7 \pc_reg[2]_i_1 
       (.I0(\pc[2]_i_2_n_0 ),
        .I1(\pc[2]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [2]),
        .S(\pc[15]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [3]),
        .Q(\pc_reg_n_0_[3] ));
  MUXF7 \pc_reg[3]_i_1 
       (.I0(\pc[3]_i_2_n_0 ),
        .I1(\pc[3]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [3]),
        .S(\pc[15]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [4]),
        .Q(\pc_reg_n_0_[4] ));
  MUXF7 \pc_reg[4]_i_1 
       (.I0(\pc[4]_i_2_n_0 ),
        .I1(\pc[4]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [4]),
        .S(\pc[15]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [5]),
        .Q(\pc_reg_n_0_[5] ));
  MUXF7 \pc_reg[5]_i_1 
       (.I0(\pc[5]_i_2_n_0 ),
        .I1(\pc[5]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [5]),
        .S(\pc[15]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [6]),
        .Q(\pc_reg_n_0_[6] ));
  MUXF7 \pc_reg[6]_i_1 
       (.I0(\pc[6]_i_2_n_0 ),
        .I1(\pc[6]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [6]),
        .S(\pc[15]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [7]),
        .Q(\pc_reg_n_0_[7] ));
  MUXF7 \pc_reg[7]_i_1 
       (.I0(\pc[7]_i_2_n_0 ),
        .I1(\pc[7]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [7]),
        .S(\pc[15]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY8 #(
    .CARRY_TYPE("SINGLE_CY8")) 
    \pc_reg[7]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\pc_reg[7]_i_4_n_0 ,\NLW_pc_reg[7]_i_4_CO_UNCONNECTED [6:0]}),
        .DI({\pc[7]_i_7_n_0 ,\pc[7]_i_8_n_0 ,\pc[7]_i_9_n_0 ,\pc[7]_i_10_n_0 ,\pc[7]_i_11_n_0 ,\pc[7]_i_12_n_0 ,\pc[7]_i_13_n_0 ,1'b0}),
        .O({\pc_reg[7]_i_4_n_8 ,\pc_reg[7]_i_4_n_9 ,\pc_reg[7]_i_4_n_10 ,\pc_reg[7]_i_4_n_11 ,\pc_reg[7]_i_4_n_12 ,\pc_reg[7]_i_4_n_13 ,\pc_reg[7]_i_4_n_14 ,\pc_reg[7]_i_4_n_15 }),
        .S({\pc[7]_i_14_n_0 ,\pc[7]_i_15_n_0 ,\pc[7]_i_16_n_0 ,\pc[7]_i_17_n_0 ,\pc[7]_i_18_n_0 ,\pc[7]_i_19_n_0 ,\pc[7]_i_20_n_0 ,\pc[7]_i_21_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [8]),
        .Q(data1[0]));
  MUXF7 \pc_reg[8]_i_1 
       (.I0(\pc[8]_i_2_n_0 ),
        .I1(\pc[8]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [8]),
        .S(\pc[15]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pc_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help16_reg[15]_0 [9]),
        .Q(data1[1]));
  MUXF7 \pc_reg[9]_i_1 
       (.I0(\pc[9]_i_2_n_0 ),
        .I1(\pc[9]_i_3_n_0 ),
        .O(\s_help16_reg[15]_0 [9]),
        .S(\pc[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \pcon[3]_i_1 
       (.I0(\dpl[7]_i_6_n_0 ),
        .I1(reset_1),
        .I2(\dpl[7]_i_5_n_0 ),
        .I3(\s_r0_b0[7]_i_2_n_0 ),
        .I4(L),
        .I5(\pcon[3]_i_2_n_0 ),
        .O(\pcon[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pcon[3]_i_2 
       (.I0(reset_0),
        .I1(\s_help_reg[2]_0 ),
        .O(\pcon[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pcon_reg[0] 
       (.C(clk),
        .CE(\pcon[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(\pcon_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \pcon_reg[1] 
       (.C(clk),
        .CE(\pcon[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(\pcon_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \pcon_reg[2] 
       (.C(clk),
        .CE(\pcon[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(\pcon_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \pcon_reg[3] 
       (.C(clk),
        .CE(\pcon[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(\pcon_reg_n_0_[3] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \psw[0]_i_1 
       (.I0(\acc_reg[4]_0_repN ),
        .I1(\acc_reg[3]_0_repN ),
        .I2(\acc_reg[6]_1_repN_1 ),
        .I3(\acc_reg[5]_0_repN ),
        .I4(\psw[0]_i_2_n_0 ),
        .O(s_p));
  LUT4 #(
    .INIT(16'h6996)) 
    \psw[0]_i_2 
       (.I0(\acc_reg[1]_0_repN ),
        .I1(\acc_reg[2]_2_repN_1 ),
        .I2(\acc_reg[7]_0_repN ),
        .I3(\acc_reg[0]_0_repN ),
        .O(\psw[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \psw[1]_i_1 
       (.I0(\psw[5]_i_2_n_0 ),
        .I1(\p0[7]_i_2_n_0 ),
        .I2(\gprbit[0]_16 [1]),
        .I3(\p0[1]_i_3_n_0 ),
        .I4(\psw[5]_i_3_n_0 ),
        .I5(\psw_reg_n_0_[1] ),
        .O(\psw[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0FFFFFFE00000)) 
    \psw[2]_i_1 
       (.I0(\psw[2]_i_2_n_0 ),
        .I1(\psw[7]_i_3_n_0 ),
        .I2(\psw[2]_i_3_n_0 ),
        .I3(\psw[2]_i_4_n_0 ),
        .I4(\psw[2]_i_5_n_0 ),
        .I5(s_ov),
        .O(\psw[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \psw[2]_i_10 
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[3]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[4]),
        .O(\psw[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h3FCFDCC9)) 
    \psw[2]_i_11 
       (.I0(s_alu_cmd[0]),
        .I1(s_alu_cmd[2]),
        .I2(s_alu_cmd[3]),
        .I3(s_alu_cmd[1]),
        .I4(s_alu_cmd[4]),
        .O(\psw[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \psw[2]_i_12 
       (.I0(s_reg_data[7]),
        .I1(s_reg_data[6]),
        .I2(s_reg_data[5]),
        .I3(s_reg_data[4]),
        .O(\psw[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \psw[2]_i_13 
       (.I0(s_reg_data[1]),
        .I1(s_reg_data[0]),
        .I2(s_reg_data[3]),
        .I3(s_reg_data[2]),
        .O(\psw[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \psw[2]_i_2 
       (.I0(s_ovb),
        .I1(s_regs_wr_en[0]),
        .O(\psw[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \psw[2]_i_3 
       (.I0(s_regs_wr_en[1]),
        .I1(\state_reg[2]_1 ),
        .I2(s_regs_wr_en[2]),
        .O(\psw[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \psw[2]_i_4 
       (.I0(s_ovb),
        .I1(s_regs_wr_en[2]),
        .O(\psw[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \psw[2]_i_5 
       (.I0(\psw[7]_i_7_n_0 ),
        .I1(\psw[2]_i_7_n_0 ),
        .I2(\psw[5]_i_2_n_0 ),
        .I3(\p0[7]_i_2_n_0 ),
        .I4(\p0[2]_i_3_n_0 ),
        .O(\psw[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0F0F0CCF0AAF0)) 
    \psw[2]_i_6 
       (.I0(\psw[2]_i_8_n_0 ),
        .I1(\psw[2]_i_9_n_0 ),
        .I2(s_ov),
        .I3(s_alu_cmd[5]),
        .I4(\psw[2]_i_10_n_0 ),
        .I5(\psw[2]_i_11_n_0 ),
        .O(s_ovb));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \psw[2]_i_7 
       (.I0(outreg_reg_1),
        .I1(outreg_reg_4),
        .I2(s_command[2]),
        .I3(\psw[7]_i_11_n_0 ),
        .I4(outreg_reg_2[2]),
        .I5(\p0[7]_i_19_n_0 ),
        .O(\psw[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h033FAF0AFCC050F5)) 
    \psw[2]_i_8 
       (.I0(s_helpb_i_16_n_0),
        .I1(s_helpb_i_17_n_0),
        .I2(\i_mc8051_alu/p_3_in ),
        .I3(\i_mc8051_alu/L0 ),
        .I4(\i_mc8051_alu/i_alumux/__3 ),
        .I5(\dpl[7]_i_30_n_0 ),
        .O(\psw[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \psw[2]_i_9 
       (.I0(\psw[2]_i_12_n_0 ),
        .I1(\psw[2]_i_13_n_0 ),
        .I2(\psw[2]_i_11_n_0 ),
        .I3(\psw[2]_i_6_0 ),
        .O(\psw[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \psw[3]_i_1 
       (.I0(\psw[5]_i_2_n_0 ),
        .I1(\p0[7]_i_2_n_0 ),
        .I2(\gprbit[0]_16 [3]),
        .I3(\p0[3]_i_3_n_0 ),
        .I4(\psw[5]_i_3_n_0 ),
        .I5(\psw_reg_n_0_[3] ),
        .O(\psw[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \psw[4]_i_1 
       (.I0(\psw[5]_i_2_n_0 ),
        .I1(\p0[7]_i_2_n_0 ),
        .I2(\gprbit[0]_16 [4]),
        .I3(\p0[4]_i_3_n_0 ),
        .I4(\psw[5]_i_3_n_0 ),
        .I5(\psw_reg_n_0_[4] ),
        .O(\psw[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F7FFF0F08000)) 
    \psw[5]_i_1 
       (.I0(\psw[5]_i_2_n_0 ),
        .I1(\p0[7]_i_2_n_0 ),
        .I2(\gprbit[0]_16 [5]),
        .I3(\p0[5]_i_3_n_0 ),
        .I4(\psw[5]_i_3_n_0 ),
        .I5(\psw_reg_n_0_[5] ),
        .O(\psw[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \psw[5]_i_2 
       (.I0(\psw[5]_i_4_n_0 ),
        .I1(\p3[7]_i_4_n_0 ),
        .O(\psw[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \psw[5]_i_3 
       (.I0(reset_1),
        .I1(\psw[5]_i_4_n_0 ),
        .I2(\s_r1_b1[7]_i_2_n_0 ),
        .I3(\p3[7]_i_4_n_0 ),
        .I4(L),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\psw[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \psw[5]_i_4 
       (.I0(\sp_reg[6]_0 ),
        .I1(\sp_reg[5]_0 ),
        .O(\psw[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF2EFFFFFF2E0000)) 
    \psw[6]_i_1 
       (.I0(s_cyb),
        .I1(s_regs_wr_en[2]),
        .I2(\psw[6]_i_4_n_0 ),
        .I3(\psw[6]_i_5_n_0 ),
        .I4(\psw[6]_i_6_n_0 ),
        .I5(s_cy),
        .O(\psw[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEF2)) 
    \psw[6]_i_15 
       (.I0(s_bdata_mux[1]),
        .I1(s_bit_data),
        .I2(\psw_reg[7]_0 ),
        .I3(s_bdata_mux[0]),
        .O(\psw[6]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h8874BB74)) 
    \psw[6]_i_16 
       (.I0(s_bit_data),
        .I1(s_bdata_mux[1]),
        .I2(s_helpb),
        .I3(s_bdata_mux[0]),
        .I4(\psw_reg[7]_0 ),
        .O(\psw[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF2800280)) 
    \psw[6]_i_17 
       (.I0(\psw_reg[7]_0 ),
        .I1(s_bit_data),
        .I2(s_bdata_mux[0]),
        .I3(s_bdata_mux[1]),
        .I4(\psw_reg[7]_1 ),
        .O(\psw[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \psw[6]_i_18 
       (.I0(s_regs_wr_en[1]),
        .I1(s_regs_wr_en[2]),
        .O(\psw[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h1F000000E8000000)) 
    \psw[6]_i_19 
       (.I0(g0_b0_n_0),
        .I1(g0_b1_n_0),
        .I2(g0_b2_n_0),
        .I3(s_alu_cmd[5]),
        .I4(s_cy),
        .I5(g0_b3_n_0),
        .O(\i_mc8051_alu/s_alu_new_cy [0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \psw[6]_i_2 
       (.I0(\psw[6]_i_7_n_0 ),
        .I1(\i_mc8051_alu/R0 ),
        .I2(\psw[6]_i_9_n_0 ),
        .O(s_cyb));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \psw[6]_i_20 
       (.I0(\dpl[1]_i_11_n_0 ),
        .I1(\i_mc8051_alu/p_1_in [2]),
        .I2(\dpl[1]_i_27_n_0 ),
        .I3(\i_mc8051_alu/p_1_in [3]),
        .I4(\dpl[2]_i_30_n_0 ),
        .O(\psw[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h55555555A655A6A6)) 
    \psw[6]_i_21 
       (.I0(\i_mc8051_alu/i_alumux/__3 ),
        .I1(\psw[6]_i_35_n_0 ),
        .I2(s_reg_data[3]),
        .I3(s_rom_data[3]),
        .I4(\psw[6]_i_36_n_0 ),
        .I5(\psw[6]_i_37_n_0 ),
        .O(\i_mc8051_alu/p_1_in [4]));
  LUT6 #(
    .INIT(64'hA0000000010E0000)) 
    \psw[6]_i_22 
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[3]),
        .I3(s_alu_cmd[2]),
        .I4(s_alu_cmd[5]),
        .I5(s_alu_cmd[4]),
        .O(\i_mc8051_alu/i_alumux/__3 ));
  LUT4 #(
    .INIT(16'h01AB)) 
    \psw[6]_i_35 
       (.I0(s_alu_cmd[0]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[3]),
        .O(\psw[6]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFFE2)) 
    \psw[6]_i_36 
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[3]),
        .I3(s_alu_cmd[2]),
        .O(\psw[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFA1FFFF)) 
    \psw[6]_i_37 
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[3]),
        .I3(s_alu_cmd[4]),
        .I4(s_alu_cmd[5]),
        .I5(s_alu_cmd[2]),
        .O(\psw[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8CAE9DBFFFFFFFFF)) 
    \psw[6]_i_4 
       (.I0(s_bdata_mux[2]),
        .I1(s_bdata_mux[3]),
        .I2(\psw[6]_i_15_n_0 ),
        .I3(\psw[6]_i_16_n_0 ),
        .I4(\psw[6]_i_17_n_0 ),
        .I5(s_regs_wr_en[1]),
        .O(\psw[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \psw[6]_i_43 
       (.I0(\psw[6]_i_43_0 ),
        .I1(ip[2]),
        .I2(\i_/psw[6]_i_26 ),
        .I3(ie[2]),
        .I4(s_ie1),
        .I5(\psw[6]_i_58_n_0 ),
        .O(\ip_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \psw[6]_i_5 
       (.I0(\s_help_reg[6]_0 ),
        .I1(\s_r0_b0[7]_i_2_n_0 ),
        .O(\psw[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \psw[6]_i_58 
       (.I0(\psw[6]_i_43_0 ),
        .I1(ip[1]),
        .I2(\psw[6]_i_43_1 ),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\psw[6]_i_43_2 ),
        .O(\psw[6]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \psw[6]_i_6 
       (.I0(\psw[5]_i_3_n_0 ),
        .I1(\psw[6]_i_18_n_0 ),
        .I2(s_regs_wr_en[0]),
        .I3(\psw[5]_i_2_n_0 ),
        .I4(\p0[7]_i_2_n_0 ),
        .I5(\p0[6]_i_3_n_0 ),
        .O(\psw[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC0AACCCC)) 
    \psw[6]_i_7 
       (.I0(s_cy),
        .I1(\i_mc8051_alu/s_alu_new_cy [0]),
        .I2(s_helpb_i_4_n_0),
        .I3(s_helpb_i_9_n_0),
        .I4(s_alu_cmd[5]),
        .O(\psw[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE187)) 
    \psw[6]_i_8 
       (.I0(\psw[6]_i_20_n_0 ),
        .I1(\i_mc8051_alu/p_1_in [4]),
        .I2(\i_mc8051_alu/i_alumux/__3 ),
        .I3(\dpl[3]_i_13_n_0 ),
        .O(\i_mc8051_alu/R0 ));
  LUT6 #(
    .INIT(64'h00000010003000E0)) 
    \psw[6]_i_9 
       (.I0(s_alu_cmd[0]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[5]),
        .I3(s_alu_cmd[4]),
        .I4(s_alu_cmd[3]),
        .I5(s_alu_cmd[2]),
        .O(\psw[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0FFFFFFE00000)) 
    \psw[7]_i_1 
       (.I0(\psw[7]_i_2_n_0 ),
        .I1(\psw[7]_i_3_n_0 ),
        .I2(\psw[7]_i_4_n_0 ),
        .I3(\psw[7]_i_5_n_0 ),
        .I4(\psw[7]_i_6_n_0 ),
        .I5(\psw_reg[7]_0 ),
        .O(\psw[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEFEE)) 
    \psw[7]_i_10 
       (.I0(\p0[7]_i_9_n_0 ),
        .I1(s_intpre2),
        .I2(\sp[7]_i_14_n_0 ),
        .I3(\state_reg[2]_10 ),
        .I4(\ie_reg[3]_0 ),
        .I5(s_intblock),
        .O(psw1));
  LUT2 #(
    .INIT(4'h8)) 
    \psw[7]_i_11 
       (.I0(s_regs_wr_en[0]),
        .I1(s_regs_wr_en[1]),
        .O(\psw[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h24)) 
    \psw[7]_i_12 
       (.I0(outreg_reg_4),
        .I1(s_command[2]),
        .I2(outreg_reg_1),
        .O(\psw[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h08440022)) 
    \psw[7]_i_13 
       (.I0(outreg_reg_5),
        .I1(s_command[7]),
        .I2(outreg_reg_6),
        .I3(s_command[6]),
        .I4(s_command[2]),
        .O(\psw[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \psw[7]_i_2 
       (.I0(s_regs_wr_en[0]),
        .I1(\psw_reg[7]_1 ),
        .I2(outreg_reg_5),
        .O(\psw[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5554FFFF)) 
    \psw[7]_i_3 
       (.I0(s_regs_wr_en[0]),
        .I1(\p0[7]_i_10_n_0 ),
        .I2(\p0[7]_i_11_n_0 ),
        .I3(\p0[7]_i_12_n_0 ),
        .I4(s_regs_wr_en[1]),
        .O(\psw[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \psw[7]_i_4 
       (.I0(s_regs_wr_en[1]),
        .I1(\s_help_reg[7]_0 ),
        .I2(s_regs_wr_en[2]),
        .O(\psw[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \psw[7]_i_5 
       (.I0(\psw_reg[7]_1 ),
        .I1(s_regs_wr_en[2]),
        .O(\psw[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEEEEEEEEE)) 
    \psw[7]_i_6 
       (.I0(\psw[7]_i_7_n_0 ),
        .I1(\psw[7]_i_8_n_0 ),
        .I2(\psw[7]_i_9_n_0 ),
        .I3(psw1),
        .I4(s_regs_wr_en[2]),
        .I5(\p0[7]_i_7_n_0 ),
        .O(\psw[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \psw[7]_i_7 
       (.I0(s_regs_wr_en[2]),
        .I1(\psw[7]_i_11_n_0 ),
        .I2(\psw[5]_i_3_n_0 ),
        .O(\psw[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \psw[7]_i_8 
       (.I0(\psw[7]_i_12_n_0 ),
        .I1(s_regs_wr_en[0]),
        .I2(s_regs_wr_en[1]),
        .I3(outreg_reg_2[2]),
        .I4(\psw[7]_i_13_n_0 ),
        .O(\psw[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \psw[7]_i_9 
       (.I0(L),
        .I1(\p0[7]_i_13_n_0 ),
        .I2(s_regs_wr_en[2]),
        .I3(\psw[5]_i_2_n_0 ),
        .I4(\s_help_reg[2]_0 ),
        .O(\psw[7]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \psw_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_p),
        .Q(\psw_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \psw_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\psw[1]_i_1_n_0 ),
        .Q(\psw_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \psw_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\psw[2]_i_1_n_0 ),
        .Q(s_ov));
  FDCE #(
    .INIT(1'b0)) 
    \psw_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\psw[3]_i_1_n_0 ),
        .Q(\psw_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \psw_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\psw[4]_i_1_n_0 ),
        .Q(\psw_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \psw_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\psw[5]_i_1_n_0 ),
        .Q(\psw_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \psw_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\psw[6]_i_1_n_0 ),
        .Q(s_cy));
  FDCE #(
    .INIT(1'b0)) 
    \psw_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\psw[7]_i_1_n_0 ),
        .Q(\psw_reg[7]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    rxdwr_o_i_3
       (.I0(\scon_reg[0][6]_0 ),
        .I1(\scon_reg[0][7]_0 ),
        .O(\scon_reg[0][6]_2 ));
  LUT6 #(
    .INIT(64'h8C888888DCDDDDDD)) 
    \s_counth0[0]_i_1 
       (.I0(\tmod_reg[0][1]_0 ),
        .I1(s_all_reload),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\all_wt_en_o_reg[0]_0 ),
        .I5(\s_help[7]_i_35_0 [0]),
        .O(\s_reload_reg[0][6]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \s_counth0[0]_i_2 
       (.I0(\tmod_reg[0][6]_0 [1]),
        .I1(\tmod_reg[0][6]_0 [0]),
        .O(\tmod_reg[0][1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF4FF400000BB0)) 
    \s_counth0[1]_i_1 
       (.I0(\tmod_reg[0][6]_0 [0]),
        .I1(\tmod_reg[0][6]_0 [1]),
        .I2(\s_help[7]_i_35_0 [0]),
        .I3(\s_help[7]_i_35_0 [1]),
        .I4(\s_wt_reg[0][0]_1 ),
        .I5(all_reload_o[0]),
        .O(\s_reload_reg[0][6]_0 [1]));
  LUT4 #(
    .INIT(16'h20EF)) 
    \s_counth0[5]_i_1 
       (.I0(all_reload_o[4]),
        .I1(\tmod_reg[0][6]_0 [0]),
        .I2(\tmod_reg[0][6]_0 [1]),
        .I3(\s_counth0_reg[5] ),
        .O(\s_reload_reg[0][6]_0 [2]));
  LUT5 #(
    .INIT(32'h4FF44444)) 
    \s_counth0[6]_i_1 
       (.I0(\tmod_reg[0][0]_0 ),
        .I1(all_reload_o[5]),
        .I2(\s_help[7]_i_35_0 [6]),
        .I3(\s_counth0_reg[6] ),
        .I4(\s_wt_reg[0][0]_4 ),
        .O(\s_reload_reg[0][6]_0 [3]));
  LUT6 #(
    .INIT(64'hBFBFBFBF00BF0000)) 
    \s_counth0[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\all_wt_en_o_reg[0]_0 ),
        .I3(\tmod_reg[0][6]_0 [1]),
        .I4(s_tf0_reg),
        .I5(\tmod_reg[0][6]_0 [0]),
        .O(\s_wt_reg[0][0]_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s_counth0[7]_i_14 
       (.I0(\tmod_reg[0][6]_0 [1]),
        .I1(\tmod_reg[0][6]_0 [0]),
        .O(\tmod_reg[0][1]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_counth0[7]_i_5 
       (.I0(\tmod_reg[0][6]_0 [0]),
        .I1(\tmod_reg[0][6]_0 [1]),
        .O(\tmod_reg[0][0]_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \s_counth0[7]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\all_wt_en_o_reg[0]_0 ),
        .O(\s_wt_reg[0][0]_1 ));
  LUT5 #(
    .INIT(32'hBBBB0BBB)) 
    \s_counth0[7]_i_9 
       (.I0(\tmod_reg[0][6]_0 [0]),
        .I1(\tmod_reg[0][6]_0 [1]),
        .I2(\all_wt_en_o_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\tmod_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hFB01)) 
    \s_counth1[0]_i_1 
       (.I0(\tmod_reg[0][6]_0 [5]),
        .I1(\s_help_reg[7]_2 [0]),
        .I2(\s_wt_reg[0][0]_3 ),
        .I3(s_all_reload),
        .O(\tmod_reg[0][5]_2 [0]));
  LUT5 #(
    .INIT(32'hFFBE0014)) 
    \s_counth1[1]_i_1 
       (.I0(\tmod_reg[0][6]_0 [5]),
        .I1(\s_help_reg[7]_2 [1]),
        .I2(\s_help_reg[7]_2 [0]),
        .I3(\s_wt_reg[0][0]_3 ),
        .I4(all_reload_o[0]),
        .O(\tmod_reg[0][5]_2 [1]));
  LUT6 #(
    .INIT(64'hCCCC8FFFCCCC8888)) 
    \s_counth1[2]_i_1 
       (.I0(\s_wt_reg[0][0]_3 ),
        .I1(all_reload_o[1]),
        .I2(\s_counth1_reg[2]_0 ),
        .I3(\tmod_reg[0][6]_0 [4]),
        .I4(\tmod_reg[0][6]_0 [5]),
        .I5(\s_counth1_reg[2]_1 ),
        .O(\tmod_reg[0][5]_2 [2]));
  LUT3 #(
    .INIT(8'h8B)) 
    \s_counth1[3]_i_1 
       (.I0(all_reload_o[2]),
        .I1(\tmod_reg[0][6]_0 [5]),
        .I2(\s_counth1_reg[3]_0 ),
        .O(\tmod_reg[0][5]_2 [3]));
  LUT6 #(
    .INIT(64'hAAAAB8B8AAAA88B8)) 
    \s_counth1[4]_i_1 
       (.I0(all_reload_o[3]),
        .I1(\s_wt_reg[0][0]_3 ),
        .I2(\s_counth1_reg[4] ),
        .I3(\s_counth1_reg[4]_0 ),
        .I4(\tmod_reg[0][6]_0 [5]),
        .I5(\tmod_reg[0][6]_0 [4]),
        .O(\tmod_reg[0][5]_2 [4]));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \s_counth1[5]_i_1 
       (.I0(\tmod_reg[0][6]_0 [5]),
        .I1(\s_counth1_reg[5] ),
        .I2(\s_help_reg[7]_2 [5]),
        .I3(\s_wt_reg[0][0]_3 ),
        .I4(all_reload_o[4]),
        .O(\tmod_reg[0][5]_2 [5]));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \s_counth1[6]_i_1 
       (.I0(\tmod_reg[0][6]_0 [5]),
        .I1(\s_counth1_reg[6] ),
        .I2(\s_help_reg[7]_2 [6]),
        .I3(\s_wt_reg[0][0]_3 ),
        .I4(all_reload_o[5]),
        .O(\tmod_reg[0][5]_2 [6]));
  LUT6 #(
    .INIT(64'hBABABABABBBABABA)) 
    \s_counth1[7]_i_1 
       (.I0(\s_wt_reg[0][0]_3 ),
        .I1(\s_counth1_reg[7] ),
        .I2(\s_counth1_reg[7]_0 ),
        .I3(\s_counth1_reg[7]_1 ),
        .I4(\tmod_reg[0][6]_0 [4]),
        .I5(\tmod_reg[0][6]_0 [5]),
        .O(\tmod_reg[0][4]_0 ));
  LUT5 #(
    .INIT(32'h44444FFF)) 
    \s_counth1[7]_i_10 
       (.I0(\s_counth1[7]_i_4 ),
        .I1(s_all_tmod),
        .I2(\tmod_reg[0][6]_0 [1]),
        .I3(\tmod_reg[0][6]_0 [0]),
        .I4(\tcon_reg[0][6]_0 ),
        .O(\s_int1_sync_reg[1] ));
  LUT6 #(
    .INIT(64'hC8CFC8CFC8CFC8C8)) 
    \s_counth1[7]_i_2 
       (.I0(\tmod_reg[0][6]_0 [5]),
        .I1(all_reload_o[6]),
        .I2(\s_wt_reg[0][0]_3 ),
        .I3(\s_counth1_reg[7]_2 ),
        .I4(\s_counth1[7]_i_8_n_0 ),
        .I5(\s_counth1[7]_i_9_n_0 ),
        .O(\tmod_reg[0][5]_2 [7]));
  LUT3 #(
    .INIT(8'h80)) 
    \s_counth1[7]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\all_wt_en_o_reg[0]_0 ),
        .O(\s_wt_reg[0][0]_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \s_counth1[7]_i_8 
       (.I0(\tmod_reg[0][6]_0 [4]),
        .I1(\tmod_reg[0][6]_0 [5]),
        .I2(\s_counth1_reg[4]_0 ),
        .O(\s_counth1[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \s_counth1[7]_i_9 
       (.I0(\tmod_reg[0][6]_0 [5]),
        .I1(\tmod_reg[0][6]_0 [4]),
        .I2(\s_counth1_reg[2]_0 ),
        .O(\s_counth1[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8BBB8B888B888B88)) 
    \s_countl0[0]_i_1 
       (.I0(s_all_reload),
        .I1(\s_wt_reg[0][0]_0 ),
        .I2(\s_help[7]_i_35_1 [0]),
        .I3(\s_countl0_reg[0] ),
        .I4(\tmod_reg[0][1]_0 ),
        .I5(\s_help[7]_i_35_0 [0]),
        .O(\s_reload_reg[0][5]_0 [0]));
  LUT4 #(
    .INIT(16'h10DF)) 
    \s_countl0[1]_i_1 
       (.I0(\s_countl0_reg[1] ),
        .I1(\tmod_reg[0][6]_0 [0]),
        .I2(\tmod_reg[0][6]_0 [1]),
        .I3(\s_countl0[1]_i_3_n_0 ),
        .O(\s_reload_reg[0][5]_0 [1]));
  LUT6 #(
    .INIT(64'hFFDF00100010FFDF)) 
    \s_countl0[1]_i_3 
       (.I0(all_reload_o[0]),
        .I1(Q[0]),
        .I2(\all_wt_en_o_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\s_help[7]_i_35_1 [1]),
        .I5(\s_help[7]_i_35_1 [0]),
        .O(\s_countl0[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00D10000FFD1FFFF)) 
    \s_countl0[2]_i_1 
       (.I0(\s_countl0_reg[2] ),
        .I1(\s_wt_reg[0][0]_0 ),
        .I2(all_reload_o[1]),
        .I3(\tmod_reg[0][6]_0 [0]),
        .I4(\tmod_reg[0][6]_0 [1]),
        .I5(\s_countl0_reg[2]_0 ),
        .O(\s_reload_reg[0][5]_0 [2]));
  LUT6 #(
    .INIT(64'h00D10000FFD1FFFF)) 
    \s_countl0[3]_i_1 
       (.I0(\s_countl0_reg[3] ),
        .I1(\s_wt_reg[0][0]_0 ),
        .I2(all_reload_o[2]),
        .I3(\tmod_reg[0][6]_0 [0]),
        .I4(\tmod_reg[0][6]_0 [1]),
        .I5(\s_countl0_reg[3]_0 ),
        .O(\s_reload_reg[0][5]_0 [3]));
  LUT6 #(
    .INIT(64'hBBBB8B888B88BBBB)) 
    \s_countl0[4]_i_1 
       (.I0(all_reload_o[3]),
        .I1(\s_wt_reg[0][0]_0 ),
        .I2(\s_countl0[4]_i_2_n_0 ),
        .I3(\s_help[7]_i_35_0 [4]),
        .I4(\s_help[7]_i_35_1 [4]),
        .I5(\s_countl0_reg[4] ),
        .O(\s_reload_reg[0][5]_0 [4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \s_countl0[4]_i_2 
       (.I0(\s_countl0_reg[0] ),
        .I1(\tmod_reg[0][6]_0 [0]),
        .I2(\tmod_reg[0][6]_0 [1]),
        .O(\s_countl0[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFEF00200020)) 
    \s_countl0[5]_i_1 
       (.I0(all_reload_o[4]),
        .I1(Q[1]),
        .I2(\all_wt_en_o_reg[0]_0 ),
        .I3(Q[0]),
        .I4(\s_countl0_reg[5] ),
        .I5(\s_countl0_reg[5]_0 ),
        .O(\s_reload_reg[0][5]_0 [5]));
  LUT3 #(
    .INIT(8'hFB)) 
    \s_countl0[6]_i_3 
       (.I0(\tmod_reg[0][6]_0 [0]),
        .I1(\tmod_reg[0][6]_0 [1]),
        .I2(\s_countl0_reg[0] ),
        .O(\tmod_reg[0][0]_3 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \s_countl0[7]_i_1 
       (.I0(\s_countl0_reg[7] ),
        .I1(Q[1]),
        .I2(\all_wt_en_o_reg[0]_0 ),
        .I3(Q[0]),
        .O(\s_wt_reg[0][1]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \s_countl0[7]_i_4 
       (.I0(Q[0]),
        .I1(\all_wt_en_o_reg[0]_0 ),
        .I2(Q[1]),
        .O(\s_wt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hC505FF00F535FF00)) 
    \s_countl1[0]_i_1 
       (.I0(\s_help[7]_i_8_0 [0]),
        .I1(\tmod_reg[0][6]_0 [4]),
        .I2(\tmod_reg[0][6]_0 [5]),
        .I3(s_all_reload),
        .I4(\all_wt_en_o_reg[0]_1 ),
        .I5(\s_countl1_reg[0] ),
        .O(\tmod_reg[0][5]_1 [0]));
  LUT5 #(
    .INIT(32'hC500C5FF)) 
    \s_countl1[1]_i_1 
       (.I0(\s_countl1_reg[1] ),
        .I1(all_reload_o[0]),
        .I2(\tmod_reg[0][6]_0 [4]),
        .I3(\tmod_reg[0][6]_0 [5]),
        .I4(\s_countl1[1]_i_3_n_0 ),
        .O(\tmod_reg[0][5]_1 [1]));
  LUT6 #(
    .INIT(64'h9909999999F99999)) 
    \s_countl1[1]_i_3 
       (.I0(\s_help[7]_i_8_0 [0]),
        .I1(\s_help[7]_i_8_0 [1]),
        .I2(\all_wt_en_o_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(all_reload_o[0]),
        .O(\s_countl1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD010FF00DF1FFF00)) 
    \s_countl1[2]_i_1 
       (.I0(\s_countl1_reg[2] ),
        .I1(\tmod_reg[0][6]_0 [4]),
        .I2(\tmod_reg[0][6]_0 [5]),
        .I3(all_reload_o[1]),
        .I4(\all_wt_en_o_reg[0]_1 ),
        .I5(\s_countl1_reg[2]_0 ),
        .O(\tmod_reg[0][5]_1 [2]));
  LUT6 #(
    .INIT(64'hD010FF00DF1FFF00)) 
    \s_countl1[3]_i_1 
       (.I0(\s_countl1_reg[3] ),
        .I1(\tmod_reg[0][6]_0 [4]),
        .I2(\tmod_reg[0][6]_0 [5]),
        .I3(all_reload_o[2]),
        .I4(\all_wt_en_o_reg[0]_1 ),
        .I5(\s_countl1_reg[3]_0 ),
        .O(\tmod_reg[0][5]_1 [3]));
  LUT5 #(
    .INIT(32'h00DFDFDF)) 
    \s_countl1[4]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\all_wt_en_o_reg[0]_0 ),
        .I3(\tmod_reg[0][6]_0 [4]),
        .I4(\tmod_reg[0][6]_0 [5]),
        .O(\s_wt_reg[0][0]_2 ));
  LUT6 #(
    .INIT(64'hA333AAAAA000AAAA)) 
    \s_countl1[5]_i_1 
       (.I0(all_reload_o[4]),
        .I1(\s_counth1_reg[7]_0 ),
        .I2(\tmod_reg[0][6]_0 [5]),
        .I3(\tmod_reg[0][6]_0 [4]),
        .I4(\all_wt_en_o_reg[0]_1 ),
        .I5(\s_countl1_reg[5] ),
        .O(\tmod_reg[0][5]_1 [4]));
  LUT6 #(
    .INIT(64'hE020FF00FF3FFF00)) 
    \s_countl1[6]_i_1 
       (.I0(\s_countl1_reg[6] ),
        .I1(\tmod_reg[0][6]_0 [4]),
        .I2(\tmod_reg[0][6]_0 [5]),
        .I3(all_reload_o[5]),
        .I4(\all_wt_en_o_reg[0]_1 ),
        .I5(\s_countl1_reg[6]_0 ),
        .O(\tmod_reg[0][5]_1 [5]));
  LUT6 #(
    .INIT(64'h1515FF1515151515)) 
    \s_countl1[7]_i_1 
       (.I0(\s_counth1_reg[7] ),
        .I1(\tmod_reg[0][6]_0 [5]),
        .I2(\tmod_reg[0][6]_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\all_wt_en_o_reg[0]_0 ),
        .O(\tmod_reg[0][5]_0 ));
  LUT6 #(
    .INIT(64'hB3F0F7F080F080F0)) 
    \s_countl1[7]_i_2 
       (.I0(\tmod_reg[0][6]_0 [5]),
        .I1(\tmod_reg[0][6]_0 [4]),
        .I2(all_reload_o[6]),
        .I3(\all_wt_en_o_reg[0]_1 ),
        .I4(\s_counth1_reg[2]_0 ),
        .I5(\s_countl1_reg[7] ),
        .O(\tmod_reg[0][5]_1 [6]));
  LUT3 #(
    .INIT(8'hDF)) 
    \s_countl1[7]_i_3 
       (.I0(\all_wt_en_o_reg[0]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\all_wt_en_o_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_countl1[7]_i_5 
       (.I0(\tmod_reg[0][6]_0 [5]),
        .I1(\tmod_reg[0][6]_0 [4]),
        .O(\tmod_reg[0][5]_3 ));
  LUT6 #(
    .INIT(64'hEEEEFEFEFEEEEEEE)) 
    s_det_ff0_i_1
       (.I0(s_det_ff0_reg),
        .I1(s_det_ff0_i_4_n_0),
        .I2(s_det_ff0_reg_0[0]),
        .I3(\scon_reg[0][7]_0 ),
        .I4(\s_smodreg_reg[0]_0 ),
        .I5(\scon_reg[0][6]_0 ),
        .O(s_det_ff1));
  LUT6 #(
    .INIT(64'h00F0000000008888)) 
    s_det_ff0_i_4
       (.I0(\scon_reg[0][7]_0 ),
        .I1(s_det_ff0_reg_0[1]),
        .I2(s_tf1_h1),
        .I3(s_tf1_h2),
        .I4(\s_smodreg_reg[0]_0 ),
        .I5(\scon_reg[0][6]_0 ),
        .O(s_det_ff0_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_ext0isr_d_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_ext0isr_d_reg_0),
        .Q(s_ext0isr_d));
  FDCE #(
    .INIT(1'b0)) 
    s_ext0isrh_d_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_ext0isrh_d_reg_0),
        .Q(s_ext0isrh_d));
  FDCE #(
    .INIT(1'b0)) 
    s_ext1isr_d_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_ext1isr_d_reg_0),
        .Q(s_ext1isr_d));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    s_ext1isrh_d_i_5
       (.I0(DOUTADOUT[5]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[5]),
        .O(outreg_reg_7));
  FDCE #(
    .INIT(1'b0)) 
    s_ext1isrh_d_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_ext1isrh_d_reg_0),
        .Q(s_ext1isrh_d));
  LUT3 #(
    .INIT(8'h2D)) 
    \s_help16[0]_i_1 
       (.I0(s_help16_en[1]),
        .I1(s_help16_en[0]),
        .I2(\pc_reg_n_0_[0] ),
        .O(\s_help16[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC5C5CACA00FFFF00)) 
    \s_help16[10]_i_1 
       (.I0(\s_help16[10]_i_2_n_0 ),
        .I1(data0[10]),
        .I2(s_help16_en[0]),
        .I3(\s_help16[10]_i_4_n_0 ),
        .I4(data1[2]),
        .I5(s_help16_en[1]),
        .O(\s_help16[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \s_help16[10]_i_2 
       (.I0(data1[1]),
        .I1(\pc_reg_n_0_[7] ),
        .I2(\s_help16[7]_i_2_n_0 ),
        .I3(data1[0]),
        .O(\s_help16[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_help16[10]_i_3 
       (.I0(data1[0]),
        .I1(\pc_reg_n_0_[6] ),
        .I2(\s_help16[6]_i_3_n_0 ),
        .I3(\pc_reg_n_0_[7] ),
        .I4(data1[1]),
        .I5(data1[2]),
        .O(data0[10]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_help16[10]_i_4 
       (.I0(data1[1]),
        .I1(\pc_reg_n_0_[7] ),
        .I2(\s_help16[6]_i_4_n_0 ),
        .I3(\pc_reg_n_0_[6] ),
        .I4(data1[0]),
        .O(\s_help16[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3535CACA00FFFF00)) 
    \s_help16[11]_i_1 
       (.I0(\s_help16[11]_i_2_n_0 ),
        .I1(\s_help16[11]_i_3_n_0 ),
        .I2(s_help16_en[0]),
        .I3(\s_help16[11]_i_4_n_0 ),
        .I4(data1[3]),
        .I5(s_help16_en[1]),
        .O(\s_help16[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_help16[11]_i_2 
       (.I0(data1[2]),
        .I1(data1[0]),
        .I2(\s_help16[7]_i_2_n_0 ),
        .I3(\pc_reg_n_0_[7] ),
        .I4(data1[1]),
        .O(\s_help16[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_help16[11]_i_3 
       (.I0(data1[2]),
        .I1(data1[0]),
        .I2(\pc_reg_n_0_[6] ),
        .I3(\s_help16[6]_i_3_n_0 ),
        .I4(\pc_reg_n_0_[7] ),
        .I5(data1[1]),
        .O(\s_help16[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_help16[11]_i_4 
       (.I0(data1[2]),
        .I1(data1[0]),
        .I2(\pc_reg_n_0_[6] ),
        .I3(\s_help16[6]_i_4_n_0 ),
        .I4(\pc_reg_n_0_[7] ),
        .I5(data1[1]),
        .O(\s_help16[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC5C5CACA00FFFF00)) 
    \s_help16[12]_i_1 
       (.I0(\s_help16[12]_i_2_n_0 ),
        .I1(data0[12]),
        .I2(s_help16_en[0]),
        .I3(\s_help16[12]_i_4_n_0 ),
        .I4(data1[4]),
        .I5(s_help16_en[1]),
        .O(\s_help16[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_help16[12]_i_2 
       (.I0(data1[3]),
        .I1(data1[1]),
        .I2(\pc_reg_n_0_[7] ),
        .I3(\s_help16[7]_i_2_n_0 ),
        .I4(data1[0]),
        .I5(data1[2]),
        .O(\s_help16[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \s_help16[12]_i_3 
       (.I0(\s_help16[11]_i_3_n_0 ),
        .I1(data1[3]),
        .I2(data1[4]),
        .O(data0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_help16[12]_i_4 
       (.I0(data1[3]),
        .I1(\s_help16[11]_i_4_n_0 ),
        .O(\s_help16[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC5C5CACA00FFFF00)) 
    \s_help16[13]_i_1 
       (.I0(\s_help16[13]_i_2_n_0 ),
        .I1(data0[13]),
        .I2(s_help16_en[0]),
        .I3(\s_help16[13]_i_4_n_0 ),
        .I4(data1[5]),
        .I5(s_help16_en[1]),
        .O(\s_help16[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_help16[13]_i_2 
       (.I0(data1[4]),
        .I1(\s_help16[12]_i_2_n_0 ),
        .O(\s_help16[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \s_help16[13]_i_3 
       (.I0(data1[3]),
        .I1(\s_help16[11]_i_3_n_0 ),
        .I2(data1[4]),
        .I3(data1[5]),
        .O(data0[13]));
  LUT3 #(
    .INIT(8'h80)) 
    \s_help16[13]_i_4 
       (.I0(data1[4]),
        .I1(\s_help16[11]_i_4_n_0 ),
        .I2(data1[3]),
        .O(\s_help16[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC5C5CACA00FFFF00)) 
    \s_help16[14]_i_1 
       (.I0(\s_help16[14]_i_2_n_0 ),
        .I1(data0[14]),
        .I2(s_help16_en[0]),
        .I3(\s_help16[14]_i_4_n_0 ),
        .I4(data1[6]),
        .I5(s_help16_en[1]),
        .O(\s_help16[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s_help16[14]_i_2 
       (.I0(data1[5]),
        .I1(\s_help16[12]_i_2_n_0 ),
        .I2(data1[4]),
        .O(\s_help16[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_help16[14]_i_3 
       (.I0(data1[4]),
        .I1(\s_help16[11]_i_3_n_0 ),
        .I2(data1[3]),
        .I3(data1[5]),
        .I4(data1[6]),
        .O(data0[14]));
  LUT4 #(
    .INIT(16'h8000)) 
    \s_help16[14]_i_4 
       (.I0(data1[5]),
        .I1(data1[3]),
        .I2(\s_help16[11]_i_4_n_0 ),
        .I3(data1[4]),
        .O(\s_help16[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_help16[15]_i_1 
       (.I0(s_help16_en[0]),
        .I1(s_help16_en[1]),
        .O(\s_help16[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC5C5CACA00FFFF00)) 
    \s_help16[15]_i_2 
       (.I0(\s_help16[15]_i_5_n_0 ),
        .I1(data0[15]),
        .I2(s_help16_en[0]),
        .I3(\s_help16[15]_i_7_n_0 ),
        .I4(data1[7]),
        .I5(s_help16_en[1]),
        .O(\s_help16[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \s_help16[15]_i_5 
       (.I0(data1[6]),
        .I1(data1[4]),
        .I2(\s_help16[12]_i_2_n_0 ),
        .I3(data1[5]),
        .O(\s_help16[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_help16[15]_i_6 
       (.I0(data1[5]),
        .I1(data1[3]),
        .I2(\s_help16[11]_i_3_n_0 ),
        .I3(data1[4]),
        .I4(data1[6]),
        .I5(data1[7]),
        .O(data0[15]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_help16[15]_i_7 
       (.I0(data1[6]),
        .I1(data1[4]),
        .I2(\s_help16[11]_i_4_n_0 ),
        .I3(data1[3]),
        .I4(data1[5]),
        .O(\s_help16[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h6399)) 
    \s_help16[1]_i_1 
       (.I0(\pc_reg_n_0_[0] ),
        .I1(\pc_reg_n_0_[1] ),
        .I2(s_help16_en[0]),
        .I3(s_help16_en[1]),
        .O(\s_help16[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h0FC387F0)) 
    \s_help16[2]_i_1 
       (.I0(s_help16_en[0]),
        .I1(s_help16_en[1]),
        .I2(\pc_reg_n_0_[2] ),
        .I3(\pc_reg_n_0_[1] ),
        .I4(\pc_reg_n_0_[0] ),
        .O(\s_help16[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F87C3F0F0F0F0F0)) 
    \s_help16[3]_i_1 
       (.I0(s_help16_en[0]),
        .I1(s_help16_en[1]),
        .I2(\pc_reg_n_0_[3] ),
        .I3(\pc_reg_n_0_[0] ),
        .I4(\pc_reg_n_0_[1] ),
        .I5(\pc_reg_n_0_[2] ),
        .O(\s_help16[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE200E2FFE2FFE200)) 
    \s_help16[4]_i_1 
       (.I0(\s_help16[4]_i_2_n_0 ),
        .I1(s_help16_en[0]),
        .I2(data0[4]),
        .I3(s_help16_en[1]),
        .I4(\pc_reg_n_0_[4] ),
        .I5(\s_help16[4]_i_4_n_0 ),
        .O(\s_help16[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \s_help16[4]_i_2 
       (.I0(\pc_reg_n_0_[2] ),
        .I1(\pc_reg_n_0_[1] ),
        .I2(\pc_reg_n_0_[3] ),
        .I3(\pc_reg_n_0_[4] ),
        .O(\s_help16[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_help16[4]_i_3 
       (.I0(\pc_reg_n_0_[2] ),
        .I1(\pc_reg_n_0_[0] ),
        .I2(\pc_reg_n_0_[1] ),
        .I3(\pc_reg_n_0_[3] ),
        .I4(\pc_reg_n_0_[4] ),
        .O(data0[4]));
  LUT4 #(
    .INIT(16'hA800)) 
    \s_help16[4]_i_4 
       (.I0(\pc_reg_n_0_[3] ),
        .I1(\pc_reg_n_0_[0] ),
        .I2(\pc_reg_n_0_[1] ),
        .I3(\pc_reg_n_0_[2] ),
        .O(\s_help16[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE200E2FFE2FFE200)) 
    \s_help16[5]_i_1 
       (.I0(\s_help16[5]_i_2_n_0 ),
        .I1(s_help16_en[0]),
        .I2(data0[5]),
        .I3(s_help16_en[1]),
        .I4(\pc_reg_n_0_[5] ),
        .I5(\s_help16[5]_i_4_n_0 ),
        .O(\s_help16[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_help16[5]_i_2 
       (.I0(\pc_reg_n_0_[3] ),
        .I1(\pc_reg_n_0_[1] ),
        .I2(\pc_reg_n_0_[2] ),
        .I3(\pc_reg_n_0_[4] ),
        .I4(\pc_reg_n_0_[5] ),
        .O(\s_help16[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_help16[5]_i_3 
       (.I0(\pc_reg_n_0_[3] ),
        .I1(\pc_reg_n_0_[1] ),
        .I2(\pc_reg_n_0_[0] ),
        .I3(\pc_reg_n_0_[2] ),
        .I4(\pc_reg_n_0_[4] ),
        .I5(\pc_reg_n_0_[5] ),
        .O(data0[5]));
  LUT5 #(
    .INIT(32'h88800000)) 
    \s_help16[5]_i_4 
       (.I0(\pc_reg_n_0_[4] ),
        .I1(\pc_reg_n_0_[2] ),
        .I2(\pc_reg_n_0_[1] ),
        .I3(\pc_reg_n_0_[0] ),
        .I4(\pc_reg_n_0_[3] ),
        .O(\s_help16[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E00E2FF2EFFE200)) 
    \s_help16[6]_i_1 
       (.I0(\s_help16[6]_i_2_n_0 ),
        .I1(s_help16_en[0]),
        .I2(\s_help16[6]_i_3_n_0 ),
        .I3(s_help16_en[1]),
        .I4(\pc_reg_n_0_[6] ),
        .I5(\s_help16[6]_i_4_n_0 ),
        .O(\s_help16[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_help16[6]_i_2 
       (.I0(\pc_reg_n_0_[4] ),
        .I1(\pc_reg_n_0_[2] ),
        .I2(\pc_reg_n_0_[1] ),
        .I3(\pc_reg_n_0_[3] ),
        .I4(\pc_reg_n_0_[5] ),
        .I5(\pc_reg_n_0_[6] ),
        .O(\s_help16[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_help16[6]_i_3 
       (.I0(\pc_reg_n_0_[5] ),
        .I1(\pc_reg_n_0_[3] ),
        .I2(\pc_reg_n_0_[1] ),
        .I3(\pc_reg_n_0_[0] ),
        .I4(\pc_reg_n_0_[2] ),
        .I5(\pc_reg_n_0_[4] ),
        .O(\s_help16[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \s_help16[6]_i_4 
       (.I0(\pc_reg_n_0_[5] ),
        .I1(\pc_reg_n_0_[3] ),
        .I2(\pc_reg_n_0_[0] ),
        .I3(\pc_reg_n_0_[1] ),
        .I4(\pc_reg_n_0_[2] ),
        .I5(\pc_reg_n_0_[4] ),
        .O(\s_help16[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD100E2FFD1FFE200)) 
    \s_help16[7]_i_1 
       (.I0(\s_help16[7]_i_2_n_0 ),
        .I1(s_help16_en[0]),
        .I2(data0[7]),
        .I3(s_help16_en[1]),
        .I4(\pc_reg_n_0_[7] ),
        .I5(\s_help16[7]_i_4_n_0 ),
        .O(\s_help16[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_help16[7]_i_2 
       (.I0(\pc_reg_n_0_[6] ),
        .I1(\pc_reg_n_0_[4] ),
        .I2(\pc_reg_n_0_[2] ),
        .I3(\pc_reg_n_0_[1] ),
        .I4(\pc_reg_n_0_[3] ),
        .I5(\pc_reg_n_0_[5] ),
        .O(\s_help16[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \s_help16[7]_i_3 
       (.I0(\s_help16[6]_i_3_n_0 ),
        .I1(\pc_reg_n_0_[6] ),
        .I2(\pc_reg_n_0_[7] ),
        .O(data0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_help16[7]_i_4 
       (.I0(\pc_reg_n_0_[6] ),
        .I1(\s_help16[6]_i_4_n_0 ),
        .O(\s_help16[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC5C5CACA00FFFF00)) 
    \s_help16[8]_i_1 
       (.I0(\s_help16[8]_i_2_n_0 ),
        .I1(data0[8]),
        .I2(s_help16_en[0]),
        .I3(\s_help16[8]_i_4_n_0 ),
        .I4(data1[0]),
        .I5(s_help16_en[1]),
        .O(\s_help16[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_help16[8]_i_2 
       (.I0(\pc_reg_n_0_[7] ),
        .I1(\s_help16[7]_i_2_n_0 ),
        .O(\s_help16[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \s_help16[8]_i_3 
       (.I0(\pc_reg_n_0_[6] ),
        .I1(\s_help16[6]_i_3_n_0 ),
        .I2(\pc_reg_n_0_[7] ),
        .I3(data1[0]),
        .O(data0[8]));
  LUT3 #(
    .INIT(8'h80)) 
    \s_help16[8]_i_4 
       (.I0(\pc_reg_n_0_[7] ),
        .I1(\s_help16[6]_i_4_n_0 ),
        .I2(\pc_reg_n_0_[6] ),
        .O(\s_help16[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC5C5CACA00FFFF00)) 
    \s_help16[9]_i_1 
       (.I0(\s_help16[9]_i_2_n_0 ),
        .I1(data0[9]),
        .I2(s_help16_en[0]),
        .I3(\s_help16[9]_i_4_n_0 ),
        .I4(data1[1]),
        .I5(s_help16_en[1]),
        .O(\s_help16[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s_help16[9]_i_2 
       (.I0(data1[0]),
        .I1(\s_help16[7]_i_2_n_0 ),
        .I2(\pc_reg_n_0_[7] ),
        .O(\s_help16[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_help16[9]_i_3 
       (.I0(\pc_reg_n_0_[7] ),
        .I1(\s_help16[6]_i_3_n_0 ),
        .I2(\pc_reg_n_0_[6] ),
        .I3(data1[0]),
        .I4(data1[1]),
        .O(data0[9]));
  LUT4 #(
    .INIT(16'h8000)) 
    \s_help16[9]_i_4 
       (.I0(data1[0]),
        .I1(\pc_reg_n_0_[6] ),
        .I2(\s_help16[6]_i_4_n_0 ),
        .I3(\pc_reg_n_0_[7] ),
        .O(\s_help16[9]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[0] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[0]_i_1_n_0 ),
        .Q(\s_help16_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[10] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[10]_i_1_n_0 ),
        .Q(data11[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[11] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[11]_i_1_n_0 ),
        .Q(data11[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[12] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[12]_i_1_n_0 ),
        .Q(data11[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[13] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[13]_i_1_n_0 ),
        .Q(data11[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[14] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[14]_i_1_n_0 ),
        .Q(data11[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[15] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[15]_i_2_n_0 ),
        .Q(data11[7]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[1] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[1]_i_1_n_0 ),
        .Q(\s_help16_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[2] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[2]_i_1_n_0 ),
        .Q(\s_help16_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[3] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[3]_i_1_n_0 ),
        .Q(\s_help16_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[4] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[4]_i_1_n_0 ),
        .Q(\s_help16_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[5] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[5]_i_1_n_0 ),
        .Q(\s_help16_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[6] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[6]_i_1_n_0 ),
        .Q(\s_help16_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[7] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[7]_i_1_n_0 ),
        .Q(\s_help16_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[8] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[8]_i_1_n_0 ),
        .Q(data11[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help16_reg[9] 
       (.C(clk),
        .CE(\s_help16[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help16[9]_i_1_n_0 ),
        .Q(data11[1]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \s_help[0]_i_1 
       (.I0(\s_help[5]_i_2_n_0 ),
        .I1(\acc_reg[0]_0_repN_1 ),
        .I2(\s_help[5]_i_3_n_0 ),
        .I3(\s_help[0]_i_2_n_0 ),
        .O(s_help[0]));
  LUT6 #(
    .INIT(64'hFFAFFFA0C0AFC0A0)) 
    \s_help[0]_i_2 
       (.I0(s_reg_data[0]),
        .I1(\s_help[2]_i_3_n_0 ),
        .I2(\s_help[7]_i_19_n_0 ),
        .I3(\s_help[7]_i_18_n_0 ),
        .I4(s_alu_data0[0]),
        .I5(s_rom_data[0]),
        .O(\s_help[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \s_help[1]_i_1 
       (.I0(\s_help[5]_i_2_n_0 ),
        .I1(\acc_reg[1]_0_repN_1 ),
        .I2(\s_help[5]_i_3_n_0 ),
        .I3(\s_help[1]_i_2_n_0 ),
        .O(s_help[1]));
  LUT6 #(
    .INIT(64'hFFAFFFA0C0AFC0A0)) 
    \s_help[1]_i_2 
       (.I0(s_reg_data[1]),
        .I1(\s_help[2]_i_3_n_0 ),
        .I2(\s_help[7]_i_19_n_0 ),
        .I3(\s_help[7]_i_18_n_0 ),
        .I4(s_alu_data0[1]),
        .I5(s_rom_data[1]),
        .O(\s_help[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_help[2]_i_1 
       (.I0(\s_help[2]_i_2_n_0 ),
        .I1(\s_help[7]_i_10_n_0 ),
        .I2(\acc_reg[2]_2_repN_1 ),
        .I3(\s_help[7]_i_11_n_0 ),
        .O(s_help[2]));
  LUT6 #(
    .INIT(64'h3FAF3FA000AF00A0)) 
    \s_help[2]_i_2 
       (.I0(s_reg_data[2]),
        .I1(\s_help[2]_i_3_n_0 ),
        .I2(\s_help[7]_i_19_n_0 ),
        .I3(\s_help[7]_i_18_n_0 ),
        .I4(s_alu_data0[2]),
        .I5(s_rom_data[2]),
        .O(\s_help[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_help[2]_i_3 
       (.I0(s_help_en[0]),
        .I1(s_help_en[1]),
        .O(\s_help[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hC0AF)) 
    \s_help[3]_i_1 
       (.I0(\acc_reg[3]_0_repN_1 ),
        .I1(\s_help[3]_i_2_n_0 ),
        .I2(\s_help[5]_i_2_n_0 ),
        .I3(\s_help[5]_i_3_n_0 ),
        .O(s_help[3]));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \s_help[3]_i_2 
       (.I0(s_alu_data0[3]),
        .I1(s_rom_data[3]),
        .I2(\s_help[3]_i_3_n_0 ),
        .I3(s_reg_data[3]),
        .I4(\s_help[7]_i_19_n_0 ),
        .I5(\s_help[7]_i_18_n_0 ),
        .O(\s_help[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \s_help[3]_i_3 
       (.I0(\psw_reg_n_0_[3] ),
        .I1(s_help_en[1]),
        .I2(s_help_en[0]),
        .O(\s_help[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCCC0000AAAAFFFF)) 
    \s_help[4]_i_1 
       (.I0(\acc_reg[4]_0_repN_1 ),
        .I1(\s_help[4]_i_2_n_0 ),
        .I2(s_reg_data[4]),
        .I3(\s_help[7]_i_9_n_0 ),
        .I4(\s_help[5]_i_2_n_0 ),
        .I5(\s_help[5]_i_3_n_0 ),
        .O(s_help[4]));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \s_help[4]_i_10 
       (.I0(\s_help[4]_i_15_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\s_help[7]_i_35_0 [4]),
        .I5(\s_help[7]_i_81_n_0 ),
        .O(\s_help[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \s_help[4]_i_11 
       (.I0(\s_help[7]_i_82_n_0 ),
        .I1(\s_preadr_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .I3(\acc_reg[4]_0_repN ),
        .I4(s_p2[4]),
        .I5(s_p0[4]),
        .O(\s_help[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[4]_i_12 
       (.I0(ie[4]),
        .I1(ip[4]),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\tcon_reg[0][4]_0 ),
        .I5(\scon_reg[0][4]_1 ),
        .O(\s_help[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    \s_help[4]_i_13 
       (.I0(\s_preadr_reg_n_0_[4] ),
        .I1(\s_help[4]_i_16_n_0 ),
        .I2(\s_help[4]_i_17_n_0 ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .I5(s_ram_data_out[4]),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[4]_i_14 
       (.I0(\s_help[4]_i_19_n_0 ),
        .I1(\s_help[4]_i_20_n_0 ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[2] ),
        .I4(\s_help[4]_i_21_n_0 ),
        .I5(\s_help[4]_i_22_n_0 ),
        .O(\gprbit[15]_17 [4]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \s_help[4]_i_15 
       (.I0(\psw_reg_n_0_[4] ),
        .I1(\b_reg_n_0_[4] ),
        .I2(s_p1[4]),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(s_p3[4]),
        .O(\s_help[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[4]_i_16 
       (.I0(s_r1_b0__0[4]),
        .I1(s_r1_b1__0[4]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b0__0[4]),
        .I5(s_r0_b1__0[4]),
        .O(\s_help[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[4]_i_17 
       (.I0(s_r1_b2__0[4]),
        .I1(s_r1_b3__0[4]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b2__0[4]),
        .I5(s_r0_b3__0[4]),
        .O(\s_help[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[4]_i_19 
       (.I0(\gprbit_reg[5]_10 [4]),
        .I1(\gprbit_reg[7]_8 [4]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[4]_11 [4]),
        .I5(\gprbit_reg[6]_9 [4]),
        .O(\s_help[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000F000AACCAA)) 
    \s_help[4]_i_2 
       (.I0(s_rom_data[4]),
        .I1(\psw_reg_n_0_[4] ),
        .I2(s_alu_data0[4]),
        .I3(s_help_en[2]),
        .I4(s_help_en[0]),
        .I5(s_help_en[1]),
        .O(\s_help[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[4]_i_20 
       (.I0(\gprbit_reg[13]_2 [4]),
        .I1(\gprbit_reg[15]_0 [4]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[12]_3 [4]),
        .I5(\gprbit_reg[14]_1 [4]),
        .O(\s_help[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[4]_i_21 
       (.I0(\gprbit_reg[1]_14 [4]),
        .I1(\gprbit_reg[3]_12 [4]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[0]_15 [4]),
        .I5(\gprbit_reg[2]_13 [4]),
        .O(\s_help[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[4]_i_22 
       (.I0(\gprbit_reg[9]_6 [4]),
        .I1(\gprbit_reg[11]_4 [4]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[8]_7 [4]),
        .I5(\gprbit_reg[10]_5 [4]),
        .O(\s_help[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    \s_help[4]_i_3 
       (.I0(\s_help[4]_i_4_n_0 ),
        .I1(\s_help[4]_i_5_n_0 ),
        .I2(\s_help[4]_i_6_n_0 ),
        .I3(\s_help[7]_i_22_n_0 ),
        .I4(\s_help_reg[7]_2 [4]),
        .I5(\s_help[7]_i_24_n_0 ),
        .O(s_reg_data[4]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    \s_help[4]_i_4 
       (.I0(\s_help[4]_i_7_n_0 ),
        .I1(\tsel_reg_n_0_[4] ),
        .I2(\s_help[7]_i_36_n_0 ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(\s_help[4]_i_8_n_0 ),
        .O(\s_help[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200020003000000)) 
    \s_help[4]_i_5 
       (.I0(\s_help[7]_i_8_0 [4]),
        .I1(\s_preadr_reg_n_0_[2] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(L__0[12]),
        .I5(\s_preadr_reg_n_0_[3] ),
        .O(\s_help[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B391A280)) 
    \s_help[4]_i_6 
       (.I0(\s_preadr_reg_n_0_[3] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\s_help[7]_i_8_1 [4]),
        .I3(\tmod_reg[0][6]_0 [4]),
        .I4(sp[4]),
        .I5(\s_help[7]_i_38_n_0 ),
        .O(\s_help[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \s_help[4]_i_7 
       (.I0(\s_help[4]_i_9_n_0 ),
        .I1(\s_preadr_reg_n_0_[1] ),
        .I2(\s_help[4]_i_10_n_0 ),
        .I3(\s_help[4]_i_11_n_0 ),
        .I4(\s_help[7]_i_58_n_0 ),
        .I5(\s_help[4]_i_12_n_0 ),
        .O(\s_help[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4E4400004E44)) 
    \s_help[4]_i_8 
       (.I0(\s_help[7]_i_60_n_0 ),
        .I1(p_0_out[4]),
        .I2(reset),
        .I3(\s_help[7]_i_20_0 [4]),
        .I4(\s_help[7]_i_62_n_0 ),
        .I5(\gprbit[15]_17 [4]),
        .O(\s_help[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \s_help[4]_i_9 
       (.I0(\s_help[7]_i_79_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\ssel_reg_n_0_[4] ),
        .I4(\s_help[7]_i_35_1 [4]),
        .I5(L__0[4]),
        .O(\s_help[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F858F858F858)) 
    \s_help[5]_i_1 
       (.I0(\s_help[5]_i_2_n_0 ),
        .I1(\acc_reg[5]_0_repN_1 ),
        .I2(\s_help[5]_i_3_n_0 ),
        .I3(\s_help[5]_i_4_n_0 ),
        .I4(s_reg_data[5]),
        .I5(\s_help[7]_i_9_n_0 ),
        .O(s_help[5]));
  LUT6 #(
    .INIT(64'hFFFF4E4400004E44)) 
    \s_help[5]_i_10 
       (.I0(\s_help[7]_i_60_n_0 ),
        .I1(p_0_out[5]),
        .I2(reset),
        .I3(\s_help[7]_i_20_0 [5]),
        .I4(\s_help[7]_i_62_n_0 ),
        .I5(\gprbit[15]_17 [5]),
        .O(\s_help[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \s_help[5]_i_11 
       (.I0(\s_help[7]_i_79_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\ssel_reg_n_0_[5] ),
        .I4(\s_help[7]_i_35_1 [5]),
        .I5(L__0[5]),
        .O(\s_help[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \s_help[5]_i_12 
       (.I0(\s_help[5]_i_17_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\s_help[7]_i_35_0 [5]),
        .I5(\s_help[7]_i_81_n_0 ),
        .O(\s_help[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \s_help[5]_i_13 
       (.I0(\s_help[7]_i_82_n_0 ),
        .I1(\s_preadr_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .I3(\acc_reg[5]_0_repN ),
        .I4(s_p2[5]),
        .I5(s_p0[5]),
        .O(\s_help[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[5]_i_14 
       (.I0(\ie_reg_n_0_[5] ),
        .I1(\ip_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(s_tf0),
        .I5(\scon_reg[0][5]_0 ),
        .O(\s_help[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    \s_help[5]_i_15 
       (.I0(\s_preadr_reg_n_0_[4] ),
        .I1(\s_help[5]_i_18_n_0 ),
        .I2(\s_help[5]_i_19_n_0 ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .I5(s_ram_data_out[5]),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[5]_i_16 
       (.I0(\s_help[5]_i_21_n_0 ),
        .I1(\s_help[5]_i_22_n_0 ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[2] ),
        .I4(\s_help[5]_i_23_n_0 ),
        .I5(\s_help[5]_i_24_n_0 ),
        .O(\gprbit[15]_17 [5]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \s_help[5]_i_17 
       (.I0(\psw_reg_n_0_[5] ),
        .I1(\b_reg_n_0_[5] ),
        .I2(s_p1[5]),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(s_p3[5]),
        .O(\s_help[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[5]_i_18 
       (.I0(s_r1_b0__0[5]),
        .I1(s_r1_b1__0[5]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b0__0[5]),
        .I5(s_r0_b1__0[5]),
        .O(\s_help[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[5]_i_19 
       (.I0(s_r1_b2__0[5]),
        .I1(s_r1_b3__0[5]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b2__0[5]),
        .I5(s_r0_b3__0[5]),
        .O(\s_help[5]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \s_help[5]_i_2 
       (.I0(s_help_en[1]),
        .I1(s_help_en[3]),
        .O(\s_help[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[5]_i_21 
       (.I0(\gprbit_reg[5]_10 [5]),
        .I1(\gprbit_reg[7]_8 [5]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[4]_11 [5]),
        .I5(\gprbit_reg[6]_9 [5]),
        .O(\s_help[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[5]_i_22 
       (.I0(\gprbit_reg[13]_2 [5]),
        .I1(\gprbit_reg[15]_0 [5]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[12]_3 [5]),
        .I5(\gprbit_reg[14]_1 [5]),
        .O(\s_help[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[5]_i_23 
       (.I0(\gprbit_reg[1]_14 [5]),
        .I1(\gprbit_reg[3]_12 [5]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[0]_15 [5]),
        .I5(\gprbit_reg[2]_13 [5]),
        .O(\s_help[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[5]_i_24 
       (.I0(\gprbit_reg[9]_6 [5]),
        .I1(\gprbit_reg[11]_4 [5]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[8]_7 [5]),
        .I5(\gprbit_reg[10]_5 [5]),
        .O(\s_help[5]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \s_help[5]_i_3 
       (.I0(s_help_en[1]),
        .I1(s_help_en[0]),
        .I2(s_help_en[3]),
        .O(\s_help[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11310020)) 
    \s_help[5]_i_4 
       (.I0(\s_help[7]_i_18_n_0 ),
        .I1(\s_help[7]_i_19_n_0 ),
        .I2(DOUTADOUT[5]),
        .I3(reset),
        .I4(s_alu_data0[5]),
        .O(\s_help[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    \s_help[5]_i_5 
       (.I0(\s_help[5]_i_6_n_0 ),
        .I1(\s_help[5]_i_7_n_0 ),
        .I2(\s_help[5]_i_8_n_0 ),
        .I3(\s_help[7]_i_22_n_0 ),
        .I4(\s_help_reg[7]_2 [5]),
        .I5(\s_help[7]_i_24_n_0 ),
        .O(s_reg_data[5]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    \s_help[5]_i_6 
       (.I0(\s_help[5]_i_9_n_0 ),
        .I1(\tsel_reg_n_0_[5] ),
        .I2(\s_help[7]_i_36_n_0 ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(\s_help[5]_i_10_n_0 ),
        .O(\s_help[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0200020003000000)) 
    \s_help[5]_i_7 
       (.I0(\s_help[7]_i_8_0 [5]),
        .I1(\s_preadr_reg_n_0_[2] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(L__0[13]),
        .I5(\s_preadr_reg_n_0_[3] ),
        .O(\s_help[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B391A280)) 
    \s_help[5]_i_8 
       (.I0(\s_preadr_reg_n_0_[3] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\s_help[7]_i_8_1 [5]),
        .I3(\tmod_reg[0][6]_0 [5]),
        .I4(sp[5]),
        .I5(\s_help[7]_i_38_n_0 ),
        .O(\s_help[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \s_help[5]_i_9 
       (.I0(\s_help[5]_i_11_n_0 ),
        .I1(\s_preadr_reg_n_0_[1] ),
        .I2(\s_help[5]_i_12_n_0 ),
        .I3(\s_help[5]_i_13_n_0 ),
        .I4(\s_help[7]_i_58_n_0 ),
        .I5(\s_help[5]_i_14_n_0 ),
        .O(\s_help[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \s_help[6]_i_1 
       (.I0(\s_help[6]_i_2_n_0 ),
        .I1(s_reg_data[6]),
        .I2(\s_help[7]_i_9_n_0 ),
        .I3(\s_help[7]_i_10_n_0 ),
        .I4(\acc_reg[6]_1_repN_2 ),
        .I5(\s_help[7]_i_11_n_0 ),
        .O(s_help[6]));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \s_help[6]_i_10 
       (.I0(\s_help[6]_i_15_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\s_help[7]_i_35_0 [6]),
        .I5(\s_help[7]_i_81_n_0 ),
        .O(\s_help[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \s_help[6]_i_11 
       (.I0(\s_help[7]_i_82_n_0 ),
        .I1(\s_preadr_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .I3(\acc_reg[6]_1_repN ),
        .I4(s_p2[6]),
        .I5(s_p0[6]),
        .O(\s_help[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[6]_i_12 
       (.I0(\ie_reg_n_0_[6] ),
        .I1(\ip_reg_n_0_[6] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\tcon_reg[0][6]_0 ),
        .I5(\scon_reg[0][6]_0 ),
        .O(\s_help[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    \s_help[6]_i_13 
       (.I0(\s_preadr_reg_n_0_[4] ),
        .I1(\s_help[6]_i_16_n_0 ),
        .I2(\s_help[6]_i_17_n_0 ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .I5(s_ram_data_out[6]),
        .O(p_0_out[6]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[6]_i_14 
       (.I0(\s_help[6]_i_19_n_0 ),
        .I1(\s_help[6]_i_20_n_0 ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[2] ),
        .I4(\s_help[6]_i_21_n_0 ),
        .I5(\s_help[6]_i_22_n_0 ),
        .O(\gprbit[15]_17 [6]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \s_help[6]_i_15 
       (.I0(s_cy),
        .I1(\b_reg_n_0_[6] ),
        .I2(s_p1[6]),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(s_p3[6]),
        .O(\s_help[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[6]_i_16 
       (.I0(s_r1_b0__0[6]),
        .I1(s_r1_b1__0[6]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b0__0[6]),
        .I5(s_r0_b1__0[6]),
        .O(\s_help[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[6]_i_17 
       (.I0(s_r1_b2__0[6]),
        .I1(s_r1_b3__0[6]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b2__0[6]),
        .I5(s_r0_b3__0[6]),
        .O(\s_help[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[6]_i_19 
       (.I0(\gprbit_reg[5]_10 [6]),
        .I1(\gprbit_reg[7]_8 [6]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[4]_11 [6]),
        .I5(\gprbit_reg[6]_9 [6]),
        .O(\s_help[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h11310020)) 
    \s_help[6]_i_2 
       (.I0(\s_help[7]_i_18_n_0 ),
        .I1(\s_help[7]_i_19_n_0 ),
        .I2(DOUTADOUT[6]),
        .I3(reset),
        .I4(s_alu_data0[6]),
        .O(\s_help[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[6]_i_20 
       (.I0(\gprbit_reg[13]_2 [6]),
        .I1(\gprbit_reg[15]_0 [6]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[12]_3 [6]),
        .I5(\gprbit_reg[14]_1 [6]),
        .O(\s_help[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[6]_i_21 
       (.I0(\gprbit_reg[1]_14 [6]),
        .I1(\gprbit_reg[3]_12 [6]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[0]_15 [6]),
        .I5(\gprbit_reg[2]_13 [6]),
        .O(\s_help[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[6]_i_22 
       (.I0(\gprbit_reg[9]_6 [6]),
        .I1(\gprbit_reg[11]_4 [6]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[8]_7 [6]),
        .I5(\gprbit_reg[10]_5 [6]),
        .O(\s_help[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    \s_help[6]_i_3 
       (.I0(\s_help[6]_i_4_n_0 ),
        .I1(\s_help[6]_i_5_n_0 ),
        .I2(\s_help[6]_i_6_n_0 ),
        .I3(\s_help[7]_i_22_n_0 ),
        .I4(\s_help_reg[7]_2 [6]),
        .I5(\s_help[7]_i_24_n_0 ),
        .O(s_reg_data[6]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    \s_help[6]_i_4 
       (.I0(\s_help[6]_i_7_n_0 ),
        .I1(\tsel_reg_n_0_[6] ),
        .I2(\s_help[7]_i_36_n_0 ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(\s_help[6]_i_8_n_0 ),
        .O(\s_help[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200020003000000)) 
    \s_help[6]_i_5 
       (.I0(\s_help[7]_i_8_0 [6]),
        .I1(\s_preadr_reg_n_0_[2] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(L__0[14]),
        .I5(\s_preadr_reg_n_0_[3] ),
        .O(\s_help[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B391A280)) 
    \s_help[6]_i_6 
       (.I0(\s_preadr_reg_n_0_[3] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\s_help[7]_i_8_1 [6]),
        .I3(\tmod_reg[0][6]_0 [6]),
        .I4(sp[6]),
        .I5(\s_help[7]_i_38_n_0 ),
        .O(\s_help[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \s_help[6]_i_7 
       (.I0(\s_help[6]_i_9_n_0 ),
        .I1(\s_preadr_reg_n_0_[1] ),
        .I2(\s_help[6]_i_10_n_0 ),
        .I3(\s_help[6]_i_11_n_0 ),
        .I4(\s_help[7]_i_58_n_0 ),
        .I5(\s_help[6]_i_12_n_0 ),
        .O(\s_help[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4E4400004E44)) 
    \s_help[6]_i_8 
       (.I0(\s_help[7]_i_60_n_0 ),
        .I1(p_0_out[6]),
        .I2(reset),
        .I3(\s_help[7]_i_20_0 [6]),
        .I4(\s_help[7]_i_62_n_0 ),
        .I5(\gprbit[15]_17 [6]),
        .O(\s_help[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \s_help[6]_i_9 
       (.I0(\s_help[7]_i_79_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\ssel_reg_n_0_[6] ),
        .I4(\s_help[7]_i_35_1 [6]),
        .I5(L__0[6]),
        .O(\s_help[6]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h3776)) 
    \s_help[7]_i_1 
       (.I0(s_help_en[2]),
        .I1(s_help_en[3]),
        .I2(s_help_en[1]),
        .I3(s_help_en[0]),
        .O(\s_help[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_help[7]_i_10 
       (.I0(\s_help[5]_i_2_n_0 ),
        .I1(\s_help[5]_i_3_n_0 ),
        .O(\s_help[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_help[7]_i_11 
       (.I0(\s_help[5]_i_2_n_0 ),
        .I1(\s_help[5]_i_3_n_0 ),
        .O(\s_help[7]_i_11_n_0 ));
  (* PHYS_OPT_MODIFIED = "EQU_REWIRE_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_help[7]_i_111 
       (.I0(DOUTADOUT[0]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[0]),
        .O(s_command[0]));
  (* PHYS_OPT_MODIFIED = "EQU_REWIRE_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_help[7]_i_118 
       (.I0(DOUTADOUT[3]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(\s_ir_reg[3]_0 ),
        .O(s_command[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \s_help[7]_i_18 
       (.I0(s_help_en[2]),
        .I1(s_help_en[1]),
        .O(\s_help[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \s_help[7]_i_19 
       (.I0(s_help_en[0]),
        .I1(s_help_en[1]),
        .I2(s_help_en[2]),
        .O(\s_help[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \s_help[7]_i_2 
       (.I0(\s_help[7]_i_7_n_0 ),
        .I1(s_reg_data[7]),
        .I2(\s_help[7]_i_9_n_0 ),
        .I3(\s_help[7]_i_10_n_0 ),
        .I4(\acc_reg[7]_0_repN_1 ),
        .I5(\s_help[7]_i_11_n_0 ),
        .O(s_help[7]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    \s_help[7]_i_20 
       (.I0(\s_help[7]_i_35_n_0 ),
        .I1(\tsel_reg_n_0_[7] ),
        .I2(\s_help[7]_i_36_n_0 ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(\s_help[7]_i_37_n_0 ),
        .O(\s_help[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B391A280)) 
    \s_help[7]_i_21 
       (.I0(\s_preadr_reg_n_0_[3] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\s_help[7]_i_8_1 [7]),
        .I3(s_all_tmod),
        .I4(sp[7]),
        .I5(\s_help[7]_i_38_n_0 ),
        .O(\s_help[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \s_help[7]_i_22 
       (.I0(\s_preadr_reg_n_0_[2] ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .O(\s_help[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \s_help[7]_i_23 
       (.I0(\s_help[7]_i_39_n_0 ),
        .I1(\s_preadr_reg_n_0_[2] ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_help[7]_i_8_0 [7]),
        .I4(\s_smodreg_reg[0]_0 ),
        .I5(L__0[15]),
        .O(\s_help[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \s_help[7]_i_24 
       (.I0(p_0_in),
        .I1(\s_preadr_reg_n_0_[0] ),
        .I2(\s_preadr_reg_n_0_[5] ),
        .I3(\s_preadr_reg_n_0_[6] ),
        .O(\s_help[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \s_help[7]_i_35 
       (.I0(\s_help[7]_i_55_n_0 ),
        .I1(\s_preadr_reg_n_0_[1] ),
        .I2(\s_help[7]_i_56_n_0 ),
        .I3(\s_help[7]_i_57_n_0 ),
        .I4(\s_help[7]_i_58_n_0 ),
        .I5(\s_help[7]_i_59_n_0 ),
        .O(\s_help[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \s_help[7]_i_36 
       (.I0(\s_preadr_reg_n_0_[2] ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[6] ),
        .I4(\s_preadr_reg_n_0_[5] ),
        .I5(\s_preadr_reg_n_0_[1] ),
        .O(\s_help[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4E4400004E44)) 
    \s_help[7]_i_37 
       (.I0(\s_help[7]_i_60_n_0 ),
        .I1(p_0_out[7]),
        .I2(reset),
        .I3(\s_help[7]_i_20_0 [7]),
        .I4(\s_help[7]_i_62_n_0 ),
        .I5(\gprbit[15]_17 [7]),
        .O(\s_help[7]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_help[7]_i_38 
       (.I0(\s_preadr_reg_n_0_[1] ),
        .I1(\s_preadr_reg_n_0_[2] ),
        .O(\s_help[7]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_help[7]_i_39 
       (.I0(\s_preadr_reg_n_0_[1] ),
        .I1(\s_preadr_reg_n_0_[4] ),
        .O(\s_help[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \s_help[7]_i_50 
       (.I0(\i_/s_help[7]_i_32 ),
        .I1(ip[1]),
        .I2(\i_/s_help[7]_i_32_0 ),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\i_/s_help[7]_i_32_1 ),
        .O(\ip_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \s_help[7]_i_55 
       (.I0(\s_help[7]_i_79_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\ssel_reg_n_0_[7] ),
        .I4(\s_help[7]_i_35_1 [7]),
        .I5(L__0[7]),
        .O(\s_help[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \s_help[7]_i_56 
       (.I0(\s_help[7]_i_80_n_0 ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[2] ),
        .I3(\s_preadr_reg_n_0_[4] ),
        .I4(\s_help[7]_i_35_0 [7]),
        .I5(\s_help[7]_i_81_n_0 ),
        .O(\s_help[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \s_help[7]_i_57 
       (.I0(\s_help[7]_i_82_n_0 ),
        .I1(\s_preadr_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .I3(\acc_reg[7]_0_repN ),
        .I4(s_p2[7]),
        .I5(s_p0[7]),
        .O(\s_help[7]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \s_help[7]_i_58 
       (.I0(\s_preadr_reg_n_0_[2] ),
        .I1(\s_preadr_reg_n_0_[3] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .O(\s_help[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[7]_i_59 
       (.I0(\ie_reg_n_0_[7] ),
        .I1(\ip_reg_n_0_[7] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(s_tf1),
        .I5(\scon_reg[0][7]_0 ),
        .O(\s_help[7]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s_help[7]_i_60 
       (.I0(\s_preadr_reg_n_0_[5] ),
        .I1(\s_preadr_reg_n_0_[6] ),
        .I2(p_0_in),
        .O(\s_help[7]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    \s_help[7]_i_61 
       (.I0(\s_preadr_reg_n_0_[4] ),
        .I1(\s_help[7]_i_83_n_0 ),
        .I2(\s_help[7]_i_84_n_0 ),
        .I3(\s_preadr_reg_n_0_[1] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .I5(s_ram_data_out[7]),
        .O(p_0_out[7]));
  LUT4 #(
    .INIT(16'h0100)) 
    \s_help[7]_i_62 
       (.I0(p_0_in),
        .I1(\s_preadr_reg_n_0_[4] ),
        .I2(\s_preadr_reg_n_0_[6] ),
        .I3(\s_preadr_reg_n_0_[5] ),
        .O(\s_help[7]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[7]_i_63 
       (.I0(\s_help[7]_i_86_n_0 ),
        .I1(\s_help[7]_i_87_n_0 ),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[2] ),
        .I4(\s_help[7]_i_88_n_0 ),
        .I5(\s_help[7]_i_89_n_0 ),
        .O(\gprbit[15]_17 [7]));
  LUT5 #(
    .INIT(32'h11310020)) 
    \s_help[7]_i_7 
       (.I0(\s_help[7]_i_18_n_0 ),
        .I1(\s_help[7]_i_19_n_0 ),
        .I2(DOUTADOUT[7]),
        .I3(reset),
        .I4(s_alu_data0[7]),
        .O(\s_help[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000BF80BF80)) 
    \s_help[7]_i_77 
       (.I0(\i_/s_help[7]_i_75 ),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/s_help[7]_i_75_0 ),
        .I4(\i_/s_help[7]_i_75_1 ),
        .I5(ip[4]),
        .O(\tcon_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \s_help[7]_i_79 
       (.I0(\s_preadr_reg_n_0_[6] ),
        .I1(\s_preadr_reg_n_0_[5] ),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[2] ),
        .O(\s_help[7]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \s_help[7]_i_8 
       (.I0(\s_help[7]_i_20_n_0 ),
        .I1(\s_help[7]_i_21_n_0 ),
        .I2(\s_help[7]_i_22_n_0 ),
        .I3(\s_help_reg[7]_2 [7]),
        .I4(\s_help[7]_i_23_n_0 ),
        .I5(\s_help[7]_i_24_n_0 ),
        .O(s_reg_data[7]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \s_help[7]_i_80 
       (.I0(\psw_reg[7]_0 ),
        .I1(\b_reg_n_0_[7] ),
        .I2(s_p1[7]),
        .I3(\s_preadr_reg_n_0_[5] ),
        .I4(\s_preadr_reg_n_0_[6] ),
        .I5(s_p3[7]),
        .O(\s_help[7]_i_80_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \s_help[7]_i_81 
       (.I0(\s_preadr_reg_n_0_[5] ),
        .I1(\s_preadr_reg_n_0_[6] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .I3(\s_preadr_reg_n_0_[3] ),
        .I4(\s_preadr_reg_n_0_[2] ),
        .O(\s_help[7]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \s_help[7]_i_82 
       (.I0(\s_preadr_reg_n_0_[3] ),
        .I1(\s_preadr_reg_n_0_[2] ),
        .I2(\s_preadr_reg_n_0_[4] ),
        .O(\s_help[7]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[7]_i_83 
       (.I0(s_r1_b0__0[7]),
        .I1(s_r1_b1__0[7]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b0__0[7]),
        .I5(s_r0_b1__0[7]),
        .O(\s_help[7]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[7]_i_84 
       (.I0(s_r1_b2__0[7]),
        .I1(s_r1_b3__0[7]),
        .I2(\s_preadr_reg_n_0_[3] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(s_r0_b2__0[7]),
        .I5(s_r0_b3__0[7]),
        .O(\s_help[7]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[7]_i_86 
       (.I0(\gprbit_reg[5]_10 [7]),
        .I1(\gprbit_reg[7]_8 [7]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[4]_11 [7]),
        .I5(\gprbit_reg[6]_9 [7]),
        .O(\s_help[7]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[7]_i_87 
       (.I0(\gprbit_reg[13]_2 [7]),
        .I1(\gprbit_reg[15]_0 [7]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[12]_3 [7]),
        .I5(\gprbit_reg[14]_1 [7]),
        .O(\s_help[7]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[7]_i_88 
       (.I0(\gprbit_reg[1]_14 [7]),
        .I1(\gprbit_reg[3]_12 [7]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[0]_15 [7]),
        .I5(\gprbit_reg[2]_13 [7]),
        .O(\s_help[7]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_help[7]_i_89 
       (.I0(\gprbit_reg[9]_6 [7]),
        .I1(\gprbit_reg[11]_4 [7]),
        .I2(\s_preadr_reg_n_0_[1] ),
        .I3(\s_preadr_reg_n_0_[0] ),
        .I4(\gprbit_reg[8]_7 [7]),
        .I5(\gprbit_reg[10]_5 [7]),
        .O(\s_help[7]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_help[7]_i_9 
       (.I0(\s_help[7]_i_19_n_0 ),
        .I1(\s_help[7]_i_18_n_0 ),
        .O(\s_help[7]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_help_reg[0] 
       (.C(clk),
        .CE(\s_help[7]_i_1_n_0 ),
        .CLR(reset),
        .D(s_help[0]),
        .Q(\s_help_reg[7]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help_reg[1] 
       (.C(clk),
        .CE(\s_help[7]_i_1_n_0 ),
        .CLR(reset),
        .D(s_help[1]),
        .Q(\s_help_reg[7]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help_reg[2] 
       (.C(clk),
        .CE(\s_help[7]_i_1_n_0 ),
        .CLR(reset),
        .D(s_help[2]),
        .Q(\s_help_reg[7]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help_reg[3] 
       (.C(clk),
        .CE(\s_help[7]_i_1_n_0 ),
        .CLR(reset),
        .D(s_help[3]),
        .Q(\s_help_reg[7]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help_reg[4] 
       (.C(clk),
        .CE(\s_help[7]_i_1_n_0 ),
        .CLR(reset),
        .D(s_help[4]),
        .Q(\s_help_reg[7]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help_reg[5] 
       (.C(clk),
        .CE(\s_help[7]_i_1_n_0 ),
        .CLR(reset),
        .D(s_help[5]),
        .Q(\s_help_reg[7]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help_reg[6] 
       (.C(clk),
        .CE(\s_help[7]_i_1_n_0 ),
        .CLR(reset),
        .D(s_help[6]),
        .Q(\s_help_reg[7]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_help_reg[7] 
       (.C(clk),
        .CE(\s_help[7]_i_1_n_0 ),
        .CLR(reset),
        .D(s_help[7]),
        .Q(\s_help_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    s_helpb_i_11
       (.I0(CO),
        .I1(s_helpb_i_28_n_0),
        .I2(\i_mc8051_alu/s_alu_op_a [0]),
        .I3(\i_mc8051_alu/s_alu_cmd [3]),
        .I4(s_helpb_i_29_n_0),
        .I5(s_helpb_i_30_n_0),
        .O(s_helpb_i_11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    s_helpb_i_12
       (.I0(s_alu_cmd[5]),
        .I1(g0_b3_n_0),
        .O(\i_mc8051_alu/s_alu_cmd [3]));
  LUT2 #(
    .INIT(4'h8)) 
    s_helpb_i_13
       (.I0(s_alu_cmd[5]),
        .I1(g0_b0_n_0),
        .O(\i_mc8051_alu/s_alu_cmd [0]));
  LUT2 #(
    .INIT(4'h8)) 
    s_helpb_i_14
       (.I0(s_alu_cmd[5]),
        .I1(g0_b1_n_0),
        .O(\i_mc8051_alu/s_alu_cmd [1]));
  LUT2 #(
    .INIT(4'h8)) 
    s_helpb_i_15
       (.I0(s_alu_cmd[5]),
        .I1(g0_b2_n_0),
        .O(\i_mc8051_alu/s_alu_cmd [2]));
  LUT5 #(
    .INIT(32'hF7755110)) 
    s_helpb_i_16
       (.I0(\dpl[7]_i_57_n_0 ),
        .I1(\dpl[6]_i_40_n_0 ),
        .I2(s_helpb_i_31_n_0),
        .I3(\dpl[6]_i_39_n_0 ),
        .I4(\dpl[7]_i_55_n_0 ),
        .O(s_helpb_i_16_n_0));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    s_helpb_i_17
       (.I0(\dpl[6]_i_39_n_0 ),
        .I1(\dpl[6]_i_40_n_0 ),
        .I2(s_helpb_i_32_n_0),
        .I3(\dpl[7]_i_57_n_0 ),
        .I4(\dpl[7]_i_55_n_0 ),
        .O(s_helpb_i_17_n_0));
  LUT5 #(
    .INIT(32'hFF202020)) 
    s_helpb_i_18
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(\dpl[4]_i_28_n_0 ),
        .I3(s_reg_data[7]),
        .I4(\dpl[4]_i_29_n_0 ),
        .O(\i_mc8051_alu/p_3_in ));
  LUT5 #(
    .INIT(32'hFFFFF080)) 
    s_helpb_i_19
       (.I0(\acc_reg[7]_0_repN ),
        .I1(\dpl[4]_i_24_n_0 ),
        .I2(s_helpb_i_33_n_0),
        .I3(\dpl[4]_i_26_n_0 ),
        .I4(s_helpb_i_34_n_0),
        .O(\i_mc8051_alu/L0 ));
  LUT6 #(
    .INIT(64'hF8F8FCFCFFF0FCFC)) 
    s_helpb_i_2
       (.I0(s_helpb_i_4_n_0),
        .I1(\i_mc8051_alu/s_alu_new_cy [1]),
        .I2(s_helpb_i_6_n_0),
        .I3(s_helpb_i_7_n_0),
        .I4(s_alu_cmd[5]),
        .I5(s_helpb_i_9_n_0),
        .O(\psw_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hAA2A88A8)) 
    s_helpb_i_20
       (.I0(s_helpb_i_22_n_0),
        .I1(\acc_reg[6]_1_repN_1 ),
        .I2(\acc_reg[4]_0_repN ),
        .I3(\dpl[5]_i_20_n_0 ),
        .I4(\acc_reg[5]_0_repN ),
        .O(s_helpb_i_20_n_0));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    s_helpb_i_21
       (.I0(\acc_reg[5]_0_repN ),
        .I1(\dpl[5]_i_20_n_0 ),
        .I2(\acc_reg[4]_0_repN ),
        .I3(\acc_reg[6]_1_repN_1 ),
        .I4(s_helpb_i_22_n_0),
        .O(s_helpb_i_21_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    s_helpb_i_22
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[3]),
        .I3(s_alu_cmd[4]),
        .I4(s_alu_cmd[5]),
        .I5(s_alu_cmd[2]),
        .O(s_helpb_i_22_n_0));
  (* PHYS_OPT_MODIFIED = "EQU_REWIRE_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    s_helpb_i_27
       (.I0(DOUTADOUT[1]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[1]),
        .O(outreg_reg_11));
  LUT4 #(
    .INIT(16'hF800)) 
    s_helpb_i_28
       (.I0(g0_b2_n_0),
        .I1(g0_b1_n_0),
        .I2(g0_b0_n_0),
        .I3(s_alu_cmd[5]),
        .O(s_helpb_i_28_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_helpb_i_29
       (.I0(\i_mc8051_alu/s_alu_cmd [2]),
        .I1(\i_mc8051_alu/s_alu_cmd [1]),
        .O(s_helpb_i_29_n_0));
  LUT6 #(
    .INIT(64'h000000A800000008)) 
    s_helpb_i_30
       (.I0(\i_mc8051_alu/s_alu_cmd [3]),
        .I1(\i_mc8051_alu/s_alu_op_a [7]),
        .I2(\i_mc8051_alu/s_alu_cmd [0]),
        .I3(\i_mc8051_alu/s_alu_cmd [1]),
        .I4(\i_mc8051_alu/s_alu_cmd [2]),
        .I5(\psw_reg[7]_0 ),
        .O(s_helpb_i_30_n_0));
  LUT6 #(
    .INIT(64'h02A82A80ABFEBFEA)) 
    s_helpb_i_31
       (.I0(\dpl[4]_i_17_n_0 ),
        .I1(\psw[6]_i_20_n_0 ),
        .I2(\i_mc8051_alu/p_1_in [4]),
        .I3(\i_mc8051_alu/i_alumux/__3 ),
        .I4(\dpl[3]_i_13_n_0 ),
        .I5(\dpl[4]_i_18_n_0 ),
        .O(s_helpb_i_31_n_0));
  LUT6 #(
    .INIT(64'hFEABEABFA802802A)) 
    s_helpb_i_32
       (.I0(\dpl[4]_i_17_n_0 ),
        .I1(\psw[6]_i_20_n_0 ),
        .I2(\i_mc8051_alu/p_1_in [4]),
        .I3(\i_mc8051_alu/i_alumux/__3 ),
        .I4(\dpl[3]_i_13_n_0 ),
        .I5(\dpl[4]_i_18_n_0 ),
        .O(s_helpb_i_32_n_0));
  LUT4 #(
    .INIT(16'hFD5D)) 
    s_helpb_i_33
       (.I0(s_alu_cmd[2]),
        .I1(\acc_reg[7]_0_repN ),
        .I2(s_alu_cmd[0]),
        .I3(s_reg_data[7]),
        .O(s_helpb_i_33_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    s_helpb_i_34
       (.I0(s_reg_data[7]),
        .I1(\dpl[4]_i_31_n_0 ),
        .I2(\acc_reg[7]_0_repN ),
        .I3(\dpl[4]_i_32_n_0 ),
        .O(s_helpb_i_34_n_0));
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    s_helpb_i_4
       (.I0(s_alu_cmd[1]),
        .I1(s_alu_cmd[0]),
        .I2(s_alu_cmd[3]),
        .I3(s_alu_cmd[2]),
        .I4(s_alu_cmd[4]),
        .O(s_helpb_i_4_n_0));
  LUT6 #(
    .INIT(64'hBABABAEABAAAAAAA)) 
    s_helpb_i_5
       (.I0(s_helpb_i_11_n_0),
        .I1(\i_mc8051_alu/s_alu_cmd [3]),
        .I2(\psw_reg[7]_0 ),
        .I3(\i_mc8051_alu/s_alu_cmd [0]),
        .I4(\i_mc8051_alu/s_alu_cmd [1]),
        .I5(\i_mc8051_alu/s_alu_cmd [2]),
        .O(\i_mc8051_alu/s_alu_new_cy [1]));
  LUT6 #(
    .INIT(64'hFCC050F500000000)) 
    s_helpb_i_6
       (.I0(s_helpb_i_16_n_0),
        .I1(s_helpb_i_17_n_0),
        .I2(\i_mc8051_alu/p_3_in ),
        .I3(\i_mc8051_alu/L0 ),
        .I4(\i_mc8051_alu/i_alumux/__3 ),
        .I5(\psw[6]_i_9_n_0 ),
        .O(s_helpb_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45040404)) 
    s_helpb_i_7
       (.I0(s_helpb_i_4_n_0),
        .I1(s_helpb_i_20_n_0),
        .I2(s_helpb_i_21_n_0),
        .I3(s_helpb_i_22_n_0),
        .I4(\acc_reg[7]_0_repN ),
        .I5(\psw_reg[7]_0 ),
        .O(s_helpb_i_7_n_0));
  LUT5 #(
    .INIT(32'h3CFFFFFE)) 
    s_helpb_i_9
       (.I0(s_alu_cmd[0]),
        .I1(s_alu_cmd[1]),
        .I2(s_alu_cmd[2]),
        .I3(s_alu_cmd[3]),
        .I4(s_alu_cmd[4]),
        .O(s_helpb_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_helpb_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_helpb_reg_0),
        .Q(s_helpb));
  FDPE #(
    .INIT(1'b1)) 
    \s_int0_h1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(int0_i),
        .PRE(reset),
        .Q(s_int0_h1));
  FDPE #(
    .INIT(1'b1)) 
    \s_int0_h2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_int0_h1),
        .PRE(reset),
        .Q(s_int0_h2));
  FDPE #(
    .INIT(1'b1)) 
    \s_int0_h3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_int0_h2),
        .PRE(reset),
        .Q(s_int0_h3));
  FDPE #(
    .INIT(1'b1)) 
    \s_int1_h1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(int1_i),
        .PRE(reset),
        .Q(s_int1_h1));
  FDPE #(
    .INIT(1'b1)) 
    \s_int1_h2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_int1_h1),
        .PRE(reset),
        .Q(s_int1_h2));
  FDPE #(
    .INIT(1'b1)) 
    \s_int1_h3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_int1_h2),
        .PRE(reset),
        .Q(s_int1_h3));
  LUT6 #(
    .INIT(64'hCCCCCCCCFFDCCCCC)) 
    s_intblock_o_i_1
       (.I0(reset_1),
        .I1(s_intblock_o_i_2_n_0),
        .I2(s_intblock_o_i_3_n_0),
        .I3(s_intblock_o_i_4_n_0),
        .I4(L),
        .I5(s_intpre2),
        .O(s_intblock));
  LUT2 #(
    .INIT(4'h1)) 
    s_intblock_o_i_10
       (.I0(\s_r0_b0[7]_i_2_n_0 ),
        .I1(s_regs_wr_en[0]),
        .O(s_intblock_o_i_10_n_0));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    s_intblock_o_i_2
       (.I0(s_intblock_o_i_5_n_0),
        .I1(intblock_o),
        .I2(s_intblock_o_i_6_n_0),
        .I3(s_intblock_o_i_7_n_0),
        .I4(s_intblock_o_i_8_n_0),
        .I5(s_intblock_o_i_9_n_0),
        .O(s_intblock_o_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    s_intblock_o_i_3
       (.I0(reset_0),
        .I1(\sp_reg[5]_0 ),
        .I2(s_intblock_o_i_10_n_0),
        .I3(\s_help_reg[2]_0 ),
        .I4(\sp_reg[6]_0 ),
        .I5(\s_help_reg[3]_0 ),
        .O(s_intblock_o_i_3_n_0));
  LUT5 #(
    .INIT(32'h08000000)) 
    s_intblock_o_i_4
       (.I0(\sp_reg[5]_0 ),
        .I1(\s_help_reg[3]_0 ),
        .I2(\sp_reg[6]_0 ),
        .I3(s_regs_wr_en[2]),
        .I4(\p0[7]_i_7_n_0 ),
        .O(s_intblock_o_i_4_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    s_intblock_o_i_5
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .O(s_intblock_o_i_5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_intblock_o_i_6
       (.I0(s_command[7]),
        .I1(outreg_reg_5),
        .O(s_intblock_o_i_6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_intblock_o_i_7
       (.I0(outreg_reg_4),
        .I1(outreg_reg_1),
        .O(s_intblock_o_i_7_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_intblock_o_i_8
       (.I0(s_command[6]),
        .I1(outreg_reg_6),
        .O(s_intblock_o_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    s_intblock_o_i_9
       (.I0(outreg_reg_2[2]),
        .I1(s_command[2]),
        .O(s_intblock_o_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_intblock_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_intblock),
        .Q(intblock_o));
  FDCE #(
    .INIT(1'b0)) 
    s_inthigh_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_inthigh_reg_0),
        .Q(s_inthigh));
  FDCE #(
    .INIT(1'b0)) 
    s_intlow_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_intlow_reg_1),
        .Q(s_intlow));
  LUT6 #(
    .INIT(64'h00000000FDA80000)) 
    s_intpre2_i_3
       (.I0(s_intlow),
        .I1(\sp[7]_i_26_n_0 ),
        .I2(\sp[7]_i_25_n_0 ),
        .I3(s_intpre029_out),
        .I4(\ie_reg_n_0_[7] ),
        .I5(\ie_reg[3]_0 ),
        .O(s_intpre));
  FDCE #(
    .INIT(1'b0)) 
    s_intpre2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_intpre2_reg_1),
        .Q(s_intpre2));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_ir[0]_i_1 
       (.I0(DOUTADOUT[0]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[0]),
        .O(outreg_reg_2[0]));
  (* PHYS_OPT_MODIFIED = "EQU_REWIRE_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_ir[1]_i_1 
       (.I0(DOUTADOUT[1]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[1]),
        .O(s_command[1]));
  (* PHYS_OPT_MODIFIED = "EQU_REWIRE_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_ir[2]_i_1 
       (.I0(DOUTADOUT[2]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[2]),
        .O(outreg_reg_2[1]));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_ir[3]_i_1 
       (.I0(DOUTADOUT[3]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(\s_ir_reg[3]_0 ),
        .O(outreg_reg_2[2]));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_ir[4]_i_1 
       (.I0(DOUTADOUT[4]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[4]),
        .O(s_command[4]));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_ir[5]_i_1 
       (.I0(DOUTADOUT[5]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[5]),
        .O(s_command[5]));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_ir[6]_i_1 
       (.I0(DOUTADOUT[6]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[6]),
        .O(s_command[6]));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_ir[7]_i_1 
       (.I0(DOUTADOUT[7]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[7]),
        .O(s_command[7]));
  FDCE #(
    .INIT(1'b0)) 
    \s_ir_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(outreg_reg_2[0]),
        .Q(s_ir[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_ir_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_command[1]),
        .Q(s_ir[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_ir_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(outreg_reg_2[1]),
        .Q(s_ir[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_ir_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(outreg_reg_2[2]),
        .Q(\s_ir_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_ir_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_command[4]),
        .Q(s_ir[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_ir_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_command[5]),
        .Q(s_ir[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_ir_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_command[6]),
        .Q(s_ir[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_ir_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_command[7]),
        .Q(s_ir[7]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p0_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p0_i[0]),
        .PRE(reset),
        .Q(s_p0[0]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p0_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p0_i[1]),
        .PRE(reset),
        .Q(s_p0[1]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p0_i[2]),
        .PRE(reset),
        .Q(s_p0[2]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p0_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p0_i[3]),
        .PRE(reset),
        .Q(s_p0[3]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p0_i[4]),
        .PRE(reset),
        .Q(s_p0[4]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p0_i[5]),
        .PRE(reset),
        .Q(s_p0[5]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p0_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p0_i[6]),
        .PRE(reset),
        .Q(s_p0[6]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p0_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p0_i[7]),
        .PRE(reset),
        .Q(s_p0[7]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p1_i[0]),
        .PRE(reset),
        .Q(s_p1[0]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p1_i[1]),
        .PRE(reset),
        .Q(s_p1[1]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p1_i[2]),
        .PRE(reset),
        .Q(s_p1[2]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p1_i[3]),
        .PRE(reset),
        .Q(s_p1[3]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p1_i[4]),
        .PRE(reset),
        .Q(s_p1[4]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p1_i[5]),
        .PRE(reset),
        .Q(s_p1[5]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p1_i[6]),
        .PRE(reset),
        .Q(s_p1[6]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p1_i[7]),
        .PRE(reset),
        .Q(s_p1[7]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p2_i[0]),
        .PRE(reset),
        .Q(s_p2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p2_i[1]),
        .PRE(reset),
        .Q(s_p2[1]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p2_i[2]),
        .PRE(reset),
        .Q(s_p2[2]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p2_i[3]),
        .PRE(reset),
        .Q(s_p2[3]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p2_i[4]),
        .PRE(reset),
        .Q(s_p2[4]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p2_i[5]),
        .PRE(reset),
        .Q(s_p2[5]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p2_i[6]),
        .PRE(reset),
        .Q(s_p2[6]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p2_i[7]),
        .PRE(reset),
        .Q(s_p2[7]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p3_i[0]),
        .PRE(reset),
        .Q(s_p3[0]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p3_i[1]),
        .PRE(reset),
        .Q(s_p3[1]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p3_i[2]),
        .PRE(reset),
        .Q(s_p3[2]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p3_i[3]),
        .PRE(reset),
        .Q(s_p3[3]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p3_i[4]),
        .PRE(reset),
        .Q(s_p3[4]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p3_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p3_i[5]),
        .PRE(reset),
        .Q(s_p3[5]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p3_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p3_i[6]),
        .PRE(reset),
        .Q(s_p3[6]));
  FDPE #(
    .INIT(1'b1)) 
    \s_p3_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p3_i[7]),
        .PRE(reset),
        .Q(s_p3[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \s_preadr[0]_i_1 
       (.I0(\s_preadr[3]_i_5_n_0 ),
        .I1(\s_preadr[6]_i_3_n_0 ),
        .I2(\s_preadr[0]_i_2_n_0 ),
        .I3(s_adr_mux[3]),
        .I4(\s_preadr[0]_i_3_n_0 ),
        .O(reset_1));
  LUT6 #(
    .INIT(64'hFFF044FF00F044FF)) 
    \s_preadr[0]_i_2 
       (.I0(reset),
        .I1(DOUTADOUT[0]),
        .I2(sp[0]),
        .I3(s_adr_mux[1]),
        .I4(s_adr_mux[0]),
        .I5(mem0_reg_bram_0_i_21_n_0),
        .O(\s_preadr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FEE00EEFFCC00CC)) 
    \s_preadr[0]_i_3 
       (.I0(s_reg_data[0]),
        .I1(\s_preadr[0]_i_4_n_0 ),
        .I2(sp[0]),
        .I3(s_adr_mux[2]),
        .I4(s_adr_mux[1]),
        .I5(s_adr_mux[0]),
        .O(\s_preadr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD5D5D5D5D5FFD5D5)) 
    \s_preadr[0]_i_4 
       (.I0(\s_preadr[6]_i_4_n_0 ),
        .I1(\s_help_reg[7]_1 [0]),
        .I2(s_adr_mux[1]),
        .I3(\s_preadr[7]_i_6_n_0 ),
        .I4(DOUTADOUT[0]),
        .I5(reset),
        .O(\s_preadr[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAC0FACF0AC00ACF)) 
    \s_preadr[1]_i_1 
       (.I0(\s_preadr[1]_i_2_n_0 ),
        .I1(\s_preadr[1]_i_3_n_0 ),
        .I2(s_adr_mux[2]),
        .I3(s_adr_mux[3]),
        .I4(\s_preadr[6]_i_4_n_0 ),
        .I5(\s_preadr[1]_i_4_n_0 ),
        .O(reset_0));
  LUT6 #(
    .INIT(64'hFFFFF404F0F0F404)) 
    \s_preadr[1]_i_2 
       (.I0(reset),
        .I1(DOUTADOUT[1]),
        .I2(s_adr_mux[1]),
        .I3(\s_help_reg[7]_1 [1]),
        .I4(s_adr_mux[0]),
        .I5(s_reg_data[1]),
        .O(\s_preadr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF044FF00F044FF)) 
    \s_preadr[1]_i_3 
       (.I0(reset),
        .I1(DOUTADOUT[1]),
        .I2(sp[1]),
        .I3(s_adr_mux[1]),
        .I4(s_adr_mux[0]),
        .I5(mem0_reg_bram_0_i_20_n_0),
        .O(\s_preadr[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEFEEE)) 
    \s_preadr[1]_i_4 
       (.I0(\s_preadr[6]_i_2_n_0 ),
        .I1(\s_preadr[2]_i_5_n_0 ),
        .I2(s_adr_mux[1]),
        .I3(sp[0]),
        .I4(sp[1]),
        .O(\s_preadr[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \s_preadr[2]_i_1 
       (.I0(\s_preadr[2]_i_2_n_0 ),
        .I1(\s_preadr[2]_i_3_n_0 ),
        .I2(\s_preadr[2]_i_4_n_0 ),
        .I3(\s_preadr[2]_i_5_n_0 ),
        .I4(\s_preadr[3]_i_6_n_0 ),
        .I5(\s_preadr[2]_i_6_n_0 ),
        .O(\s_help_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAA08A8AAAA08080)) 
    \s_preadr[2]_i_2 
       (.I0(\s_preadr[3]_i_2_n_0 ),
        .I1(s_reg_data[2]),
        .I2(s_adr_mux[0]),
        .I3(\s_help_reg[7]_1 [2]),
        .I4(s_adr_mux[1]),
        .I5(s_rom_data[2]),
        .O(\s_preadr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A0A80AA800A)) 
    \s_preadr[2]_i_3 
       (.I0(\s_preadr[6]_i_3_n_0 ),
        .I1(mem0_reg_bram_0_i_19_n_0),
        .I2(s_adr_mux[0]),
        .I3(s_adr_mux[1]),
        .I4(sp[2]),
        .I5(s_rom_data[2]),
        .O(\s_preadr[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s_preadr[2]_i_4 
       (.I0(s_adr_mux[3]),
        .I1(s_adr_mux[2]),
        .O(\s_preadr[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_preadr[2]_i_5 
       (.I0(s_adr_mux[1]),
        .I1(s_adr_mux[0]),
        .O(\s_preadr[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \s_preadr[2]_i_6 
       (.I0(sp[0]),
        .I1(sp[1]),
        .I2(sp[2]),
        .O(\s_preadr[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \s_preadr[3]_i_1 
       (.I0(\s_preadr[3]_i_2_n_0 ),
        .I1(\s_preadr[3]_i_3_n_0 ),
        .I2(\s_preadr[3]_i_4_n_0 ),
        .I3(\s_preadr[3]_i_5_n_0 ),
        .I4(\s_preadr[3]_i_6_n_0 ),
        .I5(\s_preadr[3]_i_7_n_0 ),
        .O(\s_help_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_preadr[3]_i_2 
       (.I0(s_adr_mux[3]),
        .I1(s_adr_mux[2]),
        .O(\s_preadr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \s_preadr[3]_i_3 
       (.I0(s_rom_data[3]),
        .I1(\s_preadr[7]_i_6_n_0 ),
        .I2(\s_preadr[2]_i_5_n_0 ),
        .I3(\s_help_reg[7]_1 [3]),
        .I4(s_reg_data[3]),
        .I5(\s_preadr[6]_i_2_n_0 ),
        .O(\s_preadr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAA8A0A80AA800A)) 
    \s_preadr[3]_i_4 
       (.I0(\s_preadr[6]_i_3_n_0 ),
        .I1(mem0_reg_bram_0_i_18_n_0),
        .I2(s_adr_mux[0]),
        .I3(s_adr_mux[1]),
        .I4(sp[3]),
        .I5(\psw_reg_n_0_[3] ),
        .O(\s_preadr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_preadr[3]_i_5 
       (.I0(\s_preadr[2]_i_4_n_0 ),
        .I1(\s_preadr[7]_i_6_n_0 ),
        .O(\s_preadr[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_preadr[3]_i_6 
       (.I0(\s_preadr[4]_i_4_n_0 ),
        .I1(s_adr_mux[3]),
        .O(\s_preadr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \s_preadr[3]_i_7 
       (.I0(sp[1]),
        .I1(sp[0]),
        .I2(sp[2]),
        .I3(sp[3]),
        .O(\s_preadr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA888A888A888)) 
    \s_preadr[4]_i_1 
       (.I0(s_adr_mux[3]),
        .I1(\s_preadr[4]_i_2_n_0 ),
        .I2(\s_preadr[4]_i_3_n_0 ),
        .I3(\s_preadr[4]_i_4_n_0 ),
        .I4(\s_preadr[4]_i_5_n_0 ),
        .I5(\s_preadr[6]_i_3_n_0 ),
        .O(\state_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h55555E0E50505E0E)) 
    \s_preadr[4]_i_2 
       (.I0(s_adr_mux[2]),
        .I1(s_rom_data[4]),
        .I2(s_adr_mux[1]),
        .I3(\s_help_reg[7]_1 [4]),
        .I4(s_adr_mux[0]),
        .I5(s_reg_data[4]),
        .O(\s_preadr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_preadr[4]_i_3 
       (.I0(sp[2]),
        .I1(sp[0]),
        .I2(sp[1]),
        .I3(sp[3]),
        .I4(sp[4]),
        .O(\s_preadr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_preadr[4]_i_4 
       (.I0(s_adr_mux[2]),
        .I1(\s_preadr[6]_i_4_n_0 ),
        .O(\s_preadr[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \s_preadr[4]_i_5 
       (.I0(\s_preadr[2]_i_5_n_0 ),
        .I1(\psw_reg_n_0_[4] ),
        .I2(\s_preadr[6]_i_2_n_0 ),
        .I3(sp[4]),
        .I4(\s_preadr[6]_i_4_n_0 ),
        .I5(mem0_reg_bram_0_i_17_n_0),
        .O(\s_preadr[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80F08080)) 
    \s_preadr[5]_i_1 
       (.I0(sp[5]),
        .I1(\s_preadr[6]_i_2_n_0 ),
        .I2(\s_preadr[6]_i_3_n_0 ),
        .I3(\s_preadr[6]_i_4_n_0 ),
        .I4(\s_preadr_reg[5]_i_2_n_0 ),
        .I5(\s_preadr[5]_i_3_n_0 ),
        .O(\sp_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h73FF40CC00000000)) 
    \s_preadr[5]_i_3 
       (.I0(\s_preadr[6]_i_4_n_0 ),
        .I1(s_adr_mux[2]),
        .I2(\s_preadr[5]_i_6_n_0 ),
        .I3(\s_preadr[7]_i_6_n_0 ),
        .I4(\s_preadr[5]_i_7_n_0 ),
        .I5(s_adr_mux[3]),
        .O(\s_preadr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s_preadr[5]_i_4 
       (.I0(s_r0_b2__0[5]),
        .I1(s_r0_b3__0[5]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r0_b0__0[5]),
        .I5(s_r0_b1__0[5]),
        .O(\s_preadr[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s_preadr[5]_i_5 
       (.I0(s_r1_b2__0[5]),
        .I1(s_r1_b3__0[5]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r1_b0__0[5]),
        .I5(s_r1_b1__0[5]),
        .O(\s_preadr[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_preadr[5]_i_6 
       (.I0(sp[3]),
        .I1(sp[1]),
        .I2(sp[0]),
        .I3(sp[2]),
        .I4(sp[4]),
        .I5(sp[5]),
        .O(\s_preadr[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \s_preadr[5]_i_7 
       (.I0(s_rom_data[5]),
        .I1(\s_preadr[7]_i_6_n_0 ),
        .I2(\s_preadr[2]_i_5_n_0 ),
        .I3(\s_help_reg[7]_1 [5]),
        .I4(s_reg_data[5]),
        .I5(\s_preadr[6]_i_2_n_0 ),
        .O(\s_preadr[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80F08080)) 
    \s_preadr[6]_i_1 
       (.I0(sp[6]),
        .I1(\s_preadr[6]_i_2_n_0 ),
        .I2(\s_preadr[6]_i_3_n_0 ),
        .I3(\s_preadr[6]_i_4_n_0 ),
        .I4(\s_preadr_reg[6]_i_5_n_0 ),
        .I5(\s_preadr[6]_i_6_n_0 ),
        .O(\sp_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s_preadr[6]_i_10 
       (.I0(\s_preadr[7]_i_20_n_0 ),
        .I1(sp[6]),
        .O(\s_preadr[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF404F0F0F404)) 
    \s_preadr[6]_i_11 
       (.I0(reset),
        .I1(DOUTADOUT[6]),
        .I2(s_adr_mux[1]),
        .I3(\s_help_reg[7]_1 [6]),
        .I4(s_adr_mux[0]),
        .I5(s_reg_data[6]),
        .O(\s_preadr[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_preadr[6]_i_2 
       (.I0(s_adr_mux[0]),
        .I1(s_adr_mux[1]),
        .O(\s_preadr[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_preadr[6]_i_3 
       (.I0(s_adr_mux[2]),
        .I1(s_adr_mux[3]),
        .O(\s_preadr[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \s_preadr[6]_i_4 
       (.I0(s_adr_mux[1]),
        .I1(s_adr_mux[0]),
        .O(\s_preadr[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h73FF40CC00000000)) 
    \s_preadr[6]_i_6 
       (.I0(\s_preadr[6]_i_4_n_0 ),
        .I1(s_adr_mux[2]),
        .I2(\s_preadr[6]_i_10_n_0 ),
        .I3(\s_preadr[7]_i_6_n_0 ),
        .I4(\s_preadr[6]_i_11_n_0 ),
        .I5(s_adr_mux[3]),
        .O(\s_preadr[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \s_preadr[6]_i_7 
       (.I0(DOUTADOUT[0]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[0]),
        .O(outreg_reg_4));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s_preadr[6]_i_8 
       (.I0(s_r0_b2__0[6]),
        .I1(s_r0_b3__0[6]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r0_b0__0[6]),
        .I5(s_r0_b1__0[6]),
        .O(\s_preadr[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s_preadr[6]_i_9 
       (.I0(s_r1_b2__0[6]),
        .I1(s_r1_b3__0[6]),
        .I2(\psw_reg_n_0_[4] ),
        .I3(\psw_reg_n_0_[3] ),
        .I4(s_r1_b0__0[6]),
        .I5(s_r1_b1__0[6]),
        .O(\s_preadr[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \s_preadr[7]_i_1 
       (.I0(\s_preadr[7]_i_2_n_0 ),
        .I1(\s_preadr[7]_i_3_n_0 ),
        .I2(s_adr_mux[2]),
        .I3(s_adr_mux[3]),
        .I4(\s_preadr[7]_i_6_n_0 ),
        .I5(\s_preadr[7]_i_7_n_0 ),
        .O(L));
  LUT3 #(
    .INIT(8'h78)) 
    \s_preadr[7]_i_10 
       (.I0(\s_preadr[7]_i_20_n_0 ),
        .I1(sp[6]),
        .I2(sp[7]),
        .O(\s_preadr[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \s_preadr[7]_i_103 
       (.I0(\i_/s_preadr[7]_i_68 ),
        .I1(ip[1]),
        .I2(\tcon_reg[0][1]_1 ),
        .I3(ie[1]),
        .I4(s_tf0),
        .I5(\i_/s_preadr[7]_i_102 ),
        .O(\ip_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hBFBF8080BF80BF80)) 
    \s_preadr[7]_i_120 
       (.I0(\i_/s_preadr[7]_i_102 ),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/s_preadr[7]_i_102_0 ),
        .I4(\i_/s_preadr[7]_i_102_1 ),
        .I5(ip[4]),
        .O(\tcon_reg[0][1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF404F0F0F404)) 
    \s_preadr[7]_i_2 
       (.I0(reset),
        .I1(DOUTADOUT[7]),
        .I2(s_adr_mux[1]),
        .I3(\s_help_reg[7]_1 [7]),
        .I4(s_adr_mux[0]),
        .I5(s_reg_data[7]),
        .O(\s_preadr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_preadr[7]_i_20 
       (.I0(sp[5]),
        .I1(sp[3]),
        .I2(sp[1]),
        .I3(sp[0]),
        .I4(sp[2]),
        .I5(sp[4]),
        .O(\s_preadr[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_preadr[7]_i_3 
       (.I0(\s_preadr[6]_i_4_n_0 ),
        .I1(\s_preadr[7]_i_10_n_0 ),
        .O(\s_preadr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_preadr[7]_i_6 
       (.I0(s_adr_mux[1]),
        .I1(s_adr_mux[0]),
        .O(\s_preadr[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    \s_preadr[7]_i_7 
       (.I0(\s_preadr[7]_i_6_n_0 ),
        .I1(sp[7]),
        .I2(s_adr_mux[1]),
        .I3(\s_preadr[6]_i_4_n_0 ),
        .I4(mem0_reg_bram_0_i_15_n_0),
        .O(\s_preadr[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFBF8080BF80BF80)) 
    \s_preadr[7]_i_86 
       (.I0(\i_/s_preadr[7]_i_49 ),
        .I1(s_ie0),
        .I2(ie[0]),
        .I3(\i_/s_preadr[7]_i_49_0 ),
        .I4(\i_/s_preadr[7]_i_49_1 ),
        .I5(ip[4]),
        .O(\tcon_reg[0][1]_2 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_preadr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(reset_1),
        .Q(\s_preadr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_preadr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(reset_0),
        .Q(\s_preadr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_preadr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help_reg[2]_0 ),
        .Q(\s_preadr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_preadr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_help_reg[3]_0 ),
        .Q(\s_preadr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_preadr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\state_reg[2]_4 ),
        .Q(\s_preadr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_preadr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\sp_reg[5]_0 ),
        .Q(\s_preadr_reg_n_0_[5] ));
  MUXF7 \s_preadr_reg[5]_i_2 
       (.I0(\s_preadr[5]_i_4_n_0 ),
        .I1(\s_preadr[5]_i_5_n_0 ),
        .O(\s_preadr_reg[5]_i_2_n_0 ),
        .S(outreg_reg_4));
  FDCE #(
    .INIT(1'b0)) 
    \s_preadr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\sp_reg[6]_0 ),
        .Q(\s_preadr_reg_n_0_[6] ));
  MUXF7 \s_preadr_reg[6]_i_5 
       (.I0(\s_preadr[6]_i_8_n_0 ),
        .I1(\s_preadr[6]_i_9_n_0 ),
        .O(\s_preadr_reg[6]_i_5_n_0 ),
        .S(outreg_reg_4));
  FDCE #(
    .INIT(1'b0)) 
    \s_preadr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(L),
        .Q(p_0_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \s_r0_b0[7]_i_1 
       (.I0(\s_r0_b0[7]_i_2_n_0 ),
        .I1(\s_r0_b0[7]_i_3_n_0 ),
        .I2(\s_r0_b0[7]_i_4_n_0 ),
        .I3(\s_r0_b0[7]_i_5_n_0 ),
        .I4(\s_r0_b0[7]_i_6_n_0 ),
        .O(\s_r0_b0[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \s_r0_b0[7]_i_2 
       (.I0(s_regs_wr_en[1]),
        .I1(s_regs_wr_en[2]),
        .O(\s_r0_b0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_r0_b0[7]_i_3 
       (.I0(\sp_reg[5]_0 ),
        .I1(\state_reg[2]_4 ),
        .O(\s_r0_b0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_r0_b0[7]_i_4 
       (.I0(\sp_reg[6]_0 ),
        .I1(L),
        .O(\s_r0_b0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_r0_b0[7]_i_5 
       (.I0(reset_0),
        .I1(reset_1),
        .O(\s_r0_b0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s_r0_b0[7]_i_6 
       (.I0(\p0[7]_i_14_n_0 ),
        .I1(L),
        .O(\s_r0_b0[7]_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b0_reg[0] 
       (.C(clk),
        .CE(\s_r0_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(s_r0_b0__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b0_reg[1] 
       (.C(clk),
        .CE(\s_r0_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(s_r0_b0__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b0_reg[2] 
       (.C(clk),
        .CE(\s_r0_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(s_r0_b0__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b0_reg[3] 
       (.C(clk),
        .CE(\s_r0_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(s_r0_b0__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b0_reg[4] 
       (.C(clk),
        .CE(\s_r0_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(s_r0_b0__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b0_reg[5] 
       (.C(clk),
        .CE(\s_r0_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(s_r0_b0__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b0_reg[6] 
       (.C(clk),
        .CE(\s_r0_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(s_r0_b0__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b0_reg[7] 
       (.C(clk),
        .CE(\s_r0_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(s_r0_b0__0[7]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \s_r0_b1[7]_i_1 
       (.I0(\s_r0_b0[7]_i_2_n_0 ),
        .I1(\s_r0_b0[7]_i_3_n_0 ),
        .I2(\s_r0_b0[7]_i_4_n_0 ),
        .I3(\s_r0_b1[7]_i_2_n_0 ),
        .I4(\dpl[7]_i_4_n_0 ),
        .I5(reset_0),
        .O(\s_r0_b1[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_r0_b1[7]_i_2 
       (.I0(\s_help_reg[3]_0 ),
        .I1(L),
        .O(\s_r0_b1[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b1_reg[0] 
       (.C(clk),
        .CE(\s_r0_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(s_r0_b1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b1_reg[1] 
       (.C(clk),
        .CE(\s_r0_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(s_r0_b1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b1_reg[2] 
       (.C(clk),
        .CE(\s_r0_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(s_r0_b1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b1_reg[3] 
       (.C(clk),
        .CE(\s_r0_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(s_r0_b1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b1_reg[4] 
       (.C(clk),
        .CE(\s_r0_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(s_r0_b1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b1_reg[5] 
       (.C(clk),
        .CE(\s_r0_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(s_r0_b1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b1_reg[6] 
       (.C(clk),
        .CE(\s_r0_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(s_r0_b1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b1_reg[7] 
       (.C(clk),
        .CE(\s_r0_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(s_r0_b1__0[7]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s_r0_b2[7]_i_1 
       (.I0(L),
        .I1(\s_r0_b0[7]_i_2_n_0 ),
        .I2(\s_r0_b0[7]_i_4_n_0 ),
        .I3(\s_r0_b2[7]_i_2_n_0 ),
        .I4(\s_r0_b2[7]_i_3_n_0 ),
        .O(\s_r0_b2[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_r0_b2[7]_i_2 
       (.I0(\sp_reg[5]_0 ),
        .I1(reset_1),
        .O(\s_r0_b2[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \s_r0_b2[7]_i_3 
       (.I0(\state_reg[2]_4 ),
        .I1(reset_0),
        .I2(\p0[7]_i_14_n_0 ),
        .O(\s_r0_b2[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b2_reg[0] 
       (.C(clk),
        .CE(\s_r0_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(s_r0_b2__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b2_reg[1] 
       (.C(clk),
        .CE(\s_r0_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(s_r0_b2__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b2_reg[2] 
       (.C(clk),
        .CE(\s_r0_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(s_r0_b2__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b2_reg[3] 
       (.C(clk),
        .CE(\s_r0_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(s_r0_b2__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b2_reg[4] 
       (.C(clk),
        .CE(\s_r0_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(s_r0_b2__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b2_reg[5] 
       (.C(clk),
        .CE(\s_r0_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(s_r0_b2__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b2_reg[6] 
       (.C(clk),
        .CE(\s_r0_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(s_r0_b2__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b2_reg[7] 
       (.C(clk),
        .CE(\s_r0_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(s_r0_b2__0[7]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \s_r0_b3[7]_i_1 
       (.I0(\state_reg[2]_4 ),
        .I1(\s_r0_b0[7]_i_2_n_0 ),
        .I2(\dpl[7]_i_4_n_0 ),
        .I3(\s_r0_b1[7]_i_2_n_0 ),
        .I4(\s_r1_b2[7]_i_2_n_0 ),
        .O(\s_r0_b3[7]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b3_reg[0] 
       (.C(clk),
        .CE(\s_r0_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(s_r0_b3__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b3_reg[1] 
       (.C(clk),
        .CE(\s_r0_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(s_r0_b3__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b3_reg[2] 
       (.C(clk),
        .CE(\s_r0_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(s_r0_b3__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b3_reg[3] 
       (.C(clk),
        .CE(\s_r0_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(s_r0_b3__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b3_reg[4] 
       (.C(clk),
        .CE(\s_r0_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(s_r0_b3__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b3_reg[5] 
       (.C(clk),
        .CE(\s_r0_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(s_r0_b3__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b3_reg[6] 
       (.C(clk),
        .CE(\s_r0_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(s_r0_b3__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r0_b3_reg[7] 
       (.C(clk),
        .CE(\s_r0_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(s_r0_b3__0[7]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \s_r1_b0[7]_i_1 
       (.I0(reset_0),
        .I1(reset_1),
        .I2(\s_r0_b0[7]_i_2_n_0 ),
        .I3(\s_r0_b0[7]_i_3_n_0 ),
        .I4(\s_r0_b0[7]_i_4_n_0 ),
        .I5(\s_r0_b0[7]_i_6_n_0 ),
        .O(\s_r1_b0[7]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b0_reg[0] 
       (.C(clk),
        .CE(\s_r1_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(s_r1_b0__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b0_reg[1] 
       (.C(clk),
        .CE(\s_r1_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(s_r1_b0__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b0_reg[2] 
       (.C(clk),
        .CE(\s_r1_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(s_r1_b0__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b0_reg[3] 
       (.C(clk),
        .CE(\s_r1_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(s_r1_b0__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b0_reg[4] 
       (.C(clk),
        .CE(\s_r1_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(s_r1_b0__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b0_reg[5] 
       (.C(clk),
        .CE(\s_r1_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(s_r1_b0__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b0_reg[6] 
       (.C(clk),
        .CE(\s_r1_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(s_r1_b0__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b0_reg[7] 
       (.C(clk),
        .CE(\s_r1_b0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(s_r1_b0__0[7]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \s_r1_b1[7]_i_1 
       (.I0(\s_r0_b0[7]_i_2_n_0 ),
        .I1(\s_r0_b0[7]_i_3_n_0 ),
        .I2(\s_r0_b0[7]_i_4_n_0 ),
        .I3(\s_r1_b1[7]_i_2_n_0 ),
        .I4(\s_r1_b1[7]_i_3_n_0 ),
        .I5(L),
        .O(\s_r1_b1[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s_r1_b1[7]_i_2 
       (.I0(reset_0),
        .I1(\s_help_reg[2]_0 ),
        .O(\s_r1_b1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \s_r1_b1[7]_i_3 
       (.I0(\s_help_reg[3]_0 ),
        .I1(reset_1),
        .O(\s_r1_b1[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b1_reg[0] 
       (.C(clk),
        .CE(\s_r1_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(s_r1_b1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b1_reg[1] 
       (.C(clk),
        .CE(\s_r1_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(s_r1_b1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b1_reg[2] 
       (.C(clk),
        .CE(\s_r1_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(s_r1_b1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b1_reg[3] 
       (.C(clk),
        .CE(\s_r1_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(s_r1_b1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b1_reg[4] 
       (.C(clk),
        .CE(\s_r1_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(s_r1_b1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b1_reg[5] 
       (.C(clk),
        .CE(\s_r1_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(s_r1_b1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b1_reg[6] 
       (.C(clk),
        .CE(\s_r1_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(s_r1_b1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b1_reg[7] 
       (.C(clk),
        .CE(\s_r1_b1[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(s_r1_b1__0[7]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \s_r1_b2[7]_i_1 
       (.I0(reset_1),
        .I1(\s_r0_b0[7]_i_2_n_0 ),
        .I2(\s_r0_b0[7]_i_6_n_0 ),
        .I3(\state_reg[2]_4 ),
        .I4(\s_r1_b2[7]_i_2_n_0 ),
        .O(\s_r1_b2[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s_r1_b2[7]_i_2 
       (.I0(reset_0),
        .I1(\s_r0_b0[7]_i_4_n_0 ),
        .I2(\sp_reg[5]_0 ),
        .O(\s_r1_b2[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b2_reg[0] 
       (.C(clk),
        .CE(\s_r1_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(s_r1_b2__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b2_reg[1] 
       (.C(clk),
        .CE(\s_r1_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(s_r1_b2__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b2_reg[2] 
       (.C(clk),
        .CE(\s_r1_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(s_r1_b2__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b2_reg[3] 
       (.C(clk),
        .CE(\s_r1_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(s_r1_b2__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b2_reg[4] 
       (.C(clk),
        .CE(\s_r1_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(s_r1_b2__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b2_reg[5] 
       (.C(clk),
        .CE(\s_r1_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(s_r1_b2__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b2_reg[6] 
       (.C(clk),
        .CE(\s_r1_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(s_r1_b2__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b2_reg[7] 
       (.C(clk),
        .CE(\s_r1_b2[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(s_r1_b2__0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_r1_b3[7]_i_1 
       (.I0(\s_r1_b3[7]_i_2_n_0 ),
        .I1(\state_reg[2]_4 ),
        .O(\s_r1_b3[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \s_r1_b3[7]_i_2 
       (.I0(L),
        .I1(\s_r0_b0[7]_i_4_n_0 ),
        .I2(\s_r1_b1[7]_i_2_n_0 ),
        .I3(\s_r0_b0[7]_i_2_n_0 ),
        .I4(\s_r1_b1[7]_i_3_n_0 ),
        .I5(\sp_reg[5]_0 ),
        .O(\s_r1_b3[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b3_reg[0] 
       (.C(clk),
        .CE(\s_r1_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(s_r1_b3__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b3_reg[1] 
       (.C(clk),
        .CE(\s_r1_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(s_r1_b3__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b3_reg[2] 
       (.C(clk),
        .CE(\s_r1_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(s_r1_b3__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b3_reg[3] 
       (.C(clk),
        .CE(\s_r1_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(s_r1_b3__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b3_reg[4] 
       (.C(clk),
        .CE(\s_r1_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(s_r1_b3__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b3_reg[5] 
       (.C(clk),
        .CE(\s_r1_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(s_r1_b3__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b3_reg[6] 
       (.C(clk),
        .CE(\s_r1_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(s_r1_b3__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_r1_b3_reg[7] 
       (.C(clk),
        .CE(\s_r1_b3[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(s_r1_b3__0[7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \s_recv_buf[7]_i_2 
       (.I0(\s_recv_buf_reg[7] ),
        .I1(\scon_reg[0][6]_0 ),
        .I2(\scon_reg[0][7]_0 ),
        .I3(all_rxd_i),
        .O(\s_recv_sh_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_recv_state[3]_i_12 
       (.I0(\scon_reg[0][4]_1 ),
        .I1(\scon_reg[0][0]_0 ),
        .O(\scon_reg[0][4]_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \s_reload[0][7]_i_1 
       (.I0(\s_r0_b0[7]_i_2_n_0 ),
        .I1(\state_reg[2]_4 ),
        .I2(L),
        .I3(\s_reload[0][7]_i_2_n_0 ),
        .I4(\dpl[7]_i_6_n_0 ),
        .I5(\s_help_reg[3]_0 ),
        .O(\s_reload[0][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s_reload[0][7]_i_2 
       (.I0(reset_0),
        .I1(\s_help_reg[2]_0 ),
        .O(\s_reload[0][7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_reload_reg[0][0] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(s_all_reload));
  FDCE #(
    .INIT(1'b0)) 
    \s_reload_reg[0][1] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(all_reload_o[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_reload_reg[0][2] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(all_reload_o[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_reload_reg[0][3] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(all_reload_o[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_reload_reg[0][4] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(all_reload_o[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_reload_reg[0][5] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(all_reload_o[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_reload_reg[0][6] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(all_reload_o[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_reload_reg[0][7] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(all_reload_o[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_ri_h1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_all_scon_out[0]),
        .Q(s_ri_h1));
  FDCE #(
    .INIT(1'b0)) 
    \s_ri_h2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_ri_h1),
        .Q(s_ri_h2));
  LUT3 #(
    .INIT(8'h38)) 
    s_rxd_ff0_i_6
       (.I0(\scon_reg[0][7]_0 ),
        .I1(\s_smodreg_reg[0]_0 ),
        .I2(\scon_reg[0][6]_0 ),
        .O(\scon_reg[0][7]_1 ));
  LUT5 #(
    .INIT(32'h5D5DFF5D)) 
    \s_rxpre_count[5]_i_1 
       (.I0(\scon_reg[0][6]_0 ),
        .I1(s_tf1_h1),
        .I2(s_tf1_h2),
        .I3(\s_rxpre_count_reg[5] ),
        .I4(s_det_ff0),
        .O(E));
  FDCE #(
    .INIT(1'b0)) 
    \s_smodreg_reg[0] 
       (.C(clk),
        .CE(\pcon[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(\s_smodreg_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_tf0_h1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(all_tf0_i),
        .Q(s_tf0_h1));
  FDCE #(
    .INIT(1'b0)) 
    \s_tf0_h2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_tf0_h1),
        .Q(s_tf0_h2));
  LUT3 #(
    .INIT(8'h01)) 
    s_tf0_i_2
       (.I0(\tmod_reg[0][6]_0 [0]),
        .I1(\tmod_reg[0][6]_0 [1]),
        .I2(s_tf0_reg),
        .O(\tmod_reg[0][0]_2 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_tf1_h1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(tf1_o),
        .Q(s_tf1_h1));
  FDCE #(
    .INIT(1'b0)) 
    \s_tf1_h2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_tf1_h1),
        .Q(s_tf1_h2));
  LUT2 #(
    .INIT(4'h8)) 
    s_tf1_i_3
       (.I0(\tmod_reg[0][6]_0 [1]),
        .I1(\tmod_reg[0][6]_0 [0]),
        .O(\tmod_reg[0][1]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_ti_h1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_all_scon_out[1]),
        .Q(s_ti_h1));
  FDCE #(
    .INIT(1'b0)) 
    \s_ti_h2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_ti_h1),
        .Q(s_ti_h2));
  LUT2 #(
    .INIT(4'h2)) 
    \s_tran_state[3]_i_12 
       (.I0(\scon_reg[0][7]_0 ),
        .I1(\s_tran_state[3]_i_8 ),
        .O(\scon_reg[0][7]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    s_txdm0_i_7
       (.I0(\scon_reg[0][7]_0 ),
        .I1(\scon_reg[0][6]_0 ),
        .O(\scon_reg[0][7]_2 ));
  LUT4 #(
    .INIT(16'hFF5D)) 
    \s_txpre_count[5]_i_1 
       (.I0(\scon_reg[0][6]_0 ),
        .I1(s_tf1_h1),
        .I2(s_tf1_h2),
        .I3(all_trans_o),
        .O(\scon_reg[0][6]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_wt_reg[0][0] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(reset_1),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_wt_reg[0][1] 
       (.C(clk),
        .CE(\s_reload[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[2]_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sbuf_reg[0][0] 
       (.C(clk),
        .CE(\all_trans_o[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(all_sbuf_o[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sbuf_reg[0][1] 
       (.C(clk),
        .CE(\all_trans_o[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(all_sbuf_o[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sbuf_reg[0][2] 
       (.C(clk),
        .CE(\all_trans_o[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(all_sbuf_o[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sbuf_reg[0][3] 
       (.C(clk),
        .CE(\all_trans_o[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(all_sbuf_o[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sbuf_reg[0][4] 
       (.C(clk),
        .CE(\all_trans_o[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(all_sbuf_o[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sbuf_reg[0][5] 
       (.C(clk),
        .CE(\all_trans_o[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(all_sbuf_o[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sbuf_reg[0][6] 
       (.C(clk),
        .CE(\all_trans_o[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(all_sbuf_o[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sbuf_reg[0][7] 
       (.C(clk),
        .CE(\all_trans_o[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(all_sbuf_o[7]));
  LUT6 #(
    .INIT(64'hFAFBFAEAAAAAAAAA)) 
    \scon[0][0]_i_1 
       (.I0(\scon[0][0]_i_2_n_0 ),
        .I1(\tcon[0][7]_i_5_n_0 ),
        .I2(p_0_in15_in[0]),
        .I3(\scon[0][0]_i_4_n_0 ),
        .I4(s_bdata),
        .I5(\tcon[0][7]_i_7_n_0 ),
        .O(\scon[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF40E040)) 
    \scon[0][0]_i_2 
       (.I0(\scon[0][1]_i_6_n_0 ),
        .I1(\state_reg[2]_5 ),
        .I2(\dpl[7]_i_3_n_0 ),
        .I3(p_0_in15_in[0]),
        .I4(\tcon[0][7]_i_2_n_0 ),
        .O(\scon[0][0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \scon[0][0]_i_3 
       (.I0(s_ri_h2),
        .I1(s_ri_h1),
        .I2(\scon_reg[0][0]_0 ),
        .O(p_0_in15_in[0]));
  LUT3 #(
    .INIT(8'hEF)) 
    \scon[0][0]_i_4 
       (.I0(\dpl[7]_i_6_n_0 ),
        .I1(\ssel[7]_i_2_n_0 ),
        .I2(\p0[0]_i_3_n_0 ),
        .O(\scon[0][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFBFAEAAAAAAAAA)) 
    \scon[0][1]_i_1 
       (.I0(\scon[0][1]_i_2_n_0 ),
        .I1(\tcon[0][7]_i_5_n_0 ),
        .I2(p_0_in15_in[1]),
        .I3(\scon[0][1]_i_4_n_0 ),
        .I4(s_bdata),
        .I5(\tcon[0][7]_i_7_n_0 ),
        .O(\scon[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF40E040)) 
    \scon[0][1]_i_2 
       (.I0(\scon[0][1]_i_6_n_0 ),
        .I1(\state_reg[2]_3 ),
        .I2(\dpl[7]_i_3_n_0 ),
        .I3(p_0_in15_in[1]),
        .I4(\tcon[0][7]_i_2_n_0 ),
        .O(\scon[0][1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \scon[0][1]_i_3 
       (.I0(s_ti_h2),
        .I1(s_ti_h1),
        .I2(s_ti),
        .O(p_0_in15_in[1]));
  LUT3 #(
    .INIT(8'hEF)) 
    \scon[0][1]_i_4 
       (.I0(\dpl[7]_i_6_n_0 ),
        .I1(\ssel[7]_i_2_n_0 ),
        .I2(\p0[1]_i_3_n_0 ),
        .O(\scon[0][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \scon[0][1]_i_5 
       (.I0(\psw[6]_i_17_n_0 ),
        .I1(\psw[6]_i_16_n_0 ),
        .I2(\psw[6]_i_15_n_0 ),
        .I3(s_bdata_mux[3]),
        .I4(s_bdata_mux[2]),
        .O(s_bdata));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \scon[0][1]_i_6 
       (.I0(\ssel[7]_i_2_n_0 ),
        .I1(\s_r0_b2[7]_i_2_n_0 ),
        .I2(\tcon[0][7]_i_13_n_0 ),
        .I3(reset_0),
        .I4(L),
        .O(\scon[0][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
    \scon[0][2]_i_1 
       (.I0(\state_reg[2]_1 ),
        .I1(\tcon[0][6]_i_2_n_0 ),
        .I2(\psw[6]_i_4_n_0 ),
        .I3(\p0[2]_i_3_n_0 ),
        .I4(\scon[0][2]_i_2_n_0 ),
        .I5(\scon_reg_n_0_[0][2] ),
        .O(\scon[0][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \scon[0][2]_i_2 
       (.I0(\gprbit[3][7]_i_2_n_0 ),
        .I1(\p0[2]_i_3_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\scon[0][7]_i_3_n_0 ),
        .O(\scon[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \scon[0][3]_i_1 
       (.I0(\psw[6]_i_4_n_0 ),
        .I1(\p0[3]_i_3_n_0 ),
        .I2(\state_reg[2]_2 ),
        .I3(\tcon[0][6]_i_2_n_0 ),
        .I4(\scon[0][3]_i_2_n_0 ),
        .I5(\scon_reg[0][3]_0 ),
        .O(\scon[0][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \scon[0][3]_i_2 
       (.I0(\gprbit[3][7]_i_2_n_0 ),
        .I1(\p0[3]_i_3_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\scon[0][7]_i_3_n_0 ),
        .O(\scon[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
    \scon[0][4]_i_1 
       (.I0(\s_help_reg[4]_0 ),
        .I1(\tcon[0][6]_i_2_n_0 ),
        .I2(\psw[6]_i_4_n_0 ),
        .I3(\p0[4]_i_3_n_0 ),
        .I4(\scon[0][4]_i_2_n_0 ),
        .I5(\scon_reg[0][4]_1 ),
        .O(\scon[0][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \scon[0][4]_i_2 
       (.I0(\gprbit[3][7]_i_2_n_0 ),
        .I1(\p0[4]_i_3_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\scon[0][7]_i_3_n_0 ),
        .O(\scon[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \scon[0][5]_i_1 
       (.I0(\psw[6]_i_4_n_0 ),
        .I1(\p0[5]_i_3_n_0 ),
        .I2(\s_help_reg[5]_0 ),
        .I3(\tcon[0][6]_i_2_n_0 ),
        .I4(\scon[0][5]_i_2_n_0 ),
        .I5(\scon_reg[0][5]_0 ),
        .O(\scon[0][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \scon[0][5]_i_2 
       (.I0(\gprbit[3][7]_i_2_n_0 ),
        .I1(\p0[5]_i_3_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\scon[0][7]_i_3_n_0 ),
        .O(\scon[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
    \scon[0][6]_i_1 
       (.I0(\s_help_reg[6]_0 ),
        .I1(\tcon[0][6]_i_2_n_0 ),
        .I2(\psw[6]_i_4_n_0 ),
        .I3(\p0[6]_i_3_n_0 ),
        .I4(\scon[0][6]_i_2_n_0 ),
        .I5(\scon_reg[0][6]_0 ),
        .O(\scon[0][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \scon[0][6]_i_2 
       (.I0(\gprbit[3][7]_i_2_n_0 ),
        .I1(\p0[6]_i_3_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\scon[0][7]_i_3_n_0 ),
        .O(\scon[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \scon[0][7]_i_1 
       (.I0(\psw[6]_i_4_n_0 ),
        .I1(\p0[7]_i_5_n_0 ),
        .I2(\s_help_reg[7]_0 ),
        .I3(\tcon[0][6]_i_2_n_0 ),
        .I4(\scon[0][7]_i_2_n_0 ),
        .I5(\scon_reg[0][7]_0 ),
        .O(\scon[0][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \scon[0][7]_i_2 
       (.I0(\gprbit[3][7]_i_2_n_0 ),
        .I1(\p0[7]_i_5_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\scon[0][7]_i_3_n_0 ),
        .O(\scon[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \scon[0][7]_i_3 
       (.I0(reset_0),
        .I1(\ssel[7]_i_2_n_0 ),
        .I2(\s_r0_b2[7]_i_2_n_0 ),
        .I3(\tcon[0][7]_i_13_n_0 ),
        .I4(L),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\scon[0][7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \scon_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\scon[0][0]_i_1_n_0 ),
        .Q(\scon_reg[0][0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \scon_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\scon[0][1]_i_1_n_0 ),
        .Q(s_ti));
  FDCE #(
    .INIT(1'b0)) 
    \scon_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\scon[0][2]_i_1_n_0 ),
        .Q(\scon_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \scon_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\scon[0][3]_i_1_n_0 ),
        .Q(\scon_reg[0][3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \scon_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\scon[0][4]_i_1_n_0 ),
        .Q(\scon_reg[0][4]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \scon_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\scon[0][5]_i_1_n_0 ),
        .Q(\scon_reg[0][5]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \scon_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\scon[0][6]_i_1_n_0 ),
        .Q(\scon_reg[0][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \scon_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\scon[0][7]_i_1_n_0 ),
        .Q(\scon_reg[0][7]_0 ));
  LUT6 #(
    .INIT(64'h02AA0000FEAAFFFF)) 
    \sp[0]_i_1 
       (.I0(\state_reg[2]_5 ),
        .I1(\sp[0]_i_2_n_0 ),
        .I2(p_9_in),
        .I3(s_regs_wr_en[0]),
        .I4(s_regs_wr_en[2]),
        .I5(sp[0]),
        .O(\sp[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sp[0]_i_2 
       (.I0(\sp[7]_i_18_n_0 ),
        .I1(\sp[7]_i_4_n_0 ),
        .O(\sp[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F2F0FFF0F0F0)) 
    \sp[1]_i_1 
       (.I0(s_regs_wr_en[0]),
        .I1(p_9_in),
        .I2(\sp[1]_i_2_n_0 ),
        .I3(s_regs_wr_en[2]),
        .I4(\sp[1]_i_3_n_0 ),
        .I5(\sp[1]_i_4_n_0 ),
        .O(\sp[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000FF01EE1)) 
    \sp[1]_i_2 
       (.I0(\sp[7]_i_15_n_0 ),
        .I1(\sp[7]_i_16_n_0 ),
        .I2(sp[1]),
        .I3(sp[0]),
        .I4(p_9_in),
        .I5(s_regs_wr_en[2]),
        .O(\sp[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h60FF6000)) 
    \sp[1]_i_3 
       (.I0(sp[0]),
        .I1(sp[1]),
        .I2(p_9_in),
        .I3(s_regs_wr_en[0]),
        .I4(\state_reg[2]_3 ),
        .O(\sp[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2552FFFF25522552)) 
    \sp[1]_i_4 
       (.I0(\sp[7]_i_18_n_0 ),
        .I1(\sp[7]_i_4_n_0 ),
        .I2(sp[1]),
        .I3(sp[0]),
        .I4(\sp[0]_i_2_n_0 ),
        .I5(\state_reg[2]_3 ),
        .O(\sp[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F2F0FFF0F0F0)) 
    \sp[2]_i_1 
       (.I0(s_regs_wr_en[0]),
        .I1(p_9_in),
        .I2(\sp[2]_i_2_n_0 ),
        .I3(s_regs_wr_en[2]),
        .I4(\sp[2]_i_3_n_0 ),
        .I5(\sp[2]_i_4_n_0 ),
        .O(\sp[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCDC8)) 
    \sp[2]_i_2 
       (.I0(\sp[7]_i_15_n_0 ),
        .I1(\s_preadr[2]_i_6_n_0 ),
        .I2(\sp[7]_i_16_n_0 ),
        .I3(\sp[2]_i_5_n_0 ),
        .I4(p_9_in),
        .I5(s_regs_wr_en[2]),
        .O(\sp[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7800FFFF78000000)) 
    \sp[2]_i_3 
       (.I0(sp[0]),
        .I1(sp[1]),
        .I2(sp[2]),
        .I3(p_9_in),
        .I4(s_regs_wr_en[0]),
        .I5(\state_reg[2]_1 ),
        .O(\sp[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF6AA96A006AA96A)) 
    \sp[2]_i_4 
       (.I0(sp[2]),
        .I1(sp[1]),
        .I2(sp[0]),
        .I3(\sp[7]_i_18_n_0 ),
        .I4(\sp[7]_i_4_n_0 ),
        .I5(\state_reg[2]_1 ),
        .O(\sp[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \sp[2]_i_5 
       (.I0(sp[1]),
        .I1(sp[0]),
        .I2(sp[2]),
        .O(\sp[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F2F0FFF0F0F0)) 
    \sp[3]_i_1 
       (.I0(s_regs_wr_en[0]),
        .I1(p_9_in),
        .I2(\sp[3]_i_2_n_0 ),
        .I3(s_regs_wr_en[2]),
        .I4(\sp[3]_i_3_n_0 ),
        .I5(\sp[3]_i_4_n_0 ),
        .O(\sp[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCDC8)) 
    \sp[3]_i_2 
       (.I0(\sp[7]_i_15_n_0 ),
        .I1(\s_preadr[3]_i_7_n_0 ),
        .I2(\sp[7]_i_16_n_0 ),
        .I3(\sp[3]_i_5_n_0 ),
        .I4(p_9_in),
        .I5(s_regs_wr_en[2]),
        .O(\sp[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \sp[3]_i_3 
       (.I0(\s_preadr[3]_i_7_n_0 ),
        .I1(p_9_in),
        .I2(s_regs_wr_en[0]),
        .I3(\state_reg[2]_2 ),
        .O(\sp[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7250FFFF72507250)) 
    \sp[3]_i_4 
       (.I0(\sp[7]_i_18_n_0 ),
        .I1(\sp[7]_i_4_n_0 ),
        .I2(\s_preadr[3]_i_7_n_0 ),
        .I3(\sp[3]_i_5_n_0 ),
        .I4(\sp[0]_i_2_n_0 ),
        .I5(\state_reg[2]_2 ),
        .O(\sp[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \sp[3]_i_5 
       (.I0(sp[2]),
        .I1(sp[0]),
        .I2(sp[1]),
        .I3(sp[3]),
        .O(\sp[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F2F0FFF0F0F0)) 
    \sp[4]_i_1 
       (.I0(s_regs_wr_en[0]),
        .I1(p_9_in),
        .I2(\sp[4]_i_2_n_0 ),
        .I3(s_regs_wr_en[2]),
        .I4(\sp[4]_i_3_n_0 ),
        .I5(\sp[4]_i_4_n_0 ),
        .O(\sp[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCDC8)) 
    \sp[4]_i_2 
       (.I0(\sp[7]_i_15_n_0 ),
        .I1(\s_preadr[4]_i_3_n_0 ),
        .I2(\sp[7]_i_16_n_0 ),
        .I3(\sp[4]_i_5_n_0 ),
        .I4(p_9_in),
        .I5(s_regs_wr_en[2]),
        .O(\sp[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \sp[4]_i_3 
       (.I0(\s_preadr[4]_i_3_n_0 ),
        .I1(p_9_in),
        .I2(s_regs_wr_en[0]),
        .I3(\s_help_reg[4]_0 ),
        .O(\sp[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7250FFFF72507250)) 
    \sp[4]_i_4 
       (.I0(\sp[7]_i_18_n_0 ),
        .I1(\sp[7]_i_4_n_0 ),
        .I2(\s_preadr[4]_i_3_n_0 ),
        .I3(\sp[4]_i_5_n_0 ),
        .I4(\sp[0]_i_2_n_0 ),
        .I5(\s_help_reg[4]_0 ),
        .O(\sp[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sp[4]_i_5 
       (.I0(sp[3]),
        .I1(sp[1]),
        .I2(sp[0]),
        .I3(sp[2]),
        .I4(sp[4]),
        .O(\sp[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F2F0FFF0F0F0)) 
    \sp[5]_i_1 
       (.I0(s_regs_wr_en[0]),
        .I1(p_9_in),
        .I2(\sp[5]_i_2_n_0 ),
        .I3(s_regs_wr_en[2]),
        .I4(\sp[5]_i_3_n_0 ),
        .I5(\sp[5]_i_4_n_0 ),
        .O(\sp[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCDC8)) 
    \sp[5]_i_2 
       (.I0(\sp[7]_i_15_n_0 ),
        .I1(\s_preadr[5]_i_6_n_0 ),
        .I2(\sp[7]_i_16_n_0 ),
        .I3(\sp[5]_i_5_n_0 ),
        .I4(p_9_in),
        .I5(s_regs_wr_en[2]),
        .O(\sp[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \sp[5]_i_3 
       (.I0(\s_preadr[5]_i_6_n_0 ),
        .I1(p_9_in),
        .I2(s_regs_wr_en[0]),
        .I3(\s_help_reg[5]_0 ),
        .O(\sp[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7250FFFF72507250)) 
    \sp[5]_i_4 
       (.I0(\sp[7]_i_18_n_0 ),
        .I1(\sp[7]_i_4_n_0 ),
        .I2(\s_preadr[5]_i_6_n_0 ),
        .I3(\sp[5]_i_5_n_0 ),
        .I4(\sp[0]_i_2_n_0 ),
        .I5(\s_help_reg[5]_0 ),
        .O(\sp[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sp[5]_i_5 
       (.I0(sp[4]),
        .I1(sp[2]),
        .I2(sp[0]),
        .I3(sp[1]),
        .I4(sp[3]),
        .I5(sp[5]),
        .O(\sp[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F2F0FFF0F0F0)) 
    \sp[6]_i_1 
       (.I0(s_regs_wr_en[0]),
        .I1(p_9_in),
        .I2(\sp[6]_i_2_n_0 ),
        .I3(s_regs_wr_en[2]),
        .I4(\sp[6]_i_3_n_0 ),
        .I5(\sp[6]_i_4_n_0 ),
        .O(\sp[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCDC8)) 
    \sp[6]_i_2 
       (.I0(\sp[7]_i_15_n_0 ),
        .I1(\s_preadr[6]_i_10_n_0 ),
        .I2(\sp[7]_i_16_n_0 ),
        .I3(\sp[6]_i_5_n_0 ),
        .I4(p_9_in),
        .I5(s_regs_wr_en[2]),
        .O(\sp[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \sp[6]_i_3 
       (.I0(\s_preadr[6]_i_10_n_0 ),
        .I1(p_9_in),
        .I2(s_regs_wr_en[0]),
        .I3(\s_help_reg[6]_0 ),
        .O(\sp[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7250FFFF72507250)) 
    \sp[6]_i_4 
       (.I0(\sp[7]_i_18_n_0 ),
        .I1(\sp[7]_i_4_n_0 ),
        .I2(\s_preadr[6]_i_10_n_0 ),
        .I3(\sp[6]_i_5_n_0 ),
        .I4(\sp[0]_i_2_n_0 ),
        .I5(\s_help_reg[6]_0 ),
        .O(\sp[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sp[6]_i_5 
       (.I0(\sp[7]_i_27_n_0 ),
        .I1(sp[6]),
        .O(\sp[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00EC)) 
    \sp[7]_i_1 
       (.I0(s_regs_wr_en[2]),
        .I1(s_regs_wr_en[0]),
        .I2(\sp[7]_i_4_n_0 ),
        .I3(s_regs_wr_en[1]),
        .O(\sp[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \sp[7]_i_12 
       (.I0(ie[3]),
        .I1(ie[4]),
        .I2(ie[2]),
        .I3(ie[1]),
        .I4(ie[0]),
        .I5(s_inthigh),
        .O(\ie_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \sp[7]_i_13 
       (.I0(\state_reg[2]_0 [2]),
        .I1(\state_reg[2]_0 [1]),
        .I2(\state_reg[2]_0 [0]),
        .O(\state_reg[2]_10 ));
  LUT5 #(
    .INIT(32'h555F7777)) 
    \sp[7]_i_14 
       (.I0(\ie_reg_n_0_[7] ),
        .I1(s_intpre029_out),
        .I2(\sp[7]_i_25_n_0 ),
        .I3(\sp[7]_i_26_n_0 ),
        .I4(s_intlow),
        .O(\sp[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sp[7]_i_15 
       (.I0(s_command[7]),
        .I1(s_command[6]),
        .I2(outreg_reg_6),
        .I3(outreg_reg_2[2]),
        .O(\sp[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \sp[7]_i_16 
       (.I0(s_command[2]),
        .I1(outreg_reg_4),
        .I2(outreg_reg_1),
        .O(\sp[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \sp[7]_i_17 
       (.I0(sp[6]),
        .I1(\sp[7]_i_27_n_0 ),
        .I2(sp[7]),
        .O(\sp[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \sp[7]_i_18 
       (.I0(\b[7]_i_18_n_0 ),
        .I1(outreg_reg_5),
        .I2(s_command[7]),
        .I3(s_intblock_o_i_9_n_0),
        .I4(s_command[6]),
        .I5(outreg_reg_6),
        .O(\sp[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F2F0FFF0F0F0)) 
    \sp[7]_i_2 
       (.I0(s_regs_wr_en[0]),
        .I1(p_9_in),
        .I2(\sp[7]_i_6_n_0 ),
        .I3(s_regs_wr_en[2]),
        .I4(\sp[7]_i_7_n_0 ),
        .I5(\sp[7]_i_8_n_0 ),
        .O(\sp[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \sp[7]_i_24 
       (.I0(\sp[7]_i_35_n_0 ),
        .I1(\scon_reg[0][0]_0 ),
        .I2(s_ti),
        .I3(ie[4]),
        .I4(ie[0]),
        .I5(s_ie0),
        .O(s_intpre029_out));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sp[7]_i_25 
       (.I0(\sp[7]_i_36_n_0 ),
        .I1(ip[1]),
        .I2(ie[1]),
        .I3(s_tf0),
        .O(\sp[7]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \sp[7]_i_26 
       (.I0(ip[0]),
        .I1(ie[0]),
        .I2(s_ie0),
        .I3(ip[4]),
        .I4(s_intpre131_out),
        .O(\sp[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sp[7]_i_27 
       (.I0(sp[4]),
        .I1(sp[2]),
        .I2(sp[0]),
        .I3(sp[1]),
        .I4(sp[3]),
        .I5(sp[5]),
        .O(\sp[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sp[7]_i_35 
       (.I0(ie[3]),
        .I1(s_tf1),
        .I2(ie[2]),
        .I3(s_ie1),
        .I4(s_tf0),
        .I5(ie[1]),
        .O(\sp[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \sp[7]_i_36 
       (.I0(ip[2]),
        .I1(ie[2]),
        .I2(s_ie1),
        .I3(ip[3]),
        .I4(ie[3]),
        .I5(s_tf1),
        .O(\sp[7]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \sp[7]_i_37 
       (.I0(\scon_reg[0][0]_0 ),
        .I1(s_ti),
        .I2(ie[4]),
        .O(s_intpre131_out));
  LUT5 #(
    .INIT(32'h00200000)) 
    \sp[7]_i_4 
       (.I0(L),
        .I1(\dpl[7]_i_6_n_0 ),
        .I2(\s_r1_b1[7]_i_2_n_0 ),
        .I3(\dpl[7]_i_5_n_0 ),
        .I4(reset_1),
        .O(\sp[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \sp[7]_i_5 
       (.I0(s_intblock),
        .I1(\ie_reg[3]_0 ),
        .I2(\state_reg[2]_10 ),
        .I3(\sp[7]_i_14_n_0 ),
        .I4(s_intpre2),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h00000000CCCCCDC8)) 
    \sp[7]_i_6 
       (.I0(\sp[7]_i_15_n_0 ),
        .I1(\s_preadr[7]_i_10_n_0 ),
        .I2(\sp[7]_i_16_n_0 ),
        .I3(\sp[7]_i_17_n_0 ),
        .I4(p_9_in),
        .I5(s_regs_wr_en[2]),
        .O(\sp[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \sp[7]_i_7 
       (.I0(\s_preadr[7]_i_10_n_0 ),
        .I1(p_9_in),
        .I2(s_regs_wr_en[0]),
        .I3(\s_help_reg[7]_0 ),
        .O(\sp[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7250FFFF72507250)) 
    \sp[7]_i_8 
       (.I0(\sp[7]_i_18_n_0 ),
        .I1(\sp[7]_i_4_n_0 ),
        .I2(\s_preadr[7]_i_10_n_0 ),
        .I3(\sp[7]_i_17_n_0 ),
        .I4(\sp[0]_i_2_n_0 ),
        .I5(\s_help_reg[7]_0 ),
        .O(\sp[7]_i_8_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \sp_reg[0] 
       (.C(clk),
        .CE(\sp[7]_i_1_n_0 ),
        .D(\sp[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(sp[0]));
  FDPE #(
    .INIT(1'b1)) 
    \sp_reg[1] 
       (.C(clk),
        .CE(\sp[7]_i_1_n_0 ),
        .D(\sp[1]_i_1_n_0 ),
        .PRE(reset),
        .Q(sp[1]));
  FDPE #(
    .INIT(1'b1)) 
    \sp_reg[2] 
       (.C(clk),
        .CE(\sp[7]_i_1_n_0 ),
        .D(\sp[2]_i_1_n_0 ),
        .PRE(reset),
        .Q(sp[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sp_reg[3] 
       (.C(clk),
        .CE(\sp[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\sp[3]_i_1_n_0 ),
        .Q(sp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sp_reg[4] 
       (.C(clk),
        .CE(\sp[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\sp[4]_i_1_n_0 ),
        .Q(sp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sp_reg[5] 
       (.C(clk),
        .CE(\sp[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\sp[5]_i_1_n_0 ),
        .Q(sp[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sp_reg[6] 
       (.C(clk),
        .CE(\sp[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\sp[6]_i_1_n_0 ),
        .Q(sp[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sp_reg[7] 
       (.C(clk),
        .CE(\sp[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\sp[7]_i_2_n_0 ),
        .Q(sp[7]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ssel[7]_i_1 
       (.I0(\dpl[7]_i_3_n_0 ),
        .I1(reset_0),
        .I2(\dpl[7]_i_4_n_0 ),
        .I3(\dpl[7]_i_6_n_0 ),
        .I4(\ssel[7]_i_2_n_0 ),
        .O(\ssel[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ssel[7]_i_2 
       (.I0(\state_reg[2]_4 ),
        .I1(\s_help_reg[3]_0 ),
        .O(\ssel[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ssel_reg[0] 
       (.C(clk),
        .CE(\ssel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(\ssel_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ssel_reg[1] 
       (.C(clk),
        .CE(\ssel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(\ssel_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ssel_reg[2] 
       (.C(clk),
        .CE(\ssel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(\ssel_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ssel_reg[3] 
       (.C(clk),
        .CE(\ssel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(\ssel_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ssel_reg[4] 
       (.C(clk),
        .CE(\ssel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(\ssel_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ssel_reg[5] 
       (.C(clk),
        .CE(\ssel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(\ssel_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ssel_reg[6] 
       (.C(clk),
        .CE(\ssel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(\ssel_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ssel_reg[7] 
       (.C(clk),
        .CE(\ssel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(\ssel_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \state[0]_i_16 
       (.I0(DOUTADOUT[3]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(\s_ir_reg[3]_0 ),
        .O(outreg_reg));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \state[0]_i_17 
       (.I0(DOUTADOUT[0]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[0]),
        .O(outreg_reg_0));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \state[0]_i_9 
       (.I0(DOUTADOUT[4]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[4]),
        .O(outreg_reg_5));
  LUT2 #(
    .INIT(4'h2)) 
    \state[2]_i_2 
       (.I0(s_intpre2),
        .I1(intblock_o),
        .O(s_intpre2_reg_0));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \state[2]_i_5 
       (.I0(DOUTADOUT[4]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[4]),
        .O(outreg_reg_10));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \state[2]_i_7 
       (.I0(DOUTADOUT[5]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[5]),
        .O(outreg_reg_8));
  (* PHYS_OPT_MODIFIED = "EQU_REWIRE_OPT" *) 
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \state[2]_i_8 
       (.I0(DOUTADOUT[1]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[1]),
        .O(outreg_reg_1));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \state[2]_i_9 
       (.I0(DOUTADOUT[2]),
        .I1(reset),
        .I2(\state_reg[2]_0 [2]),
        .I3(\state_reg[2]_0 [1]),
        .I4(\state_reg[2]_0 [0]),
        .I5(s_ir[2]),
        .O(s_command[2]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[0]),
        .Q(\state_reg[2]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[1]),
        .Q(\state_reg[2]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[2]),
        .Q(\state_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \tcon[0][0]_i_1 
       (.I0(\psw[6]_i_4_n_0 ),
        .I1(\p0[0]_i_3_n_0 ),
        .I2(\state_reg[2]_5 ),
        .I3(\tcon[0][6]_i_2_n_0 ),
        .I4(\tcon[0][0]_i_2_n_0 ),
        .I5(\tcon_reg_n_0_[0][0] ),
        .O(\tcon[0][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \tcon[0][0]_i_2 
       (.I0(\gprbit[1][7]_i_2_n_0 ),
        .I1(\p1[0]_i_2_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\tcon[0][6]_i_4_n_0 ),
        .O(\tcon[0][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \tcon[0][1]_i_1 
       (.I0(\tcon[0][1]_i_2_n_0 ),
        .I1(\tcon[0]07_out ),
        .I2(\tcon[0][7]_i_5_n_0 ),
        .I3(\tcon[0][1]_i_4_n_0 ),
        .I4(\tcon[0][7]_i_7_n_0 ),
        .O(\tcon[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF40E040)) 
    \tcon[0][1]_i_2 
       (.I0(\tcon[0][7]_i_8_n_0 ),
        .I1(\state_reg[2]_3 ),
        .I2(\dpl[7]_i_3_n_0 ),
        .I3(\tcon[0]07_out ),
        .I4(\tcon[0][7]_i_2_n_0 ),
        .O(\tcon[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAABAAAAAAAB)) 
    \tcon[0][1]_i_3 
       (.I0(s_ie0),
        .I1(s_ext0isrh_d),
        .I2(s_ext0isr_d),
        .I3(s_int0_h2),
        .I4(\tcon_reg_n_0_[0][0] ),
        .I5(s_int0_h3),
        .O(\tcon[0]07_out ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEA2A)) 
    \tcon[0][1]_i_4 
       (.I0(\tcon[0]07_out ),
        .I1(\p0[1]_i_3_n_0 ),
        .I2(\tcon[0][7]_i_12_n_0 ),
        .I3(\p0[7]_i_12_n_0 ),
        .I4(\p0[7]_i_11_n_0 ),
        .I5(\p0[7]_i_10_n_0 ),
        .O(\tcon[0][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
    \tcon[0][2]_i_1 
       (.I0(\state_reg[2]_1 ),
        .I1(\tcon[0][6]_i_2_n_0 ),
        .I2(\psw[6]_i_4_n_0 ),
        .I3(\p0[2]_i_3_n_0 ),
        .I4(\tcon[0][2]_i_2_n_0 ),
        .I5(\tcon_reg_n_0_[0][2] ),
        .O(\tcon[0][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \tcon[0][2]_i_2 
       (.I0(\gprbit[1][7]_i_2_n_0 ),
        .I1(\p1[2]_i_2_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\tcon[0][6]_i_4_n_0 ),
        .O(\tcon[0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \tcon[0][3]_i_1 
       (.I0(\tcon[0][3]_i_2_n_0 ),
        .I1(p_2_out[3]),
        .I2(\tcon[0][7]_i_5_n_0 ),
        .I3(\tcon[0][3]_i_4_n_0 ),
        .I4(\tcon[0][7]_i_7_n_0 ),
        .O(\tcon[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF40E040)) 
    \tcon[0][3]_i_2 
       (.I0(\tcon[0][7]_i_8_n_0 ),
        .I1(\state_reg[2]_2 ),
        .I2(\dpl[7]_i_3_n_0 ),
        .I3(p_2_out[3]),
        .I4(\tcon[0][7]_i_2_n_0 ),
        .O(\tcon[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAABAAAAAAAB)) 
    \tcon[0][3]_i_3 
       (.I0(s_ie1),
        .I1(s_ext1isrh_d),
        .I2(s_ext1isr_d),
        .I3(s_int1_h2),
        .I4(\tcon_reg_n_0_[0][2] ),
        .I5(s_int1_h3),
        .O(p_2_out[3]));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEA2A)) 
    \tcon[0][3]_i_4 
       (.I0(p_2_out[3]),
        .I1(\p0[3]_i_3_n_0 ),
        .I2(\tcon[0][7]_i_12_n_0 ),
        .I3(\p0[7]_i_12_n_0 ),
        .I4(\p0[7]_i_11_n_0 ),
        .I5(\p0[7]_i_10_n_0 ),
        .O(\tcon[0][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
    \tcon[0][4]_i_1 
       (.I0(\s_help_reg[4]_0 ),
        .I1(\tcon[0][6]_i_2_n_0 ),
        .I2(\psw[6]_i_4_n_0 ),
        .I3(\p0[4]_i_3_n_0 ),
        .I4(\tcon[0][4]_i_2_n_0 ),
        .I5(\tcon_reg[0][4]_0 ),
        .O(\tcon[0][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \tcon[0][4]_i_2 
       (.I0(\gprbit[1][7]_i_2_n_0 ),
        .I1(\p1[4]_i_2_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\tcon[0][6]_i_4_n_0 ),
        .O(\tcon[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCECECECECEC)) 
    \tcon[0][5]_i_1 
       (.I0(\tcon[0][7]_i_2_n_0 ),
        .I1(\tcon[0][5]_i_2_n_0 ),
        .I2(p_2_out[5]),
        .I3(\tcon[0][7]_i_5_n_0 ),
        .I4(\tcon[0][5]_i_4_n_0 ),
        .I5(\tcon[0][7]_i_7_n_0 ),
        .O(\tcon[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A8A8A808)) 
    \tcon[0][5]_i_2 
       (.I0(\dpl[7]_i_3_n_0 ),
        .I1(\s_help_reg[5]_0 ),
        .I2(\tcon[0][7]_i_8_n_0 ),
        .I3(s_tf0),
        .I4(s_tf0_h1),
        .I5(s_tf0_h2),
        .O(\tcon[0][5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \tcon[0][5]_i_3 
       (.I0(s_tf0_h2),
        .I1(s_tf0_h1),
        .I2(s_tf0),
        .O(p_2_out[5]));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEA2A)) 
    \tcon[0][5]_i_4 
       (.I0(p_2_out[5]),
        .I1(\p0[5]_i_3_n_0 ),
        .I2(\tcon[0][7]_i_12_n_0 ),
        .I3(\p0[7]_i_12_n_0 ),
        .I4(\p0[7]_i_11_n_0 ),
        .I5(\p0[7]_i_10_n_0 ),
        .O(\tcon[0][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
    \tcon[0][6]_i_1 
       (.I0(\s_help_reg[6]_0 ),
        .I1(\tcon[0][6]_i_2_n_0 ),
        .I2(\psw[6]_i_4_n_0 ),
        .I3(\p0[6]_i_3_n_0 ),
        .I4(\tcon[0][6]_i_3_n_0 ),
        .I5(\tcon_reg[0][6]_0 ),
        .O(\tcon[0][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tcon[0][6]_i_2 
       (.I0(L),
        .I1(s_regs_wr_en[1]),
        .O(\tcon[0][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \tcon[0][6]_i_3 
       (.I0(\gprbit[1][7]_i_2_n_0 ),
        .I1(\p1[6]_i_2_n_0 ),
        .I2(\p0[7]_i_2_n_0 ),
        .I3(\tcon[0][6]_i_4_n_0 ),
        .O(\tcon[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \tcon[0][6]_i_4 
       (.I0(reset_0),
        .I1(\dpl[7]_i_4_n_0 ),
        .I2(\gprbit[5][7]_i_4_n_0 ),
        .I3(\s_r0_b0[7]_i_3_n_0 ),
        .I4(L),
        .I5(\s_r0_b0[7]_i_2_n_0 ),
        .O(\tcon[0][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCECECECECEC)) 
    \tcon[0][7]_i_1 
       (.I0(\tcon[0][7]_i_2_n_0 ),
        .I1(\tcon[0][7]_i_3_n_0 ),
        .I2(p_2_out[7]),
        .I3(\tcon[0][7]_i_5_n_0 ),
        .I4(\tcon[0][7]_i_6_n_0 ),
        .I5(\tcon[0][7]_i_7_n_0 ),
        .O(\tcon[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \tcon[0][7]_i_10 
       (.I0(outreg_reg_5),
        .I1(s_command[7]),
        .I2(s_intblock_o_i_8_n_0),
        .I3(s_intblock_o_i_9_n_0),
        .I4(outreg_reg_1),
        .I5(outreg_reg_4),
        .O(psw6));
  LUT6 #(
    .INIT(64'h0001000000020000)) 
    \tcon[0][7]_i_11 
       (.I0(outreg_reg_1),
        .I1(outreg_reg_4),
        .I2(s_command[2]),
        .I3(outreg_reg_2[2]),
        .I4(\p0[7]_i_19_n_0 ),
        .I5(outreg_reg_6),
        .O(\tcon[0][7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \tcon[0][7]_i_12 
       (.I0(\sp_reg[5]_0 ),
        .I1(\gprbit[5][7]_i_4_n_0 ),
        .I2(\state_reg[2]_4 ),
        .O(\tcon[0][7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tcon[0][7]_i_13 
       (.I0(\sp_reg[6]_0 ),
        .I1(\s_help_reg[2]_0 ),
        .O(\tcon[0][7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB0BF)) 
    \tcon[0][7]_i_2 
       (.I0(s_regs_wr_en[0]),
        .I1(s_regs_wr_en[2]),
        .I2(\s_r0_b0[7]_i_2_n_0 ),
        .I3(L),
        .O(\tcon[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA808A808A8A8A808)) 
    \tcon[0][7]_i_3 
       (.I0(\dpl[7]_i_3_n_0 ),
        .I1(\s_help_reg[7]_0 ),
        .I2(\tcon[0][7]_i_8_n_0 ),
        .I3(s_tf1),
        .I4(s_tf1_h1),
        .I5(s_tf1_h2),
        .O(\tcon[0][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \tcon[0][7]_i_4 
       (.I0(s_tf1_h2),
        .I1(s_tf1_h1),
        .I2(s_tf1),
        .O(p_2_out[7]));
  LUT5 #(
    .INIT(32'h5545FFFF)) 
    \tcon[0][7]_i_5 
       (.I0(p_9_in),
        .I1(\tcon[0][7]_i_9_n_0 ),
        .I2(psw6),
        .I3(\tcon[0][7]_i_11_n_0 ),
        .I4(L),
        .O(\tcon[0][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEA2A)) 
    \tcon[0][7]_i_6 
       (.I0(p_2_out[7]),
        .I1(\p0[7]_i_5_n_0 ),
        .I2(\tcon[0][7]_i_12_n_0 ),
        .I3(\p0[7]_i_12_n_0 ),
        .I4(\p0[7]_i_11_n_0 ),
        .I5(\p0[7]_i_10_n_0 ),
        .O(\tcon[0][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \tcon[0][7]_i_7 
       (.I0(s_regs_wr_en[0]),
        .I1(s_regs_wr_en[2]),
        .I2(\s_r0_b0[7]_i_2_n_0 ),
        .O(\tcon[0][7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \tcon[0][7]_i_8 
       (.I0(\s_r0_b0[7]_i_5_n_0 ),
        .I1(\tcon[0][7]_i_13_n_0 ),
        .I2(\gprbit[1][7]_i_2_n_0 ),
        .I3(L),
        .O(\tcon[0][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400080000)) 
    \tcon[0][7]_i_9 
       (.I0(s_command[6]),
        .I1(outreg_reg_6),
        .I2(s_intblock_o_i_7_n_0),
        .I3(s_intblock_o_i_9_n_0),
        .I4(outreg_reg_5),
        .I5(s_command[7]),
        .O(\tcon[0][7]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \tcon_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\tcon[0][0]_i_1_n_0 ),
        .Q(\tcon_reg_n_0_[0][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \tcon_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\tcon[0][1]_i_1_n_0 ),
        .Q(s_ie0));
  FDCE #(
    .INIT(1'b0)) 
    \tcon_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\tcon[0][2]_i_1_n_0 ),
        .Q(\tcon_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \tcon_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\tcon[0][3]_i_1_n_0 ),
        .Q(s_ie1));
  FDCE #(
    .INIT(1'b0)) 
    \tcon_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\tcon[0][4]_i_1_n_0 ),
        .Q(\tcon_reg[0][4]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \tcon_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\tcon[0][5]_i_1_n_0 ),
        .Q(s_tf0));
  FDCE #(
    .INIT(1'b0)) 
    \tcon_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\tcon[0][6]_i_1_n_0 ),
        .Q(\tcon_reg[0][6]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \tcon_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\tcon[0][7]_i_1_n_0 ),
        .Q(s_tf1));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \tmod[0][7]_i_1 
       (.I0(\dpl[7]_i_6_n_0 ),
        .I1(reset_1),
        .I2(\s_help_reg[3]_0 ),
        .I3(\tmod[0][7]_i_2_n_0 ),
        .I4(\dpl[7]_i_3_n_0 ),
        .I5(\s_help_reg[2]_0 ),
        .O(\tmod[0][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmod[0][7]_i_2 
       (.I0(reset_0),
        .I1(\state_reg[2]_4 ),
        .O(\tmod[0][7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \tmod_reg[0][0] 
       (.C(clk),
        .CE(\tmod[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(\tmod_reg[0][6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \tmod_reg[0][1] 
       (.C(clk),
        .CE(\tmod[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(\tmod_reg[0][6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \tmod_reg[0][2] 
       (.C(clk),
        .CE(\tmod[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(\tmod_reg[0][6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \tmod_reg[0][3] 
       (.C(clk),
        .CE(\tmod[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(\tmod_reg[0][6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \tmod_reg[0][4] 
       (.C(clk),
        .CE(\tmod[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(\tmod_reg[0][6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \tmod_reg[0][5] 
       (.C(clk),
        .CE(\tmod[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(\tmod_reg[0][6]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \tmod_reg[0][6] 
       (.C(clk),
        .CE(\tmod[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(\tmod_reg[0][6]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \tmod_reg[0][7] 
       (.C(clk),
        .CE(\tmod[0][7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(s_all_tmod));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \tsel[7]_i_1 
       (.I0(\dpl[7]_i_3_n_0 ),
        .I1(reset_0),
        .I2(\s_help_reg[3]_0 ),
        .I3(\tsel[7]_i_2_n_0 ),
        .I4(\dpl[7]_i_6_n_0 ),
        .I5(\s_help_reg[2]_0 ),
        .O(\tsel[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tsel[7]_i_2 
       (.I0(reset_1),
        .I1(\state_reg[2]_4 ),
        .O(\tsel[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \tsel_reg[0] 
       (.C(clk),
        .CE(\tsel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_5 ),
        .Q(\tsel_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \tsel_reg[1] 
       (.C(clk),
        .CE(\tsel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_3 ),
        .Q(\tsel_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \tsel_reg[2] 
       (.C(clk),
        .CE(\tsel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_1 ),
        .Q(\tsel_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \tsel_reg[3] 
       (.C(clk),
        .CE(\tsel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\state_reg[2]_2 ),
        .Q(\tsel_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \tsel_reg[4] 
       (.C(clk),
        .CE(\tsel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[4]_0 ),
        .Q(\tsel_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \tsel_reg[5] 
       (.C(clk),
        .CE(\tsel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[5]_0 ),
        .Q(\tsel_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \tsel_reg[6] 
       (.C(clk),
        .CE(\tsel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[6]_0 ),
        .Q(\tsel_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \tsel_reg[7] 
       (.C(clk),
        .CE(\tsel[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_help_reg[7]_0 ),
        .Q(\tsel_reg_n_0_[7] ));
endmodule

(* ORIG_REF_NAME = "mc8051_alu" *) 
module design_1_mc8051_top_0_0_mc8051_alu
   (CO,
    O,
    \acc_reg[1] ,
    \acc_reg[1]_0 ,
    \acc_reg[5] ,
    \acc_reg[4] ,
    \acc_reg[4]_0 ,
    multOp__60_carry_i_13,
    multOp__60_carry__0_i_9,
    i__carry_i_6__3,
    \acc_reg[4]_1 ,
    \acc_reg[3] ,
    \acc_reg[2] ,
    \acc_reg[1]_1 ,
    \acc_reg[7] ,
    \acc_reg[7]_0 ,
    i__carry_i_14__3,
    \psw[2]_i_15 ,
    DI,
    S,
    \dpl[0]_i_12 ,
    \dpl[0]_i_12_0 ,
    multOp__60_carry_i_18,
    multOp__60_carry_i_18_0,
    multOp__60_carry_i_13_0,
    multOp__60_carry_i_13_1,
    multOp__60_carry__0_i_2,
    multOp__60_carry__0_i_2_0,
    \dpl[3]_i_12 ,
    \dpl[3]_i_12_0 ,
    \b[3]_i_2 ,
    \b[3]_i_2_0 ,
    \dpl[4]_i_23 ,
    \dpl[4]_i_23_0 ,
    i__carry_i_18__0,
    i__carry_i_18__0_0,
    \dpl[2]_i_13 ,
    \dpl[2]_i_13_0 ,
    \dpl[1]_i_13 ,
    \dpl[1]_i_13_0 ,
    \dpl[0]_i_12_1 ,
    \dpl[0]_i_12_2 ,
    multOp__60_carry,
    A,
    B,
    dvsor_i,
    multOp__60_carry_0,
    multOp__60_carry_1);
  output [0:0]CO;
  output [4:0]O;
  output [0:0]\acc_reg[1] ;
  output [1:0]\acc_reg[1]_0 ;
  output [4:0]\acc_reg[5] ;
  output [0:0]\acc_reg[4] ;
  output [1:0]\acc_reg[4]_0 ;
  output [7:0]multOp__60_carry_i_13;
  output [4:0]multOp__60_carry__0_i_9;
  output [0:0]i__carry_i_6__3;
  output [0:0]\acc_reg[4]_1 ;
  output [0:0]\acc_reg[3] ;
  output [0:0]\acc_reg[2] ;
  output [0:0]\acc_reg[1]_1 ;
  output \acc_reg[7] ;
  output \acc_reg[7]_0 ;
  output i__carry_i_14__3;
  output \psw[2]_i_15 ;
  input [3:0]DI;
  input [3:0]S;
  input [6:0]\dpl[0]_i_12 ;
  input [7:0]\dpl[0]_i_12_0 ;
  input [1:0]multOp__60_carry_i_18;
  input [1:0]multOp__60_carry_i_18_0;
  input [6:0]multOp__60_carry_i_13_0;
  input [7:0]multOp__60_carry_i_13_1;
  input [1:0]multOp__60_carry__0_i_2;
  input [1:0]multOp__60_carry__0_i_2_0;
  input [2:0]\dpl[3]_i_12 ;
  input [2:0]\dpl[3]_i_12_0 ;
  input [3:0]\b[3]_i_2 ;
  input [4:0]\b[3]_i_2_0 ;
  input [1:0]\dpl[4]_i_23 ;
  input [3:0]\dpl[4]_i_23_0 ;
  input [2:0]i__carry_i_18__0;
  input [3:0]i__carry_i_18__0_0;
  input [2:0]\dpl[2]_i_13 ;
  input [3:0]\dpl[2]_i_13_0 ;
  input [3:0]\dpl[1]_i_13 ;
  input [3:0]\dpl[1]_i_13_0 ;
  input [3:0]\dpl[0]_i_12_1 ;
  input [3:0]\dpl[0]_i_12_2 ;
  input multOp__60_carry;
  input [3:0]A;
  input [1:0]B;
  input [0:0]dvsor_i;
  input multOp__60_carry_0;
  input multOp__60_carry_1;

  wire [3:0]A;
  wire [1:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [4:0]O;
  wire [3:0]S;
  wire [0:0]\acc_reg[1] ;
  wire [1:0]\acc_reg[1]_0 ;
  wire [0:0]\acc_reg[1]_1 ;
  wire [0:0]\acc_reg[2] ;
  wire [0:0]\acc_reg[3] ;
  wire [0:0]\acc_reg[4] ;
  wire [1:0]\acc_reg[4]_0 ;
  wire [0:0]\acc_reg[4]_1 ;
  wire [4:0]\acc_reg[5] ;
  wire \acc_reg[7] ;
  wire \acc_reg[7]_0 ;
  wire [3:0]\b[3]_i_2 ;
  wire [4:0]\b[3]_i_2_0 ;
  wire [6:0]\dpl[0]_i_12 ;
  wire [7:0]\dpl[0]_i_12_0 ;
  wire [3:0]\dpl[0]_i_12_1 ;
  wire [3:0]\dpl[0]_i_12_2 ;
  wire [3:0]\dpl[1]_i_13 ;
  wire [3:0]\dpl[1]_i_13_0 ;
  wire [2:0]\dpl[2]_i_13 ;
  wire [3:0]\dpl[2]_i_13_0 ;
  wire [2:0]\dpl[3]_i_12 ;
  wire [2:0]\dpl[3]_i_12_0 ;
  wire [1:0]\dpl[4]_i_23 ;
  wire [3:0]\dpl[4]_i_23_0 ;
  wire [0:0]dvsor_i;
  wire i__carry_i_14__3;
  wire [2:0]i__carry_i_18__0;
  wire [3:0]i__carry_i_18__0_0;
  wire [0:0]i__carry_i_6__3;
  wire multOp__60_carry;
  wire multOp__60_carry_0;
  wire multOp__60_carry_1;
  wire [1:0]multOp__60_carry__0_i_2;
  wire [1:0]multOp__60_carry__0_i_2_0;
  wire [4:0]multOp__60_carry__0_i_9;
  wire [7:0]multOp__60_carry_i_13;
  wire [6:0]multOp__60_carry_i_13_0;
  wire [7:0]multOp__60_carry_i_13_1;
  wire [1:0]multOp__60_carry_i_18;
  wire [1:0]multOp__60_carry_i_18_0;
  wire \psw[2]_i_15 ;

  design_1_mc8051_top_0_0_comb_divider \gen_divider1.i_comb_divider 
       (.\acc_reg[1] (\acc_reg[1]_1 ),
        .\acc_reg[2] (\acc_reg[2] ),
        .\acc_reg[3] (\acc_reg[3] ),
        .\acc_reg[4] (\acc_reg[4]_1 ),
        .\dpl[0]_i_12 (\dpl[0]_i_12_1 ),
        .\dpl[0]_i_12_0 (\dpl[0]_i_12_2 ),
        .\dpl[1]_i_13 (\dpl[1]_i_13 ),
        .\dpl[1]_i_13_0 (\dpl[1]_i_13_0 ),
        .\dpl[2]_i_13 (\dpl[2]_i_13 ),
        .\dpl[2]_i_13_0 (\dpl[2]_i_13_0 ),
        .\dpl[4]_i_23 (\dpl[4]_i_23 ),
        .\dpl[4]_i_23_0 (\dpl[4]_i_23_0 ),
        .dvsor_i(dvsor_i),
        .i__carry_i_14__3(i__carry_i_14__3),
        .i__carry_i_18__0(i__carry_i_18__0),
        .i__carry_i_18__0_0(i__carry_i_18__0_0),
        .i__carry_i_6__3(i__carry_i_6__3));
  design_1_mc8051_top_0_0_comb_mltplr \gen_multiplier1.i_comb_mltplr 
       (.A(A),
        .B(B),
        .O(O),
        .\acc_reg[1] (\acc_reg[1] ),
        .\acc_reg[1]_0 (\acc_reg[1]_0 ),
        .\acc_reg[4] (\acc_reg[4] ),
        .\acc_reg[4]_0 (\acc_reg[4]_0 ),
        .\acc_reg[5] (\acc_reg[5] ),
        .\acc_reg[7] (\acc_reg[7] ),
        .\acc_reg[7]_0 (\acc_reg[7]_0 ),
        .\b[3]_i_2 (\b[3]_i_2 ),
        .\b[3]_i_2_0 (\b[3]_i_2_0 ),
        .\dpl[0]_i_12 (\dpl[0]_i_12 ),
        .\dpl[0]_i_12_0 (\dpl[0]_i_12_0 ),
        .\dpl[3]_i_12 (\dpl[3]_i_12 ),
        .\dpl[3]_i_12_0 (\dpl[3]_i_12_0 ),
        .multOp__60_carry_0(multOp__60_carry),
        .multOp__60_carry_1(multOp__60_carry_0),
        .multOp__60_carry_2(multOp__60_carry_1),
        .multOp__60_carry__0_i_2(multOp__60_carry__0_i_2),
        .multOp__60_carry__0_i_2_0(multOp__60_carry__0_i_2_0),
        .multOp__60_carry__0_i_9(multOp__60_carry__0_i_9),
        .multOp__60_carry_i_13_0(multOp__60_carry_i_13),
        .multOp__60_carry_i_13_1(multOp__60_carry_i_13_0),
        .multOp__60_carry_i_13_2(multOp__60_carry_i_13_1),
        .multOp__60_carry_i_18(multOp__60_carry_i_18),
        .multOp__60_carry_i_18_0(multOp__60_carry_i_18_0),
        .\psw[2]_i_15_0 (\psw[2]_i_15 ));
  design_1_mc8051_top_0_0_alucore i_alucore
       (.CO(CO),
        .DI(DI),
        .S(S));
endmodule

(* ORIG_REF_NAME = "mc8051_control" *) 
module design_1_mc8051_top_0_0_mc8051_control
   (\s_wt_reg[0][0] ,
    all_wt_o,
    all_wt_en_o,
    \tmod_reg[0][5] ,
    all_tmod_o,
    \all_wt_en_o_reg[0] ,
    \tmod_reg[0][0] ,
    \s_wt_reg[0][0]_0 ,
    WEA,
    p0_o,
    D,
    \s_help_reg[7] ,
    \s_help16_reg[15] ,
    \acc_reg[0] ,
    \acc_reg[4] ,
    \acc_reg[5] ,
    \acc_reg[3] ,
    S,
    \acc_reg[5]_0 ,
    \acc_reg[7] ,
    \s_counth1_reg[3] ,
    \acc_reg[5]_1 ,
    \acc_reg[2] ,
    \acc_reg[2]_0 ,
    \state_reg[2] ,
    \acc_reg[7]_0 ,
    \state_reg[2]_0 ,
    \state_reg[2]_1 ,
    \state_reg[2]_2 ,
    \dph_reg[5] ,
    \dph_reg[5]_0 ,
    \dph_reg[5]_1 ,
    \dph_reg[5]_2 ,
    \dph_reg[6] ,
    \dph_reg[6]_0 ,
    \dph_reg[5]_3 ,
    \dph_reg[5]_4 ,
    \dph_reg[5]_5 ,
    \dph_reg[5]_6 ,
    \dph_reg[5]_7 ,
    \dph_reg[5]_8 ,
    \dph_reg[6]_1 ,
    \dph_reg[6]_2 ,
    \dph_reg[5]_9 ,
    \dph_reg[5]_10 ,
    \acc_reg[1] ,
    \acc_reg[2]_1 ,
    \acc_reg[6] ,
    DI,
    \acc_reg[6]_0 ,
    \acc_reg[6]_1 ,
    \acc_reg[7]_1 ,
    \acc_reg[6]_2 ,
    \acc_reg[6]_3 ,
    multOp__60_carry__0_i_14,
    \acc_reg[4]_0 ,
    \acc_reg[1]_0 ,
    i__carry_i_15__1,
    i__carry_i_16__1,
    i__carry_i_16__1_0,
    i__carry_i_10__0,
    i__carry_i_8__3,
    i__carry_i_10__2,
    \acc_reg[5]_2 ,
    \acc_reg[6]_4 ,
    \acc_reg[4]_1 ,
    \acc_reg[1]_1 ,
    E,
    s_all_scon,
    \scon_reg[0][6] ,
    all_trans_o,
    s_det_ff1,
    s_all_smod,
    \scon_reg[0][7] ,
    \scon_reg[0][7]_0 ,
    \s_recv_sh_reg[7] ,
    \scon_reg[0][6]_0 ,
    \scon_reg[0][4] ,
    s_ri,
    \scon_reg[0][7]_1 ,
    \s_reload_reg[0][5] ,
    all_reload_o,
    \s_wt_reg[0][1] ,
    \tmod_reg[0][1] ,
    \tmod_reg[0][5]_0 ,
    \s_wt_reg[0][0]_1 ,
    \tmod_reg[0][4] ,
    \s_wt_reg[0][0]_2 ,
    \s_reload_reg[0][6] ,
    \tmod_reg[0][0]_0 ,
    \s_wt_reg[0][0]_3 ,
    \tmod_reg[0][5]_1 ,
    \s_int1_sync_reg[1] ,
    s_all_tcon_tr1,
    \tmod_reg[0][1]_0 ,
    \tmod_reg[0][0]_1 ,
    \tmod_reg[0][0]_2 ,
    \tmod_reg[0][1]_1 ,
    \tmod_reg[0][5]_2 ,
    s_all_tcon_tr0,
    p1_o,
    p2_o,
    p3_o,
    all_sbuf_o,
    \s_help16_reg[14] ,
    \pc_reg[14] ,
    \s_help_reg[6] ,
    ADDRARDADDR,
    tf1_o,
    clk,
    reset,
    \s_counth1_reg[7] ,
    \s_countl0_reg[0] ,
    DOUTADOUT,
    i__carry_i_14__0,
    \dpl[0]_i_5 ,
    \dpl[1]_i_5 ,
    \dpl[2]_i_5 ,
    \dpl[7]_i_16 ,
    \dpl[7]_i_26 ,
    \dpl[7]_i_26_0 ,
    \dpl[7]_i_26_1 ,
    \dpl[7]_i_26_2 ,
    \dpl[7]_i_26_3 ,
    \dpl[7]_i_26_4 ,
    \dpl[7]_i_26_5 ,
    \dpl[7]_i_26_6 ,
    \dpl[7]_i_26_7 ,
    \dpl[7]_i_26_8 ,
    \dpl[7]_i_26_9 ,
    \dpl[7]_i_26_10 ,
    \dpl[7]_i_16_0 ,
    \dpl[7]_i_16_1 ,
    \dpl[7]_i_16_2 ,
    \psw[2]_i_6 ,
    O,
    \b_reg[2] ,
    \dpl[4]_i_16 ,
    s_rom_data,
    CO,
    multOp__60_carry__0,
    multOp__60_carry__0_0,
    multOp__60_carry__0_1,
    multOp__60_carry_i_6,
    multOp__60_carry__0_2,
    multOp__60_carry_i_6_0,
    multOp__60_carry,
    \s_rxpre_count_reg[5] ,
    s_det_ff0,
    s_det_ff0_reg,
    s_det_ff0_reg_0,
    \s_recv_buf_reg[7] ,
    all_rxd_i,
    Q,
    \s_help[7]_i_35 ,
    \s_help[7]_i_35_0 ,
    \s_countl0_reg[4] ,
    \s_countl0_reg[5] ,
    \s_countl0_reg[5]_0 ,
    \s_countl0_reg[7] ,
    \s_countl0_reg[3] ,
    \s_countl0_reg[3]_0 ,
    \s_countl0_reg[2] ,
    \s_countl0_reg[2]_0 ,
    \s_countl0_reg[1] ,
    \s_counth1_reg[2] ,
    \s_countl1_reg[7] ,
    \s_countl1_reg[6] ,
    \s_countl1_reg[6]_0 ,
    \s_countl1_reg[3] ,
    \s_countl1_reg[3]_0 ,
    \s_countl1_reg[2] ,
    \s_countl1_reg[2]_0 ,
    \s_countl1_reg[1] ,
    \s_help[7]_i_8 ,
    \s_countl1_reg[0] ,
    \s_counth1_reg[7]_0 ,
    \s_countl1_reg[5] ,
    \s_counth1_reg[7]_1 ,
    \s_counth0_reg[5] ,
    \s_counth0_reg[6] ,
    s_tf0_reg,
    \s_counth1_reg[2]_0 ,
    \s_counth1_reg[4] ,
    \s_counth1_reg[4]_0 ,
    \s_counth1_reg[7]_2 ,
    \s_counth1[7]_i_4 ,
    \s_counth1_reg[6] ,
    \s_help_reg[7]_0 ,
    \s_counth1_reg[3]_0 ,
    \s_counth1_reg[5] ,
    p0_i,
    p1_i,
    p2_i,
    p3_i,
    int1_i,
    int0_i,
    all_tf0_i,
    s_all_scon_out,
    \b_reg[7] ,
    \b_reg[0] ,
    \s_help[7]_i_8_0 ,
    \s_help[7]_i_20 ,
    s_ram_data_out,
    \acc_reg[4]_0_repN_1_alias ,
    \acc_reg[4]_0_repN_2_alias ,
    \acc_reg[4]_0_repN_3_alias ,
    \acc_reg[4]_0_repN_4_alias ,
    \acc_reg[4]_0_repN_5_alias ,
    \acc_reg[4]_0_repN_6_alias ,
    \acc_reg[1]_0_repN_2_alias ,
    \acc_reg[1]_0_repN_3_alias ,
    \acc_reg[1]_0_repN_4_alias ,
    \acc_reg[1]_0_repN_5_alias ,
    \acc_reg[1]_0_repN_6_alias ,
    \acc_reg[5]_0_repN_1_alias ,
    \acc_reg[5]_0_repN_2_alias ,
    \acc_reg[5]_0_repN_3_alias ,
    \acc_reg[5]_0_repN_4_alias ,
    \acc_reg[5]_0_repN_5_alias ,
    \acc_reg[5]_0_repN_6_alias ,
    \acc_reg[7]_0_repN_1_alias ,
    \acc_reg[7]_0_repN_2_alias ,
    \acc_reg[7]_0_repN_3_alias ,
    \acc_reg[7]_0_repN_4_alias ,
    \acc_reg[7]_0_repN_5_alias ,
    \acc_reg[7]_0_repN_6_alias ,
    \acc_reg[3]_0_repN_1_alias ,
    \acc_reg[3]_0_repN_2_alias ,
    \acc_reg[3]_0_repN_3_alias ,
    \acc_reg[3]_0_repN_4_alias ,
    \acc_reg[3]_0_repN_5_alias ,
    \acc_reg[3]_0_repN_6_alias ,
    \acc_reg[6]_1_repN_2_alias ,
    \acc_reg[6]_1_repN_3_alias ,
    \acc_reg[6]_1_repN_4_alias ,
    \acc_reg[6]_1_repN_5_alias ,
    \acc_reg[6]_1_repN_6_alias ,
    \acc_reg[2]_2_repN_3_alias ,
    \acc_reg[2]_2_repN_4_alias ,
    \acc_reg[2]_2_repN_5_alias ,
    \acc_reg[2]_2_repN_6_alias ,
    \acc_reg[0]_0_repN_2_alias ,
    \acc_reg[0]_0_repN_3_alias ,
    \acc_reg[0]_0_repN_4_alias ,
    \acc_reg[0]_0_repN_5_alias );
  output \s_wt_reg[0][0] ;
  output [1:0]all_wt_o;
  output [0:0]all_wt_en_o;
  output [0:0]\tmod_reg[0][5] ;
  output [6:0]all_tmod_o;
  output \all_wt_en_o_reg[0] ;
  output \tmod_reg[0][0] ;
  output \s_wt_reg[0][0]_0 ;
  output [0:0]WEA;
  output [7:0]p0_o;
  output [6:0]D;
  output [7:0]\s_help_reg[7] ;
  output [14:0]\s_help16_reg[15] ;
  output \acc_reg[0] ;
  output \acc_reg[4] ;
  output \acc_reg[5] ;
  output \acc_reg[3] ;
  output [3:0]S;
  output [7:0]\acc_reg[5]_0 ;
  output [1:0]\acc_reg[7] ;
  output [3:0]\s_counth1_reg[3] ;
  output [6:0]\acc_reg[5]_1 ;
  output [7:0]\acc_reg[2] ;
  output [6:0]\acc_reg[2]_0 ;
  output [0:0]\state_reg[2] ;
  output \acc_reg[7]_0 ;
  output [3:0]\state_reg[2]_0 ;
  output [3:0]\state_reg[2]_1 ;
  output [3:0]\state_reg[2]_2 ;
  output [0:0]\dph_reg[5] ;
  output [0:0]\dph_reg[5]_0 ;
  output [0:0]\dph_reg[5]_1 ;
  output [0:0]\dph_reg[5]_2 ;
  output [0:0]\dph_reg[6] ;
  output [0:0]\dph_reg[6]_0 ;
  output [0:0]\dph_reg[5]_3 ;
  output [0:0]\dph_reg[5]_4 ;
  output [0:0]\dph_reg[5]_5 ;
  output [0:0]\dph_reg[5]_6 ;
  output [0:0]\dph_reg[5]_7 ;
  output [0:0]\dph_reg[5]_8 ;
  output [0:0]\dph_reg[6]_1 ;
  output [0:0]\dph_reg[6]_2 ;
  output [0:0]\dph_reg[5]_9 ;
  output [0:0]\dph_reg[5]_10 ;
  output \acc_reg[1] ;
  output \acc_reg[2]_1 ;
  output \acc_reg[6] ;
  output [3:0]DI;
  output [3:0]\acc_reg[6]_0 ;
  output \acc_reg[6]_1 ;
  output \acc_reg[7]_1 ;
  output \acc_reg[6]_2 ;
  output [2:0]\acc_reg[6]_3 ;
  output [4:0]multOp__60_carry__0_i_14;
  output [1:0]\acc_reg[4]_0 ;
  output [1:0]\acc_reg[1]_0 ;
  output [3:0]i__carry_i_15__1;
  output [3:0]i__carry_i_16__1;
  output [3:0]i__carry_i_16__1_0;
  output [3:0]i__carry_i_10__0;
  output [2:0]i__carry_i_8__3;
  output [2:0]i__carry_i_10__2;
  output [1:0]\acc_reg[5]_2 ;
  output [2:0]\acc_reg[6]_4 ;
  output [1:0]\acc_reg[4]_1 ;
  output [1:0]\acc_reg[1]_1 ;
  output [0:0]E;
  output [4:0]s_all_scon;
  output [0:0]\scon_reg[0][6] ;
  output [0:0]all_trans_o;
  output s_det_ff1;
  output s_all_smod;
  output \scon_reg[0][7] ;
  output \scon_reg[0][7]_0 ;
  output [0:0]\s_recv_sh_reg[7] ;
  output \scon_reg[0][6]_0 ;
  output \scon_reg[0][4] ;
  output s_ri;
  output \scon_reg[0][7]_1 ;
  output [5:0]\s_reload_reg[0][5] ;
  output [6:0]all_reload_o;
  output [0:0]\s_wt_reg[0][1] ;
  output \tmod_reg[0][1] ;
  output [6:0]\tmod_reg[0][5]_0 ;
  output \s_wt_reg[0][0]_1 ;
  output [0:0]\tmod_reg[0][4] ;
  output \s_wt_reg[0][0]_2 ;
  output [3:0]\s_reload_reg[0][6] ;
  output \tmod_reg[0][0]_0 ;
  output \s_wt_reg[0][0]_3 ;
  output [7:0]\tmod_reg[0][5]_1 ;
  output \s_int1_sync_reg[1] ;
  output s_all_tcon_tr1;
  output \tmod_reg[0][1]_0 ;
  output \tmod_reg[0][0]_1 ;
  output \tmod_reg[0][0]_2 ;
  output \tmod_reg[0][1]_1 ;
  output \tmod_reg[0][5]_2 ;
  output s_all_tcon_tr0;
  output [7:0]p1_o;
  output [7:0]p2_o;
  output [7:0]p3_o;
  output [7:0]all_sbuf_o;
  output \s_help16_reg[14] ;
  output \pc_reg[14] ;
  output \s_help_reg[6] ;
  output [11:0]ADDRARDADDR;
  input tf1_o;
  input clk;
  input reset;
  input \s_counth1_reg[7] ;
  input \s_countl0_reg[0] ;
  input [7:0]DOUTADOUT;
  input [0:0]i__carry_i_14__0;
  input [0:0]\dpl[0]_i_5 ;
  input [0:0]\dpl[1]_i_5 ;
  input [0:0]\dpl[2]_i_5 ;
  input [7:0]\dpl[7]_i_16 ;
  input [7:0]\dpl[7]_i_26 ;
  input [7:0]\dpl[7]_i_26_0 ;
  input [7:0]\dpl[7]_i_26_1 ;
  input [7:0]\dpl[7]_i_26_2 ;
  input [7:0]\dpl[7]_i_26_3 ;
  input [7:0]\dpl[7]_i_26_4 ;
  input [7:0]\dpl[7]_i_26_5 ;
  input [7:0]\dpl[7]_i_26_6 ;
  input [7:0]\dpl[7]_i_26_7 ;
  input [7:0]\dpl[7]_i_26_8 ;
  input [7:0]\dpl[7]_i_26_9 ;
  input [7:0]\dpl[7]_i_26_10 ;
  input [7:0]\dpl[7]_i_16_0 ;
  input [7:0]\dpl[7]_i_16_1 ;
  input [7:0]\dpl[7]_i_16_2 ;
  input \psw[2]_i_6 ;
  input [4:0]O;
  input [7:0]\b_reg[2] ;
  input [0:0]\dpl[4]_i_16 ;
  input [7:0]s_rom_data;
  input [0:0]CO;
  input [1:0]multOp__60_carry__0;
  input multOp__60_carry__0_0;
  input [1:0]multOp__60_carry__0_1;
  input [4:0]multOp__60_carry_i_6;
  input [0:0]multOp__60_carry__0_2;
  input [0:0]multOp__60_carry_i_6_0;
  input multOp__60_carry;
  input \s_rxpre_count_reg[5] ;
  input s_det_ff0;
  input s_det_ff0_reg;
  input [1:0]s_det_ff0_reg_0;
  input [0:0]\s_recv_buf_reg[7] ;
  input [0:0]all_rxd_i;
  input [0:0]Q;
  input [7:0]\s_help[7]_i_35 ;
  input [7:0]\s_help[7]_i_35_0 ;
  input \s_countl0_reg[4] ;
  input \s_countl0_reg[5] ;
  input \s_countl0_reg[5]_0 ;
  input \s_countl0_reg[7] ;
  input \s_countl0_reg[3] ;
  input \s_countl0_reg[3]_0 ;
  input \s_countl0_reg[2] ;
  input \s_countl0_reg[2]_0 ;
  input \s_countl0_reg[1] ;
  input \s_counth1_reg[2] ;
  input \s_countl1_reg[7] ;
  input \s_countl1_reg[6] ;
  input \s_countl1_reg[6]_0 ;
  input \s_countl1_reg[3] ;
  input \s_countl1_reg[3]_0 ;
  input \s_countl1_reg[2] ;
  input \s_countl1_reg[2]_0 ;
  input \s_countl1_reg[1] ;
  input [7:0]\s_help[7]_i_8 ;
  input \s_countl1_reg[0] ;
  input \s_counth1_reg[7]_0 ;
  input \s_countl1_reg[5] ;
  input \s_counth1_reg[7]_1 ;
  input \s_counth0_reg[5] ;
  input \s_counth0_reg[6] ;
  input s_tf0_reg;
  input \s_counth1_reg[2]_0 ;
  input \s_counth1_reg[4] ;
  input \s_counth1_reg[4]_0 ;
  input \s_counth1_reg[7]_2 ;
  input [0:0]\s_counth1[7]_i_4 ;
  input \s_counth1_reg[6] ;
  input [7:0]\s_help_reg[7]_0 ;
  input \s_counth1_reg[3]_0 ;
  input \s_counth1_reg[5] ;
  input [7:0]p0_i;
  input [7:0]p1_i;
  input [7:0]p2_i;
  input [7:0]p3_i;
  input [0:0]int1_i;
  input [0:0]int0_i;
  input [0:0]all_tf0_i;
  input [2:0]s_all_scon_out;
  input [4:0]\b_reg[7] ;
  input \b_reg[0] ;
  input [7:0]\s_help[7]_i_8_0 ;
  input [7:0]\s_help[7]_i_20 ;
  input [7:0]s_ram_data_out;
  output \acc_reg[4]_0_repN_1_alias ;
  output \acc_reg[4]_0_repN_2_alias ;
  output \acc_reg[4]_0_repN_3_alias ;
  output \acc_reg[4]_0_repN_4_alias ;
  output \acc_reg[4]_0_repN_5_alias ;
  output \acc_reg[4]_0_repN_6_alias ;
  output \acc_reg[1]_0_repN_2_alias ;
  output \acc_reg[1]_0_repN_3_alias ;
  output \acc_reg[1]_0_repN_4_alias ;
  output \acc_reg[1]_0_repN_5_alias ;
  output \acc_reg[1]_0_repN_6_alias ;
  output \acc_reg[5]_0_repN_1_alias ;
  output \acc_reg[5]_0_repN_2_alias ;
  output \acc_reg[5]_0_repN_3_alias ;
  output \acc_reg[5]_0_repN_4_alias ;
  output \acc_reg[5]_0_repN_5_alias ;
  output \acc_reg[5]_0_repN_6_alias ;
  output \acc_reg[7]_0_repN_1_alias ;
  output \acc_reg[7]_0_repN_2_alias ;
  output \acc_reg[7]_0_repN_3_alias ;
  output \acc_reg[7]_0_repN_4_alias ;
  output \acc_reg[7]_0_repN_5_alias ;
  output \acc_reg[7]_0_repN_6_alias ;
  output \acc_reg[3]_0_repN_1_alias ;
  output \acc_reg[3]_0_repN_2_alias ;
  output \acc_reg[3]_0_repN_3_alias ;
  output \acc_reg[3]_0_repN_4_alias ;
  output \acc_reg[3]_0_repN_5_alias ;
  output \acc_reg[3]_0_repN_6_alias ;
  output \acc_reg[6]_1_repN_2_alias ;
  output \acc_reg[6]_1_repN_3_alias ;
  output \acc_reg[6]_1_repN_4_alias ;
  output \acc_reg[6]_1_repN_5_alias ;
  output \acc_reg[6]_1_repN_6_alias ;
  output \acc_reg[2]_2_repN_3_alias ;
  output \acc_reg[2]_2_repN_4_alias ;
  output \acc_reg[2]_2_repN_5_alias ;
  output \acc_reg[2]_2_repN_6_alias ;
  output \acc_reg[0]_0_repN_2_alias ;
  output \acc_reg[0]_0_repN_3_alias ;
  output \acc_reg[0]_0_repN_4_alias ;
  output \acc_reg[0]_0_repN_5_alias ;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [6:0]D;
  wire [3:0]DI;
  wire [7:0]DOUTADOUT;
  wire [0:0]E;
  wire [4:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire \acc_reg[0] ;
  wire \acc_reg[0]_0_repN_1_alias ;
  wire \acc_reg[0]_0_repN_2_alias ;
  wire \acc_reg[0]_0_repN_3_alias ;
  wire \acc_reg[0]_0_repN_4_alias ;
  wire \acc_reg[0]_0_repN_5_alias ;
  wire \acc_reg[0]_0_repN_alias ;
  wire \acc_reg[1] ;
  wire [1:0]\acc_reg[1]_0 ;
  wire \acc_reg[1]_0_repN_1_alias ;
  wire \acc_reg[1]_0_repN_2_alias ;
  wire \acc_reg[1]_0_repN_3_alias ;
  wire \acc_reg[1]_0_repN_4_alias ;
  wire \acc_reg[1]_0_repN_5_alias ;
  wire \acc_reg[1]_0_repN_6_alias ;
  wire \acc_reg[1]_0_repN_alias ;
  wire [1:0]\acc_reg[1]_1 ;
  wire [7:0]\acc_reg[2] ;
  wire [6:0]\acc_reg[2]_0 ;
  wire \acc_reg[2]_1 ;
  wire \acc_reg[2]_2_repN_1_alias ;
  wire \acc_reg[2]_2_repN_2_alias ;
  wire \acc_reg[2]_2_repN_3_alias ;
  wire \acc_reg[2]_2_repN_4_alias ;
  wire \acc_reg[2]_2_repN_5_alias ;
  wire \acc_reg[2]_2_repN_6_alias ;
  wire \acc_reg[3] ;
  wire \acc_reg[3]_0_repN_1_alias ;
  wire \acc_reg[3]_0_repN_2_alias ;
  wire \acc_reg[3]_0_repN_3_alias ;
  wire \acc_reg[3]_0_repN_4_alias ;
  wire \acc_reg[3]_0_repN_5_alias ;
  wire \acc_reg[3]_0_repN_6_alias ;
  wire \acc_reg[3]_0_repN_alias ;
  wire \acc_reg[4] ;
  wire [1:0]\acc_reg[4]_0 ;
  wire \acc_reg[4]_0_repN_1_alias ;
  wire \acc_reg[4]_0_repN_2_alias ;
  wire \acc_reg[4]_0_repN_3_alias ;
  wire \acc_reg[4]_0_repN_4_alias ;
  wire \acc_reg[4]_0_repN_5_alias ;
  wire \acc_reg[4]_0_repN_6_alias ;
  wire \acc_reg[4]_0_repN_alias ;
  wire [1:0]\acc_reg[4]_1 ;
  wire \acc_reg[5] ;
  wire [7:0]\acc_reg[5]_0 ;
  wire \acc_reg[5]_0_repN_1_alias ;
  wire \acc_reg[5]_0_repN_2_alias ;
  wire \acc_reg[5]_0_repN_3_alias ;
  wire \acc_reg[5]_0_repN_4_alias ;
  wire \acc_reg[5]_0_repN_5_alias ;
  wire \acc_reg[5]_0_repN_6_alias ;
  wire \acc_reg[5]_0_repN_alias ;
  wire [6:0]\acc_reg[5]_1 ;
  wire [1:0]\acc_reg[5]_2 ;
  wire \acc_reg[6] ;
  wire [3:0]\acc_reg[6]_0 ;
  wire \acc_reg[6]_1 ;
  wire \acc_reg[6]_1_repN_1_alias ;
  wire \acc_reg[6]_1_repN_2_alias ;
  wire \acc_reg[6]_1_repN_3_alias ;
  wire \acc_reg[6]_1_repN_4_alias ;
  wire \acc_reg[6]_1_repN_5_alias ;
  wire \acc_reg[6]_1_repN_6_alias ;
  wire \acc_reg[6]_2 ;
  wire [2:0]\acc_reg[6]_3 ;
  wire [2:0]\acc_reg[6]_4 ;
  wire [1:0]\acc_reg[7] ;
  wire \acc_reg[7]_0 ;
  wire \acc_reg[7]_0_repN_1_alias ;
  wire \acc_reg[7]_0_repN_2_alias ;
  wire \acc_reg[7]_0_repN_3_alias ;
  wire \acc_reg[7]_0_repN_4_alias ;
  wire \acc_reg[7]_0_repN_5_alias ;
  wire \acc_reg[7]_0_repN_6_alias ;
  wire \acc_reg[7]_0_repN_alias ;
  wire \acc_reg[7]_1 ;
  wire [6:0]all_reload_o;
  wire [0:0]all_rxd_i;
  wire [7:0]all_sbuf_o;
  wire [0:0]all_tf0_i;
  wire [6:0]all_tmod_o;
  wire [0:0]all_trans_o;
  wire [0:0]all_wt_en_o;
  wire \all_wt_en_o_reg[0] ;
  wire [1:0]all_wt_o;
  wire \b_reg[0] ;
  wire [7:0]\b_reg[2] ;
  wire [4:0]\b_reg[7] ;
  wire clk;
  wire [0:0]\dph_reg[5] ;
  wire [0:0]\dph_reg[5]_0 ;
  wire [0:0]\dph_reg[5]_1 ;
  wire [0:0]\dph_reg[5]_10 ;
  wire [0:0]\dph_reg[5]_2 ;
  wire [0:0]\dph_reg[5]_3 ;
  wire [0:0]\dph_reg[5]_4 ;
  wire [0:0]\dph_reg[5]_5 ;
  wire [0:0]\dph_reg[5]_6 ;
  wire [0:0]\dph_reg[5]_7 ;
  wire [0:0]\dph_reg[5]_8 ;
  wire [0:0]\dph_reg[5]_9 ;
  wire [0:0]\dph_reg[6] ;
  wire [0:0]\dph_reg[6]_0 ;
  wire [0:0]\dph_reg[6]_1 ;
  wire [0:0]\dph_reg[6]_2 ;
  wire \dpl[0]_i_12_n_0_alias ;
  wire \dpl[0]_i_12_n_0_repN_alias ;
  wire [0:0]\dpl[0]_i_5 ;
  wire [0:0]\dpl[1]_i_5 ;
  wire [0:0]\dpl[2]_i_5 ;
  wire [0:0]\dpl[4]_i_16 ;
  wire \dpl[6]_i_37_n_0_alias ;
  wire [7:0]\dpl[7]_i_16 ;
  wire [7:0]\dpl[7]_i_16_0 ;
  wire [7:0]\dpl[7]_i_16_1 ;
  wire [7:0]\dpl[7]_i_16_2 ;
  wire [7:0]\dpl[7]_i_26 ;
  wire [7:0]\dpl[7]_i_26_0 ;
  wire [7:0]\dpl[7]_i_26_1 ;
  wire [7:0]\dpl[7]_i_26_10 ;
  wire [7:0]\dpl[7]_i_26_2 ;
  wire [7:0]\dpl[7]_i_26_3 ;
  wire [7:0]\dpl[7]_i_26_4 ;
  wire [7:0]\dpl[7]_i_26_5 ;
  wire [7:0]\dpl[7]_i_26_6 ;
  wire [7:0]\dpl[7]_i_26_7 ;
  wire [7:0]\dpl[7]_i_26_8 ;
  wire [7:0]\dpl[7]_i_26_9 ;
  wire \i_/pc[15]_i_60_n_0_alias ;
  wire [3:0]i__carry_i_10__0;
  wire [2:0]i__carry_i_10__2;
  wire [0:0]i__carry_i_14__0;
  wire [3:0]i__carry_i_15__1;
  wire [3:0]i__carry_i_16__1;
  wire [3:0]i__carry_i_16__1_0;
  wire [2:0]i__carry_i_8__3;
  wire i_control_fsm_n_0;
  wire i_control_fsm_n_1;
  wire i_control_fsm_n_10;
  wire i_control_fsm_n_11;
  wire i_control_fsm_n_12;
  wire i_control_fsm_n_13;
  wire i_control_fsm_n_14;
  wire i_control_fsm_n_15;
  wire i_control_fsm_n_19;
  wire i_control_fsm_n_20;
  wire i_control_fsm_n_21;
  wire i_control_fsm_n_22;
  wire i_control_fsm_n_31;
  wire i_control_fsm_n_32;
  wire i_control_fsm_n_33;
  wire i_control_fsm_n_34;
  wire i_control_fsm_n_35;
  wire i_control_fsm_n_36;
  wire i_control_fsm_n_37;
  wire i_control_fsm_n_38;
  wire i_control_fsm_n_39;
  wire i_control_fsm_n_40;
  wire i_control_fsm_n_52;
  wire i_control_fsm_n_53;
  wire i_control_fsm_n_57;
  wire i_control_fsm_n_6;
  wire i_control_fsm_n_65;
  wire i_control_fsm_n_66;
  wire i_control_fsm_n_67;
  wire i_control_fsm_n_68;
  wire i_control_fsm_n_69;
  wire i_control_fsm_n_7;
  wire i_control_fsm_n_70;
  wire i_control_fsm_n_8;
  wire i_control_fsm_n_9;
  wire i_control_mem_n_13;
  wire i_control_mem_n_190;
  wire i_control_mem_n_191;
  wire i_control_mem_n_29;
  wire i_control_mem_n_313;
  wire i_control_mem_n_314;
  wire i_control_mem_n_315;
  wire i_control_mem_n_353;
  wire i_control_mem_n_354;
  wire i_control_mem_n_355;
  wire i_control_mem_n_356;
  wire i_control_mem_n_357;
  wire i_control_mem_n_374;
  wire i_control_mem_n_376;
  wire i_control_mem_n_378;
  wire i_control_mem_n_379;
  wire i_control_mem_n_380;
  wire i_control_mem_n_381;
  wire i_control_mem_n_382;
  wire i_control_mem_n_41;
  wire i_control_mem_n_43;
  wire i_control_mem_n_45;
  wire i_control_mem_n_46;
  wire i_control_mem_n_47;
  wire i_control_mem_n_48;
  wire i_control_mem_n_52;
  wire i_control_mem_n_53;
  wire i_control_mem_n_54;
  wire i_control_mem_n_63;
  wire i_control_mem_n_64;
  wire [4:0]ie;
  wire [0:0]int0_i;
  wire [0:0]int1_i;
  wire [4:0]ip;
  wire multOp__60_carry;
  wire [1:0]multOp__60_carry__0;
  wire multOp__60_carry__0_0;
  wire [1:0]multOp__60_carry__0_1;
  wire [0:0]multOp__60_carry__0_2;
  wire [4:0]multOp__60_carry__0_i_14;
  wire [4:0]multOp__60_carry_i_6;
  wire [0:0]multOp__60_carry_i_6_0;
  wire [2:0]nextstate_o;
  wire [7:0]p0_i;
  wire [7:0]p0_o;
  wire [7:0]p1_i;
  wire [7:0]p1_o;
  wire [7:0]p2_i;
  wire [7:0]p2_o;
  wire [7:0]p3_i;
  wire [7:0]p3_o;
  wire \pc_reg[14] ;
  wire \psw[2]_i_6 ;
  wire reset;
  wire [3:0]s_adr_mux;
  wire [1:1]s_adrx_mux;
  wire [4:0]s_all_scon;
  wire [2:0]s_all_scon_out;
  wire s_all_smod;
  wire s_all_tcon_tr0;
  wire s_all_tcon_tr1;
  wire [5:0]s_alu_cmd;
  wire [7:0]s_alu_data0;
  wire \s_alu_data0[0]_repN_alias ;
  wire [3:0]s_bdata_mux;
  wire s_bit_data;
  wire [7:0]s_command;
  wire \s_counth0_reg[5] ;
  wire \s_counth0_reg[6] ;
  wire [0:0]\s_counth1[7]_i_4 ;
  wire \s_counth1_reg[2] ;
  wire \s_counth1_reg[2]_0 ;
  wire [3:0]\s_counth1_reg[3] ;
  wire \s_counth1_reg[3]_0 ;
  wire \s_counth1_reg[4] ;
  wire \s_counth1_reg[4]_0 ;
  wire \s_counth1_reg[5] ;
  wire \s_counth1_reg[6] ;
  wire \s_counth1_reg[7] ;
  wire \s_counth1_reg[7]_0 ;
  wire \s_counth1_reg[7]_1 ;
  wire \s_counth1_reg[7]_2 ;
  wire \s_countl0_reg[0] ;
  wire \s_countl0_reg[1] ;
  wire \s_countl0_reg[2] ;
  wire \s_countl0_reg[2]_0 ;
  wire \s_countl0_reg[3] ;
  wire \s_countl0_reg[3]_0 ;
  wire \s_countl0_reg[4] ;
  wire \s_countl0_reg[5] ;
  wire \s_countl0_reg[5]_0 ;
  wire \s_countl0_reg[7] ;
  wire \s_countl1_reg[0] ;
  wire \s_countl1_reg[1] ;
  wire \s_countl1_reg[2] ;
  wire \s_countl1_reg[2]_0 ;
  wire \s_countl1_reg[3] ;
  wire \s_countl1_reg[3]_0 ;
  wire \s_countl1_reg[5] ;
  wire \s_countl1_reg[6] ;
  wire \s_countl1_reg[6]_0 ;
  wire \s_countl1_reg[7] ;
  wire [1:1]s_cy;
  wire [1:1]s_cyb;
  wire [3:0]s_data_mux;
  wire s_det_ff0;
  wire s_det_ff0_reg;
  wire [1:0]s_det_ff0_reg_0;
  wire s_det_ff1;
  wire s_ext0isr_d;
  wire s_ext0isr_d_i_1_n_0;
  wire s_ext0isrh_d;
  wire s_ext0isrh_d_i_1_n_0;
  wire s_ext1isr_d;
  wire s_ext1isr_d_i_1_n_0;
  wire s_ext1isrh_d;
  wire s_ext1isrh_d_i_1_n_0;
  wire [7:0]s_help;
  wire [1:0]s_help16_en;
  wire \s_help16_reg[14] ;
  wire [14:0]\s_help16_reg[15] ;
  wire [7:0]\s_help[7]_i_20 ;
  wire [7:0]\s_help[7]_i_35 ;
  wire [7:0]\s_help[7]_i_35_0 ;
  wire [7:0]\s_help[7]_i_8 ;
  wire [7:0]\s_help[7]_i_8_0 ;
  wire [3:0]s_help_en;
  wire \s_help_reg[6] ;
  wire [7:0]\s_help_reg[7] ;
  wire [7:0]\s_help_reg[7]_0 ;
  wire s_helpb;
  wire s_helpb_i_1_n_0;
  wire s_ie0;
  wire s_ie1;
  wire \s_int1_sync_reg[1] ;
  wire s_intblock;
  wire s_intblock_o_reg_0_repN_alias;
  wire s_inthigh;
  wire s_inthigh_i_1_n_0;
  wire s_intlow;
  wire s_intlow_i_1_n_0;
  wire s_intpre;
  wire s_intpre0;
  wire s_intpre2;
  wire s_intpre2_i_1_n_0;
  wire [3:3]s_ir;
  wire [3:0]s_pc_inc_en;
  wire [7:0]s_ram_data_out;
  wire s_ramx_wr;
  wire [0:0]\s_recv_buf_reg[7] ;
  wire [0:0]\s_recv_sh_reg[7] ;
  wire [2:0]s_regs_wr_en;
  wire [5:0]\s_reload_reg[0][5] ;
  wire [3:0]\s_reload_reg[0][6] ;
  wire s_ri;
  wire [7:0]s_rom_data;
  wire \s_rxpre_count_reg[5] ;
  wire s_tf0;
  wire s_tf0_reg;
  wire s_tf1;
  wire s_ti;
  wire \s_wt_reg[0][0] ;
  wire \s_wt_reg[0][0]_0 ;
  wire \s_wt_reg[0][0]_1 ;
  wire \s_wt_reg[0][0]_2 ;
  wire \s_wt_reg[0][0]_3 ;
  wire [0:0]\s_wt_reg[0][1] ;
  wire \scon_reg[0][4] ;
  wire [0:0]\scon_reg[0][6] ;
  wire \scon_reg[0][6]_0 ;
  wire \scon_reg[0][7] ;
  wire \scon_reg[0][7]_0 ;
  wire \scon_reg[0][7]_1 ;
  wire [2:0]state_o;
  wire [0:0]\state_reg[2] ;
  wire [3:0]\state_reg[2]_0 ;
  wire [3:0]\state_reg[2]_1 ;
  wire [3:0]\state_reg[2]_2 ;
  wire tf1_o;
  wire \tmod_reg[0][0] ;
  wire \tmod_reg[0][0]_0 ;
  wire \tmod_reg[0][0]_1 ;
  wire \tmod_reg[0][0]_2 ;
  wire \tmod_reg[0][1] ;
  wire \tmod_reg[0][1]_0 ;
  wire \tmod_reg[0][1]_1 ;
  wire [0:0]\tmod_reg[0][4] ;
  wire [0:0]\tmod_reg[0][5] ;
  wire [6:0]\tmod_reg[0][5]_0 ;
  wire [7:0]\tmod_reg[0][5]_1 ;
  wire \tmod_reg[0][5]_2 ;

  design_1_mc8051_top_0_0_control_fsm i_control_fsm
       (.D({i_control_mem_n_313,i_control_mem_n_314,i_control_mem_n_315}),
        .DOUTADOUT(DOUTADOUT[3]),
        .Q(s_ir),
        .\acc_reg[0]_0_repN_1_alias (\acc_reg[0]_0_repN_1_alias ),
        .\acc_reg[0]_0_repN_alias (\acc_reg[0]_0_repN_alias ),
        .\acc_reg[1][0]_alias (\dpl[0]_i_5 ),
        .\acc_reg[1]_0_repN_1_alias (\acc_reg[1]_0_repN_1_alias ),
        .\acc_reg[1]_0_repN_alias (\acc_reg[1]_0_repN_alias ),
        .\acc_reg[2]_2_repN_1_alias (\acc_reg[2]_2_repN_1_alias ),
        .\acc_reg[2]_2_repN_2_alias (\acc_reg[2]_2_repN_2_alias ),
        .\acc_reg[3]_0_repN_1_alias (\acc_reg[3]_0_repN_1_alias ),
        .\acc_reg[3]_0_repN_alias (\acc_reg[3]_0_repN_alias ),
        .\acc_reg[4]_0_repN_1_alias (\acc_reg[4]_0_repN_1_alias ),
        .\acc_reg[4]_0_repN_alias (\acc_reg[4]_0_repN_alias ),
        .\acc_reg[5]_0_repN_1_alias (\acc_reg[5]_0_repN_1_alias ),
        .\acc_reg[5]_0_repN_alias (\acc_reg[5]_0_repN_alias ),
        .\acc_reg[6]_1_repN_1_alias (\acc_reg[6]_1_repN_1_alias ),
        .\acc_reg[6]_1_repN_2_alias (\acc_reg[6]_1_repN_2_alias ),
        .\acc_reg[7]_0_repN_1_alias (\acc_reg[7]_0_repN_1_alias ),
        .\acc_reg[7]_0_repN_alias (\acc_reg[7]_0_repN_alias ),
        .\dpl[0]_i_12_n_0_alias (\dpl[0]_i_12_n_0_alias ),
        .\dpl[0]_i_12_n_0_repN_alias (\dpl[0]_i_12_n_0_repN_alias ),
        .\dpl[6]_i_37_n_0_alias (\dpl[6]_i_37_n_0_alias ),
        .help_o(s_help),
        .\i_/b[7]_i_7_0 (i_control_mem_n_45),
        .\i_/dpl[3]_i_49_0 (i_control_mem_n_54),
        .\i_/dpl_reg[3]_i_51_0 (i_control_mem_n_380),
        .\i_/g0_b0_i_23_0 (i_control_mem_n_353),
        .\i_/pc[15]_i_18_0 (i_control_mem_n_52),
        .\i_/pc[15]_i_26_0 (i_control_mem_n_64),
        .\i_/pc[15]_i_60_n_0_alias (\i_/pc[15]_i_60_n_0_alias ),
        .\i_/pc[15]_i_76_0 (\acc_reg[5] ),
        .\i_/pc[15]_i_76_1 (\acc_reg[3] ),
        .\i_/pc[15]_i_76_2 (\acc_reg[0] ),
        .\i_/pc[15]_i_76_3 (\acc_reg[1] ),
        .\i_/pc[15]_i_76_4 (\acc_reg[2]_1 ),
        .\i_/pc[15]_i_76_5 (\acc_reg[4] ),
        .\i_/pc[15]_i_86_0 (\acc_reg[7]_0 ),
        .\i_/pc[15]_i_86_1 (\acc_reg[6] ),
        .\i_/psw[6]_i_12_0 (i_control_mem_n_43),
        .\i_/psw[6]_i_28_0 (i_control_mem_n_63),
        .\i_/psw[6]_i_56_0 (i_control_mem_n_53),
        .\i_/s_help[7]_i_16_0 (i_control_mem_n_41),
        .\i_/s_help[7]_i_52_0 (i_control_mem_n_29),
        .\i_/s_help[7]_i_70_0 (i_control_mem_n_355),
        .\i_/s_preadr[7]_i_137_0 (i_control_mem_n_382),
        .\i_/s_preadr[7]_i_187_0 (s_ri),
        .\i_/s_preadr[7]_i_24_0 (i_control_mem_n_48),
        .\i_/s_preadr[7]_i_36_0 (i_control_mem_n_46),
        .\i_/s_preadr[7]_i_58_0 (i_control_mem_n_374),
        .\i_/s_preadr[7]_i_68_0 (i_control_mem_n_47),
        .\i_/state[0]_i_12_0 (i_control_mem_n_376),
        .\i_/state[0]_i_12_1 (i_control_mem_n_354),
        .\i_/state_reg[1]_i_10_0 (i_control_mem_n_356),
        .ie(ie),
        .\ie_reg[0] (i_control_fsm_n_12),
        .\ie_reg[2] (i_control_fsm_n_14),
        .\ie_reg[3] (i_control_fsm_n_1),
        .intblock_o(s_intblock),
        .ip(ip),
        .\ip_reg[0] (i_control_fsm_n_19),
        .\ip_reg[0]_0 (i_control_fsm_n_31),
        .\ip_reg[1] (i_control_fsm_n_21),
        .\ip_reg[1]_0 (i_control_fsm_n_33),
        .\ip_reg[3] (i_control_fsm_n_13),
        .\ip_reg[3]_0 (i_control_fsm_n_15),
        .\ip_reg[4] (i_control_fsm_n_10),
        .outreg_reg(i_control_fsm_n_6),
        .outreg_reg_0(i_control_fsm_n_8),
        .outreg_reg_1(i_control_fsm_n_20),
        .outreg_reg_10(i_control_fsm_n_70),
        .outreg_reg_2(i_control_fsm_n_32),
        .outreg_reg_3(i_control_fsm_n_36),
        .outreg_reg_4(i_control_fsm_n_37),
        .outreg_reg_5(i_control_fsm_n_38),
        .outreg_reg_6(i_control_fsm_n_39),
        .outreg_reg_7(i_control_fsm_n_57),
        .outreg_reg_8(i_control_fsm_n_66),
        .outreg_reg_9(i_control_fsm_n_69),
        .\pc[15]_i_61 (i_control_mem_n_190),
        .\pc[15]_i_61_0 (i_control_mem_n_191),
        .reset(reset),
        .s_adr_mux(s_adr_mux),
        .s_adrx_mux(s_adrx_mux),
        .s_alu_cmd(s_alu_cmd),
        .s_alu_data0(s_alu_data0),
        .\s_alu_data0[0]_repN_alias (\s_alu_data0[0]_repN_alias ),
        .s_bdata_mux(s_bdata_mux),
        .s_bit_data(s_bit_data),
        .s_command(s_command),
        .s_cy(s_cy),
        .s_data_mux(s_data_mux),
        .s_ext1isrh_d_reg(i_control_mem_n_378),
        .s_ext1isrh_d_reg_0(i_control_mem_n_357),
        .s_help16_en(s_help16_en),
        .s_help_en(s_help_en),
        .s_helpb_reg(i_control_mem_n_379),
        .s_helpb_reg_0(i_control_mem_n_381),
        .s_ie0(s_ie0),
        .s_ie1(s_ie1),
        .s_intblock_o_reg(i_control_fsm_n_11),
        .s_intblock_o_reg_0(i_control_fsm_n_52),
        .s_intblock_o_reg_0_repN_alias(s_intblock_o_reg_0_repN_alias),
        .s_intblock_o_reg_1(i_control_fsm_n_53),
        .s_inthigh(s_inthigh),
        .s_inthigh_reg(i_control_fsm_n_68),
        .s_intlow(s_intlow),
        .s_intlow_reg(i_control_fsm_n_67),
        .s_intpre(s_intpre),
        .s_intpre0(s_intpre0),
        .s_intpre2(s_intpre2),
        .s_intpre2_reg(i_control_fsm_n_0),
        .s_intpre2_reg_0(i_control_fsm_n_40),
        .s_pc_inc_en(s_pc_inc_en),
        .s_ramx_wr(s_ramx_wr),
        .s_regs_wr_en(s_regs_wr_en),
        .s_tf0(s_tf0),
        .s_tf1(s_tf1),
        .s_ti(s_ti),
        .state_o(state_o),
        .\state_reg[0] (i_control_fsm_n_65),
        .\state_reg[1] (nextstate_o),
        .\state_reg[2] (i_control_mem_n_13),
        .\tcon_reg[0][1] (i_control_fsm_n_7),
        .\tcon_reg[0][1]_0 (i_control_fsm_n_9),
        .\tcon_reg[0][1]_1 (i_control_fsm_n_22),
        .\tcon_reg[0][1]_2 (i_control_fsm_n_34),
        .\tcon_reg[0][1]_3 (i_control_fsm_n_35));
  design_1_mc8051_top_0_0_control_mem i_control_mem
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .D(nextstate_o),
        .DI(DI),
        .DOUTADOUT(DOUTADOUT),
        .E(E),
        .O(O),
        .Q(all_wt_o),
        .S(S),
        .WEA(WEA),
        .\acc_reg[0]_0 (\acc_reg[0] ),
        .\acc_reg[0]_0_repN_1_alias (\acc_reg[0]_0_repN_1_alias ),
        .\acc_reg[0]_0_repN_2_alias (\acc_reg[0]_0_repN_2_alias ),
        .\acc_reg[0]_0_repN_3_alias (\acc_reg[0]_0_repN_3_alias ),
        .\acc_reg[0]_0_repN_4_alias (\acc_reg[0]_0_repN_4_alias ),
        .\acc_reg[0]_0_repN_5_alias (\acc_reg[0]_0_repN_5_alias ),
        .\acc_reg[0]_0_repN_alias (\acc_reg[0]_0_repN_alias ),
        .\acc_reg[1]_0 (\acc_reg[1] ),
        .\acc_reg[1]_0_repN_1_alias (\acc_reg[1]_0_repN_1_alias ),
        .\acc_reg[1]_0_repN_2_alias (\acc_reg[1]_0_repN_2_alias ),
        .\acc_reg[1]_0_repN_3_alias (\acc_reg[1]_0_repN_3_alias ),
        .\acc_reg[1]_0_repN_4_alias (\acc_reg[1]_0_repN_4_alias ),
        .\acc_reg[1]_0_repN_5_alias (\acc_reg[1]_0_repN_5_alias ),
        .\acc_reg[1]_0_repN_6_alias (\acc_reg[1]_0_repN_6_alias ),
        .\acc_reg[1]_0_repN_alias (\acc_reg[1]_0_repN_alias ),
        .\acc_reg[1]_1 (\acc_reg[1]_0 ),
        .\acc_reg[1]_2 (\acc_reg[1]_1 ),
        .\acc_reg[2]_0 (\acc_reg[2] ),
        .\acc_reg[2]_1 (\acc_reg[2]_0 ),
        .\acc_reg[2]_2 (\acc_reg[2]_1 ),
        .\acc_reg[2]_2_repN_1_alias (\acc_reg[2]_2_repN_1_alias ),
        .\acc_reg[2]_2_repN_2_alias (\acc_reg[2]_2_repN_2_alias ),
        .\acc_reg[2]_2_repN_3_alias (\acc_reg[2]_2_repN_3_alias ),
        .\acc_reg[2]_2_repN_4_alias (\acc_reg[2]_2_repN_4_alias ),
        .\acc_reg[2]_2_repN_5_alias (\acc_reg[2]_2_repN_5_alias ),
        .\acc_reg[2]_2_repN_6_alias (\acc_reg[2]_2_repN_6_alias ),
        .\acc_reg[3]_0 (\acc_reg[3] ),
        .\acc_reg[3]_0_repN_1_alias (\acc_reg[3]_0_repN_1_alias ),
        .\acc_reg[3]_0_repN_2_alias (\acc_reg[3]_0_repN_2_alias ),
        .\acc_reg[3]_0_repN_3_alias (\acc_reg[3]_0_repN_3_alias ),
        .\acc_reg[3]_0_repN_4_alias (\acc_reg[3]_0_repN_4_alias ),
        .\acc_reg[3]_0_repN_5_alias (\acc_reg[3]_0_repN_5_alias ),
        .\acc_reg[3]_0_repN_6_alias (\acc_reg[3]_0_repN_6_alias ),
        .\acc_reg[3]_0_repN_alias (\acc_reg[3]_0_repN_alias ),
        .\acc_reg[4]_0 (\acc_reg[4] ),
        .\acc_reg[4]_0_repN_1_alias (\acc_reg[4]_0_repN_1_alias ),
        .\acc_reg[4]_0_repN_2_alias (\acc_reg[4]_0_repN_2_alias ),
        .\acc_reg[4]_0_repN_3_alias (\acc_reg[4]_0_repN_3_alias ),
        .\acc_reg[4]_0_repN_4_alias (\acc_reg[4]_0_repN_4_alias ),
        .\acc_reg[4]_0_repN_5_alias (\acc_reg[4]_0_repN_5_alias ),
        .\acc_reg[4]_0_repN_6_alias (\acc_reg[4]_0_repN_6_alias ),
        .\acc_reg[4]_0_repN_alias (\acc_reg[4]_0_repN_alias ),
        .\acc_reg[4]_1 (\acc_reg[4]_0 ),
        .\acc_reg[4]_2 (\acc_reg[4]_1 ),
        .\acc_reg[5]_0 (\acc_reg[5] ),
        .\acc_reg[5]_0_repN_1_alias (\acc_reg[5]_0_repN_1_alias ),
        .\acc_reg[5]_0_repN_2_alias (\acc_reg[5]_0_repN_2_alias ),
        .\acc_reg[5]_0_repN_3_alias (\acc_reg[5]_0_repN_3_alias ),
        .\acc_reg[5]_0_repN_4_alias (\acc_reg[5]_0_repN_4_alias ),
        .\acc_reg[5]_0_repN_5_alias (\acc_reg[5]_0_repN_5_alias ),
        .\acc_reg[5]_0_repN_6_alias (\acc_reg[5]_0_repN_6_alias ),
        .\acc_reg[5]_0_repN_alias (\acc_reg[5]_0_repN_alias ),
        .\acc_reg[5]_1 (\acc_reg[5]_0 ),
        .\acc_reg[5]_2 (\acc_reg[5]_1 ),
        .\acc_reg[5]_3 (\acc_reg[5]_2 ),
        .\acc_reg[6]_0 (i_control_mem_n_190),
        .\acc_reg[6]_1 (\acc_reg[6] ),
        .\acc_reg[6]_1_repN_1_alias (\acc_reg[6]_1_repN_1_alias ),
        .\acc_reg[6]_1_repN_2_alias (\acc_reg[6]_1_repN_2_alias ),
        .\acc_reg[6]_1_repN_3_alias (\acc_reg[6]_1_repN_3_alias ),
        .\acc_reg[6]_1_repN_4_alias (\acc_reg[6]_1_repN_4_alias ),
        .\acc_reg[6]_1_repN_5_alias (\acc_reg[6]_1_repN_5_alias ),
        .\acc_reg[6]_1_repN_6_alias (\acc_reg[6]_1_repN_6_alias ),
        .\acc_reg[6]_2 (\acc_reg[6]_0 ),
        .\acc_reg[6]_3 (\acc_reg[7] [0]),
        .\acc_reg[6]_4 (\acc_reg[6]_1 ),
        .\acc_reg[6]_5 (\acc_reg[6]_2 ),
        .\acc_reg[6]_6 (\acc_reg[6]_3 ),
        .\acc_reg[6]_7 (\acc_reg[6]_4 ),
        .\acc_reg[7]_0 (\acc_reg[7]_0 ),
        .\acc_reg[7]_0_repN_1_alias (\acc_reg[7]_0_repN_1_alias ),
        .\acc_reg[7]_0_repN_2_alias (\acc_reg[7]_0_repN_2_alias ),
        .\acc_reg[7]_0_repN_3_alias (\acc_reg[7]_0_repN_3_alias ),
        .\acc_reg[7]_0_repN_4_alias (\acc_reg[7]_0_repN_4_alias ),
        .\acc_reg[7]_0_repN_5_alias (\acc_reg[7]_0_repN_5_alias ),
        .\acc_reg[7]_0_repN_6_alias (\acc_reg[7]_0_repN_6_alias ),
        .\acc_reg[7]_0_repN_alias (\acc_reg[7]_0_repN_alias ),
        .\acc_reg[7]_1 (\acc_reg[7] [1]),
        .\acc_reg[7]_2 (\acc_reg[7]_1 ),
        .all_reload_o(all_reload_o),
        .all_rxd_i(all_rxd_i),
        .all_sbuf_o(all_sbuf_o),
        .all_tf0_i(all_tf0_i),
        .all_trans_o(all_trans_o),
        .\all_wt_en_o_reg[0]_0 (all_wt_en_o),
        .\all_wt_en_o_reg[0]_1 (\all_wt_en_o_reg[0] ),
        .\b[7]_i_23_0 (i_control_fsm_n_32),
        .\b[7]_i_23_1 (i_control_fsm_n_34),
        .\b[7]_i_23_2 (i_control_fsm_n_31),
        .\b_reg[0]_0 (\b_reg[0] ),
        .\b_reg[2]_0 (\b_reg[2] ),
        .\b_reg[7]_0 (\b_reg[7] ),
        .clk(clk),
        .\dph_reg[5]_0 (\dph_reg[5] ),
        .\dph_reg[5]_1 (\dph_reg[5]_0 ),
        .\dph_reg[5]_10 (\dph_reg[5]_9 ),
        .\dph_reg[5]_11 (\dph_reg[5]_10 ),
        .\dph_reg[5]_2 (\dph_reg[5]_1 ),
        .\dph_reg[5]_3 (\dph_reg[5]_2 ),
        .\dph_reg[5]_4 (\dph_reg[5]_3 ),
        .\dph_reg[5]_5 (\dph_reg[5]_4 ),
        .\dph_reg[5]_6 (\dph_reg[5]_5 ),
        .\dph_reg[5]_7 (\dph_reg[5]_6 ),
        .\dph_reg[5]_8 (\dph_reg[5]_7 ),
        .\dph_reg[5]_9 (\dph_reg[5]_8 ),
        .\dph_reg[6]_0 (\dph_reg[6] ),
        .\dph_reg[6]_1 (\dph_reg[6]_0 ),
        .\dph_reg[6]_2 (\dph_reg[6]_1 ),
        .\dph_reg[6]_3 (\dph_reg[6]_2 ),
        .\dpl[0]_i_12_n_0_alias (\dpl[0]_i_12_n_0_alias ),
        .\dpl[0]_i_12_n_0_repN_alias (\dpl[0]_i_12_n_0_repN_alias ),
        .\dpl[0]_i_5_0 (\dpl[0]_i_5 ),
        .\dpl[1]_i_5_0 (\dpl[1]_i_5 ),
        .\dpl[2]_i_5_0 (\dpl[2]_i_5 ),
        .\dpl[4]_i_16_0 (\dpl[4]_i_16 ),
        .\dpl[4]_i_9_0 (i_control_mem_n_64),
        .\dpl[6]_i_37_n_0_alias (\dpl[6]_i_37_n_0_alias ),
        .\dpl[7]_i_16_0 (\dpl[7]_i_16 ),
        .\dpl[7]_i_16_1 (\dpl[7]_i_16_0 ),
        .\dpl[7]_i_16_2 (\dpl[7]_i_16_1 ),
        .\dpl[7]_i_16_3 (\dpl[7]_i_16_2 ),
        .\dpl[7]_i_26_0 (\dpl[7]_i_26 ),
        .\dpl[7]_i_26_1 (\dpl[7]_i_26_0 ),
        .\dpl[7]_i_26_10 (\dpl[7]_i_26_9 ),
        .\dpl[7]_i_26_11 (\dpl[7]_i_26_10 ),
        .\dpl[7]_i_26_2 (\dpl[7]_i_26_1 ),
        .\dpl[7]_i_26_3 (\dpl[7]_i_26_2 ),
        .\dpl[7]_i_26_4 (\dpl[7]_i_26_3 ),
        .\dpl[7]_i_26_5 (\dpl[7]_i_26_4 ),
        .\dpl[7]_i_26_6 (\dpl[7]_i_26_5 ),
        .\dpl[7]_i_26_7 (\dpl[7]_i_26_6 ),
        .\dpl[7]_i_26_8 (\dpl[7]_i_26_7 ),
        .\dpl[7]_i_26_9 (\dpl[7]_i_26_8 ),
        .\dpl[7]_i_29_0 (i_control_mem_n_191),
        .\i_/b[7]_i_15 (i_control_fsm_n_33),
        .\i_/pc[15]_i_35 (i_control_fsm_n_53),
        .\i_/pc[15]_i_35_0 (i_control_fsm_n_52),
        .\i_/pc[15]_i_60_n_0_alias (\i_/pc[15]_i_60_n_0_alias ),
        .\i_/psw[6]_i_26 (i_control_fsm_n_21),
        .\i_/s_help[7]_i_32 (i_control_fsm_n_9),
        .\i_/s_help[7]_i_32_0 (i_control_fsm_n_10),
        .\i_/s_help[7]_i_32_1 (i_control_fsm_n_11),
        .\i_/s_help[7]_i_75 (i_control_fsm_n_6),
        .\i_/s_help[7]_i_75_0 (i_control_fsm_n_8),
        .\i_/s_help[7]_i_75_1 (i_control_fsm_n_7),
        .\i_/s_preadr[7]_i_102 (i_control_fsm_n_36),
        .\i_/s_preadr[7]_i_102_0 (i_control_fsm_n_37),
        .\i_/s_preadr[7]_i_102_1 (i_control_fsm_n_69),
        .\i_/s_preadr[7]_i_49 (i_control_fsm_n_38),
        .\i_/s_preadr[7]_i_49_0 (i_control_fsm_n_39),
        .\i_/s_preadr[7]_i_49_1 (i_control_fsm_n_70),
        .\i_/s_preadr[7]_i_68 (i_control_fsm_n_35),
        .i__carry_i_10__0_0(i__carry_i_10__0),
        .i__carry_i_10__2_0(i__carry_i_10__2),
        .i__carry_i_14__0_0(i__carry_i_14__0),
        .i__carry_i_15__1_0(i__carry_i_15__1),
        .i__carry_i_16__1_0(i__carry_i_16__1),
        .i__carry_i_16__1_1(i__carry_i_16__1_0),
        .i__carry_i_8__3_0(i__carry_i_8__3),
        .ie(ie),
        .\ie_reg[3]_0 (i_control_mem_n_354),
        .int0_i(int0_i),
        .int1_i(int1_i),
        .intblock_o(s_intblock),
        .ip(ip),
        .\ip_reg[1]_0 (i_control_mem_n_41),
        .\ip_reg[1]_1 (i_control_mem_n_46),
        .\ip_reg[2]_0 (i_control_mem_n_43),
        .\ip_reg[2]_1 (i_control_mem_n_45),
        .mem0_reg_bram_0(i_control_fsm_n_66),
        .mem0_reg_bram_0_0(i_control_fsm_n_57),
        .multOp__60_carry(multOp__60_carry),
        .multOp__60_carry__0(multOp__60_carry__0),
        .multOp__60_carry__0_0(multOp__60_carry__0_0),
        .multOp__60_carry__0_1(multOp__60_carry__0_1),
        .multOp__60_carry__0_2(multOp__60_carry__0_2),
        .multOp__60_carry__0_i_14_0(multOp__60_carry__0_i_14),
        .multOp__60_carry_i_6(multOp__60_carry_i_6),
        .multOp__60_carry_i_6_0(multOp__60_carry_i_6_0),
        .outreg_reg(i_control_mem_n_53),
        .outreg_reg_0(i_control_mem_n_54),
        .outreg_reg_1(i_control_mem_n_63),
        .outreg_reg_10(i_control_mem_n_381),
        .outreg_reg_11(i_control_mem_n_382),
        .outreg_reg_2({i_control_mem_n_313,i_control_mem_n_314,i_control_mem_n_315}),
        .outreg_reg_3(i_control_mem_n_355),
        .outreg_reg_4(i_control_mem_n_356),
        .outreg_reg_5(i_control_mem_n_357),
        .outreg_reg_6(i_control_mem_n_374),
        .outreg_reg_7(i_control_mem_n_378),
        .outreg_reg_8(i_control_mem_n_379),
        .outreg_reg_9(i_control_mem_n_380),
        .p0_i(p0_i),
        .p0_o(p0_o),
        .p1_i(p1_i),
        .p1_o(p1_o),
        .p2_i(p2_i),
        .p2_o(p2_o),
        .p3_i(p3_i),
        .p3_o(p3_o),
        .\pc_reg[14]_0 (\pc_reg[14] ),
        .\psw[2]_i_6_0 (\psw[2]_i_6 ),
        .\psw[6]_i_43_0 (i_control_fsm_n_20),
        .\psw[6]_i_43_1 (i_control_fsm_n_22),
        .\psw[6]_i_43_2 (i_control_fsm_n_19),
        .\psw_reg[7]_0 (s_cy),
        .\psw_reg[7]_1 (s_cyb),
        .reset(reset),
        .reset_0(D[1]),
        .reset_1(D[0]),
        .s_adr_mux(s_adr_mux),
        .s_adrx_mux(s_adrx_mux),
        .s_all_scon_out(s_all_scon_out),
        .s_alu_cmd(s_alu_cmd),
        .s_alu_data0(s_alu_data0),
        .\s_alu_data0[0]_repN_alias (\s_alu_data0[0]_repN_alias ),
        .s_bdata_mux(s_bdata_mux),
        .s_bit_data(s_bit_data),
        .s_command(s_command),
        .\s_counth0_reg[5] (\s_counth0_reg[5] ),
        .\s_counth0_reg[6] (\s_counth0_reg[6] ),
        .\s_counth1[7]_i_4 (\s_counth1[7]_i_4 ),
        .\s_counth1_reg[0] (\s_counth1_reg[3] [0]),
        .\s_counth1_reg[1] (\s_counth1_reg[3] [1]),
        .\s_counth1_reg[2] (\s_counth1_reg[3] [2]),
        .\s_counth1_reg[2]_0 (\s_counth1_reg[2] ),
        .\s_counth1_reg[2]_1 (\s_counth1_reg[2]_0 ),
        .\s_counth1_reg[3] (\s_counth1_reg[3] [3]),
        .\s_counth1_reg[3]_0 (\s_counth1_reg[3]_0 ),
        .\s_counth1_reg[4] (\s_counth1_reg[4] ),
        .\s_counth1_reg[4]_0 (\s_counth1_reg[4]_0 ),
        .\s_counth1_reg[5] (\s_counth1_reg[5] ),
        .\s_counth1_reg[6] (\s_counth1_reg[6] ),
        .\s_counth1_reg[7] (\s_counth1_reg[7] ),
        .\s_counth1_reg[7]_0 (\s_counth1_reg[7]_0 ),
        .\s_counth1_reg[7]_1 (\s_counth1_reg[7]_1 ),
        .\s_counth1_reg[7]_2 (\s_counth1_reg[7]_2 ),
        .\s_countl0_reg[0] (\s_countl0_reg[0] ),
        .\s_countl0_reg[1] (\s_countl0_reg[1] ),
        .\s_countl0_reg[2] (\s_countl0_reg[2] ),
        .\s_countl0_reg[2]_0 (\s_countl0_reg[2]_0 ),
        .\s_countl0_reg[3] (\s_countl0_reg[3] ),
        .\s_countl0_reg[3]_0 (\s_countl0_reg[3]_0 ),
        .\s_countl0_reg[4] (\s_countl0_reg[4] ),
        .\s_countl0_reg[5] (\s_countl0_reg[5] ),
        .\s_countl0_reg[5]_0 (\s_countl0_reg[5]_0 ),
        .\s_countl0_reg[7] (\s_countl0_reg[7] ),
        .\s_countl1_reg[0] (\s_countl1_reg[0] ),
        .\s_countl1_reg[1] (\s_countl1_reg[1] ),
        .\s_countl1_reg[2] (\s_countl1_reg[2] ),
        .\s_countl1_reg[2]_0 (\s_countl1_reg[2]_0 ),
        .\s_countl1_reg[3] (\s_countl1_reg[3] ),
        .\s_countl1_reg[3]_0 (\s_countl1_reg[3]_0 ),
        .\s_countl1_reg[5] (\s_countl1_reg[5] ),
        .\s_countl1_reg[6] (\s_countl1_reg[6] ),
        .\s_countl1_reg[6]_0 (\s_countl1_reg[6]_0 ),
        .\s_countl1_reg[7] (\s_countl1_reg[7] ),
        .s_data_mux(s_data_mux),
        .s_det_ff0(s_det_ff0),
        .s_det_ff0_reg(s_det_ff0_reg),
        .s_det_ff0_reg_0(s_det_ff0_reg_0),
        .s_det_ff1(s_det_ff1),
        .s_ext0isr_d(s_ext0isr_d),
        .s_ext0isr_d_reg_0(s_ext0isr_d_i_1_n_0),
        .s_ext0isrh_d(s_ext0isrh_d),
        .s_ext0isrh_d_reg_0(s_ext0isrh_d_i_1_n_0),
        .s_ext1isr_d(s_ext1isr_d),
        .s_ext1isr_d_reg_0(s_ext1isr_d_i_1_n_0),
        .s_ext1isrh_d(s_ext1isrh_d),
        .s_ext1isrh_d_reg_0(s_ext1isrh_d_i_1_n_0),
        .s_help16_en(s_help16_en),
        .\s_help16_reg[14]_0 (\s_help16_reg[14] ),
        .\s_help16_reg[15]_0 (\s_help16_reg[15] ),
        .\s_help[7]_i_20_0 (\s_help[7]_i_20 ),
        .\s_help[7]_i_35_0 (\s_help[7]_i_35 ),
        .\s_help[7]_i_35_1 (\s_help[7]_i_35_0 ),
        .\s_help[7]_i_8_0 (\s_help[7]_i_8 ),
        .\s_help[7]_i_8_1 (\s_help[7]_i_8_0 ),
        .s_help_en(s_help_en),
        .\s_help_reg[2]_0 (D[2]),
        .\s_help_reg[3]_0 (D[3]),
        .\s_help_reg[4]_0 (\s_help_reg[7] [4]),
        .\s_help_reg[5]_0 (\s_help_reg[7] [5]),
        .\s_help_reg[6]_0 (\s_help_reg[7] [6]),
        .\s_help_reg[6]_1 (\s_help_reg[6] ),
        .\s_help_reg[7]_0 (\s_help_reg[7] [7]),
        .\s_help_reg[7]_1 (s_help),
        .\s_help_reg[7]_2 (\s_help_reg[7]_0 ),
        .s_helpb(s_helpb),
        .s_helpb_reg_0(s_helpb_i_1_n_0),
        .s_ie0(s_ie0),
        .s_ie1(s_ie1),
        .\s_int1_sync_reg[1] (\s_int1_sync_reg[1] ),
        .s_intblock_o_reg_0(i_control_mem_n_52),
        .s_intblock_o_reg_0_repN_alias(s_intblock_o_reg_0_repN_alias),
        .s_inthigh(s_inthigh),
        .s_inthigh_reg_0(s_inthigh_i_1_n_0),
        .s_intlow(s_intlow),
        .s_intlow_reg_0(i_control_mem_n_376),
        .s_intlow_reg_1(s_intlow_i_1_n_0),
        .s_intpre(s_intpre),
        .s_intpre0(s_intpre0),
        .s_intpre2(s_intpre2),
        .s_intpre2_reg_0(i_control_mem_n_13),
        .s_intpre2_reg_1(s_intpre2_i_1_n_0),
        .\s_ir_reg[3]_0 (s_ir),
        .s_pc_inc_en(s_pc_inc_en),
        .s_ram_data_out(s_ram_data_out),
        .s_ramx_wr(s_ramx_wr),
        .\s_recv_buf_reg[7] (\s_recv_buf_reg[7] ),
        .\s_recv_sh_reg[7] (\s_recv_sh_reg[7] ),
        .s_regs_wr_en(s_regs_wr_en),
        .\s_reload_reg[0][5]_0 (\s_reload_reg[0][5] ),
        .\s_reload_reg[0][6]_0 (\s_reload_reg[0][6] ),
        .s_rom_data(s_rom_data),
        .\s_rxpre_count_reg[5] (\s_rxpre_count_reg[5] ),
        .\s_smodreg_reg[0]_0 (s_all_smod),
        .s_tf0(s_tf0),
        .s_tf0_reg(s_tf0_reg),
        .s_tf1(s_tf1),
        .s_ti(s_ti),
        .\s_tran_state[3]_i_8 (Q),
        .\s_wt_reg[0][0]_0 (\s_wt_reg[0][0] ),
        .\s_wt_reg[0][0]_1 (\s_wt_reg[0][0]_0 ),
        .\s_wt_reg[0][0]_2 (\s_wt_reg[0][0]_1 ),
        .\s_wt_reg[0][0]_3 (\s_wt_reg[0][0]_2 ),
        .\s_wt_reg[0][0]_4 (\s_wt_reg[0][0]_3 ),
        .\s_wt_reg[0][1]_0 (\s_wt_reg[0][1] ),
        .\scon_reg[0][0]_0 (s_ri),
        .\scon_reg[0][3]_0 (s_all_scon[0]),
        .\scon_reg[0][4]_0 (\scon_reg[0][4] ),
        .\scon_reg[0][4]_1 (s_all_scon[1]),
        .\scon_reg[0][5]_0 (s_all_scon[2]),
        .\scon_reg[0][6]_0 (s_all_scon[3]),
        .\scon_reg[0][6]_1 (\scon_reg[0][6] ),
        .\scon_reg[0][6]_2 (\scon_reg[0][6]_0 ),
        .\scon_reg[0][7]_0 (s_all_scon[4]),
        .\scon_reg[0][7]_1 (\scon_reg[0][7] ),
        .\scon_reg[0][7]_2 (\scon_reg[0][7]_0 ),
        .\scon_reg[0][7]_3 (\scon_reg[0][7]_1 ),
        .\sp_reg[5]_0 (D[5]),
        .\sp_reg[6]_0 (D[6]),
        .\state_reg[2]_0 (state_o),
        .\state_reg[2]_1 (\s_help_reg[7] [2]),
        .\state_reg[2]_10 (i_control_mem_n_353),
        .\state_reg[2]_2 (\s_help_reg[7] [3]),
        .\state_reg[2]_3 (\s_help_reg[7] [1]),
        .\state_reg[2]_4 (D[4]),
        .\state_reg[2]_5 (\s_help_reg[7] [0]),
        .\state_reg[2]_6 (\state_reg[2] ),
        .\state_reg[2]_7 (\state_reg[2]_0 ),
        .\state_reg[2]_8 (\state_reg[2]_1 ),
        .\state_reg[2]_9 (\state_reg[2]_2 ),
        .\tcon_reg[0][1]_0 (i_control_mem_n_29),
        .\tcon_reg[0][1]_1 (i_control_mem_n_47),
        .\tcon_reg[0][1]_2 (i_control_mem_n_48),
        .\tcon_reg[0][4]_0 (s_all_tcon_tr0),
        .\tcon_reg[0][6]_0 (s_all_tcon_tr1),
        .tf1_o(tf1_o),
        .\tmod_reg[0][0]_0 (\tmod_reg[0][0] ),
        .\tmod_reg[0][0]_1 (\tmod_reg[0][0]_0 ),
        .\tmod_reg[0][0]_2 (\tmod_reg[0][0]_1 ),
        .\tmod_reg[0][0]_3 (\tmod_reg[0][0]_2 ),
        .\tmod_reg[0][1]_0 (\tmod_reg[0][1] ),
        .\tmod_reg[0][1]_1 (\tmod_reg[0][1]_0 ),
        .\tmod_reg[0][1]_2 (\tmod_reg[0][1]_1 ),
        .\tmod_reg[0][4]_0 (\tmod_reg[0][4] ),
        .\tmod_reg[0][5]_0 (\tmod_reg[0][5] ),
        .\tmod_reg[0][5]_1 (\tmod_reg[0][5]_0 ),
        .\tmod_reg[0][5]_2 (\tmod_reg[0][5]_1 ),
        .\tmod_reg[0][5]_3 (\tmod_reg[0][5]_2 ),
        .\tmod_reg[0][6]_0 (all_tmod_o));
  LUT6 #(
    .INIT(64'hFFFF7F7F00000A00)) 
    s_ext0isr_d_i_1
       (.I0(state_o[1]),
        .I1(i_control_fsm_n_67),
        .I2(state_o[0]),
        .I3(i_control_fsm_n_13),
        .I4(state_o[2]),
        .I5(s_ext0isr_d),
        .O(s_ext0isr_d_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF7F7F00000A00)) 
    s_ext0isrh_d_i_1
       (.I0(state_o[1]),
        .I1(i_control_fsm_n_68),
        .I2(state_o[0]),
        .I3(i_control_fsm_n_12),
        .I4(state_o[2]),
        .I5(s_ext0isrh_d),
        .O(s_ext0isrh_d_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF7F7F00000A00)) 
    s_ext1isr_d_i_1
       (.I0(state_o[1]),
        .I1(i_control_fsm_n_67),
        .I2(state_o[0]),
        .I3(i_control_fsm_n_15),
        .I4(state_o[2]),
        .I5(s_ext1isr_d),
        .O(s_ext1isr_d_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF7F7F00000A00)) 
    s_ext1isrh_d_i_1
       (.I0(state_o[1]),
        .I1(i_control_fsm_n_68),
        .I2(state_o[0]),
        .I3(i_control_fsm_n_14),
        .I4(state_o[2]),
        .I5(s_ext1isrh_d),
        .O(s_ext1isrh_d_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    s_helpb_i_1
       (.I0(s_cyb),
        .I1(state_o[1]),
        .I2(i_control_fsm_n_65),
        .I3(state_o[2]),
        .I4(s_helpb),
        .O(s_helpb_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF7F7F00000A00)) 
    s_inthigh_i_1
       (.I0(state_o[1]),
        .I1(i_control_fsm_n_68),
        .I2(state_o[0]),
        .I3(i_control_fsm_n_0),
        .I4(state_o[2]),
        .I5(s_inthigh),
        .O(s_inthigh_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF7F7F00000A00)) 
    s_intlow_i_1
       (.I0(state_o[1]),
        .I1(i_control_fsm_n_67),
        .I2(state_o[0]),
        .I3(i_control_fsm_n_1),
        .I4(state_o[2]),
        .I5(s_intlow),
        .O(s_intlow_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAF8AAA8A)) 
    s_intpre2_i_1
       (.I0(s_intpre2),
        .I1(s_intblock),
        .I2(state_o[2]),
        .I3(state_o[0]),
        .I4(i_control_fsm_n_40),
        .I5(state_o[1]),
        .O(s_intpre2_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "mc8051_core" *) 
module design_1_mc8051_top_0_0_mc8051_core
   (WEA,
    p0_o,
    s_ram_adr,
    s_ram_data_in,
    D,
    s_ramx_data_out,
    \dph_reg[5] ,
    \dph_reg[5]_0 ,
    \dph_reg[5]_1 ,
    \dph_reg[5]_2 ,
    \dph_reg[6] ,
    \dph_reg[6]_0 ,
    \dph_reg[5]_3 ,
    \dph_reg[5]_4 ,
    \dph_reg[5]_5 ,
    \dph_reg[5]_6 ,
    \dph_reg[5]_7 ,
    \dph_reg[5]_8 ,
    \dph_reg[6]_1 ,
    \dph_reg[6]_2 ,
    \dph_reg[5]_9 ,
    \dph_reg[5]_10 ,
    p1_o,
    p2_o,
    p3_o,
    \s_help16_reg[14] ,
    \pc_reg[14] ,
    \s_help_reg[6] ,
    ADDRARDADDR,
    all_txd_o,
    all_rxdwr_o,
    all_rxd_o,
    reset,
    DOUTADOUT,
    \dpl[7]_i_16 ,
    \dpl[7]_i_26 ,
    \dpl[7]_i_26_0 ,
    \dpl[7]_i_26_1 ,
    \dpl[7]_i_26_2 ,
    \dpl[7]_i_26_3 ,
    \dpl[7]_i_26_4 ,
    \dpl[7]_i_26_5 ,
    \dpl[7]_i_26_6 ,
    \dpl[7]_i_26_7 ,
    \dpl[7]_i_26_8 ,
    \dpl[7]_i_26_9 ,
    \dpl[7]_i_26_10 ,
    \dpl[7]_i_16_0 ,
    \dpl[7]_i_16_1 ,
    \dpl[7]_i_16_2 ,
    clk,
    p0_i,
    p1_i,
    p2_i,
    p3_i,
    int1_i,
    int0_i,
    s_rom_data,
    \s_help[7]_i_20 ,
    s_ram_data_out,
    all_rxd_i,
    all_t0_i,
    all_t1_i,
    \acc_reg[4]_0_repN_1_alias ,
    \acc_reg[4]_0_repN_2_alias ,
    \acc_reg[4]_0_repN_3_alias ,
    \acc_reg[4]_0_repN_4_alias ,
    \acc_reg[4]_0_repN_5_alias ,
    \acc_reg[4]_0_repN_6_alias ,
    \acc_reg[1]_0_repN_2_alias ,
    \acc_reg[1]_0_repN_3_alias ,
    \acc_reg[1]_0_repN_4_alias ,
    \acc_reg[1]_0_repN_5_alias ,
    \acc_reg[1]_0_repN_6_alias ,
    \acc_reg[5]_0_repN_1_alias ,
    \acc_reg[5]_0_repN_2_alias ,
    \acc_reg[5]_0_repN_3_alias ,
    \acc_reg[5]_0_repN_4_alias ,
    \acc_reg[5]_0_repN_5_alias ,
    \acc_reg[5]_0_repN_6_alias ,
    \acc_reg[7]_0_repN_1_alias ,
    \acc_reg[7]_0_repN_2_alias ,
    \acc_reg[7]_0_repN_3_alias ,
    \acc_reg[7]_0_repN_4_alias ,
    \acc_reg[7]_0_repN_5_alias ,
    \acc_reg[7]_0_repN_6_alias ,
    \acc_reg[3]_0_repN_1_alias ,
    \acc_reg[3]_0_repN_2_alias ,
    \acc_reg[3]_0_repN_3_alias ,
    \acc_reg[3]_0_repN_4_alias ,
    \acc_reg[3]_0_repN_5_alias ,
    \acc_reg[3]_0_repN_6_alias ,
    \acc_reg[6]_1_repN_2_alias ,
    \acc_reg[6]_1_repN_3_alias ,
    \acc_reg[6]_1_repN_4_alias ,
    \acc_reg[6]_1_repN_5_alias ,
    \acc_reg[6]_1_repN_6_alias ,
    \acc_reg[2]_2_repN_3_alias ,
    \acc_reg[2]_2_repN_4_alias ,
    \acc_reg[2]_2_repN_5_alias ,
    \acc_reg[2]_2_repN_6_alias ,
    \acc_reg[0]_0_repN_2_alias ,
    \acc_reg[0]_0_repN_3_alias ,
    \acc_reg[0]_0_repN_4_alias ,
    \acc_reg[0]_0_repN_5_alias );
  output [0:0]WEA;
  output [7:0]p0_o;
  output [6:0]s_ram_adr;
  output [7:0]s_ram_data_in;
  output [14:0]D;
  output [7:0]s_ramx_data_out;
  output [0:0]\dph_reg[5] ;
  output [0:0]\dph_reg[5]_0 ;
  output [0:0]\dph_reg[5]_1 ;
  output [0:0]\dph_reg[5]_2 ;
  output [0:0]\dph_reg[6] ;
  output [0:0]\dph_reg[6]_0 ;
  output [0:0]\dph_reg[5]_3 ;
  output [0:0]\dph_reg[5]_4 ;
  output [0:0]\dph_reg[5]_5 ;
  output [0:0]\dph_reg[5]_6 ;
  output [0:0]\dph_reg[5]_7 ;
  output [0:0]\dph_reg[5]_8 ;
  output [0:0]\dph_reg[6]_1 ;
  output [0:0]\dph_reg[6]_2 ;
  output [0:0]\dph_reg[5]_9 ;
  output [0:0]\dph_reg[5]_10 ;
  output [7:0]p1_o;
  output [7:0]p2_o;
  output [7:0]p3_o;
  output \s_help16_reg[14] ;
  output \pc_reg[14] ;
  output \s_help_reg[6] ;
  output [11:0]ADDRARDADDR;
  output [0:0]all_txd_o;
  output [0:0]all_rxdwr_o;
  output [0:0]all_rxd_o;
  input reset;
  input [7:0]DOUTADOUT;
  input [7:0]\dpl[7]_i_16 ;
  input [7:0]\dpl[7]_i_26 ;
  input [7:0]\dpl[7]_i_26_0 ;
  input [7:0]\dpl[7]_i_26_1 ;
  input [7:0]\dpl[7]_i_26_2 ;
  input [7:0]\dpl[7]_i_26_3 ;
  input [7:0]\dpl[7]_i_26_4 ;
  input [7:0]\dpl[7]_i_26_5 ;
  input [7:0]\dpl[7]_i_26_6 ;
  input [7:0]\dpl[7]_i_26_7 ;
  input [7:0]\dpl[7]_i_26_8 ;
  input [7:0]\dpl[7]_i_26_9 ;
  input [7:0]\dpl[7]_i_26_10 ;
  input [7:0]\dpl[7]_i_16_0 ;
  input [7:0]\dpl[7]_i_16_1 ;
  input [7:0]\dpl[7]_i_16_2 ;
  input clk;
  input [7:0]p0_i;
  input [7:0]p1_i;
  input [7:0]p2_i;
  input [7:0]p3_i;
  input [0:0]int1_i;
  input [0:0]int0_i;
  input [7:0]s_rom_data;
  input [7:0]\s_help[7]_i_20 ;
  input [7:0]s_ram_data_out;
  input [0:0]all_rxd_i;
  input [0:0]all_t0_i;
  input [0:0]all_t1_i;
  output \acc_reg[4]_0_repN_1_alias ;
  output \acc_reg[4]_0_repN_2_alias ;
  output \acc_reg[4]_0_repN_3_alias ;
  output \acc_reg[4]_0_repN_4_alias ;
  output \acc_reg[4]_0_repN_5_alias ;
  output \acc_reg[4]_0_repN_6_alias ;
  output \acc_reg[1]_0_repN_2_alias ;
  output \acc_reg[1]_0_repN_3_alias ;
  output \acc_reg[1]_0_repN_4_alias ;
  output \acc_reg[1]_0_repN_5_alias ;
  output \acc_reg[1]_0_repN_6_alias ;
  output \acc_reg[5]_0_repN_1_alias ;
  output \acc_reg[5]_0_repN_2_alias ;
  output \acc_reg[5]_0_repN_3_alias ;
  output \acc_reg[5]_0_repN_4_alias ;
  output \acc_reg[5]_0_repN_5_alias ;
  output \acc_reg[5]_0_repN_6_alias ;
  output \acc_reg[7]_0_repN_1_alias ;
  output \acc_reg[7]_0_repN_2_alias ;
  output \acc_reg[7]_0_repN_3_alias ;
  output \acc_reg[7]_0_repN_4_alias ;
  output \acc_reg[7]_0_repN_5_alias ;
  output \acc_reg[7]_0_repN_6_alias ;
  output \acc_reg[3]_0_repN_1_alias ;
  output \acc_reg[3]_0_repN_2_alias ;
  output \acc_reg[3]_0_repN_3_alias ;
  output \acc_reg[3]_0_repN_4_alias ;
  output \acc_reg[3]_0_repN_5_alias ;
  output \acc_reg[3]_0_repN_6_alias ;
  output \acc_reg[6]_1_repN_2_alias ;
  output \acc_reg[6]_1_repN_3_alias ;
  output \acc_reg[6]_1_repN_4_alias ;
  output \acc_reg[6]_1_repN_5_alias ;
  output \acc_reg[6]_1_repN_6_alias ;
  output \acc_reg[2]_2_repN_3_alias ;
  output \acc_reg[2]_2_repN_4_alias ;
  output \acc_reg[2]_2_repN_5_alias ;
  output \acc_reg[2]_2_repN_6_alias ;
  output \acc_reg[0]_0_repN_2_alias ;
  output \acc_reg[0]_0_repN_3_alias ;
  output \acc_reg[0]_0_repN_4_alias ;
  output \acc_reg[0]_0_repN_5_alias ;

  wire [3:0]A;
  wire [11:0]ADDRARDADDR;
  wire [7:6]B;
  wire [14:0]D;
  wire [7:0]DOUTADOUT;
  wire [0:0]WEA;
  wire \acc_reg[0]_0_repN_2_alias ;
  wire \acc_reg[0]_0_repN_3_alias ;
  wire \acc_reg[0]_0_repN_4_alias ;
  wire \acc_reg[0]_0_repN_5_alias ;
  wire \acc_reg[1]_0_repN_2_alias ;
  wire \acc_reg[1]_0_repN_3_alias ;
  wire \acc_reg[1]_0_repN_4_alias ;
  wire \acc_reg[1]_0_repN_5_alias ;
  wire \acc_reg[1]_0_repN_6_alias ;
  wire \acc_reg[2]_2_repN_3_alias ;
  wire \acc_reg[2]_2_repN_4_alias ;
  wire \acc_reg[2]_2_repN_5_alias ;
  wire \acc_reg[2]_2_repN_6_alias ;
  wire \acc_reg[3]_0_repN_1_alias ;
  wire \acc_reg[3]_0_repN_2_alias ;
  wire \acc_reg[3]_0_repN_3_alias ;
  wire \acc_reg[3]_0_repN_4_alias ;
  wire \acc_reg[3]_0_repN_5_alias ;
  wire \acc_reg[3]_0_repN_6_alias ;
  wire \acc_reg[4]_0_repN_1_alias ;
  wire \acc_reg[4]_0_repN_2_alias ;
  wire \acc_reg[4]_0_repN_3_alias ;
  wire \acc_reg[4]_0_repN_4_alias ;
  wire \acc_reg[4]_0_repN_5_alias ;
  wire \acc_reg[4]_0_repN_6_alias ;
  wire \acc_reg[5]_0_repN_1_alias ;
  wire \acc_reg[5]_0_repN_2_alias ;
  wire \acc_reg[5]_0_repN_3_alias ;
  wire \acc_reg[5]_0_repN_4_alias ;
  wire \acc_reg[5]_0_repN_5_alias ;
  wire \acc_reg[5]_0_repN_6_alias ;
  wire \acc_reg[6]_1_repN_2_alias ;
  wire \acc_reg[6]_1_repN_3_alias ;
  wire \acc_reg[6]_1_repN_4_alias ;
  wire \acc_reg[6]_1_repN_5_alias ;
  wire \acc_reg[6]_1_repN_6_alias ;
  wire \acc_reg[7]_0_repN_1_alias ;
  wire \acc_reg[7]_0_repN_2_alias ;
  wire \acc_reg[7]_0_repN_3_alias ;
  wire \acc_reg[7]_0_repN_4_alias ;
  wire \acc_reg[7]_0_repN_5_alias ;
  wire \acc_reg[7]_0_repN_6_alias ;
  wire [0:0]all_rxd_i;
  wire [0:0]all_rxd_o;
  wire [0:0]all_rxdwr_o;
  wire [0:0]all_t0_i;
  wire [0:0]all_t1_i;
  wire [0:0]all_txd_o;
  wire clk;
  wire cy_o0;
  wire [7:0]data1;
  wire [0:0]\dph_reg[5] ;
  wire [0:0]\dph_reg[5]_0 ;
  wire [0:0]\dph_reg[5]_1 ;
  wire [0:0]\dph_reg[5]_10 ;
  wire [0:0]\dph_reg[5]_2 ;
  wire [0:0]\dph_reg[5]_3 ;
  wire [0:0]\dph_reg[5]_4 ;
  wire [0:0]\dph_reg[5]_5 ;
  wire [0:0]\dph_reg[5]_6 ;
  wire [0:0]\dph_reg[5]_7 ;
  wire [0:0]\dph_reg[5]_8 ;
  wire [0:0]\dph_reg[5]_9 ;
  wire [0:0]\dph_reg[6] ;
  wire [0:0]\dph_reg[6]_0 ;
  wire [0:0]\dph_reg[6]_1 ;
  wire [0:0]\dph_reg[6]_2 ;
  wire [7:0]\dpl[7]_i_16 ;
  wire [7:0]\dpl[7]_i_16_0 ;
  wire [7:0]\dpl[7]_i_16_1 ;
  wire [7:0]\dpl[7]_i_16_2 ;
  wire [7:0]\dpl[7]_i_26 ;
  wire [7:0]\dpl[7]_i_26_0 ;
  wire [7:0]\dpl[7]_i_26_1 ;
  wire [7:0]\dpl[7]_i_26_10 ;
  wire [7:0]\dpl[7]_i_26_2 ;
  wire [7:0]\dpl[7]_i_26_3 ;
  wire [7:0]\dpl[7]_i_26_4 ;
  wire [7:0]\dpl[7]_i_26_5 ;
  wire [7:0]\dpl[7]_i_26_6 ;
  wire [7:0]\dpl[7]_i_26_7 ;
  wire [7:0]\dpl[7]_i_26_8 ;
  wire [7:0]\dpl[7]_i_26_9 ;
  wire [0:0]dvsor_i;
  wire \gen_mc8051_siu[0].i_mc8051_siu_n_1 ;
  wire \gen_mc8051_siu[0].i_mc8051_siu_n_10 ;
  wire \gen_mc8051_siu[0].i_mc8051_siu_n_11 ;
  wire \gen_mc8051_siu[0].i_mc8051_siu_n_9 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_19 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_2 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_20 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_21 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_22 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_39 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_40 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_41 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_42 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_43 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_44 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_45 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_46 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_47 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_48 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_49 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_50 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_51 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_52 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_53 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_54 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_55 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_56 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_57 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_58 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_59 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_60 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_61 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_62 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_63 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_64 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_65 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_66 ;
  wire \gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_67 ;
  wire i_mc8051_alu_n_1;
  wire i_mc8051_alu_n_10;
  wire i_mc8051_alu_n_11;
  wire i_mc8051_alu_n_12;
  wire i_mc8051_alu_n_13;
  wire i_mc8051_alu_n_14;
  wire i_mc8051_alu_n_15;
  wire i_mc8051_alu_n_16;
  wire i_mc8051_alu_n_2;
  wire i_mc8051_alu_n_20;
  wire i_mc8051_alu_n_21;
  wire i_mc8051_alu_n_22;
  wire i_mc8051_alu_n_23;
  wire i_mc8051_alu_n_24;
  wire i_mc8051_alu_n_3;
  wire i_mc8051_alu_n_30;
  wire i_mc8051_alu_n_31;
  wire i_mc8051_alu_n_32;
  wire i_mc8051_alu_n_33;
  wire i_mc8051_alu_n_34;
  wire i_mc8051_alu_n_35;
  wire i_mc8051_alu_n_36;
  wire i_mc8051_alu_n_37;
  wire i_mc8051_alu_n_38;
  wire i_mc8051_alu_n_4;
  wire i_mc8051_alu_n_5;
  wire i_mc8051_alu_n_6;
  wire i_mc8051_alu_n_7;
  wire i_mc8051_alu_n_8;
  wire i_mc8051_alu_n_9;
  wire i_mc8051_control_n_0;
  wire i_mc8051_control_n_100;
  wire i_mc8051_control_n_101;
  wire i_mc8051_control_n_102;
  wire i_mc8051_control_n_103;
  wire i_mc8051_control_n_104;
  wire i_mc8051_control_n_105;
  wire i_mc8051_control_n_106;
  wire i_mc8051_control_n_107;
  wire i_mc8051_control_n_108;
  wire i_mc8051_control_n_109;
  wire i_mc8051_control_n_110;
  wire i_mc8051_control_n_111;
  wire i_mc8051_control_n_12;
  wire i_mc8051_control_n_13;
  wire i_mc8051_control_n_131;
  wire i_mc8051_control_n_132;
  wire i_mc8051_control_n_133;
  wire i_mc8051_control_n_134;
  wire i_mc8051_control_n_135;
  wire i_mc8051_control_n_136;
  wire i_mc8051_control_n_137;
  wire i_mc8051_control_n_138;
  wire i_mc8051_control_n_139;
  wire i_mc8051_control_n_14;
  wire i_mc8051_control_n_140;
  wire i_mc8051_control_n_141;
  wire i_mc8051_control_n_142;
  wire i_mc8051_control_n_143;
  wire i_mc8051_control_n_144;
  wire i_mc8051_control_n_145;
  wire i_mc8051_control_n_146;
  wire i_mc8051_control_n_147;
  wire i_mc8051_control_n_148;
  wire i_mc8051_control_n_149;
  wire i_mc8051_control_n_150;
  wire i_mc8051_control_n_151;
  wire i_mc8051_control_n_152;
  wire i_mc8051_control_n_153;
  wire i_mc8051_control_n_154;
  wire i_mc8051_control_n_155;
  wire i_mc8051_control_n_156;
  wire i_mc8051_control_n_157;
  wire i_mc8051_control_n_158;
  wire i_mc8051_control_n_159;
  wire i_mc8051_control_n_160;
  wire i_mc8051_control_n_161;
  wire i_mc8051_control_n_162;
  wire i_mc8051_control_n_163;
  wire i_mc8051_control_n_164;
  wire i_mc8051_control_n_165;
  wire i_mc8051_control_n_166;
  wire i_mc8051_control_n_167;
  wire i_mc8051_control_n_168;
  wire i_mc8051_control_n_169;
  wire i_mc8051_control_n_170;
  wire i_mc8051_control_n_171;
  wire i_mc8051_control_n_172;
  wire i_mc8051_control_n_173;
  wire i_mc8051_control_n_174;
  wire i_mc8051_control_n_175;
  wire i_mc8051_control_n_176;
  wire i_mc8051_control_n_177;
  wire i_mc8051_control_n_178;
  wire i_mc8051_control_n_179;
  wire i_mc8051_control_n_180;
  wire i_mc8051_control_n_181;
  wire i_mc8051_control_n_182;
  wire i_mc8051_control_n_183;
  wire i_mc8051_control_n_184;
  wire i_mc8051_control_n_185;
  wire i_mc8051_control_n_191;
  wire i_mc8051_control_n_195;
  wire i_mc8051_control_n_196;
  wire i_mc8051_control_n_197;
  wire i_mc8051_control_n_198;
  wire i_mc8051_control_n_199;
  wire i_mc8051_control_n_201;
  wire i_mc8051_control_n_216;
  wire i_mc8051_control_n_217;
  wire i_mc8051_control_n_218;
  wire i_mc8051_control_n_219;
  wire i_mc8051_control_n_220;
  wire i_mc8051_control_n_221;
  wire i_mc8051_control_n_222;
  wire i_mc8051_control_n_223;
  wire i_mc8051_control_n_224;
  wire i_mc8051_control_n_225;
  wire i_mc8051_control_n_226;
  wire i_mc8051_control_n_231;
  wire i_mc8051_control_n_232;
  wire i_mc8051_control_n_233;
  wire i_mc8051_control_n_234;
  wire i_mc8051_control_n_235;
  wire i_mc8051_control_n_236;
  wire i_mc8051_control_n_237;
  wire i_mc8051_control_n_238;
  wire i_mc8051_control_n_239;
  wire i_mc8051_control_n_240;
  wire i_mc8051_control_n_241;
  wire i_mc8051_control_n_243;
  wire i_mc8051_control_n_244;
  wire i_mc8051_control_n_245;
  wire i_mc8051_control_n_246;
  wire i_mc8051_control_n_247;
  wire i_mc8051_control_n_4;
  wire i_mc8051_control_n_58;
  wire i_mc8051_control_n_59;
  wire i_mc8051_control_n_60;
  wire i_mc8051_control_n_61;
  wire i_mc8051_control_n_62;
  wire i_mc8051_control_n_63;
  wire i_mc8051_control_n_64;
  wire i_mc8051_control_n_65;
  wire i_mc8051_control_n_66;
  wire i_mc8051_control_n_67;
  wire i_mc8051_control_n_68;
  wire i_mc8051_control_n_69;
  wire i_mc8051_control_n_76;
  wire i_mc8051_control_n_77;
  wire i_mc8051_control_n_78;
  wire i_mc8051_control_n_79;
  wire i_mc8051_control_n_80;
  wire i_mc8051_control_n_81;
  wire i_mc8051_control_n_82;
  wire i_mc8051_control_n_83;
  wire i_mc8051_control_n_84;
  wire i_mc8051_control_n_85;
  wire i_mc8051_control_n_86;
  wire i_mc8051_control_n_87;
  wire i_mc8051_control_n_88;
  wire i_mc8051_control_n_89;
  wire i_mc8051_control_n_90;
  wire i_mc8051_control_n_91;
  wire i_mc8051_control_n_92;
  wire i_mc8051_control_n_93;
  wire i_mc8051_control_n_94;
  wire i_mc8051_control_n_95;
  wire i_mc8051_control_n_96;
  wire i_mc8051_control_n_97;
  wire [0:0]int0_i;
  wire [0:0]int1_i;
  wire [7:0]p0_i;
  wire [7:0]p0_o;
  wire [7:0]p1_i;
  wire [7:0]p1_o;
  wire [7:0]p2_i;
  wire [7:0]p2_o;
  wire [7:0]p3_i;
  wire [7:0]p3_o;
  wire [6:6]p_0_in;
  wire p_0_in4_in;
  wire [5:0]p_0_in_0;
  wire [6:0]p_1_in;
  wire \pc_reg[14] ;
  wire reset;
  wire [7:1]s_all_reload;
  wire [7:0]s_all_sbuf;
  wire [7:0]s_all_sbuf_out;
  wire [4:0]s_all_scon;
  wire [2:0]s_all_scon_out;
  wire s_all_smod;
  wire s_all_tcon_tr0;
  wire s_all_tcon_tr1;
  wire s_all_tf0;
  wire s_all_tf1_0;
  wire [7:0]s_all_th0;
  wire [7:0]s_all_th1;
  wire [7:0]s_all_tl0;
  wire [7:0]s_all_tl1;
  wire [6:0]s_all_tmod;
  wire s_all_trans;
  wire [1:0]s_all_wt;
  wire s_all_wt_en;
  wire s_countl0;
  wire s_det_ff0;
  wire s_det_ff1;
  wire \s_help16_reg[14] ;
  wire [7:0]\s_help[7]_i_20 ;
  wire \s_help_reg[6] ;
  wire [6:0]s_ram_adr;
  wire [7:0]s_ram_data_in;
  wire [7:0]s_ram_data_out;
  wire [7:0]s_ramx_data_out;
  wire s_ri;
  wire [7:0]s_rom_data;
  wire [0:0]s_tran_state;

  design_1_mc8051_top_0_0_mc8051_siu \gen_mc8051_siu[0].i_mc8051_siu 
       (.D(i_mc8051_control_n_197),
        .E(i_mc8051_control_n_185),
        .Q(s_tran_state),
        .all_rxd_i(all_rxd_i),
        .all_rxd_o(all_rxd_o),
        .all_rxdwr_o(all_rxdwr_o),
        .all_sbuf_o(s_all_sbuf),
        .all_trans_o(s_all_trans),
        .all_txd_o(all_txd_o),
        .clk(clk),
        .reset(reset),
        .rxdwr_o_reg_0(i_mc8051_control_n_198),
        .s_all_scon(s_all_scon),
        .s_all_scon_out(s_all_scon_out),
        .s_all_smod(s_all_smod),
        .s_det_ff0(s_det_ff0),
        .s_det_ff1(s_det_ff1),
        .s_det_ff1_reg_0(\gen_mc8051_siu[0].i_mc8051_siu_n_1 ),
        .\s_recv_buf_reg[7]_0 (s_all_sbuf_out),
        .\s_recv_sh_reg[0]_0 (i_mc8051_control_n_196),
        .\s_recv_sh_reg[7]_0 (p_0_in),
        .\s_recv_state_reg[0]_0 (i_mc8051_control_n_199),
        .\s_recv_state_reg[3]_0 (\gen_mc8051_siu[0].i_mc8051_siu_n_11 ),
        .s_ri(s_ri),
        .s_rxd_ff2_reg_0(i_mc8051_control_n_195),
        .\s_rxpre_count_reg[1]_0 ({\gen_mc8051_siu[0].i_mc8051_siu_n_9 ,\gen_mc8051_siu[0].i_mc8051_siu_n_10 }),
        .\s_tran_sh_reg[8]_0 (i_mc8051_control_n_201),
        .\s_txpre_count_reg[5]_0 (i_mc8051_control_n_191));
  design_1_mc8051_top_0_0_mc8051_tmrctr \gen_mc8051_tmrctr[0].i_mc8051_tmrctr 
       (.D(p_0_in_0),
        .E(s_countl0),
        .Q(s_all_th0),
        .all_reload_o(s_all_reload),
        .all_t0_i(all_t0_i),
        .all_t1_i(all_t1_i),
        .all_tmod_o(s_all_tmod),
        .all_wt_en_o(s_all_wt_en),
        .all_wt_o(s_all_wt),
        .clk(clk),
        .int0_i(int0_i),
        .int1_i(int1_i),
        .reset(reset),
        .s_all_tcon_tr0(s_all_tcon_tr0),
        .s_all_tcon_tr1(s_all_tcon_tr1),
        .\s_counth0_reg[0]_0 (i_mc8051_control_n_231),
        .\s_counth0_reg[0]_1 (i_mc8051_control_n_14),
        .\s_counth0_reg[0]_2 (i_mc8051_control_n_246),
        .\s_counth0_reg[3]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_41 ),
        .\s_counth0_reg[3]_1 (i_mc8051_control_n_13),
        .\s_counth0_reg[4]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_45 ),
        .\s_counth0_reg[6]_0 ({p_1_in[6:5],p_1_in[1:0]}),
        .\s_counth0_reg[7]_0 (i_mc8051_control_n_232),
        .\s_counth1_reg[0]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_66 ),
        .\s_counth1_reg[1]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_43 ),
        .\s_counth1_reg[3]_0 (i_mc8051_control_n_226),
        .\s_counth1_reg[4]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_64 ),
        .\s_counth1_reg[4]_1 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_67 ),
        .\s_counth1_reg[6]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_54 ),
        .\s_counth1_reg[7]_0 (s_all_th1),
        .\s_counth1_reg[7]_1 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_61 ),
        .\s_counth1_reg[7]_2 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_65 ),
        .\s_counth1_reg[7]_3 (i_mc8051_control_n_225),
        .\s_counth1_reg[7]_4 ({i_mc8051_control_n_233,i_mc8051_control_n_234,i_mc8051_control_n_235,i_mc8051_control_n_236,i_mc8051_control_n_237,i_mc8051_control_n_238,i_mc8051_control_n_239,i_mc8051_control_n_240}),
        .\s_countl0_reg[1]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_47 ),
        .\s_countl0_reg[3]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_48 ),
        .\s_countl0_reg[3]_1 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_50 ),
        .\s_countl0_reg[5]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_2 ),
        .\s_countl0_reg[5]_1 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_49 ),
        .\s_countl0_reg[6]_0 (i_mc8051_control_n_245),
        .\s_countl0_reg[7]_0 (s_all_tl0),
        .\s_countl0_reg[7]_1 (i_mc8051_control_n_216),
        .\s_countl0_reg[7]_2 (i_mc8051_control_n_0),
        .\s_countl1_reg[0]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_51 ),
        .\s_countl1_reg[0]_1 (i_mc8051_control_n_4),
        .\s_countl1_reg[1]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_22 ),
        .\s_countl1_reg[1]_1 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_62 ),
        .\s_countl1_reg[1]_2 (i_mc8051_control_n_12),
        .\s_countl1_reg[2]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_52 ),
        .\s_countl1_reg[2]_1 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_53 ),
        .\s_countl1_reg[3]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_63 ),
        .\s_countl1_reg[4]_0 (i_mc8051_control_n_224),
        .\s_countl1_reg[5]_0 (i_mc8051_control_n_247),
        .\s_countl1_reg[6]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_55 ),
        .\s_countl1_reg[6]_1 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_57 ),
        .\s_countl1_reg[6]_2 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_59 ),
        .\s_countl1_reg[6]_3 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_60 ),
        .\s_countl1_reg[7]_0 (s_all_tl1),
        .\s_countl1_reg[7]_1 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_56 ),
        .\s_countl1_reg[7]_2 ({i_mc8051_control_n_217,i_mc8051_control_n_218,i_mc8051_control_n_219,i_mc8051_control_n_220,i_mc8051_control_n_221,i_mc8051_control_n_222,i_mc8051_control_n_223}),
        .\s_int1_sync_reg[1]_0 (p_0_in4_in),
        .\s_pre_count_reg[2]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_39 ),
        .\s_reload_reg[0][1] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_21 ),
        .\s_reload_reg[0][2] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_20 ),
        .\s_reload_reg[0][3] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_19 ),
        .\s_reload_reg[0][3]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_44 ),
        .\s_reload_reg[0][5] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_42 ),
        .s_tf0_reg_0(i_mc8051_control_n_244),
        .s_tf1_reg_0(i_mc8051_control_n_243),
        .s_tf1_reg_1(i_mc8051_control_n_241),
        .tf0_o(s_all_tf0),
        .tf1_o(s_all_tf1_0),
        .\tmod_reg[0][0] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_46 ),
        .\tmod_reg[0][4] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_58 ),
        .\tmod_reg[0][6] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_40 ));
  design_1_mc8051_top_0_0_mc8051_alu i_mc8051_alu
       (.A(A),
        .B(B),
        .CO(cy_o0),
        .DI({i_mc8051_control_n_131,i_mc8051_control_n_132,i_mc8051_control_n_133,i_mc8051_control_n_134}),
        .O({i_mc8051_alu_n_1,i_mc8051_alu_n_2,i_mc8051_alu_n_3,i_mc8051_alu_n_4,i_mc8051_alu_n_5}),
        .S({i_mc8051_control_n_58,i_mc8051_control_n_59,i_mc8051_control_n_60,i_mc8051_control_n_61}),
        .\acc_reg[1] (i_mc8051_alu_n_6),
        .\acc_reg[1]_0 ({i_mc8051_alu_n_7,i_mc8051_alu_n_8}),
        .\acc_reg[1]_1 (i_mc8051_alu_n_34),
        .\acc_reg[2] (i_mc8051_alu_n_33),
        .\acc_reg[3] (i_mc8051_alu_n_32),
        .\acc_reg[4] (i_mc8051_alu_n_14),
        .\acc_reg[4]_0 ({i_mc8051_alu_n_15,i_mc8051_alu_n_16}),
        .\acc_reg[4]_1 (i_mc8051_alu_n_31),
        .\acc_reg[5] ({i_mc8051_alu_n_9,i_mc8051_alu_n_10,i_mc8051_alu_n_11,i_mc8051_alu_n_12,i_mc8051_alu_n_13}),
        .\acc_reg[7] (i_mc8051_alu_n_35),
        .\acc_reg[7]_0 (i_mc8051_alu_n_36),
        .\b[3]_i_2 ({i_mc8051_control_n_135,i_mc8051_control_n_136,i_mc8051_control_n_137,i_mc8051_control_n_138}),
        .\b[3]_i_2_0 ({i_mc8051_control_n_145,i_mc8051_control_n_146,i_mc8051_control_n_147,i_mc8051_control_n_148,i_mc8051_control_n_149}),
        .\dpl[0]_i_12 ({i_mc8051_control_n_91,i_mc8051_control_n_92,i_mc8051_control_n_93,i_mc8051_control_n_94,i_mc8051_control_n_95,i_mc8051_control_n_96,i_mc8051_control_n_97}),
        .\dpl[0]_i_12_0 ({i_mc8051_control_n_83,i_mc8051_control_n_84,i_mc8051_control_n_85,i_mc8051_control_n_86,i_mc8051_control_n_87,i_mc8051_control_n_88,i_mc8051_control_n_89,i_mc8051_control_n_90}),
        .\dpl[0]_i_12_1 ({i_mc8051_control_n_158,i_mc8051_control_n_159,i_mc8051_control_n_160,i_mc8051_control_n_161}),
        .\dpl[0]_i_12_2 ({i_mc8051_control_n_154,i_mc8051_control_n_155,i_mc8051_control_n_156,i_mc8051_control_n_157}),
        .\dpl[1]_i_13 ({i_mc8051_control_n_166,i_mc8051_control_n_167,i_mc8051_control_n_168,i_mc8051_control_n_169}),
        .\dpl[1]_i_13_0 ({i_mc8051_control_n_162,i_mc8051_control_n_163,i_mc8051_control_n_164,i_mc8051_control_n_165}),
        .\dpl[2]_i_13 ({i_mc8051_control_n_170,i_mc8051_control_n_171,i_mc8051_control_n_172}),
        .\dpl[2]_i_13_0 ({i_mc8051_control_n_100,i_mc8051_control_n_101,i_mc8051_control_n_102,i_mc8051_control_n_103}),
        .\dpl[3]_i_12 ({i_mc8051_control_n_142,i_mc8051_control_n_143,i_mc8051_control_n_144}),
        .\dpl[3]_i_12_0 ({i_mc8051_control_n_178,i_mc8051_control_n_179,i_mc8051_control_n_180}),
        .\dpl[4]_i_23 ({i_mc8051_control_n_176,i_mc8051_control_n_177}),
        .\dpl[4]_i_23_0 ({i_mc8051_control_n_108,i_mc8051_control_n_109,i_mc8051_control_n_110,i_mc8051_control_n_111}),
        .dvsor_i(dvsor_i),
        .i__carry_i_14__3(i_mc8051_alu_n_37),
        .i__carry_i_18__0({i_mc8051_control_n_173,i_mc8051_control_n_174,i_mc8051_control_n_175}),
        .i__carry_i_18__0_0({i_mc8051_control_n_104,i_mc8051_control_n_105,i_mc8051_control_n_106,i_mc8051_control_n_107}),
        .i__carry_i_6__3(i_mc8051_alu_n_30),
        .multOp__60_carry(i_mc8051_control_n_141),
        .multOp__60_carry_0(i_mc8051_control_n_139),
        .multOp__60_carry_1(i_mc8051_control_n_140),
        .multOp__60_carry__0_i_2({i_mc8051_control_n_150,i_mc8051_control_n_151}),
        .multOp__60_carry__0_i_2_0({i_mc8051_control_n_181,i_mc8051_control_n_182}),
        .multOp__60_carry__0_i_9(data1[7:3]),
        .multOp__60_carry_i_13({data1[2:0],i_mc8051_alu_n_20,i_mc8051_alu_n_21,i_mc8051_alu_n_22,i_mc8051_alu_n_23,i_mc8051_alu_n_24}),
        .multOp__60_carry_i_13_0({i_mc8051_control_n_76,i_mc8051_control_n_77,i_mc8051_control_n_78,i_mc8051_control_n_79,i_mc8051_control_n_80,i_mc8051_control_n_81,i_mc8051_control_n_82}),
        .multOp__60_carry_i_13_1({i_mc8051_control_n_62,i_mc8051_control_n_63,i_mc8051_control_n_64,i_mc8051_control_n_65,i_mc8051_control_n_66,i_mc8051_control_n_67,i_mc8051_control_n_68,i_mc8051_control_n_69}),
        .multOp__60_carry_i_18({i_mc8051_control_n_152,i_mc8051_control_n_153}),
        .multOp__60_carry_i_18_0({i_mc8051_control_n_183,i_mc8051_control_n_184}),
        .\psw[2]_i_15 (i_mc8051_alu_n_38));
  design_1_mc8051_top_0_0_mc8051_control i_mc8051_control
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(cy_o0),
        .D(s_ram_adr),
        .DI({i_mc8051_control_n_131,i_mc8051_control_n_132,i_mc8051_control_n_133,i_mc8051_control_n_134}),
        .DOUTADOUT(DOUTADOUT),
        .E(i_mc8051_control_n_185),
        .O({i_mc8051_alu_n_1,i_mc8051_alu_n_2,i_mc8051_alu_n_3,i_mc8051_alu_n_4,i_mc8051_alu_n_5}),
        .Q(s_tran_state),
        .S({i_mc8051_control_n_58,i_mc8051_control_n_59,i_mc8051_control_n_60,i_mc8051_control_n_61}),
        .WEA(WEA),
        .\acc_reg[0] (s_ramx_data_out[0]),
        .\acc_reg[0]_0_repN_2_alias (\acc_reg[0]_0_repN_2_alias ),
        .\acc_reg[0]_0_repN_3_alias (\acc_reg[0]_0_repN_3_alias ),
        .\acc_reg[0]_0_repN_4_alias (\acc_reg[0]_0_repN_4_alias ),
        .\acc_reg[0]_0_repN_5_alias (\acc_reg[0]_0_repN_5_alias ),
        .\acc_reg[1] (s_ramx_data_out[1]),
        .\acc_reg[1]_0 ({i_mc8051_control_n_152,i_mc8051_control_n_153}),
        .\acc_reg[1]_0_repN_2_alias (\acc_reg[1]_0_repN_2_alias ),
        .\acc_reg[1]_0_repN_3_alias (\acc_reg[1]_0_repN_3_alias ),
        .\acc_reg[1]_0_repN_4_alias (\acc_reg[1]_0_repN_4_alias ),
        .\acc_reg[1]_0_repN_5_alias (\acc_reg[1]_0_repN_5_alias ),
        .\acc_reg[1]_0_repN_6_alias (\acc_reg[1]_0_repN_6_alias ),
        .\acc_reg[1]_1 ({i_mc8051_control_n_183,i_mc8051_control_n_184}),
        .\acc_reg[2] ({i_mc8051_control_n_83,i_mc8051_control_n_84,i_mc8051_control_n_85,i_mc8051_control_n_86,i_mc8051_control_n_87,i_mc8051_control_n_88,i_mc8051_control_n_89,i_mc8051_control_n_90}),
        .\acc_reg[2]_0 ({i_mc8051_control_n_91,i_mc8051_control_n_92,i_mc8051_control_n_93,i_mc8051_control_n_94,i_mc8051_control_n_95,i_mc8051_control_n_96,i_mc8051_control_n_97}),
        .\acc_reg[2]_1 (s_ramx_data_out[2]),
        .\acc_reg[2]_2_repN_3_alias (\acc_reg[2]_2_repN_3_alias ),
        .\acc_reg[2]_2_repN_4_alias (\acc_reg[2]_2_repN_4_alias ),
        .\acc_reg[2]_2_repN_5_alias (\acc_reg[2]_2_repN_5_alias ),
        .\acc_reg[2]_2_repN_6_alias (\acc_reg[2]_2_repN_6_alias ),
        .\acc_reg[3] (s_ramx_data_out[3]),
        .\acc_reg[3]_0_repN_1_alias (\acc_reg[3]_0_repN_1_alias ),
        .\acc_reg[3]_0_repN_2_alias (\acc_reg[3]_0_repN_2_alias ),
        .\acc_reg[3]_0_repN_3_alias (\acc_reg[3]_0_repN_3_alias ),
        .\acc_reg[3]_0_repN_4_alias (\acc_reg[3]_0_repN_4_alias ),
        .\acc_reg[3]_0_repN_5_alias (\acc_reg[3]_0_repN_5_alias ),
        .\acc_reg[3]_0_repN_6_alias (\acc_reg[3]_0_repN_6_alias ),
        .\acc_reg[4] (s_ramx_data_out[4]),
        .\acc_reg[4]_0 ({i_mc8051_control_n_150,i_mc8051_control_n_151}),
        .\acc_reg[4]_0_repN_1_alias (\acc_reg[4]_0_repN_1_alias ),
        .\acc_reg[4]_0_repN_2_alias (\acc_reg[4]_0_repN_2_alias ),
        .\acc_reg[4]_0_repN_3_alias (\acc_reg[4]_0_repN_3_alias ),
        .\acc_reg[4]_0_repN_4_alias (\acc_reg[4]_0_repN_4_alias ),
        .\acc_reg[4]_0_repN_5_alias (\acc_reg[4]_0_repN_5_alias ),
        .\acc_reg[4]_0_repN_6_alias (\acc_reg[4]_0_repN_6_alias ),
        .\acc_reg[4]_1 ({i_mc8051_control_n_181,i_mc8051_control_n_182}),
        .\acc_reg[5] (s_ramx_data_out[5]),
        .\acc_reg[5]_0 ({i_mc8051_control_n_62,i_mc8051_control_n_63,i_mc8051_control_n_64,i_mc8051_control_n_65,i_mc8051_control_n_66,i_mc8051_control_n_67,i_mc8051_control_n_68,i_mc8051_control_n_69}),
        .\acc_reg[5]_0_repN_1_alias (\acc_reg[5]_0_repN_1_alias ),
        .\acc_reg[5]_0_repN_2_alias (\acc_reg[5]_0_repN_2_alias ),
        .\acc_reg[5]_0_repN_3_alias (\acc_reg[5]_0_repN_3_alias ),
        .\acc_reg[5]_0_repN_4_alias (\acc_reg[5]_0_repN_4_alias ),
        .\acc_reg[5]_0_repN_5_alias (\acc_reg[5]_0_repN_5_alias ),
        .\acc_reg[5]_0_repN_6_alias (\acc_reg[5]_0_repN_6_alias ),
        .\acc_reg[5]_1 ({i_mc8051_control_n_76,i_mc8051_control_n_77,i_mc8051_control_n_78,i_mc8051_control_n_79,i_mc8051_control_n_80,i_mc8051_control_n_81,i_mc8051_control_n_82}),
        .\acc_reg[5]_2 ({i_mc8051_control_n_176,i_mc8051_control_n_177}),
        .\acc_reg[6] (s_ramx_data_out[6]),
        .\acc_reg[6]_0 ({i_mc8051_control_n_135,i_mc8051_control_n_136,i_mc8051_control_n_137,i_mc8051_control_n_138}),
        .\acc_reg[6]_1 (i_mc8051_control_n_139),
        .\acc_reg[6]_1_repN_2_alias (\acc_reg[6]_1_repN_2_alias ),
        .\acc_reg[6]_1_repN_3_alias (\acc_reg[6]_1_repN_3_alias ),
        .\acc_reg[6]_1_repN_4_alias (\acc_reg[6]_1_repN_4_alias ),
        .\acc_reg[6]_1_repN_5_alias (\acc_reg[6]_1_repN_5_alias ),
        .\acc_reg[6]_1_repN_6_alias (\acc_reg[6]_1_repN_6_alias ),
        .\acc_reg[6]_2 (i_mc8051_control_n_141),
        .\acc_reg[6]_3 ({i_mc8051_control_n_142,i_mc8051_control_n_143,i_mc8051_control_n_144}),
        .\acc_reg[6]_4 ({i_mc8051_control_n_178,i_mc8051_control_n_179,i_mc8051_control_n_180}),
        .\acc_reg[7] (B),
        .\acc_reg[7]_0 (s_ramx_data_out[7]),
        .\acc_reg[7]_0_repN_1_alias (\acc_reg[7]_0_repN_1_alias ),
        .\acc_reg[7]_0_repN_2_alias (\acc_reg[7]_0_repN_2_alias ),
        .\acc_reg[7]_0_repN_3_alias (\acc_reg[7]_0_repN_3_alias ),
        .\acc_reg[7]_0_repN_4_alias (\acc_reg[7]_0_repN_4_alias ),
        .\acc_reg[7]_0_repN_5_alias (\acc_reg[7]_0_repN_5_alias ),
        .\acc_reg[7]_0_repN_6_alias (\acc_reg[7]_0_repN_6_alias ),
        .\acc_reg[7]_1 (i_mc8051_control_n_140),
        .all_reload_o(s_all_reload),
        .all_rxd_i(all_rxd_i),
        .all_sbuf_o(s_all_sbuf),
        .all_tf0_i(s_all_tf0),
        .all_tmod_o(s_all_tmod),
        .all_trans_o(s_all_trans),
        .all_wt_en_o(s_all_wt_en),
        .\all_wt_en_o_reg[0] (i_mc8051_control_n_12),
        .all_wt_o(s_all_wt),
        .\b_reg[0] (i_mc8051_alu_n_37),
        .\b_reg[2] ({data1[2:0],i_mc8051_alu_n_20,i_mc8051_alu_n_21,i_mc8051_alu_n_22,i_mc8051_alu_n_23,i_mc8051_alu_n_24}),
        .\b_reg[7] (data1[7:3]),
        .clk(clk),
        .\dph_reg[5] (\dph_reg[5] ),
        .\dph_reg[5]_0 (\dph_reg[5]_0 ),
        .\dph_reg[5]_1 (\dph_reg[5]_1 ),
        .\dph_reg[5]_10 (\dph_reg[5]_10 ),
        .\dph_reg[5]_2 (\dph_reg[5]_2 ),
        .\dph_reg[5]_3 (\dph_reg[5]_3 ),
        .\dph_reg[5]_4 (\dph_reg[5]_4 ),
        .\dph_reg[5]_5 (\dph_reg[5]_5 ),
        .\dph_reg[5]_6 (\dph_reg[5]_6 ),
        .\dph_reg[5]_7 (\dph_reg[5]_7 ),
        .\dph_reg[5]_8 (\dph_reg[5]_8 ),
        .\dph_reg[5]_9 (\dph_reg[5]_9 ),
        .\dph_reg[6] (\dph_reg[6] ),
        .\dph_reg[6]_0 (\dph_reg[6]_0 ),
        .\dph_reg[6]_1 (\dph_reg[6]_1 ),
        .\dph_reg[6]_2 (\dph_reg[6]_2 ),
        .\dpl[0]_i_5 (i_mc8051_alu_n_34),
        .\dpl[1]_i_5 (i_mc8051_alu_n_33),
        .\dpl[2]_i_5 (i_mc8051_alu_n_32),
        .\dpl[4]_i_16 (i_mc8051_alu_n_30),
        .\dpl[7]_i_16 (\dpl[7]_i_16 ),
        .\dpl[7]_i_16_0 (\dpl[7]_i_16_0 ),
        .\dpl[7]_i_16_1 (\dpl[7]_i_16_1 ),
        .\dpl[7]_i_16_2 (\dpl[7]_i_16_2 ),
        .\dpl[7]_i_26 (\dpl[7]_i_26 ),
        .\dpl[7]_i_26_0 (\dpl[7]_i_26_0 ),
        .\dpl[7]_i_26_1 (\dpl[7]_i_26_1 ),
        .\dpl[7]_i_26_10 (\dpl[7]_i_26_10 ),
        .\dpl[7]_i_26_2 (\dpl[7]_i_26_2 ),
        .\dpl[7]_i_26_3 (\dpl[7]_i_26_3 ),
        .\dpl[7]_i_26_4 (\dpl[7]_i_26_4 ),
        .\dpl[7]_i_26_5 (\dpl[7]_i_26_5 ),
        .\dpl[7]_i_26_6 (\dpl[7]_i_26_6 ),
        .\dpl[7]_i_26_7 (\dpl[7]_i_26_7 ),
        .\dpl[7]_i_26_8 (\dpl[7]_i_26_8 ),
        .\dpl[7]_i_26_9 (\dpl[7]_i_26_9 ),
        .i__carry_i_10__0({i_mc8051_control_n_166,i_mc8051_control_n_167,i_mc8051_control_n_168,i_mc8051_control_n_169}),
        .i__carry_i_10__2({i_mc8051_control_n_173,i_mc8051_control_n_174,i_mc8051_control_n_175}),
        .i__carry_i_14__0(i_mc8051_alu_n_31),
        .i__carry_i_15__1({i_mc8051_control_n_154,i_mc8051_control_n_155,i_mc8051_control_n_156,i_mc8051_control_n_157}),
        .i__carry_i_16__1({i_mc8051_control_n_158,i_mc8051_control_n_159,i_mc8051_control_n_160,i_mc8051_control_n_161}),
        .i__carry_i_16__1_0({i_mc8051_control_n_162,i_mc8051_control_n_163,i_mc8051_control_n_164,i_mc8051_control_n_165}),
        .i__carry_i_8__3({i_mc8051_control_n_170,i_mc8051_control_n_171,i_mc8051_control_n_172}),
        .int0_i(int0_i),
        .int1_i(int1_i),
        .multOp__60_carry(i_mc8051_alu_n_35),
        .multOp__60_carry__0({i_mc8051_alu_n_15,i_mc8051_alu_n_16}),
        .multOp__60_carry__0_0(i_mc8051_alu_n_36),
        .multOp__60_carry__0_1({i_mc8051_alu_n_7,i_mc8051_alu_n_8}),
        .multOp__60_carry__0_2(i_mc8051_alu_n_14),
        .multOp__60_carry__0_i_14({i_mc8051_control_n_145,i_mc8051_control_n_146,i_mc8051_control_n_147,i_mc8051_control_n_148,i_mc8051_control_n_149}),
        .multOp__60_carry_i_6({i_mc8051_alu_n_9,i_mc8051_alu_n_10,i_mc8051_alu_n_11,i_mc8051_alu_n_12,i_mc8051_alu_n_13}),
        .multOp__60_carry_i_6_0(i_mc8051_alu_n_6),
        .p0_i(p0_i),
        .p0_o(p0_o),
        .p1_i(p1_i),
        .p1_o(p1_o),
        .p2_i(p2_i),
        .p2_o(p2_o),
        .p3_i(p3_i),
        .p3_o(p3_o),
        .\pc_reg[14] (\pc_reg[14] ),
        .\psw[2]_i_6 (i_mc8051_alu_n_38),
        .reset(reset),
        .s_all_scon(s_all_scon),
        .s_all_scon_out(s_all_scon_out),
        .s_all_smod(s_all_smod),
        .s_all_tcon_tr0(s_all_tcon_tr0),
        .s_all_tcon_tr1(s_all_tcon_tr1),
        .\s_counth0_reg[5] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_42 ),
        .\s_counth0_reg[6] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_41 ),
        .\s_counth1[7]_i_4 (p_0_in4_in),
        .\s_counth1_reg[2] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_61 ),
        .\s_counth1_reg[2]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_43 ),
        .\s_counth1_reg[3] (A),
        .\s_counth1_reg[3]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_44 ),
        .\s_counth1_reg[4] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_64 ),
        .\s_counth1_reg[4]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_57 ),
        .\s_counth1_reg[5] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_67 ),
        .\s_counth1_reg[6] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_66 ),
        .\s_counth1_reg[7] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_40 ),
        .\s_counth1_reg[7]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_58 ),
        .\s_counth1_reg[7]_1 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_56 ),
        .\s_counth1_reg[7]_2 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_65 ),
        .\s_countl0_reg[0] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_2 ),
        .\s_countl0_reg[1] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_21 ),
        .\s_countl0_reg[2] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_47 ),
        .\s_countl0_reg[2]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_20 ),
        .\s_countl0_reg[3] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_48 ),
        .\s_countl0_reg[3]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_19 ),
        .\s_countl0_reg[4] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_50 ),
        .\s_countl0_reg[5] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_46 ),
        .\s_countl0_reg[5]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_49 ),
        .\s_countl0_reg[7] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_39 ),
        .\s_countl1_reg[0] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_51 ),
        .\s_countl1_reg[1] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_22 ),
        .\s_countl1_reg[2] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_52 ),
        .\s_countl1_reg[2]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_62 ),
        .\s_countl1_reg[3] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_53 ),
        .\s_countl1_reg[3]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_63 ),
        .\s_countl1_reg[5] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_55 ),
        .\s_countl1_reg[6] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_54 ),
        .\s_countl1_reg[6]_0 (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_59 ),
        .\s_countl1_reg[7] (\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_60 ),
        .s_det_ff0(s_det_ff0),
        .s_det_ff0_reg(\gen_mc8051_siu[0].i_mc8051_siu_n_11 ),
        .s_det_ff0_reg_0({\gen_mc8051_siu[0].i_mc8051_siu_n_9 ,\gen_mc8051_siu[0].i_mc8051_siu_n_10 }),
        .s_det_ff1(s_det_ff1),
        .\s_help16_reg[14] (\s_help16_reg[14] ),
        .\s_help16_reg[15] (D),
        .\s_help[7]_i_20 (\s_help[7]_i_20 ),
        .\s_help[7]_i_35 (s_all_th0),
        .\s_help[7]_i_35_0 (s_all_tl0),
        .\s_help[7]_i_8 (s_all_tl1),
        .\s_help[7]_i_8_0 (s_all_sbuf_out),
        .\s_help_reg[6] (\s_help_reg[6] ),
        .\s_help_reg[7] (s_ram_data_in),
        .\s_help_reg[7]_0 (s_all_th1),
        .\s_int1_sync_reg[1] (i_mc8051_control_n_241),
        .s_ram_data_out(s_ram_data_out),
        .\s_recv_buf_reg[7] (p_0_in),
        .\s_recv_sh_reg[7] (i_mc8051_control_n_197),
        .\s_reload_reg[0][5] (p_0_in_0),
        .\s_reload_reg[0][6] ({p_1_in[6:5],p_1_in[1:0]}),
        .s_ri(s_ri),
        .s_rom_data(s_rom_data),
        .\s_rxpre_count_reg[5] (\gen_mc8051_siu[0].i_mc8051_siu_n_1 ),
        .s_tf0_reg(\gen_mc8051_tmrctr[0].i_mc8051_tmrctr_n_45 ),
        .\s_wt_reg[0][0] (i_mc8051_control_n_0),
        .\s_wt_reg[0][0]_0 (i_mc8051_control_n_14),
        .\s_wt_reg[0][0]_1 (i_mc8051_control_n_224),
        .\s_wt_reg[0][0]_2 (i_mc8051_control_n_226),
        .\s_wt_reg[0][0]_3 (i_mc8051_control_n_232),
        .\s_wt_reg[0][1] (s_countl0),
        .\scon_reg[0][4] (i_mc8051_control_n_199),
        .\scon_reg[0][6] (i_mc8051_control_n_191),
        .\scon_reg[0][6]_0 (i_mc8051_control_n_198),
        .\scon_reg[0][7] (i_mc8051_control_n_195),
        .\scon_reg[0][7]_0 (i_mc8051_control_n_196),
        .\scon_reg[0][7]_1 (i_mc8051_control_n_201),
        .\state_reg[2] (dvsor_i),
        .\state_reg[2]_0 ({i_mc8051_control_n_100,i_mc8051_control_n_101,i_mc8051_control_n_102,i_mc8051_control_n_103}),
        .\state_reg[2]_1 ({i_mc8051_control_n_104,i_mc8051_control_n_105,i_mc8051_control_n_106,i_mc8051_control_n_107}),
        .\state_reg[2]_2 ({i_mc8051_control_n_108,i_mc8051_control_n_109,i_mc8051_control_n_110,i_mc8051_control_n_111}),
        .tf1_o(s_all_tf1_0),
        .\tmod_reg[0][0] (i_mc8051_control_n_13),
        .\tmod_reg[0][0]_0 (i_mc8051_control_n_231),
        .\tmod_reg[0][0]_1 (i_mc8051_control_n_244),
        .\tmod_reg[0][0]_2 (i_mc8051_control_n_245),
        .\tmod_reg[0][1] (i_mc8051_control_n_216),
        .\tmod_reg[0][1]_0 (i_mc8051_control_n_243),
        .\tmod_reg[0][1]_1 (i_mc8051_control_n_246),
        .\tmod_reg[0][4] (i_mc8051_control_n_225),
        .\tmod_reg[0][5] (i_mc8051_control_n_4),
        .\tmod_reg[0][5]_0 ({i_mc8051_control_n_217,i_mc8051_control_n_218,i_mc8051_control_n_219,i_mc8051_control_n_220,i_mc8051_control_n_221,i_mc8051_control_n_222,i_mc8051_control_n_223}),
        .\tmod_reg[0][5]_1 ({i_mc8051_control_n_233,i_mc8051_control_n_234,i_mc8051_control_n_235,i_mc8051_control_n_236,i_mc8051_control_n_237,i_mc8051_control_n_238,i_mc8051_control_n_239,i_mc8051_control_n_240}),
        .\tmod_reg[0][5]_2 (i_mc8051_control_n_247));
endmodule

(* ORIG_REF_NAME = "mc8051_siu" *) 
module design_1_mc8051_top_0_0_mc8051_siu
   (s_det_ff0,
    s_det_ff1_reg_0,
    s_all_scon_out,
    all_rxdwr_o,
    all_rxd_o,
    all_txd_o,
    Q,
    \s_rxpre_count_reg[1]_0 ,
    \s_recv_state_reg[3]_0 ,
    \s_recv_sh_reg[7]_0 ,
    \s_recv_buf_reg[7]_0 ,
    s_det_ff1,
    clk,
    reset,
    all_rxd_i,
    s_all_scon,
    all_trans_o,
    \s_recv_sh_reg[0]_0 ,
    s_ri,
    s_rxd_ff2_reg_0,
    s_all_smod,
    rxdwr_o_reg_0,
    all_sbuf_o,
    \s_tran_sh_reg[8]_0 ,
    \s_recv_state_reg[0]_0 ,
    E,
    \s_txpre_count_reg[5]_0 ,
    D);
  output s_det_ff0;
  output s_det_ff1_reg_0;
  output [2:0]s_all_scon_out;
  output [0:0]all_rxdwr_o;
  output [0:0]all_rxd_o;
  output [0:0]all_txd_o;
  output [0:0]Q;
  output [1:0]\s_rxpre_count_reg[1]_0 ;
  output \s_recv_state_reg[3]_0 ;
  output [0:0]\s_recv_sh_reg[7]_0 ;
  output [7:0]\s_recv_buf_reg[7]_0 ;
  input s_det_ff1;
  input clk;
  input reset;
  input [0:0]all_rxd_i;
  input [4:0]s_all_scon;
  input [0:0]all_trans_o;
  input \s_recv_sh_reg[0]_0 ;
  input s_ri;
  input s_rxd_ff2_reg_0;
  input s_all_smod;
  input rxdwr_o_reg_0;
  input [7:0]all_sbuf_o;
  input \s_tran_sh_reg[8]_0 ;
  input \s_recv_state_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\s_txpre_count_reg[5]_0 ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]all_rxd_i;
  wire [0:0]all_rxd_o;
  wire [0:0]all_rxdwr_o;
  wire [7:0]all_sbuf_o;
  wire [0:0]all_trans_o;
  wire [0:0]all_txd_o;
  wire clk;
  wire [5:0]p_0_in;
  wire [9:0]p_0_in1_in;
  wire [7:0]p_1_in;
  wire reset;
  wire rxd_o_i_1_n_0;
  wire rxd_o_i_2_n_0;
  wire rxd_o_i_3_n_0;
  wire rxd_o_i_4_n_0;
  wire rxd_o_i_5_n_0;
  wire rxdwr_o_i_1_n_0;
  wire rxdwr_o_i_2_n_0;
  wire rxdwr_o_reg_0;
  wire [4:0]s_all_scon;
  wire [2:0]s_all_scon_out;
  wire s_all_smod;
  wire s_det_ff0;
  wire s_det_ff09_out;
  wire s_det_ff1;
  wire s_det_ff1_i_1_n_0;
  wire s_det_ff1_reg_0;
  wire s_rb8_i_1_n_0;
  wire s_rb8_i_2_n_0;
  wire \s_recv_buf[0]_i_1_n_0 ;
  wire \s_recv_buf[1]_i_1_n_0 ;
  wire \s_recv_buf[2]_i_1_n_0 ;
  wire \s_recv_buf[3]_i_1_n_0 ;
  wire \s_recv_buf[4]_i_1_n_0 ;
  wire \s_recv_buf[5]_i_1_n_0 ;
  wire \s_recv_buf[6]_i_1_n_0 ;
  wire \s_recv_buf[7]_i_1_n_0 ;
  wire \s_recv_buf[7]_i_3_n_0 ;
  wire \s_recv_buf[7]_i_4_n_0 ;
  wire \s_recv_buf[7]_i_5_n_0 ;
  wire \s_recv_buf[7]_i_6_n_0 ;
  wire [7:0]\s_recv_buf_reg[7]_0 ;
  wire s_recv_done_i_1_n_0;
  wire s_recv_done_i_2_n_0;
  wire \s_recv_sh[7]_i_10_n_0 ;
  wire \s_recv_sh[7]_i_1_n_0 ;
  wire \s_recv_sh[7]_i_3_n_0 ;
  wire \s_recv_sh[7]_i_4_n_0 ;
  wire \s_recv_sh[7]_i_5_n_0 ;
  wire \s_recv_sh[7]_i_7_n_0 ;
  wire \s_recv_sh[7]_i_8_n_0 ;
  wire \s_recv_sh[7]_i_9_n_0 ;
  wire \s_recv_sh_reg[0]_0 ;
  wire [0:0]\s_recv_sh_reg[7]_0 ;
  wire \s_recv_sh_reg_n_0_[0] ;
  wire [3:0]s_recv_state;
  wire \s_recv_state[0]_i_1_n_0 ;
  wire \s_recv_state[1]_i_1_n_0 ;
  wire \s_recv_state[1]_i_2_n_0 ;
  wire \s_recv_state[1]_i_3_n_0 ;
  wire \s_recv_state[1]_i_4_n_0 ;
  wire \s_recv_state[1]_i_5_n_0 ;
  wire \s_recv_state[1]_i_6_n_0 ;
  wire \s_recv_state[1]_i_7_n_0 ;
  wire \s_recv_state[2]_i_1_n_0 ;
  wire \s_recv_state[2]_i_2_n_0 ;
  wire \s_recv_state[3]_i_10_n_0 ;
  wire \s_recv_state[3]_i_11_n_0 ;
  wire \s_recv_state[3]_i_13_n_0 ;
  wire \s_recv_state[3]_i_14_n_0 ;
  wire \s_recv_state[3]_i_15_n_0 ;
  wire \s_recv_state[3]_i_16_n_0 ;
  wire \s_recv_state[3]_i_17_n_0 ;
  wire \s_recv_state[3]_i_18_n_0 ;
  wire \s_recv_state[3]_i_19_n_0 ;
  wire \s_recv_state[3]_i_1_n_0 ;
  wire \s_recv_state[3]_i_20_n_0 ;
  wire \s_recv_state[3]_i_21_n_0 ;
  wire \s_recv_state[3]_i_22_n_0 ;
  wire \s_recv_state[3]_i_2_n_0 ;
  wire \s_recv_state[3]_i_3_n_0 ;
  wire \s_recv_state[3]_i_4_n_0 ;
  wire \s_recv_state[3]_i_5_n_0 ;
  wire \s_recv_state[3]_i_6_n_0 ;
  wire \s_recv_state[3]_i_7_n_0 ;
  wire \s_recv_state[3]_i_8_n_0 ;
  wire \s_recv_state[3]_i_9_n_0 ;
  wire \s_recv_state_reg[0]_0 ;
  wire \s_recv_state_reg[3]_0 ;
  wire s_ri;
  wire s_rxd_ff0;
  wire s_rxd_ff0_i_2_n_0;
  wire s_rxd_ff0_i_3_n_0;
  wire s_rxd_ff0_i_4_n_0;
  wire s_rxd_ff0_i_5_n_0;
  wire s_rxd_ff0_i_7_n_0;
  wire s_rxd_ff0_reg_n_0;
  wire s_rxd_ff1;
  wire s_rxd_ff2_reg_0;
  wire s_rxd_ff2_reg_n_0;
  wire s_rxd_val;
  wire s_rxm13_ff0;
  wire s_rxm13_ff0_i_1_n_0;
  wire s_rxm13_ff1;
  wire \s_rxpre_count[0]_i_1_n_0 ;
  wire \s_rxpre_count[1]_i_1_n_0 ;
  wire \s_rxpre_count[2]_i_1_n_0 ;
  wire \s_rxpre_count[3]_i_1_n_0 ;
  wire \s_rxpre_count[3]_i_2_n_0 ;
  wire \s_rxpre_count[4]_i_1_n_0 ;
  wire \s_rxpre_count[4]_i_2_n_0 ;
  wire \s_rxpre_count[5]_i_2_n_0 ;
  wire \s_rxpre_count[5]_i_3_n_0 ;
  wire [1:0]\s_rxpre_count_reg[1]_0 ;
  wire \s_rxpre_count_reg_n_0_[2] ;
  wire \s_rxpre_count_reg_n_0_[3] ;
  wire \s_rxpre_count_reg_n_0_[4] ;
  wire \s_rxpre_count_reg_n_0_[5] ;
  wire s_tran_done_i_1_n_0;
  wire s_tran_done_i_2_n_0;
  wire s_tran_done_i_3_n_0;
  wire s_tran_done_i_4_n_0;
  wire s_tran_done_i_5_n_0;
  wire s_tran_done_i_6_n_0;
  wire \s_tran_sh[1]_i_1_n_0 ;
  wire \s_tran_sh[2]_i_1_n_0 ;
  wire \s_tran_sh[3]_i_1_n_0 ;
  wire \s_tran_sh[4]_i_1_n_0 ;
  wire \s_tran_sh[5]_i_1_n_0 ;
  wire \s_tran_sh[6]_i_1_n_0 ;
  wire \s_tran_sh[7]_i_1_n_0 ;
  wire \s_tran_sh[7]_i_2_n_0 ;
  wire \s_tran_sh[7]_i_3_n_0 ;
  wire \s_tran_sh[8]_i_1_n_0 ;
  wire \s_tran_sh[8]_i_2_n_0 ;
  wire \s_tran_sh[8]_i_3_n_0 ;
  wire \s_tran_sh[9]_i_1_n_0 ;
  wire \s_tran_sh[9]_i_2_n_0 ;
  wire \s_tran_sh[9]_i_3_n_0 ;
  wire \s_tran_sh[9]_i_4_n_0 ;
  wire \s_tran_sh_reg[8]_0 ;
  wire [3:1]s_tran_state;
  wire \s_tran_state[0]_i_1_n_0 ;
  wire \s_tran_state[0]_i_2_n_0 ;
  wire \s_tran_state[0]_i_3_n_0 ;
  wire \s_tran_state[1]_i_1_n_0 ;
  wire \s_tran_state[1]_i_2_n_0 ;
  wire \s_tran_state[1]_i_3_n_0 ;
  wire \s_tran_state[1]_i_4_n_0 ;
  wire \s_tran_state[2]_i_1_n_0 ;
  wire \s_tran_state[3]_i_10_n_0 ;
  wire \s_tran_state[3]_i_11_n_0 ;
  wire \s_tran_state[3]_i_13_n_0 ;
  wire \s_tran_state[3]_i_14_n_0 ;
  wire \s_tran_state[3]_i_15_n_0 ;
  wire \s_tran_state[3]_i_1_n_0 ;
  wire \s_tran_state[3]_i_2_n_0 ;
  wire \s_tran_state[3]_i_3_n_0 ;
  wire \s_tran_state[3]_i_4_n_0 ;
  wire \s_tran_state[3]_i_5_n_0 ;
  wire \s_tran_state[3]_i_6_n_0 ;
  wire \s_tran_state[3]_i_7_n_0 ;
  wire \s_tran_state[3]_i_8_n_0 ;
  wire \s_tran_state[3]_i_9_n_0 ;
  wire s_trans;
  wire s_trans_i_1_n_0;
  wire s_txdm0_i_10_n_0;
  wire s_txdm0_i_11_n_0;
  wire s_txdm0_i_12_n_0;
  wire s_txdm0_i_13_n_0;
  wire s_txdm0_i_14_n_0;
  wire s_txdm0_i_1_n_0;
  wire s_txdm0_i_2_n_0;
  wire s_txdm0_i_3_n_0;
  wire s_txdm0_i_4_n_0;
  wire s_txdm0_i_5_n_0;
  wire s_txdm0_i_6_n_0;
  wire s_txdm0_i_8_n_0;
  wire s_txdm0_i_9_n_0;
  wire s_txm13_ff0;
  wire s_txm13_ff0_i_1_n_0;
  wire s_txm13_ff1;
  wire [5:0]s_txpre_count;
  wire \s_txpre_count[0]_i_1_n_0 ;
  wire \s_txpre_count[1]_i_1_n_0 ;
  wire \s_txpre_count[2]_i_1_n_0 ;
  wire \s_txpre_count[3]_i_1_n_0 ;
  wire \s_txpre_count[3]_i_2_n_0 ;
  wire \s_txpre_count[4]_i_1_n_0 ;
  wire \s_txpre_count[5]_i_2_n_0 ;
  wire \s_txpre_count[5]_i_3_n_0 ;
  wire [0:0]\s_txpre_count_reg[5]_0 ;

  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    rxd_o_i_1
       (.I0(rxd_o_i_2_n_0),
        .I1(rxd_o_i_3_n_0),
        .I2(rxd_o_i_4_n_0),
        .I3(s_all_scon[4]),
        .I4(s_all_scon[3]),
        .I5(all_rxd_o),
        .O(rxd_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000CCAACAAC)) 
    rxd_o_i_2
       (.I0(p_0_in1_in[0]),
        .I1(all_sbuf_o[0]),
        .I2(rxd_o_i_5_n_0),
        .I3(s_tran_state[3]),
        .I4(s_tran_state[2]),
        .I5(rxdwr_o_reg_0),
        .O(rxd_o_i_2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    rxd_o_i_3
       (.I0(s_txpre_count[3]),
        .I1(s_txpre_count[0]),
        .I2(s_txpre_count[1]),
        .I3(s_txpre_count[2]),
        .O(rxd_o_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF5556)) 
    rxd_o_i_4
       (.I0(s_tran_state[3]),
        .I1(s_tran_state[1]),
        .I2(Q),
        .I3(s_tran_state[2]),
        .I4(s_trans),
        .O(rxd_o_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    rxd_o_i_5
       (.I0(Q),
        .I1(s_tran_state[1]),
        .O(rxd_o_i_5_n_0));
  FDPE #(
    .INIT(1'b1)) 
    rxd_o_reg
       (.C(clk),
        .CE(1'b1),
        .D(rxd_o_i_1_n_0),
        .PRE(reset),
        .Q(all_rxd_o));
  LUT6 #(
    .INIT(64'h00FF00BE000000BE)) 
    rxdwr_o_i_1
       (.I0(s_trans),
        .I1(rxdwr_o_i_2_n_0),
        .I2(s_tran_state[3]),
        .I3(rxdwr_o_reg_0),
        .I4(rxd_o_i_3_n_0),
        .I5(all_rxdwr_o),
        .O(rxdwr_o_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    rxdwr_o_i_2
       (.I0(s_tran_state[1]),
        .I1(Q),
        .I2(s_tran_state[2]),
        .O(rxdwr_o_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rxdwr_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(rxdwr_o_i_1_n_0),
        .Q(all_rxdwr_o));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    s_det_ff0_i_2
       (.I0(all_rxd_i),
        .I1(s_all_scon[1]),
        .I2(s_recv_state[1]),
        .I3(s_recv_state[0]),
        .I4(s_recv_state[2]),
        .I5(s_recv_state[3]),
        .O(s_det_ff09_out));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    s_det_ff0_i_3
       (.I0(s_recv_state[3]),
        .I1(s_recv_state[2]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[1]),
        .I4(s_all_scon[1]),
        .O(\s_recv_state_reg[3]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    s_det_ff0_reg
       (.C(clk),
        .CE(s_det_ff1),
        .CLR(reset),
        .D(s_det_ff09_out),
        .Q(s_det_ff0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    s_det_ff1_i_1
       (.I0(s_det_ff0),
        .I1(s_all_scon[1]),
        .I2(s_recv_state[1]),
        .I3(s_recv_state[0]),
        .I4(s_recv_state[2]),
        .I5(s_recv_state[3]),
        .O(s_det_ff1_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_det_ff1_reg
       (.C(clk),
        .CE(s_det_ff1),
        .CLR(reset),
        .D(s_det_ff1_i_1_n_0),
        .Q(s_det_ff1_reg_0));
  LUT6 #(
    .INIT(64'hE8FFFFFFE8000000)) 
    s_rb8_i_1
       (.I0(s_rxd_ff1),
        .I1(s_rxd_ff2_reg_n_0),
        .I2(s_rxd_ff0_reg_n_0),
        .I3(s_rb8_i_2_n_0),
        .I4(\s_recv_buf[7]_i_4_n_0 ),
        .I5(s_all_scon_out[2]),
        .O(s_rb8_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    s_rb8_i_2
       (.I0(s_recv_state[0]),
        .I1(s_recv_state[2]),
        .I2(s_ri),
        .I3(s_recv_state[3]),
        .I4(s_recv_state[1]),
        .I5(\s_recv_buf[7]_i_5_n_0 ),
        .O(s_rb8_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_rb8_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_rb8_i_1_n_0),
        .Q(s_all_scon_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \s_recv_buf[0]_i_1 
       (.I0(\s_recv_sh_reg_n_0_[0] ),
        .I1(s_all_scon[3]),
        .I2(s_all_scon[4]),
        .I3(p_0_in[0]),
        .O(\s_recv_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \s_recv_buf[1]_i_1 
       (.I0(p_0_in[0]),
        .I1(s_all_scon[3]),
        .I2(s_all_scon[4]),
        .I3(p_0_in[1]),
        .O(\s_recv_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \s_recv_buf[2]_i_1 
       (.I0(p_0_in[1]),
        .I1(s_all_scon[3]),
        .I2(s_all_scon[4]),
        .I3(p_0_in[2]),
        .O(\s_recv_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \s_recv_buf[3]_i_1 
       (.I0(p_0_in[2]),
        .I1(s_all_scon[3]),
        .I2(s_all_scon[4]),
        .I3(p_0_in[3]),
        .O(\s_recv_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \s_recv_buf[4]_i_1 
       (.I0(p_0_in[3]),
        .I1(s_all_scon[3]),
        .I2(s_all_scon[4]),
        .I3(p_0_in[4]),
        .O(\s_recv_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \s_recv_buf[5]_i_1 
       (.I0(p_0_in[4]),
        .I1(s_all_scon[3]),
        .I2(s_all_scon[4]),
        .I3(p_0_in[5]),
        .O(\s_recv_buf[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \s_recv_buf[6]_i_1 
       (.I0(p_0_in[5]),
        .I1(s_all_scon[3]),
        .I2(s_all_scon[4]),
        .I3(\s_recv_sh_reg[7]_0 ),
        .O(\s_recv_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF2220000)) 
    \s_recv_buf[7]_i_1 
       (.I0(\s_recv_state[3]_i_3_n_0 ),
        .I1(s_rxd_ff0_i_2_n_0),
        .I2(\s_recv_buf[7]_i_3_n_0 ),
        .I3(\s_recv_buf[7]_i_4_n_0 ),
        .I4(s_recv_state[3]),
        .O(\s_recv_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \s_recv_buf[7]_i_3 
       (.I0(s_recv_state[0]),
        .I1(s_recv_state[2]),
        .I2(s_recv_state[1]),
        .I3(s_ri),
        .I4(\s_recv_buf[7]_i_5_n_0 ),
        .O(\s_recv_buf[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \s_recv_buf[7]_i_4 
       (.I0(\s_recv_state[3]_i_17_n_0 ),
        .I1(s_all_scon[4]),
        .I2(\s_recv_buf[7]_i_6_n_0 ),
        .I3(\s_rxpre_count_reg[1]_0 [0]),
        .I4(\s_rxpre_count_reg_n_0_[2] ),
        .I5(s_all_scon[3]),
        .O(\s_recv_buf[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE8FF)) 
    \s_recv_buf[7]_i_5 
       (.I0(s_rxd_ff0_reg_n_0),
        .I1(s_rxd_ff2_reg_n_0),
        .I2(s_rxd_ff1),
        .I3(s_all_scon[2]),
        .O(\s_recv_buf[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \s_recv_buf[7]_i_6 
       (.I0(\s_rxpre_count_reg[1]_0 [1]),
        .I1(\s_rxpre_count_reg_n_0_[3] ),
        .O(\s_recv_buf[7]_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_buf_reg[0] 
       (.C(clk),
        .CE(\s_recv_buf[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_buf[0]_i_1_n_0 ),
        .Q(\s_recv_buf_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_buf_reg[1] 
       (.C(clk),
        .CE(\s_recv_buf[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_buf[1]_i_1_n_0 ),
        .Q(\s_recv_buf_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_buf_reg[2] 
       (.C(clk),
        .CE(\s_recv_buf[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_buf[2]_i_1_n_0 ),
        .Q(\s_recv_buf_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_buf_reg[3] 
       (.C(clk),
        .CE(\s_recv_buf[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_buf[3]_i_1_n_0 ),
        .Q(\s_recv_buf_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_buf_reg[4] 
       (.C(clk),
        .CE(\s_recv_buf[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_buf[4]_i_1_n_0 ),
        .Q(\s_recv_buf_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_buf_reg[5] 
       (.C(clk),
        .CE(\s_recv_buf[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_buf[5]_i_1_n_0 ),
        .Q(\s_recv_buf_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_buf_reg[6] 
       (.C(clk),
        .CE(\s_recv_buf[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_buf[6]_i_1_n_0 ),
        .Q(\s_recv_buf_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_buf_reg[7] 
       (.C(clk),
        .CE(\s_recv_buf[7]_i_1_n_0 ),
        .CLR(reset),
        .D(D),
        .Q(\s_recv_buf_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hC8C8C8FFC8C8C800)) 
    s_recv_done_i_1
       (.I0(\s_recv_buf[7]_i_4_n_0 ),
        .I1(s_recv_state[3]),
        .I2(\s_recv_state[3]_i_3_n_0 ),
        .I3(\s_recv_buf[7]_i_1_n_0 ),
        .I4(s_recv_done_i_2_n_0),
        .I5(s_all_scon_out[0]),
        .O(s_recv_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h1111000011F10000)) 
    s_recv_done_i_2
       (.I0(\s_recv_state[3]_i_14_n_0 ),
        .I1(\s_rxpre_count[4]_i_2_n_0 ),
        .I2(\s_recv_state[3]_i_3_n_0 ),
        .I3(s_ri),
        .I4(s_all_scon[1]),
        .I5(s_rxd_ff0_i_2_n_0),
        .O(s_recv_done_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_recv_done_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_recv_done_i_1_n_0),
        .Q(s_all_scon_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \s_recv_sh[0]_i_1 
       (.I0(rxdwr_o_reg_0),
        .I1(s_recv_state[1]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[2]),
        .I4(s_recv_state[3]),
        .I5(p_0_in[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \s_recv_sh[1]_i_1 
       (.I0(rxdwr_o_reg_0),
        .I1(s_recv_state[1]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[2]),
        .I4(s_recv_state[3]),
        .I5(p_0_in[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \s_recv_sh[2]_i_1 
       (.I0(rxdwr_o_reg_0),
        .I1(s_recv_state[1]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[2]),
        .I4(s_recv_state[3]),
        .I5(p_0_in[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \s_recv_sh[3]_i_1 
       (.I0(rxdwr_o_reg_0),
        .I1(s_recv_state[1]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[2]),
        .I4(s_recv_state[3]),
        .I5(p_0_in[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \s_recv_sh[4]_i_1 
       (.I0(rxdwr_o_reg_0),
        .I1(s_recv_state[1]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[2]),
        .I4(s_recv_state[3]),
        .I5(p_0_in[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \s_recv_sh[5]_i_1 
       (.I0(rxdwr_o_reg_0),
        .I1(s_recv_state[1]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[2]),
        .I4(s_recv_state[3]),
        .I5(p_0_in[5]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \s_recv_sh[6]_i_1 
       (.I0(rxdwr_o_reg_0),
        .I1(s_recv_state[1]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[2]),
        .I4(s_recv_state[3]),
        .I5(\s_recv_sh_reg[7]_0 ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEFEFE)) 
    \s_recv_sh[7]_i_1 
       (.I0(\s_recv_sh[7]_i_3_n_0 ),
        .I1(\s_recv_sh[7]_i_4_n_0 ),
        .I2(\s_recv_sh[7]_i_5_n_0 ),
        .I3(\s_recv_state[3]_i_3_n_0 ),
        .I4(s_recv_state[3]),
        .I5(s_rxd_ff0_i_2_n_0),
        .O(\s_recv_sh[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \s_recv_sh[7]_i_10 
       (.I0(\s_rxpre_count_reg_n_0_[2] ),
        .I1(\s_rxpre_count_reg[1]_0 [0]),
        .I2(\s_rxpre_count_reg_n_0_[3] ),
        .I3(\s_rxpre_count_reg[1]_0 [1]),
        .O(\s_recv_sh[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA80000)) 
    \s_recv_sh[7]_i_2 
       (.I0(s_rxd_val),
        .I1(s_recv_state[3]),
        .I2(s_recv_state[1]),
        .I3(s_recv_state[2]),
        .I4(rxdwr_o_reg_0),
        .I5(all_rxd_i),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFF88F888A888A8)) 
    \s_recv_sh[7]_i_3 
       (.I0(\s_recv_sh[7]_i_7_n_0 ),
        .I1(\s_recv_sh[7]_i_8_n_0 ),
        .I2(\s_recv_sh_reg[0]_0 ),
        .I3(\s_recv_state[3]_i_15_n_0 ),
        .I4(\s_recv_state[3]_i_18_n_0 ),
        .I5(\s_recv_sh[7]_i_9_n_0 ),
        .O(\s_recv_sh[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80808080B0808080)) 
    \s_recv_sh[7]_i_4 
       (.I0(\s_recv_state[3]_i_17_n_0 ),
        .I1(s_all_scon[4]),
        .I2(\s_recv_buf[7]_i_3_n_0 ),
        .I3(s_all_scon[3]),
        .I4(s_recv_state[3]),
        .I5(\s_recv_sh[7]_i_10_n_0 ),
        .O(\s_recv_sh[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \s_recv_sh[7]_i_5 
       (.I0(s_det_ff0),
        .I1(s_det_ff1_reg_0),
        .I2(s_all_scon[1]),
        .I3(\s_recv_state[3]_i_14_n_0 ),
        .O(\s_recv_sh[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \s_recv_sh[7]_i_6 
       (.I0(s_rxd_ff1),
        .I1(s_rxd_ff2_reg_n_0),
        .I2(s_rxd_ff0_reg_n_0),
        .O(s_rxd_val));
  LUT6 #(
    .INIT(64'h0000001000101010)) 
    \s_recv_sh[7]_i_7 
       (.I0(s_recv_state[1]),
        .I1(s_recv_state[2]),
        .I2(s_recv_state[0]),
        .I3(s_rxd_ff0_reg_n_0),
        .I4(s_rxd_ff2_reg_n_0),
        .I5(s_rxd_ff1),
        .O(\s_recv_sh[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \s_recv_sh[7]_i_8 
       (.I0(s_all_scon[3]),
        .I1(s_det_ff0),
        .I2(s_det_ff1_reg_0),
        .I3(s_rxm13_ff0),
        .I4(s_rxm13_ff1),
        .O(\s_recv_sh[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \s_recv_sh[7]_i_9 
       (.I0(s_recv_state[2]),
        .I1(s_recv_state[1]),
        .I2(s_recv_state[3]),
        .O(\s_recv_sh[7]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_sh_reg[0] 
       (.C(clk),
        .CE(\s_recv_sh[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[0]),
        .Q(\s_recv_sh_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_sh_reg[1] 
       (.C(clk),
        .CE(\s_recv_sh[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[1]),
        .Q(p_0_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_sh_reg[2] 
       (.C(clk),
        .CE(\s_recv_sh[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[2]),
        .Q(p_0_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_sh_reg[3] 
       (.C(clk),
        .CE(\s_recv_sh[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[3]),
        .Q(p_0_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_sh_reg[4] 
       (.C(clk),
        .CE(\s_recv_sh[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[4]),
        .Q(p_0_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_sh_reg[5] 
       (.C(clk),
        .CE(\s_recv_sh[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[5]),
        .Q(p_0_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_sh_reg[6] 
       (.C(clk),
        .CE(\s_recv_sh[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[6]),
        .Q(p_0_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_sh_reg[7] 
       (.C(clk),
        .CE(\s_recv_sh[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[7]),
        .Q(\s_recv_sh_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAFAAAAAAAE)) 
    \s_recv_state[0]_i_1 
       (.I0(\s_recv_state[1]_i_2_n_0 ),
        .I1(s_all_scon[3]),
        .I2(s_recv_state[2]),
        .I3(s_recv_state[0]),
        .I4(s_recv_state[1]),
        .I5(rxd_o_i_3_n_0),
        .O(\s_recv_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0ACA0A0)) 
    \s_recv_state[1]_i_1 
       (.I0(\s_recv_state[1]_i_2_n_0 ),
        .I1(s_recv_state[0]),
        .I2(s_recv_state[1]),
        .I3(s_recv_state[3]),
        .I4(\s_recv_state[1]_i_3_n_0 ),
        .I5(\s_recv_state[1]_i_4_n_0 ),
        .O(\s_recv_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h004F)) 
    \s_recv_state[1]_i_2 
       (.I0(s_recv_state[2]),
        .I1(\s_recv_state[3]_i_10_n_0 ),
        .I2(s_recv_state[3]),
        .I3(s_recv_state[0]),
        .O(\s_recv_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFCFCFEFF)) 
    \s_recv_state[1]_i_3 
       (.I0(\s_recv_state[3]_i_15_n_0 ),
        .I1(\s_recv_state[1]_i_5_n_0 ),
        .I2(s_recv_state[2]),
        .I3(s_all_scon[4]),
        .I4(s_all_scon[3]),
        .O(\s_recv_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444440040004000)) 
    \s_recv_state[1]_i_4 
       (.I0(\s_recv_state[1]_i_6_n_0 ),
        .I1(s_recv_state[0]),
        .I2(\s_recv_state[1]_i_7_n_0 ),
        .I3(s_all_scon[3]),
        .I4(s_all_scon[4]),
        .I5(s_recv_state[3]),
        .O(\s_recv_state[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h17)) 
    \s_recv_state[1]_i_5 
       (.I0(s_rxd_ff1),
        .I1(s_rxd_ff2_reg_n_0),
        .I2(s_rxd_ff0_reg_n_0),
        .O(\s_recv_state[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_recv_state[1]_i_6 
       (.I0(s_recv_state[1]),
        .I1(s_recv_state[2]),
        .O(\s_recv_state[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \s_recv_state[1]_i_7 
       (.I0(s_rxm13_ff1),
        .I1(s_rxm13_ff0),
        .I2(s_det_ff1_reg_0),
        .I3(s_det_ff0),
        .O(\s_recv_state[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0333B000)) 
    \s_recv_state[2]_i_1 
       (.I0(\s_recv_state[2]_i_2_n_0 ),
        .I1(s_recv_state[3]),
        .I2(s_recv_state[1]),
        .I3(s_recv_state[0]),
        .I4(s_recv_state[2]),
        .O(\s_recv_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDD00F000)) 
    \s_recv_state[2]_i_2 
       (.I0(s_rxm13_ff0),
        .I1(s_rxm13_ff1),
        .I2(\s_recv_state[3]_i_15_n_0 ),
        .I3(s_all_scon[4]),
        .I4(s_all_scon[3]),
        .O(\s_recv_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \s_recv_state[3]_i_1 
       (.I0(\s_recv_state[3]_i_3_n_0 ),
        .I1(\s_recv_state[3]_i_4_n_0 ),
        .I2(\s_recv_state[3]_i_5_n_0 ),
        .I3(\s_recv_state[3]_i_6_n_0 ),
        .I4(\s_recv_state[3]_i_7_n_0 ),
        .I5(\s_recv_state[3]_i_8_n_0 ),
        .O(\s_recv_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA8A8888)) 
    \s_recv_state[3]_i_10 
       (.I0(s_all_scon[3]),
        .I1(\s_recv_state[3]_i_19_n_0 ),
        .I2(s_rxm13_ff0),
        .I3(s_rxm13_ff1),
        .I4(\s_recv_state[3]_i_20_n_0 ),
        .I5(s_all_scon[4]),
        .O(\s_recv_state[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_recv_state[3]_i_11 
       (.I0(s_recv_state[0]),
        .I1(s_recv_state[2]),
        .O(\s_recv_state[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_recv_state[3]_i_13 
       (.I0(s_rxm13_ff0),
        .I1(s_rxm13_ff1),
        .O(\s_recv_state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    \s_recv_state[3]_i_14 
       (.I0(s_recv_state[3]),
        .I1(s_recv_state[2]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[1]),
        .I4(s_all_scon[4]),
        .I5(s_all_scon[3]),
        .O(\s_recv_state[3]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \s_recv_state[3]_i_15 
       (.I0(\s_rxpre_count[5]_i_3_n_0 ),
        .I1(s_all_smod),
        .I2(\s_rxpre_count_reg_n_0_[5] ),
        .O(\s_recv_state[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AEAA0000)) 
    \s_recv_state[3]_i_16 
       (.I0(\s_recv_state[3]_i_21_n_0 ),
        .I1(s_rxm13_ff0),
        .I2(s_rxm13_ff1),
        .I3(\s_recv_state[3]_i_20_n_0 ),
        .I4(s_recv_state[1]),
        .I5(s_recv_state[0]),
        .O(\s_recv_state[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8000000)) 
    \s_recv_state[3]_i_17 
       (.I0(\s_recv_state[3]_i_22_n_0 ),
        .I1(s_all_smod),
        .I2(\s_rxpre_count_reg_n_0_[5] ),
        .I3(\s_rxpre_count_reg_n_0_[4] ),
        .I4(\s_rxpre_count_reg_n_0_[3] ),
        .I5(\s_recv_state[3]_i_18_n_0 ),
        .O(\s_recv_state[3]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \s_recv_state[3]_i_18 
       (.I0(s_rxm13_ff1),
        .I1(s_rxm13_ff0),
        .I2(s_all_scon[3]),
        .O(\s_recv_state[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5455555500000000)) 
    \s_recv_state[3]_i_19 
       (.I0(s_ri),
        .I1(\s_rxpre_count_reg_n_0_[2] ),
        .I2(\s_rxpre_count_reg[1]_0 [0]),
        .I3(\s_rxpre_count_reg_n_0_[3] ),
        .I4(\s_rxpre_count_reg[1]_0 [1]),
        .I5(\s_recv_buf[7]_i_5_n_0 ),
        .O(\s_recv_state[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBAAAAA)) 
    \s_recv_state[3]_i_2 
       (.I0(\s_recv_state[3]_i_9_n_0 ),
        .I1(s_recv_state[1]),
        .I2(rxd_o_i_3_n_0),
        .I3(\s_recv_state[3]_i_10_n_0 ),
        .I4(s_recv_state[3]),
        .I5(\s_recv_state[3]_i_11_n_0 ),
        .O(\s_recv_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF022A)) 
    \s_recv_state[3]_i_20 
       (.I0(s_all_scon[2]),
        .I1(s_rxd_ff1),
        .I2(s_rxd_ff2_reg_n_0),
        .I3(s_rxd_ff0_reg_n_0),
        .I4(s_ri),
        .O(\s_recv_state[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \s_recv_state[3]_i_21 
       (.I0(s_ri),
        .I1(\s_rxpre_count_reg_n_0_[2] ),
        .I2(\s_rxpre_count_reg[1]_0 [0]),
        .I3(\s_rxpre_count_reg_n_0_[3] ),
        .I4(\s_rxpre_count_reg[1]_0 [1]),
        .I5(\s_recv_buf[7]_i_5_n_0 ),
        .O(\s_recv_state[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_recv_state[3]_i_22 
       (.I0(s_all_scon[3]),
        .I1(\s_rxpre_count_reg[1]_0 [0]),
        .I2(\s_rxpre_count_reg_n_0_[2] ),
        .I3(\s_rxpre_count_reg[1]_0 [1]),
        .O(\s_recv_state[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \s_recv_state[3]_i_3 
       (.I0(s_txpre_count[2]),
        .I1(s_txpre_count[1]),
        .I2(s_txpre_count[0]),
        .I3(s_txpre_count[3]),
        .I4(s_all_scon[4]),
        .I5(s_all_scon[3]),
        .O(\s_recv_state[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_recv_state[3]_i_4 
       (.I0(s_recv_state[1]),
        .I1(s_recv_state[0]),
        .I2(s_recv_state[2]),
        .I3(s_recv_state[3]),
        .O(\s_recv_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00E000E000E0)) 
    \s_recv_state[3]_i_5 
       (.I0(s_recv_state[0]),
        .I1(s_recv_state[1]),
        .I2(s_recv_state[3]),
        .I3(rxdwr_o_reg_0),
        .I4(\s_recv_state[3]_i_3_n_0 ),
        .I5(\s_recv_state_reg[0]_0 ),
        .O(\s_recv_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8080808000FF0000)) 
    \s_recv_state[3]_i_6 
       (.I0(\s_recv_state[3]_i_13_n_0 ),
        .I1(s_recv_state[0]),
        .I2(s_all_scon[3]),
        .I3(\s_recv_state[3]_i_14_n_0 ),
        .I4(s_all_scon[1]),
        .I5(\s_rxpre_count[4]_i_2_n_0 ),
        .O(\s_recv_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h05050404FF000000)) 
    \s_recv_state[3]_i_7 
       (.I0(\s_recv_state[3]_i_15_n_0 ),
        .I1(\s_recv_state[3]_i_11_n_0 ),
        .I2(s_all_scon[3]),
        .I3(\s_recv_state[3]_i_16_n_0 ),
        .I4(s_recv_state[3]),
        .I5(s_all_scon[4]),
        .O(\s_recv_state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFAFFAFAEAAAC000)) 
    \s_recv_state[3]_i_8 
       (.I0(s_recv_state[2]),
        .I1(s_all_scon[4]),
        .I2(s_recv_state[1]),
        .I3(\s_recv_state[3]_i_17_n_0 ),
        .I4(s_recv_state[3]),
        .I5(\s_recv_state[3]_i_18_n_0 ),
        .O(\s_recv_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAEEF0000000)) 
    \s_recv_state[3]_i_9 
       (.I0(\s_recv_state[2]_i_2_n_0 ),
        .I1(rxdwr_o_reg_0),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[1]),
        .I4(s_recv_state[2]),
        .I5(s_recv_state[3]),
        .O(\s_recv_state[3]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_state_reg[0] 
       (.C(clk),
        .CE(\s_recv_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_state[0]_i_1_n_0 ),
        .Q(s_recv_state[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_state_reg[1] 
       (.C(clk),
        .CE(\s_recv_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_state[1]_i_1_n_0 ),
        .Q(s_recv_state[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_state_reg[2] 
       (.C(clk),
        .CE(\s_recv_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_state[2]_i_1_n_0 ),
        .Q(s_recv_state[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_recv_state_reg[3] 
       (.C(clk),
        .CE(\s_recv_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_recv_state[3]_i_2_n_0 ),
        .Q(s_recv_state[3]));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    s_rxd_ff0_i_1
       (.I0(s_all_scon[1]),
        .I1(s_rxd_ff0_i_2_n_0),
        .I2(s_recv_state[3]),
        .I3(s_rxd_ff0_i_3_n_0),
        .I4(s_rxd_ff0_i_4_n_0),
        .I5(s_rxd_ff0_i_5_n_0),
        .O(s_rxd_ff0));
  LUT3 #(
    .INIT(8'hFE)) 
    s_rxd_ff0_i_2
       (.I0(s_recv_state[2]),
        .I1(s_recv_state[0]),
        .I2(s_recv_state[1]),
        .O(s_rxd_ff0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0800008000000080)) 
    s_rxd_ff0_i_3
       (.I0(s_all_scon[3]),
        .I1(s_all_smod),
        .I2(\s_rxpre_count_reg_n_0_[3] ),
        .I3(\s_rxpre_count_reg[1]_0 [1]),
        .I4(\s_rxpre_count_reg_n_0_[2] ),
        .I5(\s_rxpre_count_reg[1]_0 [0]),
        .O(s_rxd_ff0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0024000400000000)) 
    s_rxd_ff0_i_4
       (.I0(\s_rxpre_count_reg_n_0_[3] ),
        .I1(\s_rxpre_count_reg_n_0_[4] ),
        .I2(\s_rxpre_count_reg_n_0_[2] ),
        .I3(\s_rxpre_count_reg[1]_0 [0]),
        .I4(\s_rxpre_count_reg[1]_0 [1]),
        .I5(s_rxd_ff2_reg_0),
        .O(s_rxd_ff0_i_4_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    s_rxd_ff0_i_5
       (.I0(s_all_scon[4]),
        .I1(s_all_scon[3]),
        .I2(\s_rxpre_count_reg[1]_0 [0]),
        .I3(\s_rxpre_count_reg[1]_0 [1]),
        .I4(s_rxd_ff0_i_7_n_0),
        .O(s_rxd_ff0_i_5_n_0));
  LUT5 #(
    .INIT(32'h0200000C)) 
    s_rxd_ff0_i_7
       (.I0(\s_rxpre_count_reg_n_0_[2] ),
        .I1(\s_rxpre_count_reg_n_0_[5] ),
        .I2(s_all_smod),
        .I3(\s_rxpre_count_reg_n_0_[3] ),
        .I4(\s_rxpre_count_reg_n_0_[4] ),
        .O(s_rxd_ff0_i_7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_rxd_ff0_reg
       (.C(clk),
        .CE(s_rxd_ff0),
        .CLR(reset),
        .D(all_rxd_i),
        .Q(s_rxd_ff0_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_rxd_ff1_reg
       (.C(clk),
        .CE(s_rxd_ff0),
        .CLR(reset),
        .D(s_rxd_ff0_reg_n_0),
        .Q(s_rxd_ff1));
  FDCE #(
    .INIT(1'b0)) 
    s_rxd_ff2_reg
       (.C(clk),
        .CE(s_rxd_ff0),
        .CLR(reset),
        .D(s_rxd_ff1),
        .Q(s_rxd_ff2_reg_n_0));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    s_rxm13_ff0_i_1
       (.I0(s_all_smod),
        .I1(\s_rxpre_count_reg_n_0_[4] ),
        .I2(\s_rxpre_count_reg_n_0_[2] ),
        .I3(\s_rxpre_count_reg[1]_0 [0]),
        .I4(\s_rxpre_count_reg_n_0_[3] ),
        .I5(\s_rxpre_count_reg[1]_0 [1]),
        .O(s_rxm13_ff0_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_rxm13_ff0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_rxm13_ff0_i_1_n_0),
        .Q(s_rxm13_ff0));
  FDCE #(
    .INIT(1'b0)) 
    s_rxm13_ff1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_rxm13_ff0),
        .Q(s_rxm13_ff1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \s_rxpre_count[0]_i_1 
       (.I0(s_det_ff1_reg_0),
        .I1(s_det_ff0),
        .I2(\s_rxpre_count_reg[1]_0 [0]),
        .O(\s_rxpre_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    \s_rxpre_count[1]_i_1 
       (.I0(s_det_ff0),
        .I1(s_det_ff1_reg_0),
        .I2(\s_rxpre_count_reg[1]_0 [0]),
        .I3(\s_rxpre_count_reg[1]_0 [1]),
        .O(\s_rxpre_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B00F000F000F000)) 
    \s_rxpre_count[2]_i_1 
       (.I0(\s_rxpre_count[3]_i_2_n_0 ),
        .I1(\s_rxpre_count_reg_n_0_[3] ),
        .I2(\s_rxpre_count_reg_n_0_[2] ),
        .I3(\s_rxpre_count[4]_i_2_n_0 ),
        .I4(\s_rxpre_count_reg[1]_0 [1]),
        .I5(\s_rxpre_count_reg[1]_0 [0]),
        .O(\s_rxpre_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CC080C0C0C0C0C0)) 
    \s_rxpre_count[3]_i_1 
       (.I0(\s_rxpre_count[3]_i_2_n_0 ),
        .I1(\s_rxpre_count[4]_i_2_n_0 ),
        .I2(\s_rxpre_count_reg_n_0_[3] ),
        .I3(\s_rxpre_count_reg[1]_0 [1]),
        .I4(\s_rxpre_count_reg_n_0_[2] ),
        .I5(\s_rxpre_count_reg[1]_0 [0]),
        .O(\s_rxpre_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_rxpre_count[3]_i_2 
       (.I0(\s_rxpre_count_reg_n_0_[5] ),
        .I1(\s_rxpre_count_reg_n_0_[4] ),
        .I2(s_all_scon[4]),
        .I3(s_all_scon[3]),
        .O(\s_rxpre_count[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \s_rxpre_count[4]_i_1 
       (.I0(\s_rxpre_count_reg_n_0_[2] ),
        .I1(\s_rxpre_count_reg[1]_0 [0]),
        .I2(\s_rxpre_count_reg_n_0_[3] ),
        .I3(\s_rxpre_count_reg[1]_0 [1]),
        .I4(\s_rxpre_count[4]_i_2_n_0 ),
        .I5(\s_rxpre_count_reg_n_0_[4] ),
        .O(\s_rxpre_count[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \s_rxpre_count[4]_i_2 
       (.I0(s_det_ff0),
        .I1(s_det_ff1_reg_0),
        .O(\s_rxpre_count[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA251)) 
    \s_rxpre_count[5]_i_2 
       (.I0(\s_rxpre_count[5]_i_3_n_0 ),
        .I1(s_det_ff1_reg_0),
        .I2(s_det_ff0),
        .I3(\s_rxpre_count_reg_n_0_[5] ),
        .O(\s_rxpre_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \s_rxpre_count[5]_i_3 
       (.I0(\s_rxpre_count_reg[1]_0 [1]),
        .I1(\s_rxpre_count_reg_n_0_[3] ),
        .I2(\s_rxpre_count_reg[1]_0 [0]),
        .I3(\s_rxpre_count_reg_n_0_[2] ),
        .I4(\s_rxpre_count_reg_n_0_[4] ),
        .O(\s_rxpre_count[5]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_rxpre_count_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\s_rxpre_count[0]_i_1_n_0 ),
        .Q(\s_rxpre_count_reg[1]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_rxpre_count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\s_rxpre_count[1]_i_1_n_0 ),
        .Q(\s_rxpre_count_reg[1]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_rxpre_count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\s_rxpre_count[2]_i_1_n_0 ),
        .Q(\s_rxpre_count_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_rxpre_count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\s_rxpre_count[3]_i_1_n_0 ),
        .Q(\s_rxpre_count_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_rxpre_count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\s_rxpre_count[4]_i_1_n_0 ),
        .Q(\s_rxpre_count_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_rxpre_count_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\s_rxpre_count[5]_i_2_n_0 ),
        .Q(\s_rxpre_count_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'hF1F1F1FFF1F1F100)) 
    s_tran_done_i_1
       (.I0(s_tran_state[1]),
        .I1(s_tran_done_i_2_n_0),
        .I2(s_tran_done_i_3_n_0),
        .I3(s_tran_done_i_4_n_0),
        .I4(s_tran_done_i_5_n_0),
        .I5(s_all_scon_out[1]),
        .O(s_tran_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    s_tran_done_i_2
       (.I0(s_txm13_ff0),
        .I1(s_txm13_ff1),
        .I2(s_tran_state[2]),
        .I3(s_tran_state[3]),
        .I4(s_all_scon[3]),
        .I5(s_all_scon[4]),
        .O(s_tran_done_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    s_tran_done_i_3
       (.I0(\s_tran_state[3]_i_5_n_0 ),
        .I1(s_tran_state[1]),
        .I2(Q),
        .I3(s_tran_state[2]),
        .I4(s_tran_state[3]),
        .I5(rxdwr_o_reg_0),
        .O(s_tran_done_i_3_n_0));
  LUT6 #(
    .INIT(64'hA080A08200000000)) 
    s_tran_done_i_4
       (.I0(s_trans),
        .I1(s_tran_state[2]),
        .I2(s_tran_state[3]),
        .I3(s_tran_state[1]),
        .I4(Q),
        .I5(\s_tran_state[3]_i_4_n_0 ),
        .O(s_tran_done_i_4_n_0));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAAFAEA)) 
    s_tran_done_i_5
       (.I0(s_tran_done_i_6_n_0),
        .I1(s_trans),
        .I2(\s_recv_state[3]_i_3_n_0 ),
        .I3(s_tran_state[3]),
        .I4(s_tran_state[2]),
        .I5(rxd_o_i_5_n_0),
        .O(s_tran_done_i_5_n_0));
  LUT6 #(
    .INIT(64'h00550C0000550000)) 
    s_tran_done_i_6
       (.I0(s_tran_done_i_2_n_0),
        .I1(\s_tran_state[3]_i_10_n_0 ),
        .I2(\s_tran_state[1]_i_4_n_0 ),
        .I3(s_tran_state[1]),
        .I4(Q),
        .I5(s_all_scon[4]),
        .O(s_tran_done_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_tran_done_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_tran_done_i_1_n_0),
        .Q(s_all_scon_out[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_tran_sh[1]_i_1 
       (.I0(\s_tran_sh[7]_i_2_n_0 ),
        .I1(all_sbuf_o[1]),
        .I2(s_txdm0_i_3_n_0),
        .I3(all_sbuf_o[0]),
        .I4(p_0_in1_in[1]),
        .I5(\s_tran_sh[7]_i_3_n_0 ),
        .O(\s_tran_sh[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_tran_sh[2]_i_1 
       (.I0(\s_tran_sh[7]_i_2_n_0 ),
        .I1(all_sbuf_o[2]),
        .I2(s_txdm0_i_3_n_0),
        .I3(all_sbuf_o[1]),
        .I4(p_0_in1_in[2]),
        .I5(\s_tran_sh[7]_i_3_n_0 ),
        .O(\s_tran_sh[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_tran_sh[3]_i_1 
       (.I0(\s_tran_sh[7]_i_2_n_0 ),
        .I1(all_sbuf_o[3]),
        .I2(s_txdm0_i_3_n_0),
        .I3(all_sbuf_o[2]),
        .I4(p_0_in1_in[3]),
        .I5(\s_tran_sh[7]_i_3_n_0 ),
        .O(\s_tran_sh[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_tran_sh[4]_i_1 
       (.I0(\s_tran_sh[7]_i_2_n_0 ),
        .I1(all_sbuf_o[4]),
        .I2(s_txdm0_i_3_n_0),
        .I3(all_sbuf_o[3]),
        .I4(p_0_in1_in[4]),
        .I5(\s_tran_sh[7]_i_3_n_0 ),
        .O(\s_tran_sh[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_tran_sh[5]_i_1 
       (.I0(\s_tran_sh[7]_i_2_n_0 ),
        .I1(all_sbuf_o[5]),
        .I2(s_txdm0_i_3_n_0),
        .I3(all_sbuf_o[4]),
        .I4(p_0_in1_in[5]),
        .I5(\s_tran_sh[7]_i_3_n_0 ),
        .O(\s_tran_sh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_tran_sh[6]_i_1 
       (.I0(\s_tran_sh[7]_i_2_n_0 ),
        .I1(all_sbuf_o[6]),
        .I2(s_txdm0_i_3_n_0),
        .I3(all_sbuf_o[5]),
        .I4(p_0_in1_in[6]),
        .I5(\s_tran_sh[7]_i_3_n_0 ),
        .O(\s_tran_sh[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_tran_sh[7]_i_1 
       (.I0(\s_tran_sh[7]_i_2_n_0 ),
        .I1(all_sbuf_o[7]),
        .I2(s_txdm0_i_3_n_0),
        .I3(all_sbuf_o[6]),
        .I4(p_0_in1_in[7]),
        .I5(\s_tran_sh[7]_i_3_n_0 ),
        .O(\s_tran_sh[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F0E1)) 
    \s_tran_sh[7]_i_2 
       (.I0(Q),
        .I1(s_tran_state[1]),
        .I2(s_tran_state[3]),
        .I3(s_tran_state[2]),
        .I4(s_all_scon[4]),
        .I5(s_all_scon[3]),
        .O(\s_tran_sh[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0FEFCFF0)) 
    \s_tran_sh[7]_i_3 
       (.I0(s_all_scon[3]),
        .I1(s_all_scon[4]),
        .I2(s_tran_state[3]),
        .I3(s_tran_state[1]),
        .I4(Q),
        .I5(s_tran_state[2]),
        .O(\s_tran_sh[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAAAAA)) 
    \s_tran_sh[8]_i_1 
       (.I0(\s_tran_sh[8]_i_2_n_0 ),
        .I1(s_tran_state[1]),
        .I2(all_sbuf_o[7]),
        .I3(s_all_scon[4]),
        .I4(s_tran_state[3]),
        .I5(\s_tran_sh[8]_i_3_n_0 ),
        .O(\s_tran_sh[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \s_tran_sh[8]_i_2 
       (.I0(\s_tran_sh[7]_i_2_n_0 ),
        .I1(\s_tran_state[1]_i_4_n_0 ),
        .I2(p_0_in1_in[8]),
        .I3(\s_tran_sh_reg[8]_0 ),
        .I4(all_sbuf_o[7]),
        .I5(\s_tran_sh[9]_i_4_n_0 ),
        .O(\s_tran_sh[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55760000)) 
    \s_tran_sh[8]_i_3 
       (.I0(s_tran_state[3]),
        .I1(s_tran_state[2]),
        .I2(Q),
        .I3(s_tran_state[1]),
        .I4(p_0_in1_in[8]),
        .O(\s_tran_sh[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \s_tran_sh[9]_i_1 
       (.I0(\s_tran_sh[9]_i_2_n_0 ),
        .I1(\s_tran_sh[9]_i_3_n_0 ),
        .I2(s_all_scon[0]),
        .I3(\s_tran_sh[9]_i_4_n_0 ),
        .O(\s_tran_sh[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55550CCCCCCCCCC5)) 
    \s_tran_sh[9]_i_2 
       (.I0(s_all_scon[4]),
        .I1(p_0_in1_in[9]),
        .I2(s_tran_state[1]),
        .I3(Q),
        .I4(s_tran_state[2]),
        .I5(s_tran_state[3]),
        .O(\s_tran_sh[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22320000)) 
    \s_tran_sh[9]_i_3 
       (.I0(s_tran_state[1]),
        .I1(s_all_scon[4]),
        .I2(Q),
        .I3(s_all_scon[3]),
        .I4(s_tran_state[3]),
        .O(\s_tran_sh[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hC889)) 
    \s_tran_sh[9]_i_4 
       (.I0(s_tran_state[2]),
        .I1(s_tran_state[3]),
        .I2(s_tran_state[1]),
        .I3(Q),
        .O(\s_tran_sh[9]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[10] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(1'b1),
        .Q(p_0_in1_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[1] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_sh[1]_i_1_n_0 ),
        .Q(p_0_in1_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[2] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_sh[2]_i_1_n_0 ),
        .Q(p_0_in1_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[3] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_sh[3]_i_1_n_0 ),
        .Q(p_0_in1_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[4] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_sh[4]_i_1_n_0 ),
        .Q(p_0_in1_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[5] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_sh[5]_i_1_n_0 ),
        .Q(p_0_in1_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[6] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_sh[6]_i_1_n_0 ),
        .Q(p_0_in1_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[7] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_sh[7]_i_1_n_0 ),
        .Q(p_0_in1_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[8] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_sh[8]_i_1_n_0 ),
        .Q(p_0_in1_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_sh_reg[9] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_sh[9]_i_1_n_0 ),
        .Q(p_0_in1_in[8]));
  LUT4 #(
    .INIT(16'hABAA)) 
    \s_tran_state[0]_i_1 
       (.I0(\s_tran_state[0]_i_2_n_0 ),
        .I1(Q),
        .I2(s_tran_state[1]),
        .I3(s_txpre_count[2]),
        .O(\s_tran_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2333233333332332)) 
    \s_tran_state[0]_i_2 
       (.I0(\s_tran_state[0]_i_3_n_0 ),
        .I1(Q),
        .I2(s_all_scon[4]),
        .I3(s_tran_state[1]),
        .I4(\s_tran_state[3]_i_11_n_0 ),
        .I5(s_all_scon[3]),
        .O(\s_tran_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFD0FF)) 
    \s_tran_state[0]_i_3 
       (.I0(s_txm13_ff0),
        .I1(s_txm13_ff1),
        .I2(s_all_scon[3]),
        .I3(s_tran_state[3]),
        .I4(s_tran_state[2]),
        .O(\s_tran_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAAAEAAAA)) 
    \s_tran_state[1]_i_1 
       (.I0(\s_tran_state[1]_i_2_n_0 ),
        .I1(s_tran_state[1]),
        .I2(Q),
        .I3(\s_tran_state[1]_i_3_n_0 ),
        .I4(s_all_scon[3]),
        .I5(\s_tran_state[1]_i_4_n_0 ),
        .O(\s_tran_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h34043C0C34043404)) 
    \s_tran_state[1]_i_2 
       (.I0(s_all_scon[4]),
        .I1(s_tran_state[1]),
        .I2(Q),
        .I3(s_tran_done_i_2_n_0),
        .I4(s_all_scon[3]),
        .I5(s_txdm0_i_6_n_0),
        .O(\s_tran_state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_tran_state[1]_i_3 
       (.I0(s_txm13_ff0),
        .I1(s_txm13_ff1),
        .O(\s_tran_state[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \s_tran_state[1]_i_4 
       (.I0(s_tran_state[2]),
        .I1(s_tran_state[3]),
        .O(\s_tran_state[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \s_tran_state[2]_i_1 
       (.I0(s_tran_state[1]),
        .I1(Q),
        .I2(s_tran_state[2]),
        .O(\s_tran_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC0EAC0)) 
    \s_tran_state[3]_i_1 
       (.I0(\s_tran_state[3]_i_3_n_0 ),
        .I1(rxd_o_i_4_n_0),
        .I2(\s_recv_state[3]_i_3_n_0 ),
        .I3(\s_tran_state[3]_i_4_n_0 ),
        .I4(s_trans),
        .I5(\s_tran_state[3]_i_5_n_0 ),
        .O(\s_tran_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF400000004000)) 
    \s_tran_state[3]_i_10 
       (.I0(\s_tran_state[3]_i_14_n_0 ),
        .I1(s_txpre_count[2]),
        .I2(s_txpre_count[4]),
        .I3(\s_tran_state[3]_i_15_n_0 ),
        .I4(s_all_scon[3]),
        .I5(\s_tran_state[1]_i_3_n_0 ),
        .O(\s_tran_state[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2E2E2EEE)) 
    \s_tran_state[3]_i_11 
       (.I0(s_tran_state[1]),
        .I1(s_txpre_count[2]),
        .I2(s_txpre_count[4]),
        .I3(s_txpre_count[5]),
        .I4(s_all_smod),
        .I5(\s_tran_state[3]_i_14_n_0 ),
        .O(\s_tran_state[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \s_tran_state[3]_i_13 
       (.I0(s_tran_state[1]),
        .I1(s_tran_state[3]),
        .I2(s_tran_state[2]),
        .O(\s_tran_state[3]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \s_tran_state[3]_i_14 
       (.I0(s_txpre_count[1]),
        .I1(s_txpre_count[0]),
        .I2(s_txpre_count[3]),
        .O(\s_tran_state[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_tran_state[3]_i_15 
       (.I0(s_txpre_count[5]),
        .I1(s_all_smod),
        .O(\s_tran_state[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \s_tran_state[3]_i_2 
       (.I0(\s_tran_state[3]_i_6_n_0 ),
        .I1(s_tran_state[1]),
        .I2(s_tran_state[3]),
        .I3(s_all_scon[4]),
        .I4(\s_tran_state[3]_i_7_n_0 ),
        .I5(\s_tran_state[3]_i_8_n_0 ),
        .O(\s_tran_state[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h05FE)) 
    \s_tran_state[3]_i_3 
       (.I0(s_tran_state[1]),
        .I1(Q),
        .I2(s_tran_state[2]),
        .I3(s_tran_state[3]),
        .O(\s_tran_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00800080FF800080)) 
    \s_tran_state[3]_i_4 
       (.I0(s_txpre_count[1]),
        .I1(s_txpre_count[0]),
        .I2(\s_tran_state[3]_i_9_n_0 ),
        .I3(s_all_scon[3]),
        .I4(s_txm13_ff0),
        .I5(s_txm13_ff1),
        .O(\s_tran_state[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \s_tran_state[3]_i_5 
       (.I0(s_tran_state[2]),
        .I1(s_tran_state[3]),
        .I2(s_all_scon[4]),
        .I3(Q),
        .I4(\s_tran_state[3]_i_10_n_0 ),
        .O(\s_tran_state[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h10101000)) 
    \s_tran_state[3]_i_6 
       (.I0(s_all_scon[3]),
        .I1(s_tran_state[2]),
        .I2(s_tran_state[3]),
        .I3(Q),
        .I4(\s_tran_state[3]_i_11_n_0 ),
        .O(\s_tran_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF2222F0000000)) 
    \s_tran_state[3]_i_7 
       (.I0(s_all_scon[3]),
        .I1(\s_tran_state[1]_i_3_n_0 ),
        .I2(Q),
        .I3(s_tran_state[1]),
        .I4(s_tran_state[2]),
        .I5(s_tran_state[3]),
        .O(\s_tran_state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E0FFFF00E000E0)) 
    \s_tran_state[3]_i_8 
       (.I0(s_txpre_count[2]),
        .I1(s_all_scon[3]),
        .I2(s_tran_state[3]),
        .I3(rxd_o_i_5_n_0),
        .I4(\s_tran_sh_reg[8]_0 ),
        .I5(\s_tran_state[3]_i_13_n_0 ),
        .O(\s_tran_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \s_tran_state[3]_i_9 
       (.I0(s_txpre_count[2]),
        .I1(s_txpre_count[3]),
        .I2(s_txpre_count[4]),
        .I3(s_all_scon[4]),
        .I4(s_all_smod),
        .I5(s_txpre_count[5]),
        .O(\s_tran_state[3]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_state_reg[0] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_state[0]_i_1_n_0 ),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_state_reg[1] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_state[1]_i_1_n_0 ),
        .Q(s_tran_state[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_state_reg[2] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_state[2]_i_1_n_0 ),
        .Q(s_tran_state[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_tran_state_reg[3] 
       (.C(clk),
        .CE(\s_tran_state[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_tran_state[3]_i_2_n_0 ),
        .Q(s_tran_state[3]));
  LUT4 #(
    .INIT(16'hCDCC)) 
    s_trans_i_1
       (.I0(\s_recv_state[3]_i_3_n_0 ),
        .I1(all_trans_o),
        .I2(\s_tran_state[3]_i_4_n_0 ),
        .I3(s_trans),
        .O(s_trans_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_trans_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_trans_i_1_n_0),
        .Q(s_trans));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    s_txdm0_i_1
       (.I0(s_txdm0_i_2_n_0),
        .I1(s_txdm0_i_3_n_0),
        .I2(s_trans),
        .I3(s_txdm0_i_4_n_0),
        .I4(s_txdm0_i_5_n_0),
        .I5(all_txd_o),
        .O(s_txdm0_i_1_n_0));
  LUT4 #(
    .INIT(16'hF001)) 
    s_txdm0_i_10
       (.I0(Q),
        .I1(s_tran_state[1]),
        .I2(s_tran_state[3]),
        .I3(s_tran_state[2]),
        .O(s_txdm0_i_10_n_0));
  LUT4 #(
    .INIT(16'hAAA9)) 
    s_txdm0_i_11
       (.I0(s_recv_state[3]),
        .I1(s_recv_state[2]),
        .I2(s_recv_state[0]),
        .I3(s_recv_state[1]),
        .O(s_txdm0_i_11_n_0));
  LUT5 #(
    .INIT(32'h00000040)) 
    s_txdm0_i_12
       (.I0(s_txpre_count[0]),
        .I1(s_txpre_count[1]),
        .I2(s_txpre_count[2]),
        .I3(s_all_scon[4]),
        .I4(s_all_scon[3]),
        .O(s_txdm0_i_12_n_0));
  LUT4 #(
    .INIT(16'hAAAB)) 
    s_txdm0_i_13
       (.I0(s_tran_state[3]),
        .I1(s_tran_state[2]),
        .I2(Q),
        .I3(s_tran_state[1]),
        .O(s_txdm0_i_13_n_0));
  LUT4 #(
    .INIT(16'h5F44)) 
    s_txdm0_i_14
       (.I0(s_tran_state[1]),
        .I1(s_all_scon[3]),
        .I2(Q),
        .I3(s_all_scon[4]),
        .O(s_txdm0_i_14_n_0));
  LUT6 #(
    .INIT(64'hFF8080FF80808080)) 
    s_txdm0_i_2
       (.I0(\s_tran_sh[9]_i_4_n_0 ),
        .I1(s_txdm0_i_6_n_0),
        .I2(\s_recv_sh_reg[0]_0 ),
        .I3(s_recv_state[3]),
        .I4(s_rxd_ff0_i_2_n_0),
        .I5(\s_tran_sh[7]_i_2_n_0 ),
        .O(s_txdm0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF081F081F0C10000)) 
    s_txdm0_i_3
       (.I0(Q),
        .I1(s_tran_state[1]),
        .I2(s_tran_state[3]),
        .I3(s_tran_state[2]),
        .I4(s_all_scon[3]),
        .I5(s_all_scon[4]),
        .O(s_txdm0_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAFAFAAAAABAAA)) 
    s_txdm0_i_4
       (.I0(s_txdm0_i_8_n_0),
        .I1(s_all_scon[4]),
        .I2(s_all_scon[3]),
        .I3(s_txdm0_i_9_n_0),
        .I4(\s_tran_state[1]_i_3_n_0 ),
        .I5(\s_tran_sh[9]_i_4_n_0 ),
        .O(s_txdm0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFCF8)) 
    s_txdm0_i_5
       (.I0(s_txdm0_i_10_n_0),
        .I1(s_txdm0_i_11_n_0),
        .I2(s_txdm0_i_12_n_0),
        .I3(\s_tran_sh[9]_i_3_n_0 ),
        .I4(\s_tran_state[3]_i_4_n_0 ),
        .I5(s_txdm0_i_3_n_0),
        .O(s_txdm0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFF57FFFFFFFFFF)) 
    s_txdm0_i_6
       (.I0(s_txpre_count[4]),
        .I1(s_txpre_count[5]),
        .I2(s_all_smod),
        .I3(s_txpre_count[2]),
        .I4(\s_txpre_count[5]_i_3_n_0 ),
        .I5(s_txpre_count[3]),
        .O(s_txdm0_i_6_n_0));
  LUT6 #(
    .INIT(64'h2A220A002A22FFFF)) 
    s_txdm0_i_8
       (.I0(p_0_in1_in[0]),
        .I1(s_txdm0_i_13_n_0),
        .I2(\s_tran_state[1]_i_4_n_0 ),
        .I3(s_txdm0_i_14_n_0),
        .I4(rxdwr_o_reg_0),
        .I5(all_txd_o),
        .O(s_txdm0_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    s_txdm0_i_9
       (.I0(s_tran_state[1]),
        .I1(s_tran_state[3]),
        .O(s_txdm0_i_9_n_0));
  FDPE #(
    .INIT(1'b1)) 
    s_txdm0_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_txdm0_i_1_n_0),
        .PRE(reset),
        .Q(all_txd_o));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    s_txm13_ff0_i_1
       (.I0(s_all_smod),
        .I1(s_txpre_count[4]),
        .I2(s_txpre_count[3]),
        .I3(s_txpre_count[0]),
        .I4(s_txpre_count[1]),
        .I5(s_txpre_count[2]),
        .O(s_txm13_ff0_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_txm13_ff0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_txm13_ff0_i_1_n_0),
        .Q(s_txm13_ff0));
  FDCE #(
    .INIT(1'b0)) 
    s_txm13_ff1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_txm13_ff0),
        .Q(s_txm13_ff1));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \s_txpre_count[0]_i_1 
       (.I0(s_txpre_count[0]),
        .I1(all_trans_o),
        .O(\s_txpre_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \s_txpre_count[1]_i_1 
       (.I0(s_txpre_count[0]),
        .I1(s_txpre_count[1]),
        .I2(all_trans_o),
        .O(\s_txpre_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000B0F000F000F00)) 
    \s_txpre_count[2]_i_1 
       (.I0(\s_txpre_count[3]_i_2_n_0 ),
        .I1(s_txpre_count[3]),
        .I2(all_trans_o),
        .I3(s_txpre_count[2]),
        .I4(s_txpre_count[1]),
        .I5(s_txpre_count[0]),
        .O(\s_txpre_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h003F00BF00C00000)) 
    \s_txpre_count[3]_i_1 
       (.I0(\s_txpre_count[3]_i_2_n_0 ),
        .I1(s_txpre_count[0]),
        .I2(s_txpre_count[1]),
        .I3(all_trans_o),
        .I4(s_txpre_count[2]),
        .I5(s_txpre_count[3]),
        .O(\s_txpre_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_txpre_count[3]_i_2 
       (.I0(s_txpre_count[5]),
        .I1(s_txpre_count[4]),
        .I2(s_all_scon[4]),
        .I3(s_all_scon[3]),
        .O(\s_txpre_count[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \s_txpre_count[4]_i_1 
       (.I0(s_txpre_count[3]),
        .I1(s_txpre_count[0]),
        .I2(s_txpre_count[1]),
        .I3(s_txpre_count[2]),
        .I4(s_txpre_count[4]),
        .I5(all_trans_o),
        .O(\s_txpre_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFFF2000)) 
    \s_txpre_count[5]_i_2 
       (.I0(s_txpre_count[2]),
        .I1(\s_txpre_count[5]_i_3_n_0 ),
        .I2(s_txpre_count[3]),
        .I3(s_txpre_count[4]),
        .I4(s_txpre_count[5]),
        .I5(all_trans_o),
        .O(\s_txpre_count[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \s_txpre_count[5]_i_3 
       (.I0(s_txpre_count[0]),
        .I1(s_txpre_count[1]),
        .O(\s_txpre_count[5]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_txpre_count_reg[0] 
       (.C(clk),
        .CE(\s_txpre_count_reg[5]_0 ),
        .CLR(reset),
        .D(\s_txpre_count[0]_i_1_n_0 ),
        .Q(s_txpre_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_txpre_count_reg[1] 
       (.C(clk),
        .CE(\s_txpre_count_reg[5]_0 ),
        .CLR(reset),
        .D(\s_txpre_count[1]_i_1_n_0 ),
        .Q(s_txpre_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_txpre_count_reg[2] 
       (.C(clk),
        .CE(\s_txpre_count_reg[5]_0 ),
        .CLR(reset),
        .D(\s_txpre_count[2]_i_1_n_0 ),
        .Q(s_txpre_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_txpre_count_reg[3] 
       (.C(clk),
        .CE(\s_txpre_count_reg[5]_0 ),
        .CLR(reset),
        .D(\s_txpre_count[3]_i_1_n_0 ),
        .Q(s_txpre_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_txpre_count_reg[4] 
       (.C(clk),
        .CE(\s_txpre_count_reg[5]_0 ),
        .CLR(reset),
        .D(\s_txpre_count[4]_i_1_n_0 ),
        .Q(s_txpre_count[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_txpre_count_reg[5] 
       (.C(clk),
        .CE(\s_txpre_count_reg[5]_0 ),
        .CLR(reset),
        .D(\s_txpre_count[5]_i_2_n_0 ),
        .Q(s_txpre_count[5]));
endmodule

(* ORIG_REF_NAME = "mc8051_tmrctr" *) 
module design_1_mc8051_top_0_0_mc8051_tmrctr
   (tf0_o,
    tf1_o,
    \s_countl0_reg[5]_0 ,
    Q,
    \s_countl0_reg[7]_0 ,
    \s_reload_reg[0][3] ,
    \s_reload_reg[0][2] ,
    \s_reload_reg[0][1] ,
    \s_countl1_reg[1]_0 ,
    \s_countl1_reg[7]_0 ,
    \s_counth1_reg[7]_0 ,
    \s_pre_count_reg[2]_0 ,
    \tmod_reg[0][6] ,
    \s_counth0_reg[3]_0 ,
    \s_reload_reg[0][5] ,
    \s_counth1_reg[1]_0 ,
    \s_reload_reg[0][3]_0 ,
    \s_counth0_reg[4]_0 ,
    \tmod_reg[0][0] ,
    \s_countl0_reg[1]_0 ,
    \s_countl0_reg[3]_0 ,
    \s_countl0_reg[5]_1 ,
    \s_countl0_reg[3]_1 ,
    \s_countl1_reg[0]_0 ,
    \s_countl1_reg[2]_0 ,
    \s_countl1_reg[2]_1 ,
    \s_counth1_reg[6]_0 ,
    \s_countl1_reg[6]_0 ,
    \s_countl1_reg[7]_1 ,
    \s_countl1_reg[6]_1 ,
    \tmod_reg[0][4] ,
    \s_countl1_reg[6]_2 ,
    \s_countl1_reg[6]_3 ,
    \s_counth1_reg[7]_1 ,
    \s_countl1_reg[1]_1 ,
    \s_countl1_reg[3]_0 ,
    \s_counth1_reg[4]_0 ,
    \s_counth1_reg[7]_2 ,
    \s_counth1_reg[0]_0 ,
    \s_counth1_reg[4]_1 ,
    \s_int1_sync_reg[1]_0 ,
    all_t0_i,
    clk,
    reset,
    all_t1_i,
    all_tmod_o,
    D,
    \s_countl0_reg[7]_1 ,
    all_reload_o,
    \s_countl0_reg[7]_2 ,
    \s_countl0_reg[6]_0 ,
    \s_countl1_reg[1]_2 ,
    \s_countl1_reg[4]_0 ,
    s_tf0_reg_0,
    \s_counth0_reg[0]_0 ,
    \s_counth0_reg[0]_1 ,
    s_all_tcon_tr0,
    s_all_tcon_tr1,
    s_tf1_reg_0,
    s_tf1_reg_1,
    \s_counth0_reg[6]_0 ,
    \s_counth0_reg[3]_1 ,
    \s_counth0_reg[7]_0 ,
    all_wt_en_o,
    all_wt_o,
    \s_counth1_reg[3]_0 ,
    \s_counth0_reg[0]_2 ,
    \s_countl1_reg[5]_0 ,
    int0_i,
    E,
    int1_i,
    \s_counth1_reg[7]_3 ,
    \s_counth1_reg[7]_4 ,
    \s_countl1_reg[0]_1 ,
    \s_countl1_reg[7]_2 );
  output tf0_o;
  output tf1_o;
  output \s_countl0_reg[5]_0 ;
  output [7:0]Q;
  output [7:0]\s_countl0_reg[7]_0 ;
  output \s_reload_reg[0][3] ;
  output \s_reload_reg[0][2] ;
  output \s_reload_reg[0][1] ;
  output \s_countl1_reg[1]_0 ;
  output [7:0]\s_countl1_reg[7]_0 ;
  output [7:0]\s_counth1_reg[7]_0 ;
  output \s_pre_count_reg[2]_0 ;
  output \tmod_reg[0][6] ;
  output \s_counth0_reg[3]_0 ;
  output \s_reload_reg[0][5] ;
  output \s_counth1_reg[1]_0 ;
  output \s_reload_reg[0][3]_0 ;
  output \s_counth0_reg[4]_0 ;
  output \tmod_reg[0][0] ;
  output \s_countl0_reg[1]_0 ;
  output \s_countl0_reg[3]_0 ;
  output \s_countl0_reg[5]_1 ;
  output \s_countl0_reg[3]_1 ;
  output \s_countl1_reg[0]_0 ;
  output \s_countl1_reg[2]_0 ;
  output \s_countl1_reg[2]_1 ;
  output \s_counth1_reg[6]_0 ;
  output \s_countl1_reg[6]_0 ;
  output \s_countl1_reg[7]_1 ;
  output \s_countl1_reg[6]_1 ;
  output \tmod_reg[0][4] ;
  output \s_countl1_reg[6]_2 ;
  output \s_countl1_reg[6]_3 ;
  output \s_counth1_reg[7]_1 ;
  output \s_countl1_reg[1]_1 ;
  output \s_countl1_reg[3]_0 ;
  output \s_counth1_reg[4]_0 ;
  output \s_counth1_reg[7]_2 ;
  output \s_counth1_reg[0]_0 ;
  output \s_counth1_reg[4]_1 ;
  output [0:0]\s_int1_sync_reg[1]_0 ;
  input [0:0]all_t0_i;
  input clk;
  input reset;
  input [0:0]all_t1_i;
  input [6:0]all_tmod_o;
  input [5:0]D;
  input \s_countl0_reg[7]_1 ;
  input [6:0]all_reload_o;
  input \s_countl0_reg[7]_2 ;
  input \s_countl0_reg[6]_0 ;
  input \s_countl1_reg[1]_2 ;
  input \s_countl1_reg[4]_0 ;
  input s_tf0_reg_0;
  input \s_counth0_reg[0]_0 ;
  input \s_counth0_reg[0]_1 ;
  input s_all_tcon_tr0;
  input s_all_tcon_tr1;
  input s_tf1_reg_0;
  input s_tf1_reg_1;
  input [3:0]\s_counth0_reg[6]_0 ;
  input \s_counth0_reg[3]_1 ;
  input \s_counth0_reg[7]_0 ;
  input [0:0]all_wt_en_o;
  input [1:0]all_wt_o;
  input \s_counth1_reg[3]_0 ;
  input \s_counth0_reg[0]_2 ;
  input \s_countl1_reg[5]_0 ;
  input [0:0]int0_i;
  input [0:0]E;
  input [0:0]int1_i;
  input [0:0]\s_counth1_reg[7]_3 ;
  input [7:0]\s_counth1_reg[7]_4 ;
  input [0:0]\s_countl1_reg[0]_1 ;
  input [6:0]\s_countl1_reg[7]_2 ;

  wire [5:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [6:0]all_reload_o;
  wire [0:0]all_t0_i;
  wire [0:0]all_t1_i;
  wire [6:0]all_tmod_o;
  wire [0:0]all_wt_en_o;
  wire [1:0]all_wt_o;
  wire clk;
  wire [0:0]int0_i;
  wire [0:0]int1_i;
  wire [7:6]p_0_in;
  wire [3:0]p_0_in__0;
  wire [7:2]p_1_in;
  wire reset;
  wire s_all_tcon_tr0;
  wire s_all_tcon_tr1;
  wire \s_counth0[4]_i_2_n_0 ;
  wire \s_counth0[6]_i_4_n_0 ;
  wire \s_counth0[6]_i_5_n_0 ;
  wire \s_counth0[7]_i_11_n_0 ;
  wire \s_counth0[7]_i_12_n_0 ;
  wire \s_counth0[7]_i_13_n_0 ;
  wire \s_counth0[7]_i_1_n_0 ;
  wire \s_counth0[7]_i_4_n_0 ;
  wire \s_counth0[7]_i_8_n_0 ;
  wire \s_counth0_reg[0]_0 ;
  wire \s_counth0_reg[0]_1 ;
  wire \s_counth0_reg[0]_2 ;
  wire \s_counth0_reg[3]_0 ;
  wire \s_counth0_reg[3]_1 ;
  wire \s_counth0_reg[4]_0 ;
  wire [3:0]\s_counth0_reg[6]_0 ;
  wire \s_counth0_reg[7]_0 ;
  wire \s_counth1[4]_i_4_n_0 ;
  wire \s_counth1[7]_i_11_n_0 ;
  wire \s_counth1[7]_i_12_n_0 ;
  wire \s_counth1_reg[0]_0 ;
  wire \s_counth1_reg[1]_0 ;
  wire \s_counth1_reg[3]_0 ;
  wire \s_counth1_reg[4]_0 ;
  wire \s_counth1_reg[4]_1 ;
  wire \s_counth1_reg[6]_0 ;
  wire [7:0]\s_counth1_reg[7]_0 ;
  wire \s_counth1_reg[7]_1 ;
  wire \s_counth1_reg[7]_2 ;
  wire [0:0]\s_counth1_reg[7]_3 ;
  wire [7:0]\s_counth1_reg[7]_4 ;
  wire \s_countl0[6]_i_2_n_0 ;
  wire \s_countl0[7]_i_3_n_0 ;
  wire \s_countl0_reg[1]_0 ;
  wire \s_countl0_reg[3]_0 ;
  wire \s_countl0_reg[3]_1 ;
  wire \s_countl0_reg[5]_0 ;
  wire \s_countl0_reg[5]_1 ;
  wire \s_countl0_reg[6]_0 ;
  wire [7:0]\s_countl0_reg[7]_0 ;
  wire \s_countl0_reg[7]_1 ;
  wire \s_countl0_reg[7]_2 ;
  wire \s_countl1[4]_i_1_n_0 ;
  wire \s_countl1[4]_i_2_n_0 ;
  wire \s_countl1[4]_i_3_n_0 ;
  wire \s_countl1[6]_i_4_n_0 ;
  wire \s_countl1[6]_i_5_n_0 ;
  wire \s_countl1_reg[0]_0 ;
  wire [0:0]\s_countl1_reg[0]_1 ;
  wire \s_countl1_reg[1]_0 ;
  wire \s_countl1_reg[1]_1 ;
  wire \s_countl1_reg[1]_2 ;
  wire \s_countl1_reg[2]_0 ;
  wire \s_countl1_reg[2]_1 ;
  wire \s_countl1_reg[3]_0 ;
  wire \s_countl1_reg[4]_0 ;
  wire \s_countl1_reg[5]_0 ;
  wire \s_countl1_reg[6]_0 ;
  wire \s_countl1_reg[6]_1 ;
  wire \s_countl1_reg[6]_2 ;
  wire \s_countl1_reg[6]_3 ;
  wire [7:0]\s_countl1_reg[7]_0 ;
  wire \s_countl1_reg[7]_1 ;
  wire [6:0]\s_countl1_reg[7]_2 ;
  wire [1:1]s_int0_sync;
  wire [0:0]s_int0_sync__0;
  wire [0:0]\s_int1_sync_reg[1]_0 ;
  wire \s_int1_sync_reg_n_0_[0] ;
  wire [3:0]s_pre_count_reg;
  wire \s_pre_count_reg[2]_0 ;
  wire \s_reload_reg[0][1] ;
  wire \s_reload_reg[0][2] ;
  wire \s_reload_reg[0][3] ;
  wire \s_reload_reg[0][3]_0 ;
  wire \s_reload_reg[0][5] ;
  wire s_t0ff0;
  wire s_t0ff0_reg_n_0;
  wire s_t0ff1;
  wire s_t0ff2;
  wire s_t1ff0;
  wire s_t1ff0_reg_n_0;
  wire s_t1ff1;
  wire s_t1ff2;
  wire s_tf0_i_1_n_0;
  wire s_tf0_i_3_n_0;
  wire s_tf0_reg_0;
  wire s_tf1_i_1_n_0;
  wire s_tf1_i_2_n_0;
  wire s_tf1_i_4_n_0;
  wire s_tf1_i_5_n_0;
  wire s_tf1_reg_0;
  wire s_tf1_reg_1;
  wire tf0_o;
  wire tf1_o;
  wire \tmod_reg[0][0] ;
  wire \tmod_reg[0][4] ;
  wire \tmod_reg[0][6] ;

  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \s_counth0[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\s_counth0_reg[3]_1 ),
        .I4(all_reload_o[1]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hF44F4444)) 
    \s_counth0[3]_i_1 
       (.I0(\s_counth0_reg[3]_1 ),
        .I1(all_reload_o[2]),
        .I2(Q[3]),
        .I3(\s_counth0[4]_i_2_n_0 ),
        .I4(\s_counth0[7]_i_11_n_0 ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hF4F44FF444444444)) 
    \s_counth0[4]_i_1 
       (.I0(\s_counth0_reg[3]_1 ),
        .I1(all_reload_o[3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\s_counth0[4]_i_2_n_0 ),
        .I5(\s_counth0[7]_i_11_n_0 ),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h7F)) 
    \s_counth0[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\s_counth0[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747744747474747)) 
    \s_counth0[5]_i_2 
       (.I0(all_reload_o[4]),
        .I1(\s_counth0_reg[0]_1 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\s_counth0[4]_i_2_n_0 ),
        .I5(Q[3]),
        .O(\s_reload_reg[0][5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \s_counth0[6]_i_3 
       (.I0(\s_counth0[6]_i_4_n_0 ),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\s_counth0[6]_i_5_n_0 ),
        .I5(\s_counth0[4]_i_2_n_0 ),
        .O(\s_counth0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \s_counth0[6]_i_4 
       (.I0(\s_countl0_reg[7]_0 [5]),
        .I1(\s_countl0_reg[7]_0 [4]),
        .I2(\s_countl0_reg[7]_0 [3]),
        .I3(\s_countl0_reg[7]_0 [1]),
        .I4(\s_countl0_reg[7]_0 [0]),
        .I5(\s_countl0_reg[7]_0 [2]),
        .O(\s_counth0[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \s_counth0[6]_i_5 
       (.I0(\s_countl0_reg[7]_0 [7]),
        .I1(\s_countl0_reg[7]_0 [6]),
        .I2(Q[6]),
        .I3(Q[3]),
        .O(\s_counth0[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFDCFFCCFFFFFFCC)) 
    \s_counth0[7]_i_1 
       (.I0(\s_countl0_reg[5]_0 ),
        .I1(\s_counth0[7]_i_4_n_0 ),
        .I2(\s_counth0_reg[0]_0 ),
        .I3(\s_counth0_reg[0]_1 ),
        .I4(\s_pre_count_reg[2]_0 ),
        .I5(\s_counth0[7]_i_8_n_0 ),
        .O(\s_counth0[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_counth0[7]_i_10 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\s_counth0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF00000000)) 
    \s_counth0[7]_i_11 
       (.I0(\s_countl0_reg[5]_0 ),
        .I1(\s_counth0_reg[3]_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\s_counth0_reg[0]_0 ),
        .I5(\s_counth0_reg[7]_0 ),
        .O(\s_counth0[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4FFF4F4F4F4F)) 
    \s_counth0[7]_i_12 
       (.I0(s_int0_sync),
        .I1(all_tmod_o[3]),
        .I2(s_all_tcon_tr0),
        .I3(s_t0ff2),
        .I4(s_t0ff1),
        .I5(all_tmod_o[2]),
        .O(\s_counth0[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \s_counth0[7]_i_13 
       (.I0(\s_countl0_reg[7]_0 [2]),
        .I1(\s_countl0_reg[7]_0 [0]),
        .I2(\s_countl0_reg[7]_0 [1]),
        .I3(\s_countl0_reg[7]_0 [3]),
        .I4(\s_countl0_reg[7]_0 [4]),
        .O(\s_counth0[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4FF4F4F444444444)) 
    \s_counth0[7]_i_2 
       (.I0(\s_counth0_reg[3]_1 ),
        .I1(all_reload_o[6]),
        .I2(Q[7]),
        .I3(\s_counth0_reg[3]_0 ),
        .I4(Q[6]),
        .I5(\s_counth0[7]_i_11_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \s_counth0[7]_i_3 
       (.I0(\s_countl0_reg[3]_1 ),
        .I1(\s_countl0_reg[7]_0 [5]),
        .I2(\s_countl0_reg[7]_0 [4]),
        .I3(\s_countl0_reg[7]_0 [6]),
        .I4(\s_countl0_reg[7]_0 [7]),
        .O(\s_countl0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \s_counth0[7]_i_4 
       (.I0(s_all_tcon_tr1),
        .I1(s_tf1_reg_0),
        .I2(s_pre_count_reg[2]),
        .I3(s_pre_count_reg[3]),
        .I4(s_pre_count_reg[0]),
        .I5(s_pre_count_reg[1]),
        .O(\s_counth0[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \s_counth0[7]_i_7 
       (.I0(s_pre_count_reg[2]),
        .I1(s_pre_count_reg[3]),
        .I2(s_pre_count_reg[0]),
        .I3(s_pre_count_reg[1]),
        .I4(\s_counth0[7]_i_12_n_0 ),
        .O(\s_pre_count_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \s_counth0[7]_i_8 
       (.I0(s_tf0_reg_0),
        .I1(\s_counth0[7]_i_13_n_0 ),
        .I2(\s_countl0_reg[7]_0 [5]),
        .I3(\s_countl0_reg[7]_0 [7]),
        .I4(\s_countl0_reg[7]_0 [6]),
        .I5(\s_counth0_reg[0]_2 ),
        .O(\s_counth0[7]_i_8_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth0_reg[0] 
       (.C(clk),
        .CE(\s_counth0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_counth0_reg[6]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth0_reg[1] 
       (.C(clk),
        .CE(\s_counth0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_counth0_reg[6]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth0_reg[2] 
       (.C(clk),
        .CE(\s_counth0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth0_reg[3] 
       (.C(clk),
        .CE(\s_counth0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth0_reg[4] 
       (.C(clk),
        .CE(\s_counth0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth0_reg[5] 
       (.C(clk),
        .CE(\s_counth0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_counth0_reg[6]_0 [2]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth0_reg[6] 
       (.C(clk),
        .CE(\s_counth0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(\s_counth0_reg[6]_0 [3]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth0_reg[7] 
       (.C(clk),
        .CE(\s_counth0[7]_i_1_n_0 ),
        .CLR(reset),
        .D(p_1_in[7]),
        .Q(Q[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_counth1[2]_i_2 
       (.I0(\s_countl1_reg[7]_1 ),
        .I1(\s_counth1[7]_i_12_n_0 ),
        .I2(\s_counth1_reg[7]_0 [7]),
        .I3(\s_counth1_reg[7]_0 [6]),
        .I4(\s_counth1_reg[7]_0 [4]),
        .I5(\s_counth1_reg[7]_0 [5]),
        .O(\s_counth1_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h0078787878787878)) 
    \s_counth1[2]_i_3 
       (.I0(\s_counth1_reg[7]_0 [1]),
        .I1(\s_counth1_reg[7]_0 [0]),
        .I2(\s_counth1_reg[7]_0 [2]),
        .I3(all_wt_en_o),
        .I4(all_wt_o[1]),
        .I5(all_wt_o[0]),
        .O(\s_counth1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7447474747474747)) 
    \s_counth1[3]_i_2 
       (.I0(all_reload_o[2]),
        .I1(\s_counth1_reg[3]_0 ),
        .I2(\s_counth1_reg[7]_0 [3]),
        .I3(\s_counth1_reg[7]_0 [2]),
        .I4(\s_counth1_reg[7]_0 [1]),
        .I5(\s_counth1_reg[7]_0 [0]),
        .O(\s_reload_reg[0][3]_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \s_counth1[4]_i_2 
       (.I0(\s_counth1_reg[7]_0 [4]),
        .I1(\s_counth1_reg[7]_0 [3]),
        .I2(\s_counth1_reg[7]_0 [2]),
        .I3(\s_counth1_reg[7]_0 [1]),
        .I4(\s_counth1_reg[7]_0 [0]),
        .O(\s_counth1_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \s_counth1[4]_i_3 
       (.I0(\s_countl1_reg[7]_0 [6]),
        .I1(\s_countl1_reg[7]_0 [5]),
        .I2(\s_countl1_reg[7]_0 [7]),
        .I3(\s_counth1[7]_i_11_n_0 ),
        .I4(\s_counth1[4]_i_4_n_0 ),
        .O(\s_countl1_reg[6]_1 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \s_counth1[4]_i_4 
       (.I0(\s_counth1_reg[7]_0 [5]),
        .I1(\s_counth1_reg[7]_0 [4]),
        .I2(\s_counth1_reg[7]_0 [6]),
        .I3(\s_counth1_reg[7]_0 [7]),
        .I4(\s_counth1[7]_i_12_n_0 ),
        .O(\s_counth1[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \s_counth1[5]_i_2 
       (.I0(\s_counth1_reg[7]_0 [4]),
        .I1(\s_counth1_reg[7]_0 [3]),
        .I2(\s_counth1_reg[7]_0 [2]),
        .I3(\s_counth1_reg[7]_0 [1]),
        .I4(\s_counth1_reg[7]_0 [0]),
        .O(\s_counth1_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \s_counth1[6]_i_2 
       (.I0(\s_counth1_reg[7]_0 [0]),
        .I1(\s_counth1_reg[7]_0 [1]),
        .I2(\s_counth1_reg[7]_0 [2]),
        .I3(\s_counth1_reg[7]_0 [3]),
        .I4(\s_counth1_reg[7]_0 [4]),
        .I5(\s_counth1_reg[7]_0 [5]),
        .O(\s_counth1_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_counth1[7]_i_11 
       (.I0(\s_countl1_reg[7]_0 [4]),
        .I1(\s_countl1_reg[7]_0 [3]),
        .I2(\s_countl1_reg[7]_0 [2]),
        .I3(\s_countl1_reg[7]_0 [1]),
        .I4(\s_countl1_reg[7]_0 [0]),
        .O(\s_counth1[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \s_counth1[7]_i_12 
       (.I0(\s_counth1_reg[7]_0 [0]),
        .I1(\s_counth1_reg[7]_0 [1]),
        .I2(\s_counth1_reg[7]_0 [2]),
        .I3(\s_counth1_reg[7]_0 [3]),
        .O(\s_counth1[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \s_counth1[7]_i_4 
       (.I0(s_tf1_reg_1),
        .I1(all_tmod_o[6]),
        .I2(s_t1ff1),
        .I3(s_t1ff2),
        .I4(s_tf1_i_2_n_0),
        .O(\tmod_reg[0][6] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \s_counth1[7]_i_5 
       (.I0(all_tmod_o[4]),
        .I1(all_tmod_o[5]),
        .I2(\s_countl1_reg[7]_0 [6]),
        .I3(\s_countl1_reg[7]_0 [5]),
        .I4(\s_countl1_reg[7]_0 [7]),
        .I5(\s_counth1[7]_i_11_n_0 ),
        .O(\tmod_reg[0][4] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \s_counth1[7]_i_6 
       (.I0(\s_countl1_reg[7]_0 [7]),
        .I1(\s_countl1_reg[7]_0 [5]),
        .I2(\s_counth1[7]_i_11_n_0 ),
        .I3(\s_countl1_reg[7]_0 [6]),
        .O(\s_countl1_reg[7]_1 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \s_counth1[7]_i_7 
       (.I0(\s_counth1_reg[7]_0 [7]),
        .I1(\s_counth1_reg[7]_0 [6]),
        .I2(\s_counth1[7]_i_12_n_0 ),
        .I3(\s_counth1_reg[7]_0 [4]),
        .I4(\s_counth1_reg[7]_0 [5]),
        .O(\s_counth1_reg[7]_2 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth1_reg[0] 
       (.C(clk),
        .CE(\s_counth1_reg[7]_3 ),
        .CLR(reset),
        .D(\s_counth1_reg[7]_4 [0]),
        .Q(\s_counth1_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth1_reg[1] 
       (.C(clk),
        .CE(\s_counth1_reg[7]_3 ),
        .CLR(reset),
        .D(\s_counth1_reg[7]_4 [1]),
        .Q(\s_counth1_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth1_reg[2] 
       (.C(clk),
        .CE(\s_counth1_reg[7]_3 ),
        .CLR(reset),
        .D(\s_counth1_reg[7]_4 [2]),
        .Q(\s_counth1_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth1_reg[3] 
       (.C(clk),
        .CE(\s_counth1_reg[7]_3 ),
        .CLR(reset),
        .D(\s_counth1_reg[7]_4 [3]),
        .Q(\s_counth1_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth1_reg[4] 
       (.C(clk),
        .CE(\s_counth1_reg[7]_3 ),
        .CLR(reset),
        .D(\s_counth1_reg[7]_4 [4]),
        .Q(\s_counth1_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth1_reg[5] 
       (.C(clk),
        .CE(\s_counth1_reg[7]_3 ),
        .CLR(reset),
        .D(\s_counth1_reg[7]_4 [5]),
        .Q(\s_counth1_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth1_reg[6] 
       (.C(clk),
        .CE(\s_counth1_reg[7]_3 ),
        .CLR(reset),
        .D(\s_counth1_reg[7]_4 [6]),
        .Q(\s_counth1_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_counth1_reg[7] 
       (.C(clk),
        .CE(\s_counth1_reg[7]_3 ),
        .CLR(reset),
        .D(\s_counth1_reg[7]_4 [7]),
        .Q(\s_counth1_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h7447444474477447)) 
    \s_countl0[1]_i_2 
       (.I0(all_reload_o[0]),
        .I1(\s_countl0_reg[7]_2 ),
        .I2(\s_countl0_reg[7]_0 [0]),
        .I3(\s_countl0_reg[7]_0 [1]),
        .I4(\s_countl0_reg[5]_0 ),
        .I5(Q[1]),
        .O(\s_reload_reg[0][1] ));
  LUT5 #(
    .INIT(32'h87008787)) 
    \s_countl0[2]_i_2 
       (.I0(\s_countl0_reg[7]_0 [1]),
        .I1(\s_countl0_reg[7]_0 [0]),
        .I2(\s_countl0_reg[7]_0 [2]),
        .I3(\s_countl0_reg[5]_0 ),
        .I4(Q[2]),
        .O(\s_countl0_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h74474747)) 
    \s_countl0[2]_i_3 
       (.I0(all_reload_o[1]),
        .I1(\s_countl0_reg[7]_2 ),
        .I2(\s_countl0_reg[7]_0 [2]),
        .I3(\s_countl0_reg[7]_0 [0]),
        .I4(\s_countl0_reg[7]_0 [1]),
        .O(\s_reload_reg[0][2] ));
  LUT6 #(
    .INIT(64'h9555000095559555)) 
    \s_countl0[3]_i_2 
       (.I0(\s_countl0_reg[7]_0 [3]),
        .I1(\s_countl0_reg[7]_0 [1]),
        .I2(\s_countl0_reg[7]_0 [0]),
        .I3(\s_countl0_reg[7]_0 [2]),
        .I4(\s_countl0_reg[5]_0 ),
        .I5(Q[3]),
        .O(\s_countl0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h7444444447777777)) 
    \s_countl0[3]_i_3 
       (.I0(all_reload_o[2]),
        .I1(\s_countl0_reg[7]_2 ),
        .I2(\s_countl0_reg[7]_0 [2]),
        .I3(\s_countl0_reg[7]_0 [0]),
        .I4(\s_countl0_reg[7]_0 [1]),
        .I5(\s_countl0_reg[7]_0 [3]),
        .O(\s_reload_reg[0][3] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s_countl0[4]_i_3 
       (.I0(\s_countl0_reg[7]_0 [3]),
        .I1(\s_countl0_reg[7]_0 [1]),
        .I2(\s_countl0_reg[7]_0 [0]),
        .I3(\s_countl0_reg[7]_0 [2]),
        .O(\s_countl0_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_countl0[5]_i_2 
       (.I0(all_tmod_o[0]),
        .I1(all_tmod_o[1]),
        .I2(\s_countl0_reg[7]_0 [6]),
        .I3(\s_countl0_reg[7]_0 [7]),
        .I4(\s_countl0_reg[7]_0 [5]),
        .I5(\s_counth0[7]_i_13_n_0 ),
        .O(\tmod_reg[0][0] ));
  LUT6 #(
    .INIT(64'h9999999999F99999)) 
    \s_countl0[5]_i_3 
       (.I0(\s_counth0[7]_i_13_n_0 ),
        .I1(\s_countl0_reg[7]_0 [5]),
        .I2(Q[5]),
        .I3(all_tmod_o[0]),
        .I4(all_tmod_o[1]),
        .I5(\s_countl0_reg[5]_0 ),
        .O(\s_countl0_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFFFF000066F666F6)) 
    \s_countl0[6]_i_1 
       (.I0(\s_countl0[6]_i_2_n_0 ),
        .I1(\s_countl0_reg[7]_0 [6]),
        .I2(Q[6]),
        .I3(\s_countl0_reg[6]_0 ),
        .I4(all_reload_o[5]),
        .I5(\s_countl0_reg[7]_2 ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_countl0[6]_i_2 
       (.I0(\s_countl0_reg[7]_0 [5]),
        .I1(\s_countl0_reg[7]_0 [4]),
        .I2(\s_countl0_reg[7]_0 [3]),
        .I3(\s_countl0_reg[7]_0 [1]),
        .I4(\s_countl0_reg[7]_0 [0]),
        .I5(\s_countl0_reg[7]_0 [2]),
        .O(\s_countl0[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF40FF40)) 
    \s_countl0[7]_i_2 
       (.I0(\s_countl0_reg[5]_0 ),
        .I1(\s_countl0_reg[7]_1 ),
        .I2(Q[7]),
        .I3(\s_countl0[7]_i_3_n_0 ),
        .I4(all_reload_o[6]),
        .I5(\s_countl0_reg[7]_2 ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \s_countl0[7]_i_3 
       (.I0(\s_countl0_reg[7]_0 [7]),
        .I1(\s_countl0_reg[7]_0 [5]),
        .I2(\s_countl0_reg[7]_0 [4]),
        .I3(\s_countl0_reg[3]_1 ),
        .I4(\s_countl0_reg[7]_0 [6]),
        .O(\s_countl0[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl0_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[0]),
        .Q(\s_countl0_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl0_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[1]),
        .Q(\s_countl0_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl0_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[2]),
        .Q(\s_countl0_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl0_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[3]),
        .Q(\s_countl0_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl0_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[4]),
        .Q(\s_countl0_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl0_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[5]),
        .Q(\s_countl0_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl0_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(p_0_in[6]),
        .Q(\s_countl0_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl0_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(p_0_in[7]),
        .Q(\s_countl0_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'h8A)) 
    \s_countl1[0]_i_2 
       (.I0(\s_countl1_reg[7]_0 [0]),
        .I1(\s_countl1[6]_i_4_n_0 ),
        .I2(\s_counth1_reg[7]_0 [0]),
        .O(\s_countl1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h909900009099FFFF)) 
    \s_countl1[1]_i_2 
       (.I0(\s_countl1_reg[7]_0 [1]),
        .I1(\s_countl1_reg[7]_0 [0]),
        .I2(\s_countl1[6]_i_4_n_0 ),
        .I3(\s_counth1_reg[7]_0 [1]),
        .I4(\s_countl1_reg[1]_2 ),
        .I5(all_reload_o[0]),
        .O(\s_countl1_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h95009595)) 
    \s_countl1[2]_i_2 
       (.I0(\s_countl1_reg[7]_0 [2]),
        .I1(\s_countl1_reg[7]_0 [0]),
        .I2(\s_countl1_reg[7]_0 [1]),
        .I3(\s_countl1[6]_i_4_n_0 ),
        .I4(\s_counth1_reg[7]_0 [2]),
        .O(\s_countl1_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \s_countl1[2]_i_3 
       (.I0(\s_countl1_reg[7]_0 [1]),
        .I1(\s_countl1_reg[7]_0 [0]),
        .I2(\s_countl1_reg[7]_0 [2]),
        .O(\s_countl1_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h807F0000807F807F)) 
    \s_countl1[3]_i_2 
       (.I0(\s_countl1_reg[7]_0 [2]),
        .I1(\s_countl1_reg[7]_0 [0]),
        .I2(\s_countl1_reg[7]_0 [1]),
        .I3(\s_countl1_reg[7]_0 [3]),
        .I4(\s_countl1[6]_i_4_n_0 ),
        .I5(\s_counth1_reg[7]_0 [3]),
        .O(\s_countl1_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \s_countl1[3]_i_3 
       (.I0(\s_countl1_reg[7]_0 [3]),
        .I1(\s_countl1_reg[7]_0 [1]),
        .I2(\s_countl1_reg[7]_0 [0]),
        .I3(\s_countl1_reg[7]_0 [2]),
        .O(\s_countl1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h66F6FFFF66F60000)) 
    \s_countl1[4]_i_1 
       (.I0(\s_countl1[4]_i_2_n_0 ),
        .I1(\s_countl1_reg[7]_0 [4]),
        .I2(\s_counth1_reg[7]_0 [4]),
        .I3(\s_countl1[4]_i_3_n_0 ),
        .I4(\s_countl1_reg[4]_0 ),
        .I5(all_reload_o[3]),
        .O(\s_countl1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \s_countl1[4]_i_2 
       (.I0(\s_countl1_reg[7]_0 [0]),
        .I1(\s_countl1_reg[7]_0 [1]),
        .I2(\s_countl1_reg[7]_0 [2]),
        .I3(\s_countl1_reg[7]_0 [3]),
        .O(\s_countl1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \s_countl1[4]_i_3 
       (.I0(all_tmod_o[4]),
        .I1(all_tmod_o[5]),
        .I2(\s_countl1_reg[7]_0 [6]),
        .I3(\s_counth1[7]_i_11_n_0 ),
        .I4(\s_countl1_reg[7]_0 [5]),
        .I5(\s_countl1_reg[7]_0 [7]),
        .O(\s_countl1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FF00FF00FF00FF0)) 
    \s_countl1[5]_i_2 
       (.I0(\s_countl1_reg[5]_0 ),
        .I1(\s_countl1_reg[7]_0 [6]),
        .I2(\s_counth1[7]_i_11_n_0 ),
        .I3(\s_countl1_reg[7]_0 [5]),
        .I4(\s_countl1_reg[7]_0 [7]),
        .I5(\s_counth1_reg[7]_0 [5]),
        .O(\s_countl1_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_countl1[6]_i_2 
       (.I0(\s_counth1_reg[7]_0 [6]),
        .I1(\s_countl1[6]_i_4_n_0 ),
        .O(\s_counth1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \s_countl1[6]_i_3 
       (.I0(\s_countl1_reg[7]_0 [6]),
        .I1(\s_countl1_reg[7]_0 [4]),
        .I2(\s_countl1_reg[7]_0 [3]),
        .I3(\s_countl1_reg[7]_0 [2]),
        .I4(\s_countl1[6]_i_5_n_0 ),
        .I5(\s_countl1_reg[7]_0 [5]),
        .O(\s_countl1_reg[6]_2 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \s_countl1[6]_i_4 
       (.I0(\s_countl1_reg[7]_0 [5]),
        .I1(\s_countl1_reg[7]_0 [4]),
        .I2(\s_countl1_reg[7]_0 [6]),
        .I3(\s_countl1_reg[7]_0 [7]),
        .I4(\s_countl1[4]_i_2_n_0 ),
        .O(\s_countl1[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_countl1[6]_i_5 
       (.I0(\s_countl1_reg[7]_0 [1]),
        .I1(\s_countl1_reg[7]_0 [0]),
        .O(\s_countl1[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF807F807F807F80)) 
    \s_countl1[7]_i_4 
       (.I0(\s_countl1_reg[7]_0 [6]),
        .I1(\s_counth1[7]_i_11_n_0 ),
        .I2(\s_countl1_reg[7]_0 [5]),
        .I3(\s_countl1_reg[7]_0 [7]),
        .I4(\s_counth1_reg[7]_0 [7]),
        .I5(\s_countl1_reg[5]_0 ),
        .O(\s_countl1_reg[6]_3 ));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl1_reg[0] 
       (.C(clk),
        .CE(\s_countl1_reg[0]_1 ),
        .CLR(reset),
        .D(\s_countl1_reg[7]_2 [0]),
        .Q(\s_countl1_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl1_reg[1] 
       (.C(clk),
        .CE(\s_countl1_reg[0]_1 ),
        .CLR(reset),
        .D(\s_countl1_reg[7]_2 [1]),
        .Q(\s_countl1_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl1_reg[2] 
       (.C(clk),
        .CE(\s_countl1_reg[0]_1 ),
        .CLR(reset),
        .D(\s_countl1_reg[7]_2 [2]),
        .Q(\s_countl1_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl1_reg[3] 
       (.C(clk),
        .CE(\s_countl1_reg[0]_1 ),
        .CLR(reset),
        .D(\s_countl1_reg[7]_2 [3]),
        .Q(\s_countl1_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl1_reg[4] 
       (.C(clk),
        .CE(\s_countl1_reg[0]_1 ),
        .CLR(reset),
        .D(\s_countl1[4]_i_1_n_0 ),
        .Q(\s_countl1_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl1_reg[5] 
       (.C(clk),
        .CE(\s_countl1_reg[0]_1 ),
        .CLR(reset),
        .D(\s_countl1_reg[7]_2 [4]),
        .Q(\s_countl1_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl1_reg[6] 
       (.C(clk),
        .CE(\s_countl1_reg[0]_1 ),
        .CLR(reset),
        .D(\s_countl1_reg[7]_2 [5]),
        .Q(\s_countl1_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \s_countl1_reg[7] 
       (.C(clk),
        .CE(\s_countl1_reg[0]_1 ),
        .CLR(reset),
        .D(\s_countl1_reg[7]_2 [6]),
        .Q(\s_countl1_reg[7]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \s_int0_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(int0_i),
        .Q(s_int0_sync__0));
  FDCE #(
    .INIT(1'b0)) 
    \s_int0_sync_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_int0_sync__0),
        .Q(s_int0_sync));
  FDCE #(
    .INIT(1'b0)) 
    \s_int1_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(int1_i),
        .Q(\s_int1_sync_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \s_int1_sync_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\s_int1_sync_reg_n_0_[0] ),
        .Q(\s_int1_sync_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s_pre_count[0]_i_1 
       (.I0(s_pre_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_pre_count[1]_i_1 
       (.I0(s_pre_count_reg[0]),
        .I1(s_pre_count_reg[1]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h3F40)) 
    \s_pre_count[2]_i_1 
       (.I0(s_pre_count_reg[3]),
        .I1(s_pre_count_reg[0]),
        .I2(s_pre_count_reg[1]),
        .I3(s_pre_count_reg[2]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h7780)) 
    \s_pre_count[3]_i_1 
       (.I0(s_pre_count_reg[0]),
        .I1(s_pre_count_reg[1]),
        .I2(s_pre_count_reg[2]),
        .I3(s_pre_count_reg[3]),
        .O(p_0_in__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \s_pre_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[0]),
        .Q(s_pre_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \s_pre_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[1]),
        .Q(s_pre_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \s_pre_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(s_pre_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \s_pre_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[3]),
        .Q(s_pre_count_reg[3]));
  LUT5 #(
    .INIT(32'h00000800)) 
    s_t0ff0_i_1
       (.I0(all_tmod_o[2]),
        .I1(s_pre_count_reg[2]),
        .I2(s_pre_count_reg[3]),
        .I3(s_pre_count_reg[1]),
        .I4(s_pre_count_reg[0]),
        .O(s_t0ff0));
  FDCE #(
    .INIT(1'b0)) 
    s_t0ff0_reg
       (.C(clk),
        .CE(s_t0ff0),
        .CLR(reset),
        .D(all_t0_i),
        .Q(s_t0ff0_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_t0ff1_reg
       (.C(clk),
        .CE(s_t0ff0),
        .CLR(reset),
        .D(s_t0ff0_reg_n_0),
        .Q(s_t0ff1));
  FDCE #(
    .INIT(1'b0)) 
    s_t0ff2_reg
       (.C(clk),
        .CE(s_t0ff0),
        .CLR(reset),
        .D(s_t0ff1),
        .Q(s_t0ff2));
  LUT5 #(
    .INIT(32'h00000800)) 
    s_t1ff0_i_1
       (.I0(all_tmod_o[6]),
        .I1(s_pre_count_reg[2]),
        .I2(s_pre_count_reg[3]),
        .I3(s_pre_count_reg[1]),
        .I4(s_pre_count_reg[0]),
        .O(s_t1ff0));
  FDCE #(
    .INIT(1'b0)) 
    s_t1ff0_reg
       (.C(clk),
        .CE(s_t1ff0),
        .CLR(reset),
        .D(all_t1_i),
        .Q(s_t1ff0_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_t1ff1_reg
       (.C(clk),
        .CE(s_t1ff0),
        .CLR(reset),
        .D(s_t1ff0_reg_n_0),
        .Q(s_t1ff1));
  FDCE #(
    .INIT(1'b0)) 
    s_t1ff2_reg
       (.C(clk),
        .CE(s_t1ff0),
        .CLR(reset),
        .D(s_t1ff1),
        .Q(s_t1ff2));
  LUT6 #(
    .INIT(64'h88A888A888AA88A8)) 
    s_tf0_i_1
       (.I0(\s_pre_count_reg[2]_0 ),
        .I1(s_tf0_reg_0),
        .I2(all_tmod_o[1]),
        .I3(\s_countl0_reg[5]_0 ),
        .I4(all_tmod_o[0]),
        .I5(s_tf0_i_3_n_0),
        .O(s_tf0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    s_tf0_i_3
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\s_counth0[4]_i_2_n_0 ),
        .I5(Q[3]),
        .O(s_tf0_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_tf0_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_tf0_i_1_n_0),
        .Q(tf0_o));
  LUT6 #(
    .INIT(64'h040004FF04000400)) 
    s_tf1_i_1
       (.I0(s_tf0_i_3_n_0),
        .I1(s_all_tcon_tr1),
        .I2(s_tf1_i_2_n_0),
        .I3(s_tf1_reg_0),
        .I4(\tmod_reg[0][6] ),
        .I5(s_tf1_i_4_n_0),
        .O(s_tf1_i_1_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    s_tf1_i_2
       (.I0(s_pre_count_reg[1]),
        .I1(s_pre_count_reg[0]),
        .I2(s_pre_count_reg[3]),
        .I3(s_pre_count_reg[2]),
        .O(s_tf1_i_2_n_0));
  LUT5 #(
    .INIT(32'h40604071)) 
    s_tf1_i_4
       (.I0(all_tmod_o[4]),
        .I1(all_tmod_o[5]),
        .I2(\s_countl1_reg[7]_1 ),
        .I3(\s_counth1[4]_i_4_n_0 ),
        .I4(s_tf1_i_5_n_0),
        .O(s_tf1_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    s_tf1_i_5
       (.I0(\s_counth1[7]_i_11_n_0 ),
        .I1(\s_countl1_reg[7]_0 [7]),
        .I2(\s_countl1_reg[7]_0 [5]),
        .I3(\s_countl1_reg[7]_0 [6]),
        .O(s_tf1_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    s_tf1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(s_tf1_i_1_n_0),
        .Q(tf1_o));
endmodule

(* ORIG_REF_NAME = "mc8051_top" *) 
module design_1_mc8051_top_0_0_mc8051_top
   (p0_o,
    p1_o,
    p2_o,
    p3_o,
    all_txd_o,
    all_rxdwr_o,
    all_rxd_o,
    reset,
    clk,
    p0_i,
    p1_i,
    p2_i,
    p3_i,
    int1_i,
    int0_i,
    all_rxd_i,
    all_t0_i,
    all_t1_i);
  output [7:0]p0_o;
  output [7:0]p1_o;
  output [7:0]p2_o;
  output [7:0]p3_o;
  output [0:0]all_txd_o;
  output [0:0]all_rxdwr_o;
  output [0:0]all_rxd_o;
  input reset;
  input clk;
  input [7:0]p0_i;
  input [7:0]p1_i;
  input [7:0]p2_i;
  input [7:0]p3_i;
  input [0:0]int1_i;
  input [0:0]int0_i;
  input [0:0]all_rxd_i;
  input [0:0]all_t0_i;
  input [0:0]all_t1_i;

  wire \acc_reg[0]_0_repN_2_alias ;
  wire \acc_reg[0]_0_repN_3_alias ;
  wire \acc_reg[0]_0_repN_4_alias ;
  wire \acc_reg[0]_0_repN_5_alias ;
  wire \acc_reg[1]_0_repN_2_alias ;
  wire \acc_reg[1]_0_repN_3_alias ;
  wire \acc_reg[1]_0_repN_4_alias ;
  wire \acc_reg[1]_0_repN_5_alias ;
  wire \acc_reg[1]_0_repN_6_alias ;
  wire \acc_reg[2]_2_repN_3_alias ;
  wire \acc_reg[2]_2_repN_4_alias ;
  wire \acc_reg[2]_2_repN_5_alias ;
  wire \acc_reg[2]_2_repN_6_alias ;
  wire \acc_reg[3]_0_repN_1_alias ;
  wire \acc_reg[3]_0_repN_2_alias ;
  wire \acc_reg[3]_0_repN_3_alias ;
  wire \acc_reg[3]_0_repN_4_alias ;
  wire \acc_reg[3]_0_repN_5_alias ;
  wire \acc_reg[3]_0_repN_6_alias ;
  wire \acc_reg[4]_0_repN_1_alias ;
  wire \acc_reg[4]_0_repN_2_alias ;
  wire \acc_reg[4]_0_repN_3_alias ;
  wire \acc_reg[4]_0_repN_4_alias ;
  wire \acc_reg[4]_0_repN_5_alias ;
  wire \acc_reg[4]_0_repN_6_alias ;
  wire \acc_reg[5]_0_repN_1_alias ;
  wire \acc_reg[5]_0_repN_2_alias ;
  wire \acc_reg[5]_0_repN_3_alias ;
  wire \acc_reg[5]_0_repN_4_alias ;
  wire \acc_reg[5]_0_repN_5_alias ;
  wire \acc_reg[5]_0_repN_6_alias ;
  wire \acc_reg[6]_1_repN_2_alias ;
  wire \acc_reg[6]_1_repN_3_alias ;
  wire \acc_reg[6]_1_repN_4_alias ;
  wire \acc_reg[6]_1_repN_5_alias ;
  wire \acc_reg[6]_1_repN_6_alias ;
  wire \acc_reg[7]_0_repN_1_alias ;
  wire \acc_reg[7]_0_repN_2_alias ;
  wire \acc_reg[7]_0_repN_3_alias ;
  wire \acc_reg[7]_0_repN_4_alias ;
  wire \acc_reg[7]_0_repN_5_alias ;
  wire \acc_reg[7]_0_repN_6_alias ;
  wire [0:0]all_rxd_i;
  wire [0:0]all_rxd_o;
  wire [0:0]all_rxdwr_o;
  wire [0:0]all_t0_i;
  wire [0:0]all_t1_i;
  wire [0:0]all_txd_o;
  wire [7:0]buf_o;
  wire clk;
  wire i_mc8051_core_n_0;
  wire i_mc8051_core_n_47;
  wire i_mc8051_core_n_48;
  wire i_mc8051_core_n_49;
  wire i_mc8051_core_n_50;
  wire i_mc8051_core_n_51;
  wire i_mc8051_core_n_52;
  wire i_mc8051_core_n_53;
  wire i_mc8051_core_n_54;
  wire i_mc8051_core_n_55;
  wire i_mc8051_core_n_56;
  wire i_mc8051_core_n_57;
  wire i_mc8051_core_n_58;
  wire i_mc8051_core_n_59;
  wire i_mc8051_core_n_60;
  wire i_mc8051_core_n_61;
  wire i_mc8051_core_n_62;
  wire i_mc8051_core_n_87;
  wire i_mc8051_core_n_88;
  wire i_mc8051_core_n_89;
  wire \i_mc8051_rom/_n_0 ;
  wire [0:0]int0_i;
  wire [0:0]int1_i;
  wire [7:0]outreg_reg;
  wire [7:0]p0_i;
  wire [7:0]p0_o;
  wire [7:0]p1_i;
  wire [7:0]p1_o;
  wire [7:0]p2_i;
  wire [7:0]p2_o;
  wire [7:0]p3_i;
  wire [7:0]p3_o;
  wire [7:0]r0;
  wire [7:0]r1;
  wire [7:0]r10;
  wire [7:0]r11;
  wire [7:0]r12;
  wire [7:0]r13;
  wire [7:0]r14;
  wire [7:0]r15;
  wire [7:0]r2;
  wire [7:0]r3;
  wire [7:0]r4;
  wire [7:0]r5;
  wire [7:0]r6;
  wire [7:0]r7;
  wire [7:0]r8;
  wire [7:0]r9;
  wire reset;
  wire [6:0]s_ram_adr;
  wire [7:0]s_ram_data_in;
  wire [7:0]s_ram_data_out;
  wire [11:0]s_ramx_adr;
  wire [7:0]s_ramx_data_out;
  wire [15:0]s_rom_adr;
  wire [7:0]s_rom_data;

  design_1_mc8051_top_0_0_mc8051_core i_mc8051_core
       (.ADDRARDADDR(s_ramx_adr),
        .D({s_rom_adr[15],s_rom_adr[13:0]}),
        .DOUTADOUT(outreg_reg),
        .WEA(i_mc8051_core_n_0),
        .\acc_reg[0]_0_repN_2_alias (\acc_reg[0]_0_repN_2_alias ),
        .\acc_reg[0]_0_repN_3_alias (\acc_reg[0]_0_repN_3_alias ),
        .\acc_reg[0]_0_repN_4_alias (\acc_reg[0]_0_repN_4_alias ),
        .\acc_reg[0]_0_repN_5_alias (\acc_reg[0]_0_repN_5_alias ),
        .\acc_reg[1]_0_repN_2_alias (\acc_reg[1]_0_repN_2_alias ),
        .\acc_reg[1]_0_repN_3_alias (\acc_reg[1]_0_repN_3_alias ),
        .\acc_reg[1]_0_repN_4_alias (\acc_reg[1]_0_repN_4_alias ),
        .\acc_reg[1]_0_repN_5_alias (\acc_reg[1]_0_repN_5_alias ),
        .\acc_reg[1]_0_repN_6_alias (\acc_reg[1]_0_repN_6_alias ),
        .\acc_reg[2]_2_repN_3_alias (\acc_reg[2]_2_repN_3_alias ),
        .\acc_reg[2]_2_repN_4_alias (\acc_reg[2]_2_repN_4_alias ),
        .\acc_reg[2]_2_repN_5_alias (\acc_reg[2]_2_repN_5_alias ),
        .\acc_reg[2]_2_repN_6_alias (\acc_reg[2]_2_repN_6_alias ),
        .\acc_reg[3]_0_repN_1_alias (\acc_reg[3]_0_repN_1_alias ),
        .\acc_reg[3]_0_repN_2_alias (\acc_reg[3]_0_repN_2_alias ),
        .\acc_reg[3]_0_repN_3_alias (\acc_reg[3]_0_repN_3_alias ),
        .\acc_reg[3]_0_repN_4_alias (\acc_reg[3]_0_repN_4_alias ),
        .\acc_reg[3]_0_repN_5_alias (\acc_reg[3]_0_repN_5_alias ),
        .\acc_reg[3]_0_repN_6_alias (\acc_reg[3]_0_repN_6_alias ),
        .\acc_reg[4]_0_repN_1_alias (\acc_reg[4]_0_repN_1_alias ),
        .\acc_reg[4]_0_repN_2_alias (\acc_reg[4]_0_repN_2_alias ),
        .\acc_reg[4]_0_repN_3_alias (\acc_reg[4]_0_repN_3_alias ),
        .\acc_reg[4]_0_repN_4_alias (\acc_reg[4]_0_repN_4_alias ),
        .\acc_reg[4]_0_repN_5_alias (\acc_reg[4]_0_repN_5_alias ),
        .\acc_reg[4]_0_repN_6_alias (\acc_reg[4]_0_repN_6_alias ),
        .\acc_reg[5]_0_repN_1_alias (\acc_reg[5]_0_repN_1_alias ),
        .\acc_reg[5]_0_repN_2_alias (\acc_reg[5]_0_repN_2_alias ),
        .\acc_reg[5]_0_repN_3_alias (\acc_reg[5]_0_repN_3_alias ),
        .\acc_reg[5]_0_repN_4_alias (\acc_reg[5]_0_repN_4_alias ),
        .\acc_reg[5]_0_repN_5_alias (\acc_reg[5]_0_repN_5_alias ),
        .\acc_reg[5]_0_repN_6_alias (\acc_reg[5]_0_repN_6_alias ),
        .\acc_reg[6]_1_repN_2_alias (\acc_reg[6]_1_repN_2_alias ),
        .\acc_reg[6]_1_repN_3_alias (\acc_reg[6]_1_repN_3_alias ),
        .\acc_reg[6]_1_repN_4_alias (\acc_reg[6]_1_repN_4_alias ),
        .\acc_reg[6]_1_repN_5_alias (\acc_reg[6]_1_repN_5_alias ),
        .\acc_reg[6]_1_repN_6_alias (\acc_reg[6]_1_repN_6_alias ),
        .\acc_reg[7]_0_repN_1_alias (\acc_reg[7]_0_repN_1_alias ),
        .\acc_reg[7]_0_repN_2_alias (\acc_reg[7]_0_repN_2_alias ),
        .\acc_reg[7]_0_repN_3_alias (\acc_reg[7]_0_repN_3_alias ),
        .\acc_reg[7]_0_repN_4_alias (\acc_reg[7]_0_repN_4_alias ),
        .\acc_reg[7]_0_repN_5_alias (\acc_reg[7]_0_repN_5_alias ),
        .\acc_reg[7]_0_repN_6_alias (\acc_reg[7]_0_repN_6_alias ),
        .all_rxd_i(all_rxd_i),
        .all_rxd_o(all_rxd_o),
        .all_rxdwr_o(all_rxdwr_o),
        .all_t0_i(all_t0_i),
        .all_t1_i(all_t1_i),
        .all_txd_o(all_txd_o),
        .clk(clk),
        .\dph_reg[5] (i_mc8051_core_n_47),
        .\dph_reg[5]_0 (i_mc8051_core_n_48),
        .\dph_reg[5]_1 (i_mc8051_core_n_49),
        .\dph_reg[5]_10 (i_mc8051_core_n_62),
        .\dph_reg[5]_2 (i_mc8051_core_n_50),
        .\dph_reg[5]_3 (i_mc8051_core_n_53),
        .\dph_reg[5]_4 (i_mc8051_core_n_54),
        .\dph_reg[5]_5 (i_mc8051_core_n_55),
        .\dph_reg[5]_6 (i_mc8051_core_n_56),
        .\dph_reg[5]_7 (i_mc8051_core_n_57),
        .\dph_reg[5]_8 (i_mc8051_core_n_58),
        .\dph_reg[5]_9 (i_mc8051_core_n_61),
        .\dph_reg[6] (i_mc8051_core_n_51),
        .\dph_reg[6]_0 (i_mc8051_core_n_52),
        .\dph_reg[6]_1 (i_mc8051_core_n_59),
        .\dph_reg[6]_2 (i_mc8051_core_n_60),
        .\dpl[7]_i_16 (r15),
        .\dpl[7]_i_16_0 (r12),
        .\dpl[7]_i_16_1 (r13),
        .\dpl[7]_i_16_2 (r14),
        .\dpl[7]_i_26 (r3),
        .\dpl[7]_i_26_0 (r4),
        .\dpl[7]_i_26_1 (r5),
        .\dpl[7]_i_26_10 (r11),
        .\dpl[7]_i_26_2 (r0),
        .\dpl[7]_i_26_3 (r1),
        .\dpl[7]_i_26_4 (r2),
        .\dpl[7]_i_26_5 (r6),
        .\dpl[7]_i_26_6 (r7),
        .\dpl[7]_i_26_7 (r8),
        .\dpl[7]_i_26_8 (r9),
        .\dpl[7]_i_26_9 (r10),
        .int0_i(int0_i),
        .int1_i(int1_i),
        .p0_i(p0_i),
        .p0_o(p0_o),
        .p1_i(p1_i),
        .p1_o(p1_o),
        .p2_i(p2_i),
        .p2_o(p2_o),
        .p3_i(p3_i),
        .p3_o(p3_o),
        .\pc_reg[14] (i_mc8051_core_n_88),
        .reset(reset),
        .\s_help16_reg[14] (i_mc8051_core_n_87),
        .\s_help[7]_i_20 (buf_o),
        .\s_help_reg[6] (i_mc8051_core_n_89),
        .s_ram_adr(s_ram_adr),
        .s_ram_data_in(s_ram_data_in),
        .s_ram_data_out(s_ram_data_out),
        .s_ramx_data_out(s_ramx_data_out),
        .s_rom_data(s_rom_data));
  design_1_mc8051_top_0_0_RAM i_mc8051_ram
       (.WEA(i_mc8051_core_n_0),
        .clk(clk),
        .gpram_reg_bram_0_0(buf_o),
        .reset(reset),
        .s_ram_adr(s_ram_adr),
        .s_ram_data_in(s_ram_data_in),
        .s_ram_data_out(s_ram_data_out));
  design_1_mc8051_top_0_0_SRAMX i_mc8051_ramx
       (.ADDRARDADDR(s_ramx_adr),
        .\acc_reg[0]_0_repN_2_alias (\acc_reg[0]_0_repN_2_alias ),
        .\acc_reg[0]_0_repN_3_alias (\acc_reg[0]_0_repN_3_alias ),
        .\acc_reg[0]_0_repN_4_alias (\acc_reg[0]_0_repN_4_alias ),
        .\acc_reg[0]_0_repN_5_alias (\acc_reg[0]_0_repN_5_alias ),
        .\acc_reg[1]_0_repN_2_alias (\acc_reg[1]_0_repN_2_alias ),
        .\acc_reg[1]_0_repN_3_alias (\acc_reg[1]_0_repN_3_alias ),
        .\acc_reg[1]_0_repN_4_alias (\acc_reg[1]_0_repN_4_alias ),
        .\acc_reg[1]_0_repN_5_alias (\acc_reg[1]_0_repN_5_alias ),
        .\acc_reg[1]_0_repN_6_alias (\acc_reg[1]_0_repN_6_alias ),
        .\acc_reg[2]_2_repN_3_alias (\acc_reg[2]_2_repN_3_alias ),
        .\acc_reg[2]_2_repN_4_alias (\acc_reg[2]_2_repN_4_alias ),
        .\acc_reg[2]_2_repN_5_alias (\acc_reg[2]_2_repN_5_alias ),
        .\acc_reg[2]_2_repN_6_alias (\acc_reg[2]_2_repN_6_alias ),
        .\acc_reg[3]_0_repN_1_alias (\acc_reg[3]_0_repN_1_alias ),
        .\acc_reg[3]_0_repN_2_alias (\acc_reg[3]_0_repN_2_alias ),
        .\acc_reg[3]_0_repN_3_alias (\acc_reg[3]_0_repN_3_alias ),
        .\acc_reg[3]_0_repN_4_alias (\acc_reg[3]_0_repN_4_alias ),
        .\acc_reg[3]_0_repN_5_alias (\acc_reg[3]_0_repN_5_alias ),
        .\acc_reg[3]_0_repN_6_alias (\acc_reg[3]_0_repN_6_alias ),
        .\acc_reg[4]_0_repN_1_alias (\acc_reg[4]_0_repN_1_alias ),
        .\acc_reg[4]_0_repN_2_alias (\acc_reg[4]_0_repN_2_alias ),
        .\acc_reg[4]_0_repN_3_alias (\acc_reg[4]_0_repN_3_alias ),
        .\acc_reg[4]_0_repN_4_alias (\acc_reg[4]_0_repN_4_alias ),
        .\acc_reg[4]_0_repN_5_alias (\acc_reg[4]_0_repN_5_alias ),
        .\acc_reg[4]_0_repN_6_alias (\acc_reg[4]_0_repN_6_alias ),
        .\acc_reg[5]_0_repN_1_alias (\acc_reg[5]_0_repN_1_alias ),
        .\acc_reg[5]_0_repN_2_alias (\acc_reg[5]_0_repN_2_alias ),
        .\acc_reg[5]_0_repN_3_alias (\acc_reg[5]_0_repN_3_alias ),
        .\acc_reg[5]_0_repN_4_alias (\acc_reg[5]_0_repN_4_alias ),
        .\acc_reg[5]_0_repN_5_alias (\acc_reg[5]_0_repN_5_alias ),
        .\acc_reg[5]_0_repN_6_alias (\acc_reg[5]_0_repN_6_alias ),
        .\acc_reg[6]_1_repN_2_alias (\acc_reg[6]_1_repN_2_alias ),
        .\acc_reg[6]_1_repN_3_alias (\acc_reg[6]_1_repN_3_alias ),
        .\acc_reg[6]_1_repN_4_alias (\acc_reg[6]_1_repN_4_alias ),
        .\acc_reg[6]_1_repN_5_alias (\acc_reg[6]_1_repN_5_alias ),
        .\acc_reg[6]_1_repN_6_alias (\acc_reg[6]_1_repN_6_alias ),
        .\acc_reg[7]_0_repN_1_alias (\acc_reg[7]_0_repN_1_alias ),
        .\acc_reg[7]_0_repN_2_alias (\acc_reg[7]_0_repN_2_alias ),
        .\acc_reg[7]_0_repN_3_alias (\acc_reg[7]_0_repN_3_alias ),
        .\acc_reg[7]_0_repN_4_alias (\acc_reg[7]_0_repN_4_alias ),
        .\acc_reg[7]_0_repN_5_alias (\acc_reg[7]_0_repN_5_alias ),
        .\acc_reg[7]_0_repN_6_alias (\acc_reg[7]_0_repN_6_alias ),
        .clk(clk),
        .mem0_reg_bram_0_0(r0),
        .mem0_reg_bram_0_1(i_mc8051_core_n_47),
        .mem10_reg_bram_0_0(r10),
        .mem10_reg_bram_0_1(i_mc8051_core_n_57),
        .mem11_reg_bram_0_0(r11),
        .mem11_reg_bram_0_1(i_mc8051_core_n_58),
        .mem12_reg_bram_0_0(r12),
        .mem12_reg_bram_0_1(i_mc8051_core_n_59),
        .mem13_reg_bram_0_0(r13),
        .mem13_reg_bram_0_1(i_mc8051_core_n_60),
        .mem14_reg_bram_0_0(r14),
        .mem14_reg_bram_0_1(i_mc8051_core_n_61),
        .mem15_reg_bram_0_0(r15),
        .mem15_reg_bram_0_1(i_mc8051_core_n_62),
        .mem1_reg_bram_0_0(r1),
        .mem1_reg_bram_0_1(i_mc8051_core_n_48),
        .mem2_reg_bram_0_0(r2),
        .mem2_reg_bram_0_1(i_mc8051_core_n_49),
        .mem3_reg_bram_0_0(r3),
        .mem3_reg_bram_0_1(i_mc8051_core_n_50),
        .mem4_reg_bram_0_0(r4),
        .mem4_reg_bram_0_1(i_mc8051_core_n_51),
        .mem5_reg_bram_0_0(r5),
        .mem5_reg_bram_0_1(i_mc8051_core_n_52),
        .mem6_reg_bram_0_0(r6),
        .mem6_reg_bram_0_1(i_mc8051_core_n_53),
        .mem7_reg_bram_0_0(r7),
        .mem7_reg_bram_0_1(i_mc8051_core_n_54),
        .mem8_reg_bram_0_0(r8),
        .mem8_reg_bram_0_1(i_mc8051_core_n_55),
        .mem9_reg_bram_0_0(r9),
        .mem9_reg_bram_0_1(i_mc8051_core_n_56),
        .s_ramx_data_out(s_ramx_data_out));
  design_1_mc8051_top_0_0_ROM i_mc8051_rom
       (.D(s_rom_adr[11:0]),
        .DOUTADOUT(outreg_reg),
        .clk(clk),
        .outreg_reg_0(\i_mc8051_rom/_n_0 ),
        .reset(reset),
        .s_rom_data(s_rom_data));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_mc8051_rom/ 
       (.I0(s_rom_adr[15]),
        .I1(i_mc8051_core_n_88),
        .I2(i_mc8051_core_n_87),
        .I3(i_mc8051_core_n_89),
        .I4(s_rom_adr[12]),
        .I5(s_rom_adr[13]),
        .O(\i_mc8051_rom/_n_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_proc_sys_reset_0_0,proc_sys_reset,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "proc_sys_reset,Vivado 2022.2" *) 
module design_1_proc_sys_reset_0_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input slowest_sync_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ext_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ext_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aux_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aux_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 mb_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0" *) output mb_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]bus_struct_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]interconnect_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_aresetn;

  wire ext_reset_in;
  wire mb_reset;
  wire slowest_sync_clk;
  wire NLW_U0_aux_reset_in_UNCONNECTED;
  wire NLW_U0_dcm_locked_UNCONNECTED;
  wire NLW_U0_mb_debug_sys_rst_UNCONNECTED;
  wire [0:0]NLW_U0_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_U0_interconnect_aresetn_UNCONNECTED;
  wire [0:0]NLW_U0_peripheral_aresetn_UNCONNECTED;
  wire [0:0]NLW_U0_peripheral_reset_UNCONNECTED;

  (* C_AUX_RESET_HIGH = "1'b0" *) 
  (* C_AUX_RST_WIDTH = "4" *) 
  (* C_EXT_RESET_HIGH = "1'b0" *) 
  (* C_EXT_RST_WIDTH = "4" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_NUM_BUS_RST = "1" *) 
  (* C_NUM_INTERCONNECT_ARESETN = "1" *) 
  (* C_NUM_PERP_ARESETN = "1" *) 
  (* C_NUM_PERP_RST = "1" *) 
  design_1_proc_sys_reset_0_0_proc_sys_reset U0
       (.aux_reset_in(NLW_U0_aux_reset_in_UNCONNECTED),
        .bus_struct_reset(NLW_U0_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(NLW_U0_dcm_locked_UNCONNECTED),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(NLW_U0_interconnect_aresetn_UNCONNECTED[0]),
        .mb_debug_sys_rst(NLW_U0_mb_debug_sys_rst_UNCONNECTED),
        .mb_reset(mb_reset),
        .peripheral_aresetn(NLW_U0_peripheral_aresetn_UNCONNECTED[0]),
        .peripheral_reset(NLW_U0_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_proc_sys_reset_0_0_cdc_sync
   (lpf_asr_reg,
    scndry_out,
    lpf_asr,
    p_1_in,
    p_2_in,
    asr_lpf,
    aux_reset_in,
    slowest_sync_clk);
  output lpf_asr_reg;
  output scndry_out;
  input lpf_asr;
  input p_1_in;
  input p_2_in;
  input [0:0]asr_lpf;
  input aux_reset_in;
  input slowest_sync_clk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire lpf_asr;
  wire lpf_asr_reg;
  wire p_1_in;
  wire p_2_in;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(scndry_out),
        .I4(asr_lpf),
        .O(lpf_asr_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_proc_sys_reset_0_0_cdc_sync_0
   (lpf_exr_reg,
    scndry_out,
    lpf_exr,
    p_1_in4_in,
    p_2_in3_in,
    exr_lpf,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output lpf_exr_reg;
  output scndry_out;
  input lpf_exr;
  input p_1_in4_in;
  input p_2_in3_in;
  input [0:0]exr_lpf;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire exr_d1;
  wire [0:0]exr_lpf;
  wire ext_reset_in;
  wire lpf_exr;
  wire lpf_exr_reg;
  wire p_1_in4_in;
  wire p_2_in3_in;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(exr_d1),
        .Q(Q),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(ext_reset_in),
        .O(exr_d1));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_1_in4_in),
        .I2(p_2_in3_in),
        .I3(scndry_out),
        .I4(exr_lpf),
        .O(lpf_exr_reg));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module design_1_proc_sys_reset_0_0_lpf
   (lpf_int,
    slowest_sync_clk,
    dcm_locked,
    mb_debug_sys_rst,
    ext_reset_in,
    aux_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input dcm_locked;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input aux_reset_in;

  wire \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ;
  wire \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire [0:0]exr_lpf;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0__0;
  wire p_1_in;
  wire p_1_in4_in;
  wire p_2_in;
  wire p_2_in3_in;
  wire p_3_in1_in;
  wire p_3_in6_in;
  wire slowest_sync_clk;
  wire \NLW_ACTIVE_LOW_AUX.ACT_LO_AUX_aux_reset_in_UNCONNECTED ;
  wire \NLW_ACTIVE_LOW_EXT.ACT_LO_EXT_mb_debug_sys_rst_UNCONNECTED ;

  design_1_proc_sys_reset_0_0_cdc_sync \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.asr_lpf(asr_lpf),
        .aux_reset_in(\NLW_ACTIVE_LOW_AUX.ACT_LO_AUX_aux_reset_in_UNCONNECTED ),
        .lpf_asr(lpf_asr),
        .lpf_asr_reg(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  design_1_proc_sys_reset_0_0_cdc_sync_0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.exr_lpf(exr_lpf),
        .ext_reset_in(ext_reset_in),
        .lpf_exr(lpf_exr),
        .lpf_exr_reg(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .mb_debug_sys_rst(\NLW_ACTIVE_LOW_EXT.ACT_LO_EXT_mb_debug_sys_rst_UNCONNECTED ),
        .p_1_in4_in(p_1_in4_in),
        .p_2_in3_in(p_2_in3_in),
        .scndry_out(p_3_in6_in),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(asr_lpf),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in6_in),
        .Q(p_2_in3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in3_in),
        .Q(p_1_in4_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in4_in),
        .Q(exr_lpf),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* srl_name = "U0/\EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .Q(lpf_asr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .Q(lpf_exr),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    lpf_int0
       (.I0(lpf_exr),
        .I1(lpf_asr),
        .I2(Q),
        .O(lpf_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0__0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* C_AUX_RESET_HIGH = "1'b0" *) (* C_AUX_RST_WIDTH = "4" *) (* C_EXT_RESET_HIGH = "1'b0" *) 
(* C_EXT_RST_WIDTH = "4" *) (* C_FAMILY = "zynquplus" *) (* C_NUM_BUS_RST = "1" *) 
(* C_NUM_INTERCONNECT_ARESETN = "1" *) (* C_NUM_PERP_ARESETN = "1" *) (* C_NUM_PERP_RST = "1" *) 
(* ORIG_REF_NAME = "proc_sys_reset" *) 
module design_1_proc_sys_reset_0_0_proc_sys_reset
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  input slowest_sync_clk;
  input ext_reset_in;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input dcm_locked;
  output mb_reset;
  output [0:0]bus_struct_reset;
  output [0:0]peripheral_reset;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;

  wire MB_out;
  wire ext_reset_in;
  wire lpf_int;
  wire mb_reset;
  wire slowest_sync_clk;
  wire NLW_EXT_LPF_aux_reset_in_UNCONNECTED;
  wire NLW_EXT_LPF_dcm_locked_UNCONNECTED;
  wire NLW_EXT_LPF_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_SEQ_Bsr_out_UNCONNECTED;
  wire NLW_SEQ_Pr_out_UNCONNECTED;
  wire NLW_SEQ_bsr_reg_0_UNCONNECTED;
  wire NLW_SEQ_pr_reg_0_UNCONNECTED;

  design_1_proc_sys_reset_0_0_lpf EXT_LPF
       (.aux_reset_in(NLW_EXT_LPF_aux_reset_in_UNCONNECTED),
        .dcm_locked(NLW_EXT_LPF_dcm_locked_UNCONNECTED),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(NLW_EXT_LPF_mb_debug_sys_rst_UNCONNECTED),
        .slowest_sync_clk(slowest_sync_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    FDRE_inst
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(MB_out),
        .Q(mb_reset),
        .R(1'b0));
  design_1_proc_sys_reset_0_0_sequence_psr SEQ
       (.Bsr_out(NLW_SEQ_Bsr_out_UNCONNECTED),
        .MB_out(MB_out),
        .Pr_out(NLW_SEQ_Pr_out_UNCONNECTED),
        .bsr_reg_0(NLW_SEQ_bsr_reg_0_UNCONNECTED),
        .lpf_int(lpf_int),
        .pr_reg_0(NLW_SEQ_pr_reg_0_UNCONNECTED),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "sequence_psr" *) 
module design_1_proc_sys_reset_0_0_sequence_psr
   (MB_out,
    Bsr_out,
    Pr_out,
    bsr_reg_0,
    pr_reg_0,
    lpf_int,
    slowest_sync_clk);
  output MB_out;
  output Bsr_out;
  output Pr_out;
  output bsr_reg_0;
  output pr_reg_0;
  input lpf_int;
  input slowest_sync_clk;

  wire Core_i_1_n_0;
  wire MB_out;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire pr_dec0__0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(MB_out),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(MB_out),
        .S(lpf_int));
  design_1_proc_sys_reset_0_0_upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(MB_out),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0018)) 
    pr_dec0
       (.I0(seq_cnt_en),
        .I1(seq_cnt[0]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt[1]),
        .O(pr_dec0__0));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module design_1_proc_sys_reset_0_0_upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    slowest_sync_clk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input slowest_sync_clk;

  wire [5:0]Q;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_R_INVERTED(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(seq_clr));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_R_INVERTED(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(seq_clr));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_R_INVERTED(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(seq_clr));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_R_INVERTED(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(seq_clr));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_R_INVERTED(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(seq_clr));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_R_INVERTED(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(seq_clr));
endmodule

(* ECO_CHECKSUM = "474ab9ad" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module design_1_wrapper
   ();


endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlconcat_0_4,xlconcat_v2_1_4_xlconcat,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlconcat_v2_1_4_xlconcat,Vivado 2022.2" *) 
module design_1_xlconcat_0_4
   (In0,
    In1,
    In2,
    In3,
    In4,
    In5,
    In6,
    In7,
    In8,
    In9,
    dout);
  input [7:0]In0;
  input [7:0]In1;
  input [7:0]In2;
  input [7:0]In3;
  input [0:0]In4;
  input [0:0]In5;
  input [0:0]In6;
  input [0:0]In7;
  input [0:0]In8;
  input [0:0]In9;
  output [37:0]dout;

  wire [7:0]In0;
  wire [7:0]In1;
  wire [7:0]In2;
  wire [7:0]In3;
  wire [0:0]In4;
  wire [0:0]In5;
  wire [0:0]In6;
  wire [0:0]In7;
  wire [0:0]In8;
  wire [0:0]In9;

  assign dout[37] = In9;
  assign dout[36] = In8;
  assign dout[35] = In7;
  assign dout[34] = In6;
  assign dout[33] = In5;
  assign dout[32] = In4;
  assign dout[31:24] = In3;
  assign dout[23:16] = In2;
  assign dout[15:8] = In1;
  assign dout[7:0] = In0;
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_0_2,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_0_2
   (Din,
    Dout);
  input [37:0]Din;
  output [7:0]Dout;

  wire [37:0]Din;

  assign Dout[7:0] = Din[7:0];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_0_3,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_0_3
   (Din,
    Dout);
  input [37:0]Din;
  output [7:0]Dout;

  wire [37:0]Din;

  assign Dout[7:0] = Din[15:8];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_1_0,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_1_0
   (Din,
    Dout);
  input [37:0]Din;
  output [7:0]Dout;

  wire [37:0]Din;

  assign Dout[7:0] = Din[23:16];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_1_1,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_1_1
   (Din,
    Dout);
  input [37:0]Din;
  output [7:0]Dout;

  wire [37:0]Din;

  assign Dout[7:0] = Din[31:24];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_3_0,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_3_0
   (Din,
    Dout);
  input [37:0]Din;
  output [0:0]Dout;

  wire [37:0]Din;

  assign Dout[0] = Din[32];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_4_0,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_4_0
   (Din,
    Dout);
  input [37:0]Din;
  output [0:0]Dout;

  wire [37:0]Din;

  assign Dout[0] = Din[33];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_5_0,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_5_0
   (Din,
    Dout);
  input [37:0]Din;
  output [0:0]Dout;

  wire [37:0]Din;

  assign Dout[0] = Din[34];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_6_0,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_6_0
   (Din,
    Dout);
  input [37:0]Din;
  output [0:0]Dout;

  wire [37:0]Din;

  assign Dout[0] = Din[35];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_7_0,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_7_0
   (Din,
    Dout);
  input [37:0]Din;
  output [0:0]Dout;

  wire [37:0]Din;

  assign Dout[0] = Din[36];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xlslice_7_1,xlslice_v1_0_2_xlslice,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlslice_v1_0_2_xlslice,Vivado 2022.2" *) 
module design_1_xlslice_7_1
   (Din,
    Dout);
  input [37:0]Din;
  output [0:0]Dout;

  wire [37:0]Din;

  assign Dout[0] = Din[37];
endmodule

(* CHECK_LICENSE_TYPE = "design_1_zynq_ultra_ps_e_0_0,zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e,Vivado 2022.2" *) 
module design_1_zynq_ultra_ps_e_0_0
   (emio_gpio_i,
    emio_gpio_o,
    emio_gpio_t,
    pl_ps_irq0,
    pl_resetn0,
    pl_clk0);
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO_0 TRI_I" *) input [37:0]emio_gpio_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO_0 TRI_O" *) output [37:0]emio_gpio_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:gpio:1.0 GPIO_0 TRI_T" *) output [37:0]emio_gpio_t;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 PL_PS_IRQ0 INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PL_PS_IRQ0, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) input [0:0]pl_ps_irq0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 PL_RESETN0 RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PL_RESETN0, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output pl_resetn0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 PL_CLK0 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PL_CLK0, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) output pl_clk0;

  wire [37:0]emio_gpio_i;
  wire [37:0]emio_gpio_o;
  wire pl_clk0;
  wire [0:0]pl_ps_irq0;
  wire pl_resetn0;
  wire NLW_inst_aib_pmu_afifm_fpd_ack_UNCONNECTED;
  wire NLW_inst_aib_pmu_afifm_lpd_ack_UNCONNECTED;
  wire NLW_inst_dbg_path_fifo_bypass_UNCONNECTED;
  wire NLW_inst_ddrc_ext_refresh_rank0_req_UNCONNECTED;
  wire NLW_inst_ddrc_ext_refresh_rank1_req_UNCONNECTED;
  wire NLW_inst_ddrc_refresh_pl_clk_UNCONNECTED;
  wire NLW_inst_dp_audio_ref_clk_UNCONNECTED;
  wire NLW_inst_dp_aux_data_in_UNCONNECTED;
  wire NLW_inst_dp_aux_data_oe_n_UNCONNECTED;
  wire NLW_inst_dp_aux_data_out_UNCONNECTED;
  wire NLW_inst_dp_external_custom_event1_UNCONNECTED;
  wire NLW_inst_dp_external_custom_event2_UNCONNECTED;
  wire NLW_inst_dp_external_vsync_event_UNCONNECTED;
  wire NLW_inst_dp_hot_plug_detect_UNCONNECTED;
  wire NLW_inst_dp_live_video_de_out_UNCONNECTED;
  wire NLW_inst_dp_live_video_in_de_UNCONNECTED;
  wire NLW_inst_dp_live_video_in_hsync_UNCONNECTED;
  wire NLW_inst_dp_live_video_in_vsync_UNCONNECTED;
  wire NLW_inst_dp_m_axis_mixed_audio_tid_UNCONNECTED;
  wire NLW_inst_dp_m_axis_mixed_audio_tready_UNCONNECTED;
  wire NLW_inst_dp_m_axis_mixed_audio_tvalid_UNCONNECTED;
  wire NLW_inst_dp_s_axis_audio_clk_UNCONNECTED;
  wire NLW_inst_dp_s_axis_audio_tid_UNCONNECTED;
  wire NLW_inst_dp_s_axis_audio_tready_UNCONNECTED;
  wire NLW_inst_dp_s_axis_audio_tvalid_UNCONNECTED;
  wire NLW_inst_dp_video_in_clk_UNCONNECTED;
  wire NLW_inst_dp_video_out_hsync_UNCONNECTED;
  wire NLW_inst_dp_video_out_vsync_UNCONNECTED;
  wire NLW_inst_dp_video_ref_clk_UNCONNECTED;
  wire NLW_inst_emio_can0_phy_rx_UNCONNECTED;
  wire NLW_inst_emio_can0_phy_tx_UNCONNECTED;
  wire NLW_inst_emio_can1_phy_rx_UNCONNECTED;
  wire NLW_inst_emio_can1_phy_tx_UNCONNECTED;
  wire NLW_inst_emio_enet0_delay_req_rx_UNCONNECTED;
  wire NLW_inst_emio_enet0_delay_req_tx_UNCONNECTED;
  wire NLW_inst_emio_enet0_dma_tx_end_tog_UNCONNECTED;
  wire NLW_inst_emio_enet0_dma_tx_status_tog_UNCONNECTED;
  wire NLW_inst_emio_enet0_ext_int_in_UNCONNECTED;
  wire NLW_inst_emio_enet0_gmii_col_UNCONNECTED;
  wire NLW_inst_emio_enet0_gmii_crs_UNCONNECTED;
  wire NLW_inst_emio_enet0_gmii_rx_clk_UNCONNECTED;
  wire NLW_inst_emio_enet0_gmii_rx_dv_UNCONNECTED;
  wire NLW_inst_emio_enet0_gmii_rx_er_UNCONNECTED;
  wire NLW_inst_emio_enet0_gmii_tx_clk_UNCONNECTED;
  wire NLW_inst_emio_enet0_gmii_tx_en_UNCONNECTED;
  wire NLW_inst_emio_enet0_gmii_tx_er_UNCONNECTED;
  wire NLW_inst_emio_enet0_mdio_i_UNCONNECTED;
  wire NLW_inst_emio_enet0_mdio_mdc_UNCONNECTED;
  wire NLW_inst_emio_enet0_mdio_o_UNCONNECTED;
  wire NLW_inst_emio_enet0_mdio_t_UNCONNECTED;
  wire NLW_inst_emio_enet0_mdio_t_n_UNCONNECTED;
  wire NLW_inst_emio_enet0_pdelay_req_rx_UNCONNECTED;
  wire NLW_inst_emio_enet0_pdelay_req_tx_UNCONNECTED;
  wire NLW_inst_emio_enet0_pdelay_resp_rx_UNCONNECTED;
  wire NLW_inst_emio_enet0_pdelay_resp_tx_UNCONNECTED;
  wire NLW_inst_emio_enet0_rx_sof_UNCONNECTED;
  wire NLW_inst_emio_enet0_rx_w_eop_UNCONNECTED;
  wire NLW_inst_emio_enet0_rx_w_err_UNCONNECTED;
  wire NLW_inst_emio_enet0_rx_w_flush_UNCONNECTED;
  wire NLW_inst_emio_enet0_rx_w_overflow_UNCONNECTED;
  wire NLW_inst_emio_enet0_rx_w_sop_UNCONNECTED;
  wire NLW_inst_emio_enet0_rx_w_wr_UNCONNECTED;
  wire NLW_inst_emio_enet0_signal_detect_UNCONNECTED;
  wire NLW_inst_emio_enet0_sync_frame_rx_UNCONNECTED;
  wire NLW_inst_emio_enet0_sync_frame_tx_UNCONNECTED;
  wire NLW_inst_emio_enet0_tsu_timer_cmp_val_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_control_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_data_rdy_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_eop_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_err_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_fixed_lat_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_flushed_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_rd_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_sop_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_underflow_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_r_valid_UNCONNECTED;
  wire NLW_inst_emio_enet0_tx_sof_UNCONNECTED;
  wire NLW_inst_emio_enet1_delay_req_rx_UNCONNECTED;
  wire NLW_inst_emio_enet1_delay_req_tx_UNCONNECTED;
  wire NLW_inst_emio_enet1_dma_tx_end_tog_UNCONNECTED;
  wire NLW_inst_emio_enet1_dma_tx_status_tog_UNCONNECTED;
  wire NLW_inst_emio_enet1_ext_int_in_UNCONNECTED;
  wire NLW_inst_emio_enet1_gmii_col_UNCONNECTED;
  wire NLW_inst_emio_enet1_gmii_crs_UNCONNECTED;
  wire NLW_inst_emio_enet1_gmii_rx_clk_UNCONNECTED;
  wire NLW_inst_emio_enet1_gmii_rx_dv_UNCONNECTED;
  wire NLW_inst_emio_enet1_gmii_rx_er_UNCONNECTED;
  wire NLW_inst_emio_enet1_gmii_tx_clk_UNCONNECTED;
  wire NLW_inst_emio_enet1_gmii_tx_en_UNCONNECTED;
  wire NLW_inst_emio_enet1_gmii_tx_er_UNCONNECTED;
  wire NLW_inst_emio_enet1_mdio_i_UNCONNECTED;
  wire NLW_inst_emio_enet1_mdio_mdc_UNCONNECTED;
  wire NLW_inst_emio_enet1_mdio_o_UNCONNECTED;
  wire NLW_inst_emio_enet1_mdio_t_UNCONNECTED;
  wire NLW_inst_emio_enet1_mdio_t_n_UNCONNECTED;
  wire NLW_inst_emio_enet1_pdelay_req_rx_UNCONNECTED;
  wire NLW_inst_emio_enet1_pdelay_req_tx_UNCONNECTED;
  wire NLW_inst_emio_enet1_pdelay_resp_rx_UNCONNECTED;
  wire NLW_inst_emio_enet1_pdelay_resp_tx_UNCONNECTED;
  wire NLW_inst_emio_enet1_rx_sof_UNCONNECTED;
  wire NLW_inst_emio_enet1_rx_w_eop_UNCONNECTED;
  wire NLW_inst_emio_enet1_rx_w_err_UNCONNECTED;
  wire NLW_inst_emio_enet1_rx_w_flush_UNCONNECTED;
  wire NLW_inst_emio_enet1_rx_w_overflow_UNCONNECTED;
  wire NLW_inst_emio_enet1_rx_w_sop_UNCONNECTED;
  wire NLW_inst_emio_enet1_rx_w_wr_UNCONNECTED;
  wire NLW_inst_emio_enet1_signal_detect_UNCONNECTED;
  wire NLW_inst_emio_enet1_sync_frame_rx_UNCONNECTED;
  wire NLW_inst_emio_enet1_sync_frame_tx_UNCONNECTED;
  wire NLW_inst_emio_enet1_tsu_timer_cmp_val_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_control_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_data_rdy_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_eop_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_err_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_fixed_lat_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_flushed_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_rd_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_sop_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_underflow_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_r_valid_UNCONNECTED;
  wire NLW_inst_emio_enet1_tx_sof_UNCONNECTED;
  wire NLW_inst_emio_enet2_delay_req_rx_UNCONNECTED;
  wire NLW_inst_emio_enet2_delay_req_tx_UNCONNECTED;
  wire NLW_inst_emio_enet2_dma_tx_end_tog_UNCONNECTED;
  wire NLW_inst_emio_enet2_dma_tx_status_tog_UNCONNECTED;
  wire NLW_inst_emio_enet2_ext_int_in_UNCONNECTED;
  wire NLW_inst_emio_enet2_gmii_col_UNCONNECTED;
  wire NLW_inst_emio_enet2_gmii_crs_UNCONNECTED;
  wire NLW_inst_emio_enet2_gmii_rx_clk_UNCONNECTED;
  wire NLW_inst_emio_enet2_gmii_rx_dv_UNCONNECTED;
  wire NLW_inst_emio_enet2_gmii_rx_er_UNCONNECTED;
  wire NLW_inst_emio_enet2_gmii_tx_clk_UNCONNECTED;
  wire NLW_inst_emio_enet2_gmii_tx_en_UNCONNECTED;
  wire NLW_inst_emio_enet2_gmii_tx_er_UNCONNECTED;
  wire NLW_inst_emio_enet2_mdio_i_UNCONNECTED;
  wire NLW_inst_emio_enet2_mdio_mdc_UNCONNECTED;
  wire NLW_inst_emio_enet2_mdio_o_UNCONNECTED;
  wire NLW_inst_emio_enet2_mdio_t_UNCONNECTED;
  wire NLW_inst_emio_enet2_mdio_t_n_UNCONNECTED;
  wire NLW_inst_emio_enet2_pdelay_req_rx_UNCONNECTED;
  wire NLW_inst_emio_enet2_pdelay_req_tx_UNCONNECTED;
  wire NLW_inst_emio_enet2_pdelay_resp_rx_UNCONNECTED;
  wire NLW_inst_emio_enet2_pdelay_resp_tx_UNCONNECTED;
  wire NLW_inst_emio_enet2_rx_sof_UNCONNECTED;
  wire NLW_inst_emio_enet2_rx_w_eop_UNCONNECTED;
  wire NLW_inst_emio_enet2_rx_w_err_UNCONNECTED;
  wire NLW_inst_emio_enet2_rx_w_flush_UNCONNECTED;
  wire NLW_inst_emio_enet2_rx_w_overflow_UNCONNECTED;
  wire NLW_inst_emio_enet2_rx_w_sop_UNCONNECTED;
  wire NLW_inst_emio_enet2_rx_w_wr_UNCONNECTED;
  wire NLW_inst_emio_enet2_signal_detect_UNCONNECTED;
  wire NLW_inst_emio_enet2_sync_frame_rx_UNCONNECTED;
  wire NLW_inst_emio_enet2_sync_frame_tx_UNCONNECTED;
  wire NLW_inst_emio_enet2_tsu_timer_cmp_val_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_control_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_data_rdy_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_eop_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_err_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_fixed_lat_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_flushed_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_rd_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_sop_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_underflow_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_r_valid_UNCONNECTED;
  wire NLW_inst_emio_enet2_tx_sof_UNCONNECTED;
  wire NLW_inst_emio_enet3_delay_req_rx_UNCONNECTED;
  wire NLW_inst_emio_enet3_delay_req_tx_UNCONNECTED;
  wire NLW_inst_emio_enet3_dma_tx_end_tog_UNCONNECTED;
  wire NLW_inst_emio_enet3_dma_tx_status_tog_UNCONNECTED;
  wire NLW_inst_emio_enet3_ext_int_in_UNCONNECTED;
  wire NLW_inst_emio_enet3_gmii_col_UNCONNECTED;
  wire NLW_inst_emio_enet3_gmii_crs_UNCONNECTED;
  wire NLW_inst_emio_enet3_gmii_rx_clk_UNCONNECTED;
  wire NLW_inst_emio_enet3_gmii_rx_dv_UNCONNECTED;
  wire NLW_inst_emio_enet3_gmii_rx_er_UNCONNECTED;
  wire NLW_inst_emio_enet3_gmii_tx_clk_UNCONNECTED;
  wire NLW_inst_emio_enet3_gmii_tx_en_UNCONNECTED;
  wire NLW_inst_emio_enet3_gmii_tx_er_UNCONNECTED;
  wire NLW_inst_emio_enet3_mdio_i_UNCONNECTED;
  wire NLW_inst_emio_enet3_mdio_mdc_UNCONNECTED;
  wire NLW_inst_emio_enet3_mdio_o_UNCONNECTED;
  wire NLW_inst_emio_enet3_mdio_t_UNCONNECTED;
  wire NLW_inst_emio_enet3_mdio_t_n_UNCONNECTED;
  wire NLW_inst_emio_enet3_pdelay_req_rx_UNCONNECTED;
  wire NLW_inst_emio_enet3_pdelay_req_tx_UNCONNECTED;
  wire NLW_inst_emio_enet3_pdelay_resp_rx_UNCONNECTED;
  wire NLW_inst_emio_enet3_pdelay_resp_tx_UNCONNECTED;
  wire NLW_inst_emio_enet3_rx_sof_UNCONNECTED;
  wire NLW_inst_emio_enet3_rx_w_eop_UNCONNECTED;
  wire NLW_inst_emio_enet3_rx_w_err_UNCONNECTED;
  wire NLW_inst_emio_enet3_rx_w_flush_UNCONNECTED;
  wire NLW_inst_emio_enet3_rx_w_overflow_UNCONNECTED;
  wire NLW_inst_emio_enet3_rx_w_sop_UNCONNECTED;
  wire NLW_inst_emio_enet3_rx_w_wr_UNCONNECTED;
  wire NLW_inst_emio_enet3_signal_detect_UNCONNECTED;
  wire NLW_inst_emio_enet3_sync_frame_rx_UNCONNECTED;
  wire NLW_inst_emio_enet3_sync_frame_tx_UNCONNECTED;
  wire NLW_inst_emio_enet3_tsu_timer_cmp_val_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_control_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_data_rdy_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_eop_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_err_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_fixed_lat_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_flushed_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_rd_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_sop_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_underflow_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_r_valid_UNCONNECTED;
  wire NLW_inst_emio_enet3_tx_sof_UNCONNECTED;
  wire NLW_inst_emio_enet_tsu_clk_UNCONNECTED;
  wire NLW_inst_emio_hub_port_overcrnt_usb2_0_UNCONNECTED;
  wire NLW_inst_emio_hub_port_overcrnt_usb2_1_UNCONNECTED;
  wire NLW_inst_emio_hub_port_overcrnt_usb3_0_UNCONNECTED;
  wire NLW_inst_emio_hub_port_overcrnt_usb3_1_UNCONNECTED;
  wire NLW_inst_emio_i2c0_scl_i_UNCONNECTED;
  wire NLW_inst_emio_i2c0_scl_o_UNCONNECTED;
  wire NLW_inst_emio_i2c0_scl_t_UNCONNECTED;
  wire NLW_inst_emio_i2c0_scl_t_n_UNCONNECTED;
  wire NLW_inst_emio_i2c0_sda_i_UNCONNECTED;
  wire NLW_inst_emio_i2c0_sda_o_UNCONNECTED;
  wire NLW_inst_emio_i2c0_sda_t_UNCONNECTED;
  wire NLW_inst_emio_i2c0_sda_t_n_UNCONNECTED;
  wire NLW_inst_emio_i2c1_scl_i_UNCONNECTED;
  wire NLW_inst_emio_i2c1_scl_o_UNCONNECTED;
  wire NLW_inst_emio_i2c1_scl_t_UNCONNECTED;
  wire NLW_inst_emio_i2c1_scl_t_n_UNCONNECTED;
  wire NLW_inst_emio_i2c1_sda_i_UNCONNECTED;
  wire NLW_inst_emio_i2c1_sda_o_UNCONNECTED;
  wire NLW_inst_emio_i2c1_sda_t_UNCONNECTED;
  wire NLW_inst_emio_i2c1_sda_t_n_UNCONNECTED;
  wire NLW_inst_emio_sdio0_buspower_UNCONNECTED;
  wire NLW_inst_emio_sdio0_cd_n_UNCONNECTED;
  wire NLW_inst_emio_sdio0_clkout_UNCONNECTED;
  wire NLW_inst_emio_sdio0_cmdena_UNCONNECTED;
  wire NLW_inst_emio_sdio0_cmdin_UNCONNECTED;
  wire NLW_inst_emio_sdio0_cmdout_UNCONNECTED;
  wire NLW_inst_emio_sdio0_fb_clk_in_UNCONNECTED;
  wire NLW_inst_emio_sdio0_ledcontrol_UNCONNECTED;
  wire NLW_inst_emio_sdio0_wp_UNCONNECTED;
  wire NLW_inst_emio_sdio1_buspower_UNCONNECTED;
  wire NLW_inst_emio_sdio1_cd_n_UNCONNECTED;
  wire NLW_inst_emio_sdio1_clkout_UNCONNECTED;
  wire NLW_inst_emio_sdio1_cmdena_UNCONNECTED;
  wire NLW_inst_emio_sdio1_cmdin_UNCONNECTED;
  wire NLW_inst_emio_sdio1_cmdout_UNCONNECTED;
  wire NLW_inst_emio_sdio1_fb_clk_in_UNCONNECTED;
  wire NLW_inst_emio_sdio1_ledcontrol_UNCONNECTED;
  wire NLW_inst_emio_sdio1_wp_UNCONNECTED;
  wire NLW_inst_emio_spi0_m_i_UNCONNECTED;
  wire NLW_inst_emio_spi0_m_o_UNCONNECTED;
  wire NLW_inst_emio_spi0_mo_t_UNCONNECTED;
  wire NLW_inst_emio_spi0_mo_t_n_UNCONNECTED;
  wire NLW_inst_emio_spi0_s_i_UNCONNECTED;
  wire NLW_inst_emio_spi0_s_o_UNCONNECTED;
  wire NLW_inst_emio_spi0_sclk_i_UNCONNECTED;
  wire NLW_inst_emio_spi0_sclk_o_UNCONNECTED;
  wire NLW_inst_emio_spi0_sclk_t_UNCONNECTED;
  wire NLW_inst_emio_spi0_sclk_t_n_UNCONNECTED;
  wire NLW_inst_emio_spi0_so_t_UNCONNECTED;
  wire NLW_inst_emio_spi0_so_t_n_UNCONNECTED;
  wire NLW_inst_emio_spi0_ss1_o_n_UNCONNECTED;
  wire NLW_inst_emio_spi0_ss2_o_n_UNCONNECTED;
  wire NLW_inst_emio_spi0_ss_i_n_UNCONNECTED;
  wire NLW_inst_emio_spi0_ss_n_t_UNCONNECTED;
  wire NLW_inst_emio_spi0_ss_n_t_n_UNCONNECTED;
  wire NLW_inst_emio_spi0_ss_o_n_UNCONNECTED;
  wire NLW_inst_emio_spi1_m_i_UNCONNECTED;
  wire NLW_inst_emio_spi1_m_o_UNCONNECTED;
  wire NLW_inst_emio_spi1_mo_t_UNCONNECTED;
  wire NLW_inst_emio_spi1_mo_t_n_UNCONNECTED;
  wire NLW_inst_emio_spi1_s_i_UNCONNECTED;
  wire NLW_inst_emio_spi1_s_o_UNCONNECTED;
  wire NLW_inst_emio_spi1_sclk_i_UNCONNECTED;
  wire NLW_inst_emio_spi1_sclk_o_UNCONNECTED;
  wire NLW_inst_emio_spi1_sclk_t_UNCONNECTED;
  wire NLW_inst_emio_spi1_sclk_t_n_UNCONNECTED;
  wire NLW_inst_emio_spi1_so_t_UNCONNECTED;
  wire NLW_inst_emio_spi1_so_t_n_UNCONNECTED;
  wire NLW_inst_emio_spi1_ss1_o_n_UNCONNECTED;
  wire NLW_inst_emio_spi1_ss2_o_n_UNCONNECTED;
  wire NLW_inst_emio_spi1_ss_i_n_UNCONNECTED;
  wire NLW_inst_emio_spi1_ss_n_t_UNCONNECTED;
  wire NLW_inst_emio_spi1_ss_n_t_n_UNCONNECTED;
  wire NLW_inst_emio_spi1_ss_o_n_UNCONNECTED;
  wire NLW_inst_emio_u2dsport_vbus_ctrl_usb3_0_UNCONNECTED;
  wire NLW_inst_emio_u2dsport_vbus_ctrl_usb3_1_UNCONNECTED;
  wire NLW_inst_emio_u3dsport_vbus_ctrl_usb3_0_UNCONNECTED;
  wire NLW_inst_emio_u3dsport_vbus_ctrl_usb3_1_UNCONNECTED;
  wire NLW_inst_emio_uart0_ctsn_UNCONNECTED;
  wire NLW_inst_emio_uart0_dcdn_UNCONNECTED;
  wire NLW_inst_emio_uart0_dsrn_UNCONNECTED;
  wire NLW_inst_emio_uart0_dtrn_UNCONNECTED;
  wire NLW_inst_emio_uart0_rin_UNCONNECTED;
  wire NLW_inst_emio_uart0_rtsn_UNCONNECTED;
  wire NLW_inst_emio_uart0_rxd_UNCONNECTED;
  wire NLW_inst_emio_uart0_txd_UNCONNECTED;
  wire NLW_inst_emio_uart1_ctsn_UNCONNECTED;
  wire NLW_inst_emio_uart1_dcdn_UNCONNECTED;
  wire NLW_inst_emio_uart1_dsrn_UNCONNECTED;
  wire NLW_inst_emio_uart1_dtrn_UNCONNECTED;
  wire NLW_inst_emio_uart1_rin_UNCONNECTED;
  wire NLW_inst_emio_uart1_rtsn_UNCONNECTED;
  wire NLW_inst_emio_uart1_rxd_UNCONNECTED;
  wire NLW_inst_emio_uart1_txd_UNCONNECTED;
  wire NLW_inst_emio_wdt0_clk_i_UNCONNECTED;
  wire NLW_inst_emio_wdt0_rst_o_UNCONNECTED;
  wire NLW_inst_emio_wdt1_clk_i_UNCONNECTED;
  wire NLW_inst_emio_wdt1_rst_o_UNCONNECTED;
  wire NLW_inst_fmio_char_afifsfpd_test_input_UNCONNECTED;
  wire NLW_inst_fmio_char_afifsfpd_test_output_UNCONNECTED;
  wire NLW_inst_fmio_char_afifsfpd_test_select_n_UNCONNECTED;
  wire NLW_inst_fmio_char_afifslpd_test_input_UNCONNECTED;
  wire NLW_inst_fmio_char_afifslpd_test_output_UNCONNECTED;
  wire NLW_inst_fmio_char_afifslpd_test_select_n_UNCONNECTED;
  wire NLW_inst_fmio_char_gem_test_input_UNCONNECTED;
  wire NLW_inst_fmio_char_gem_test_output_UNCONNECTED;
  wire NLW_inst_fmio_char_gem_test_select_n_UNCONNECTED;
  wire NLW_inst_fmio_gem0_fifo_rx_clk_to_pl_bufg_UNCONNECTED;
  wire NLW_inst_fmio_gem0_fifo_tx_clk_to_pl_bufg_UNCONNECTED;
  wire NLW_inst_fmio_gem1_fifo_rx_clk_to_pl_bufg_UNCONNECTED;
  wire NLW_inst_fmio_gem1_fifo_tx_clk_to_pl_bufg_UNCONNECTED;
  wire NLW_inst_fmio_gem2_fifo_rx_clk_to_pl_bufg_UNCONNECTED;
  wire NLW_inst_fmio_gem2_fifo_tx_clk_to_pl_bufg_UNCONNECTED;
  wire NLW_inst_fmio_gem3_fifo_rx_clk_to_pl_bufg_UNCONNECTED;
  wire NLW_inst_fmio_gem3_fifo_tx_clk_to_pl_bufg_UNCONNECTED;
  wire NLW_inst_fmio_gem_tsu_clk_from_pl_UNCONNECTED;
  wire NLW_inst_fmio_gem_tsu_clk_to_pl_bufg_UNCONNECTED;
  wire NLW_inst_fmio_test_gem_scanmux_1_UNCONNECTED;
  wire NLW_inst_fmio_test_gem_scanmux_2_UNCONNECTED;
  wire NLW_inst_fmio_test_io_char_scan_clock_UNCONNECTED;
  wire NLW_inst_fmio_test_io_char_scan_in_UNCONNECTED;
  wire NLW_inst_fmio_test_io_char_scan_out_UNCONNECTED;
  wire NLW_inst_fmio_test_io_char_scan_reset_n_UNCONNECTED;
  wire NLW_inst_fmio_test_io_char_scanenable_UNCONNECTED;
  wire NLW_inst_fmio_test_qspi_scanmux_1_n_UNCONNECTED;
  wire NLW_inst_fmio_test_sdio_scanmux_1_UNCONNECTED;
  wire NLW_inst_fmio_test_sdio_scanmux_2_UNCONNECTED;
  wire NLW_inst_fpd_pl_spare_0_out_UNCONNECTED;
  wire NLW_inst_fpd_pl_spare_1_out_UNCONNECTED;
  wire NLW_inst_fpd_pl_spare_2_out_UNCONNECTED;
  wire NLW_inst_fpd_pl_spare_3_out_UNCONNECTED;
  wire NLW_inst_fpd_pl_spare_4_out_UNCONNECTED;
  wire NLW_inst_i_afe_TX_en_dig_sublp_mode_UNCONNECTED;
  wire NLW_inst_i_afe_TX_iso_ctrl_bar_UNCONNECTED;
  wire NLW_inst_i_afe_TX_lfps_clk_UNCONNECTED;
  wire NLW_inst_i_afe_TX_pll_symb_clk_2_UNCONNECTED;
  wire NLW_inst_i_afe_TX_pmadig_digital_reset_n_UNCONNECTED;
  wire NLW_inst_i_afe_TX_ser_iso_ctrl_bar_UNCONNECTED;
  wire NLW_inst_i_afe_TX_serializer_rst_rel_UNCONNECTED;
  wire NLW_inst_i_afe_TX_serializer_rstb_UNCONNECTED;
  wire NLW_inst_i_afe_cmn_bg_enable_low_leakage_UNCONNECTED;
  wire NLW_inst_i_afe_cmn_bg_iso_ctrl_bar_UNCONNECTED;
  wire NLW_inst_i_afe_cmn_bg_pd_UNCONNECTED;
  wire NLW_inst_i_afe_cmn_bg_pd_bg_ok_UNCONNECTED;
  wire NLW_inst_i_afe_cmn_bg_pd_ptat_UNCONNECTED;
  wire NLW_inst_i_afe_cmn_calib_en_iconst_UNCONNECTED;
  wire NLW_inst_i_afe_cmn_calib_enable_low_leakage_UNCONNECTED;
  wire NLW_inst_i_afe_cmn_calib_iso_ctrl_bar_UNCONNECTED;
  wire NLW_inst_i_afe_mode_UNCONNECTED;
  wire NLW_inst_i_afe_pll_en_clock_hs_div2_UNCONNECTED;
  wire NLW_inst_i_afe_pll_load_fbdiv_UNCONNECTED;
  wire NLW_inst_i_afe_pll_pd_UNCONNECTED;
  wire NLW_inst_i_afe_pll_pd_hs_clock_r_UNCONNECTED;
  wire NLW_inst_i_afe_pll_pd_pfd_UNCONNECTED;
  wire NLW_inst_i_afe_pll_rst_fdbk_div_UNCONNECTED;
  wire NLW_inst_i_afe_pll_startloop_UNCONNECTED;
  wire NLW_inst_i_afe_pll_vco_cnt_window_UNCONNECTED;
  wire NLW_inst_i_afe_rx_hsrx_clock_stop_req_UNCONNECTED;
  wire NLW_inst_i_afe_rx_iso_hsrx_ctrl_bar_UNCONNECTED;
  wire NLW_inst_i_afe_rx_iso_lfps_ctrl_bar_UNCONNECTED;
  wire NLW_inst_i_afe_rx_iso_sigdet_ctrl_bar_UNCONNECTED;
  wire NLW_inst_i_afe_rx_mphy_gate_symbol_clk_UNCONNECTED;
  wire NLW_inst_i_afe_rx_mphy_mux_hsb_ls_UNCONNECTED;
  wire NLW_inst_i_afe_rx_pipe_rx_term_enable_UNCONNECTED;
  wire NLW_inst_i_afe_rx_pipe_rxeqtraining_UNCONNECTED;
  wire NLW_inst_i_afe_rx_rxpma_refclk_dig_UNCONNECTED;
  wire NLW_inst_i_afe_rx_rxpma_rstb_UNCONNECTED;
  wire NLW_inst_i_afe_rx_symbol_clk_by_2_pl_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_biasgen_iconst_core_mirror_enable_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_biasgen_iconst_io_mirror_enable_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_biasgen_irconst_core_mirror_enable_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_enable_cdr_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_enable_low_leakage_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_hsrx_rstb_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pd_samp_c2c_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pd_samp_c2c_eclk_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pdn_hs_des_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pso_clk_lane_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pso_eq_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pso_hsrxdig_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pso_iqpi_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pso_lfpsbcn_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pso_samp_flops_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_pso_sigdet_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_restore_calcode_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_run_calib_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_rx_lane_polarity_swap_UNCONNECTED;
  wire NLW_inst_i_afe_rx_uphy_startloop_pll_UNCONNECTED;
  wire NLW_inst_i_afe_tx_enable_ldo_UNCONNECTED;
  wire NLW_inst_i_afe_tx_enable_ref_UNCONNECTED;
  wire NLW_inst_i_afe_tx_enable_supply_hsclk_UNCONNECTED;
  wire NLW_inst_i_afe_tx_enable_supply_pipe_UNCONNECTED;
  wire NLW_inst_i_afe_tx_enable_supply_serializer_UNCONNECTED;
  wire NLW_inst_i_afe_tx_enable_supply_uphy_UNCONNECTED;
  wire NLW_inst_i_afe_tx_hs_ser_rstb_UNCONNECTED;
  wire NLW_inst_i_afe_tx_mphy_tx_ls_data_UNCONNECTED;
  wire NLW_inst_i_afe_tx_pipe_tx_enable_rxdet_UNCONNECTED;
  wire NLW_inst_i_afe_tx_pipe_tx_fast_est_common_mode_UNCONNECTED;
  wire NLW_inst_i_bgcal_afe_mode_UNCONNECTED;
  wire NLW_inst_i_dbg_l0_rxclk_UNCONNECTED;
  wire NLW_inst_i_dbg_l0_txclk_UNCONNECTED;
  wire NLW_inst_i_dbg_l1_rxclk_UNCONNECTED;
  wire NLW_inst_i_dbg_l1_txclk_UNCONNECTED;
  wire NLW_inst_i_dbg_l2_rxclk_UNCONNECTED;
  wire NLW_inst_i_dbg_l2_txclk_UNCONNECTED;
  wire NLW_inst_i_dbg_l3_rxclk_UNCONNECTED;
  wire NLW_inst_i_dbg_l3_txclk_UNCONNECTED;
  wire NLW_inst_i_pll_afe_mode_UNCONNECTED;
  wire NLW_inst_io_char_audio_in_test_data_UNCONNECTED;
  wire NLW_inst_io_char_audio_mux_sel_n_UNCONNECTED;
  wire NLW_inst_io_char_audio_out_test_data_UNCONNECTED;
  wire NLW_inst_io_char_video_in_test_data_UNCONNECTED;
  wire NLW_inst_io_char_video_mux_sel_n_UNCONNECTED;
  wire NLW_inst_io_char_video_out_test_data_UNCONNECTED;
  wire NLW_inst_irq_ipi_pl_0_UNCONNECTED;
  wire NLW_inst_irq_ipi_pl_1_UNCONNECTED;
  wire NLW_inst_irq_ipi_pl_2_UNCONNECTED;
  wire NLW_inst_irq_ipi_pl_3_UNCONNECTED;
  wire NLW_inst_lpd_pl_spare_0_out_UNCONNECTED;
  wire NLW_inst_lpd_pl_spare_1_out_UNCONNECTED;
  wire NLW_inst_lpd_pl_spare_2_out_UNCONNECTED;
  wire NLW_inst_lpd_pl_spare_3_out_UNCONNECTED;
  wire NLW_inst_lpd_pl_spare_4_out_UNCONNECTED;
  wire NLW_inst_maxigp0_arlock_UNCONNECTED;
  wire NLW_inst_maxigp0_arready_UNCONNECTED;
  wire NLW_inst_maxigp0_arvalid_UNCONNECTED;
  wire NLW_inst_maxigp0_awlock_UNCONNECTED;
  wire NLW_inst_maxigp0_awready_UNCONNECTED;
  wire NLW_inst_maxigp0_awvalid_UNCONNECTED;
  wire NLW_inst_maxigp0_bready_UNCONNECTED;
  wire NLW_inst_maxigp0_bvalid_UNCONNECTED;
  wire NLW_inst_maxigp0_rlast_UNCONNECTED;
  wire NLW_inst_maxigp0_rready_UNCONNECTED;
  wire NLW_inst_maxigp0_rvalid_UNCONNECTED;
  wire NLW_inst_maxigp0_wlast_UNCONNECTED;
  wire NLW_inst_maxigp0_wready_UNCONNECTED;
  wire NLW_inst_maxigp0_wvalid_UNCONNECTED;
  wire NLW_inst_maxigp1_arlock_UNCONNECTED;
  wire NLW_inst_maxigp1_arready_UNCONNECTED;
  wire NLW_inst_maxigp1_arvalid_UNCONNECTED;
  wire NLW_inst_maxigp1_awlock_UNCONNECTED;
  wire NLW_inst_maxigp1_awready_UNCONNECTED;
  wire NLW_inst_maxigp1_awvalid_UNCONNECTED;
  wire NLW_inst_maxigp1_bready_UNCONNECTED;
  wire NLW_inst_maxigp1_bvalid_UNCONNECTED;
  wire NLW_inst_maxigp1_rlast_UNCONNECTED;
  wire NLW_inst_maxigp1_rready_UNCONNECTED;
  wire NLW_inst_maxigp1_rvalid_UNCONNECTED;
  wire NLW_inst_maxigp1_wlast_UNCONNECTED;
  wire NLW_inst_maxigp1_wready_UNCONNECTED;
  wire NLW_inst_maxigp1_wvalid_UNCONNECTED;
  wire NLW_inst_maxigp2_arlock_UNCONNECTED;
  wire NLW_inst_maxigp2_arready_UNCONNECTED;
  wire NLW_inst_maxigp2_arvalid_UNCONNECTED;
  wire NLW_inst_maxigp2_awlock_UNCONNECTED;
  wire NLW_inst_maxigp2_awready_UNCONNECTED;
  wire NLW_inst_maxigp2_awvalid_UNCONNECTED;
  wire NLW_inst_maxigp2_bready_UNCONNECTED;
  wire NLW_inst_maxigp2_bvalid_UNCONNECTED;
  wire NLW_inst_maxigp2_rlast_UNCONNECTED;
  wire NLW_inst_maxigp2_rready_UNCONNECTED;
  wire NLW_inst_maxigp2_rvalid_UNCONNECTED;
  wire NLW_inst_maxigp2_wlast_UNCONNECTED;
  wire NLW_inst_maxigp2_wready_UNCONNECTED;
  wire NLW_inst_maxigp2_wvalid_UNCONNECTED;
  wire NLW_inst_maxihpm0_fpd_aclk_UNCONNECTED;
  wire NLW_inst_maxihpm0_lpd_aclk_UNCONNECTED;
  wire NLW_inst_maxihpm1_fpd_aclk_UNCONNECTED;
  wire NLW_inst_nfiq0_lpd_rpu_UNCONNECTED;
  wire NLW_inst_nfiq1_lpd_rpu_UNCONNECTED;
  wire NLW_inst_nirq0_lpd_rpu_UNCONNECTED;
  wire NLW_inst_nirq1_lpd_rpu_UNCONNECTED;
  wire NLW_inst_o_afe_TX_dig_reset_rel_ack_UNCONNECTED;
  wire NLW_inst_o_afe_TX_pipe_TX_dn_rxdet_UNCONNECTED;
  wire NLW_inst_o_afe_TX_pipe_TX_dp_rxdet_UNCONNECTED;
  wire NLW_inst_o_afe_cmn_calib_comp_out_UNCONNECTED;
  wire NLW_inst_o_afe_pg_avddcr_UNCONNECTED;
  wire NLW_inst_o_afe_pg_avddio_UNCONNECTED;
  wire NLW_inst_o_afe_pg_dvddcr_UNCONNECTED;
  wire NLW_inst_o_afe_pg_static_avddcr_UNCONNECTED;
  wire NLW_inst_o_afe_pg_static_avddio_UNCONNECTED;
  wire NLW_inst_o_afe_pll_clk_sym_hs_UNCONNECTED;
  wire NLW_inst_o_afe_pll_fbclk_frac_UNCONNECTED;
  wire NLW_inst_o_afe_rx_hsrx_clock_stop_ack_UNCONNECTED;
  wire NLW_inst_o_afe_rx_pipe_lfpsbcn_rxelecidle_UNCONNECTED;
  wire NLW_inst_o_afe_rx_pipe_sigdet_UNCONNECTED;
  wire NLW_inst_o_afe_rx_symbol_clk_by_2_UNCONNECTED;
  wire NLW_inst_o_afe_rx_uphy_rx_calib_done_UNCONNECTED;
  wire NLW_inst_o_afe_rx_uphy_save_calcode_UNCONNECTED;
  wire NLW_inst_o_afe_rx_uphy_startloop_buf_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_phystatus_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_rstb_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_rx_sgmii_en_cdet_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_rxclk_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_rxelecidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_rxpolarity_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_rxvalid_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_sata_coreclockready_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_sata_coreready_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_sata_corerxsignaldet_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_sata_phyctrlpartial_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_sata_phyctrlreset_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_sata_phyctrlrxrst_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_sata_phyctrlslumber_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_sata_phyctrltxidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_sata_phyctrltxrst_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_tx_sgmii_ewrap_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_txclk_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_txdetrx_lpback_UNCONNECTED;
  wire NLW_inst_o_dbg_l0_txelecidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_phystatus_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_rstb_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_rx_sgmii_en_cdet_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_rxclk_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_rxelecidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_rxpolarity_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_rxvalid_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_sata_coreclockready_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_sata_coreready_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_sata_corerxsignaldet_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_sata_phyctrlpartial_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_sata_phyctrlreset_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_sata_phyctrlrxrst_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_sata_phyctrlslumber_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_sata_phyctrltxidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_sata_phyctrltxrst_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_tx_sgmii_ewrap_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_txclk_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_txdetrx_lpback_UNCONNECTED;
  wire NLW_inst_o_dbg_l1_txelecidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_phystatus_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_rstb_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_rx_sgmii_en_cdet_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_rxclk_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_rxelecidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_rxpolarity_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_rxvalid_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_sata_coreclockready_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_sata_coreready_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_sata_corerxsignaldet_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_sata_phyctrlpartial_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_sata_phyctrlreset_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_sata_phyctrlrxrst_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_sata_phyctrlslumber_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_sata_phyctrltxidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_sata_phyctrltxrst_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_tx_sgmii_ewrap_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_txclk_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_txdetrx_lpback_UNCONNECTED;
  wire NLW_inst_o_dbg_l2_txelecidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_phystatus_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_rstb_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_rx_sgmii_en_cdet_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_rxclk_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_rxelecidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_rxpolarity_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_rxvalid_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_sata_coreclockready_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_sata_coreready_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_sata_corerxsignaldet_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_sata_phyctrlpartial_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_sata_phyctrlreset_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_sata_phyctrlrxrst_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_sata_phyctrlslumber_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_sata_phyctrltxidle_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_sata_phyctrltxrst_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_tx_sgmii_ewrap_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_txclk_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_txdetrx_lpback_UNCONNECTED;
  wire NLW_inst_o_dbg_l3_txelecidle_UNCONNECTED;
  wire NLW_inst_osc_rtc_clk_UNCONNECTED;
  wire NLW_inst_pl_acpinact_UNCONNECTED;
  wire NLW_inst_pl_clk1_UNCONNECTED;
  wire NLW_inst_pl_clk2_UNCONNECTED;
  wire NLW_inst_pl_clk3_UNCONNECTED;
  wire NLW_inst_pl_fpd_pll_test_fract_clk_sel_n_UNCONNECTED;
  wire NLW_inst_pl_fpd_pll_test_fract_en_n_UNCONNECTED;
  wire NLW_inst_pl_fpd_spare_0_in_UNCONNECTED;
  wire NLW_inst_pl_fpd_spare_1_in_UNCONNECTED;
  wire NLW_inst_pl_fpd_spare_2_in_UNCONNECTED;
  wire NLW_inst_pl_fpd_spare_3_in_UNCONNECTED;
  wire NLW_inst_pl_fpd_spare_4_in_UNCONNECTED;
  wire NLW_inst_pl_lpd_pll_test_fract_clk_sel_n_UNCONNECTED;
  wire NLW_inst_pl_lpd_pll_test_fract_en_n_UNCONNECTED;
  wire NLW_inst_pl_lpd_pll_test_mux_sel_UNCONNECTED;
  wire NLW_inst_pl_lpd_spare_0_in_UNCONNECTED;
  wire NLW_inst_pl_lpd_spare_1_in_UNCONNECTED;
  wire NLW_inst_pl_lpd_spare_2_in_UNCONNECTED;
  wire NLW_inst_pl_lpd_spare_3_in_UNCONNECTED;
  wire NLW_inst_pl_lpd_spare_4_in_UNCONNECTED;
  wire NLW_inst_pl_ps_eventi_UNCONNECTED;
  wire NLW_inst_pl_ps_trace_clk_UNCONNECTED;
  wire NLW_inst_pl_ps_trigack_0_UNCONNECTED;
  wire NLW_inst_pl_ps_trigack_1_UNCONNECTED;
  wire NLW_inst_pl_ps_trigack_2_UNCONNECTED;
  wire NLW_inst_pl_ps_trigack_3_UNCONNECTED;
  wire NLW_inst_pl_ps_trigger_0_UNCONNECTED;
  wire NLW_inst_pl_ps_trigger_1_UNCONNECTED;
  wire NLW_inst_pl_ps_trigger_2_UNCONNECTED;
  wire NLW_inst_pl_ps_trigger_3_UNCONNECTED;
  wire NLW_inst_pl_resetn1_UNCONNECTED;
  wire NLW_inst_pl_resetn2_UNCONNECTED;
  wire NLW_inst_pl_resetn3_UNCONNECTED;
  wire NLW_inst_pmu_aib_afifm_fpd_req_UNCONNECTED;
  wire NLW_inst_pmu_aib_afifm_lpd_req_UNCONNECTED;
  wire NLW_inst_ps_pl_evento_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_aib_axi_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ams_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_apm_fpd_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_apu_exterr_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_apu_l2err_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_apu_regs_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_atb_err_lpd_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_can0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_can1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_clkmon_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_csu_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_csu_dma_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_csu_pmu_wdt_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ddr_ss_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_dpdma_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_dport_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_efuse_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_enet0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_enet0_wake_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_enet1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_enet1_wake_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_enet2_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_enet2_wake_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_enet3_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_enet3_wake_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_fp_wdt_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_fpd_apb_int_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_fpd_atb_error_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_gpio_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_gpu_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_i2c0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_i2c1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_intf_fpd_smmu_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_intf_ppd_cci_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ipi_channel0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ipi_channel1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ipi_channel10_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ipi_channel2_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ipi_channel7_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ipi_channel8_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ipi_channel9_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_lp_wdt_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_lpd_apb_intr_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_lpd_apm_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_nand_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ocm_error_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_pcie_dma_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_pcie_legacy_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_pcie_msc_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_qspi_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_r5_core0_ecc_error_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_r5_core1_ecc_error_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_rtc_alaram_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_rtc_seconds_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_sata_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_sdio0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_sdio0_wake_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_sdio1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_sdio1_wake_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_spi0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_spi1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc0_0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc0_1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc0_2_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc1_0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc1_1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc1_2_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc2_0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc2_1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc2_2_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc3_0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc3_1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_ttc3_2_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_uart0_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_uart1_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_usb3_0_otg_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_usb3_1_otg_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_xmpu_fpd_UNCONNECTED;
  wire NLW_inst_ps_pl_irq_xmpu_lpd_UNCONNECTED;
  wire NLW_inst_ps_pl_tracectl_UNCONNECTED;
  wire NLW_inst_ps_pl_trigack_0_UNCONNECTED;
  wire NLW_inst_ps_pl_trigack_1_UNCONNECTED;
  wire NLW_inst_ps_pl_trigack_2_UNCONNECTED;
  wire NLW_inst_ps_pl_trigack_3_UNCONNECTED;
  wire NLW_inst_ps_pl_trigger_0_UNCONNECTED;
  wire NLW_inst_ps_pl_trigger_1_UNCONNECTED;
  wire NLW_inst_ps_pl_trigger_2_UNCONNECTED;
  wire NLW_inst_ps_pl_trigger_3_UNCONNECTED;
  wire NLW_inst_rpu_eventi0_UNCONNECTED;
  wire NLW_inst_rpu_eventi1_UNCONNECTED;
  wire NLW_inst_rpu_evento0_UNCONNECTED;
  wire NLW_inst_rpu_evento1_UNCONNECTED;
  wire NLW_inst_sacefpd_aclk_UNCONNECTED;
  wire NLW_inst_sacefpd_acready_UNCONNECTED;
  wire NLW_inst_sacefpd_acvalid_UNCONNECTED;
  wire NLW_inst_sacefpd_arlock_UNCONNECTED;
  wire NLW_inst_sacefpd_arready_UNCONNECTED;
  wire NLW_inst_sacefpd_arvalid_UNCONNECTED;
  wire NLW_inst_sacefpd_awlock_UNCONNECTED;
  wire NLW_inst_sacefpd_awready_UNCONNECTED;
  wire NLW_inst_sacefpd_awvalid_UNCONNECTED;
  wire NLW_inst_sacefpd_bready_UNCONNECTED;
  wire NLW_inst_sacefpd_buser_UNCONNECTED;
  wire NLW_inst_sacefpd_bvalid_UNCONNECTED;
  wire NLW_inst_sacefpd_cdlast_UNCONNECTED;
  wire NLW_inst_sacefpd_cdready_UNCONNECTED;
  wire NLW_inst_sacefpd_cdvalid_UNCONNECTED;
  wire NLW_inst_sacefpd_crready_UNCONNECTED;
  wire NLW_inst_sacefpd_crvalid_UNCONNECTED;
  wire NLW_inst_sacefpd_rack_UNCONNECTED;
  wire NLW_inst_sacefpd_rlast_UNCONNECTED;
  wire NLW_inst_sacefpd_rready_UNCONNECTED;
  wire NLW_inst_sacefpd_ruser_UNCONNECTED;
  wire NLW_inst_sacefpd_rvalid_UNCONNECTED;
  wire NLW_inst_sacefpd_wack_UNCONNECTED;
  wire NLW_inst_sacefpd_wlast_UNCONNECTED;
  wire NLW_inst_sacefpd_wready_UNCONNECTED;
  wire NLW_inst_sacefpd_wuser_UNCONNECTED;
  wire NLW_inst_sacefpd_wvalid_UNCONNECTED;
  wire NLW_inst_saxi_lpd_aclk_UNCONNECTED;
  wire NLW_inst_saxi_lpd_rclk_UNCONNECTED;
  wire NLW_inst_saxi_lpd_wclk_UNCONNECTED;
  wire NLW_inst_saxiacp_arlock_UNCONNECTED;
  wire NLW_inst_saxiacp_arready_UNCONNECTED;
  wire NLW_inst_saxiacp_arvalid_UNCONNECTED;
  wire NLW_inst_saxiacp_awlock_UNCONNECTED;
  wire NLW_inst_saxiacp_awready_UNCONNECTED;
  wire NLW_inst_saxiacp_awvalid_UNCONNECTED;
  wire NLW_inst_saxiacp_bready_UNCONNECTED;
  wire NLW_inst_saxiacp_bvalid_UNCONNECTED;
  wire NLW_inst_saxiacp_fpd_aclk_UNCONNECTED;
  wire NLW_inst_saxiacp_rlast_UNCONNECTED;
  wire NLW_inst_saxiacp_rready_UNCONNECTED;
  wire NLW_inst_saxiacp_rvalid_UNCONNECTED;
  wire NLW_inst_saxiacp_wlast_UNCONNECTED;
  wire NLW_inst_saxiacp_wready_UNCONNECTED;
  wire NLW_inst_saxiacp_wvalid_UNCONNECTED;
  wire NLW_inst_saxigp0_arlock_UNCONNECTED;
  wire NLW_inst_saxigp0_arready_UNCONNECTED;
  wire NLW_inst_saxigp0_aruser_UNCONNECTED;
  wire NLW_inst_saxigp0_arvalid_UNCONNECTED;
  wire NLW_inst_saxigp0_awlock_UNCONNECTED;
  wire NLW_inst_saxigp0_awready_UNCONNECTED;
  wire NLW_inst_saxigp0_awuser_UNCONNECTED;
  wire NLW_inst_saxigp0_awvalid_UNCONNECTED;
  wire NLW_inst_saxigp0_bready_UNCONNECTED;
  wire NLW_inst_saxigp0_bvalid_UNCONNECTED;
  wire NLW_inst_saxigp0_rlast_UNCONNECTED;
  wire NLW_inst_saxigp0_rready_UNCONNECTED;
  wire NLW_inst_saxigp0_rvalid_UNCONNECTED;
  wire NLW_inst_saxigp0_wlast_UNCONNECTED;
  wire NLW_inst_saxigp0_wready_UNCONNECTED;
  wire NLW_inst_saxigp0_wvalid_UNCONNECTED;
  wire NLW_inst_saxigp1_arlock_UNCONNECTED;
  wire NLW_inst_saxigp1_arready_UNCONNECTED;
  wire NLW_inst_saxigp1_aruser_UNCONNECTED;
  wire NLW_inst_saxigp1_arvalid_UNCONNECTED;
  wire NLW_inst_saxigp1_awlock_UNCONNECTED;
  wire NLW_inst_saxigp1_awready_UNCONNECTED;
  wire NLW_inst_saxigp1_awuser_UNCONNECTED;
  wire NLW_inst_saxigp1_awvalid_UNCONNECTED;
  wire NLW_inst_saxigp1_bready_UNCONNECTED;
  wire NLW_inst_saxigp1_bvalid_UNCONNECTED;
  wire NLW_inst_saxigp1_rlast_UNCONNECTED;
  wire NLW_inst_saxigp1_rready_UNCONNECTED;
  wire NLW_inst_saxigp1_rvalid_UNCONNECTED;
  wire NLW_inst_saxigp1_wlast_UNCONNECTED;
  wire NLW_inst_saxigp1_wready_UNCONNECTED;
  wire NLW_inst_saxigp1_wvalid_UNCONNECTED;
  wire NLW_inst_saxigp2_arlock_UNCONNECTED;
  wire NLW_inst_saxigp2_arready_UNCONNECTED;
  wire NLW_inst_saxigp2_aruser_UNCONNECTED;
  wire NLW_inst_saxigp2_arvalid_UNCONNECTED;
  wire NLW_inst_saxigp2_awlock_UNCONNECTED;
  wire NLW_inst_saxigp2_awready_UNCONNECTED;
  wire NLW_inst_saxigp2_awuser_UNCONNECTED;
  wire NLW_inst_saxigp2_awvalid_UNCONNECTED;
  wire NLW_inst_saxigp2_bready_UNCONNECTED;
  wire NLW_inst_saxigp2_bvalid_UNCONNECTED;
  wire NLW_inst_saxigp2_rlast_UNCONNECTED;
  wire NLW_inst_saxigp2_rready_UNCONNECTED;
  wire NLW_inst_saxigp2_rvalid_UNCONNECTED;
  wire NLW_inst_saxigp2_wlast_UNCONNECTED;
  wire NLW_inst_saxigp2_wready_UNCONNECTED;
  wire NLW_inst_saxigp2_wvalid_UNCONNECTED;
  wire NLW_inst_saxigp3_arlock_UNCONNECTED;
  wire NLW_inst_saxigp3_arready_UNCONNECTED;
  wire NLW_inst_saxigp3_aruser_UNCONNECTED;
  wire NLW_inst_saxigp3_arvalid_UNCONNECTED;
  wire NLW_inst_saxigp3_awlock_UNCONNECTED;
  wire NLW_inst_saxigp3_awready_UNCONNECTED;
  wire NLW_inst_saxigp3_awuser_UNCONNECTED;
  wire NLW_inst_saxigp3_awvalid_UNCONNECTED;
  wire NLW_inst_saxigp3_bready_UNCONNECTED;
  wire NLW_inst_saxigp3_bvalid_UNCONNECTED;
  wire NLW_inst_saxigp3_rlast_UNCONNECTED;
  wire NLW_inst_saxigp3_rready_UNCONNECTED;
  wire NLW_inst_saxigp3_rvalid_UNCONNECTED;
  wire NLW_inst_saxigp3_wlast_UNCONNECTED;
  wire NLW_inst_saxigp3_wready_UNCONNECTED;
  wire NLW_inst_saxigp3_wvalid_UNCONNECTED;
  wire NLW_inst_saxigp4_arlock_UNCONNECTED;
  wire NLW_inst_saxigp4_arready_UNCONNECTED;
  wire NLW_inst_saxigp4_aruser_UNCONNECTED;
  wire NLW_inst_saxigp4_arvalid_UNCONNECTED;
  wire NLW_inst_saxigp4_awlock_UNCONNECTED;
  wire NLW_inst_saxigp4_awready_UNCONNECTED;
  wire NLW_inst_saxigp4_awuser_UNCONNECTED;
  wire NLW_inst_saxigp4_awvalid_UNCONNECTED;
  wire NLW_inst_saxigp4_bready_UNCONNECTED;
  wire NLW_inst_saxigp4_bvalid_UNCONNECTED;
  wire NLW_inst_saxigp4_rlast_UNCONNECTED;
  wire NLW_inst_saxigp4_rready_UNCONNECTED;
  wire NLW_inst_saxigp4_rvalid_UNCONNECTED;
  wire NLW_inst_saxigp4_wlast_UNCONNECTED;
  wire NLW_inst_saxigp4_wready_UNCONNECTED;
  wire NLW_inst_saxigp4_wvalid_UNCONNECTED;
  wire NLW_inst_saxigp5_arlock_UNCONNECTED;
  wire NLW_inst_saxigp5_arready_UNCONNECTED;
  wire NLW_inst_saxigp5_aruser_UNCONNECTED;
  wire NLW_inst_saxigp5_arvalid_UNCONNECTED;
  wire NLW_inst_saxigp5_awlock_UNCONNECTED;
  wire NLW_inst_saxigp5_awready_UNCONNECTED;
  wire NLW_inst_saxigp5_awuser_UNCONNECTED;
  wire NLW_inst_saxigp5_awvalid_UNCONNECTED;
  wire NLW_inst_saxigp5_bready_UNCONNECTED;
  wire NLW_inst_saxigp5_bvalid_UNCONNECTED;
  wire NLW_inst_saxigp5_rlast_UNCONNECTED;
  wire NLW_inst_saxigp5_rready_UNCONNECTED;
  wire NLW_inst_saxigp5_rvalid_UNCONNECTED;
  wire NLW_inst_saxigp5_wlast_UNCONNECTED;
  wire NLW_inst_saxigp5_wready_UNCONNECTED;
  wire NLW_inst_saxigp5_wvalid_UNCONNECTED;
  wire NLW_inst_saxigp6_arlock_UNCONNECTED;
  wire NLW_inst_saxigp6_arready_UNCONNECTED;
  wire NLW_inst_saxigp6_aruser_UNCONNECTED;
  wire NLW_inst_saxigp6_arvalid_UNCONNECTED;
  wire NLW_inst_saxigp6_awlock_UNCONNECTED;
  wire NLW_inst_saxigp6_awready_UNCONNECTED;
  wire NLW_inst_saxigp6_awuser_UNCONNECTED;
  wire NLW_inst_saxigp6_awvalid_UNCONNECTED;
  wire NLW_inst_saxigp6_bready_UNCONNECTED;
  wire NLW_inst_saxigp6_bvalid_UNCONNECTED;
  wire NLW_inst_saxigp6_rlast_UNCONNECTED;
  wire NLW_inst_saxigp6_rready_UNCONNECTED;
  wire NLW_inst_saxigp6_rvalid_UNCONNECTED;
  wire NLW_inst_saxigp6_wlast_UNCONNECTED;
  wire NLW_inst_saxigp6_wready_UNCONNECTED;
  wire NLW_inst_saxigp6_wvalid_UNCONNECTED;
  wire NLW_inst_saxihp0_fpd_aclk_UNCONNECTED;
  wire NLW_inst_saxihp0_fpd_rclk_UNCONNECTED;
  wire NLW_inst_saxihp0_fpd_wclk_UNCONNECTED;
  wire NLW_inst_saxihp1_fpd_aclk_UNCONNECTED;
  wire NLW_inst_saxihp1_fpd_rclk_UNCONNECTED;
  wire NLW_inst_saxihp1_fpd_wclk_UNCONNECTED;
  wire NLW_inst_saxihp2_fpd_aclk_UNCONNECTED;
  wire NLW_inst_saxihp2_fpd_rclk_UNCONNECTED;
  wire NLW_inst_saxihp2_fpd_wclk_UNCONNECTED;
  wire NLW_inst_saxihp3_fpd_aclk_UNCONNECTED;
  wire NLW_inst_saxihp3_fpd_rclk_UNCONNECTED;
  wire NLW_inst_saxihp3_fpd_wclk_UNCONNECTED;
  wire NLW_inst_saxihpc0_fpd_aclk_UNCONNECTED;
  wire NLW_inst_saxihpc0_fpd_rclk_UNCONNECTED;
  wire NLW_inst_saxihpc0_fpd_wclk_UNCONNECTED;
  wire NLW_inst_saxihpc1_fpd_aclk_UNCONNECTED;
  wire NLW_inst_saxihpc1_fpd_rclk_UNCONNECTED;
  wire NLW_inst_saxihpc1_fpd_wclk_UNCONNECTED;
  wire NLW_inst_test_bscan_ac_mode_UNCONNECTED;
  wire NLW_inst_test_bscan_ac_test_UNCONNECTED;
  wire NLW_inst_test_bscan_clockdr_UNCONNECTED;
  wire NLW_inst_test_bscan_en_n_UNCONNECTED;
  wire NLW_inst_test_bscan_extest_UNCONNECTED;
  wire NLW_inst_test_bscan_init_memory_UNCONNECTED;
  wire NLW_inst_test_bscan_intest_UNCONNECTED;
  wire NLW_inst_test_bscan_misr_jtag_load_UNCONNECTED;
  wire NLW_inst_test_bscan_mode_c_UNCONNECTED;
  wire NLW_inst_test_bscan_reset_tap_b_UNCONNECTED;
  wire NLW_inst_test_bscan_shiftdr_UNCONNECTED;
  wire NLW_inst_test_bscan_tdi_UNCONNECTED;
  wire NLW_inst_test_bscan_tdo_UNCONNECTED;
  wire NLW_inst_test_bscan_updatedr_UNCONNECTED;
  wire NLW_inst_test_char_mode_fpd_n_UNCONNECTED;
  wire NLW_inst_test_char_mode_lpd_n_UNCONNECTED;
  wire NLW_inst_test_convst_UNCONNECTED;
  wire NLW_inst_test_dclk_UNCONNECTED;
  wire NLW_inst_test_ddr2pl_dcd_skewout_UNCONNECTED;
  wire NLW_inst_test_den_UNCONNECTED;
  wire NLW_inst_test_drdy_UNCONNECTED;
  wire NLW_inst_test_dwe_UNCONNECTED;
  wire NLW_inst_test_pl2ddr_dcd_sample_pulse_UNCONNECTED;
  wire NLW_inst_test_pl_scan_chopper_si_UNCONNECTED;
  wire NLW_inst_test_pl_scan_chopper_so_UNCONNECTED;
  wire NLW_inst_test_pl_scan_chopper_trig_UNCONNECTED;
  wire NLW_inst_test_pl_scan_clk0_UNCONNECTED;
  wire NLW_inst_test_pl_scan_clk1_UNCONNECTED;
  wire NLW_inst_test_pl_scan_edt_clk_UNCONNECTED;
  wire NLW_inst_test_pl_scan_edt_in_apu_UNCONNECTED;
  wire NLW_inst_test_pl_scan_edt_in_cpu_UNCONNECTED;
  wire NLW_inst_test_pl_scan_edt_out_apu_UNCONNECTED;
  wire NLW_inst_test_pl_scan_edt_out_cpu0_UNCONNECTED;
  wire NLW_inst_test_pl_scan_edt_out_cpu1_UNCONNECTED;
  wire NLW_inst_test_pl_scan_edt_out_cpu2_UNCONNECTED;
  wire NLW_inst_test_pl_scan_edt_out_cpu3_UNCONNECTED;
  wire NLW_inst_test_pl_scan_edt_update_UNCONNECTED;
  wire NLW_inst_test_pl_scan_pll_reset_UNCONNECTED;
  wire NLW_inst_test_pl_scan_reset_n_UNCONNECTED;
  wire NLW_inst_test_pl_scan_slcr_config_clk_UNCONNECTED;
  wire NLW_inst_test_pl_scan_slcr_config_rstn_UNCONNECTED;
  wire NLW_inst_test_pl_scan_slcr_config_si_UNCONNECTED;
  wire NLW_inst_test_pl_scan_slcr_config_so_UNCONNECTED;
  wire NLW_inst_test_pl_scan_spare_in0_UNCONNECTED;
  wire NLW_inst_test_pl_scan_spare_in1_UNCONNECTED;
  wire NLW_inst_test_pl_scan_spare_in2_UNCONNECTED;
  wire NLW_inst_test_pl_scan_spare_out0_UNCONNECTED;
  wire NLW_inst_test_pl_scan_spare_out1_UNCONNECTED;
  wire NLW_inst_test_pl_scan_wrap_clk_UNCONNECTED;
  wire NLW_inst_test_pl_scan_wrap_ishift_UNCONNECTED;
  wire NLW_inst_test_pl_scan_wrap_oshift_UNCONNECTED;
  wire NLW_inst_test_pl_scanenable_UNCONNECTED;
  wire NLW_inst_test_pl_scanenable_slcr_en_UNCONNECTED;
  wire NLW_inst_test_usb0_funcmux_0_n_UNCONNECTED;
  wire NLW_inst_test_usb0_scanmux_0_n_UNCONNECTED;
  wire NLW_inst_test_usb1_funcmux_0_n_UNCONNECTED;
  wire NLW_inst_test_usb1_scanmux_0_n_UNCONNECTED;
  wire NLW_inst_trace_clk_out_UNCONNECTED;
  wire NLW_inst_tst_rtc_calibreg_we_UNCONNECTED;
  wire NLW_inst_tst_rtc_clk_UNCONNECTED;
  wire NLW_inst_tst_rtc_disable_bat_op_UNCONNECTED;
  wire NLW_inst_tst_rtc_osc_clk_out_UNCONNECTED;
  wire NLW_inst_tst_rtc_osc_cntrl_we_UNCONNECTED;
  wire NLW_inst_tst_rtc_sec_reload_UNCONNECTED;
  wire NLW_inst_tst_rtc_seconds_raw_int_UNCONNECTED;
  wire NLW_inst_tst_rtc_testclock_select_n_UNCONNECTED;
  wire NLW_inst_tst_rtc_testmode_n_UNCONNECTED;
  wire NLW_inst_tst_rtc_timesetreg_we_UNCONNECTED;
  wire [7:0]NLW_inst_adma2pl_cack_UNCONNECTED;
  wire [7:0]NLW_inst_adma2pl_tvld_UNCONNECTED;
  wire [7:0]NLW_inst_adma_fci_clk_UNCONNECTED;
  wire [7:0]NLW_inst_dp_live_gfx_alpha_in_UNCONNECTED;
  wire [35:0]NLW_inst_dp_live_gfx_pixel1_in_UNCONNECTED;
  wire [35:0]NLW_inst_dp_live_video_in_pixel1_UNCONNECTED;
  wire [31:0]NLW_inst_dp_m_axis_mixed_audio_tdata_UNCONNECTED;
  wire [31:0]NLW_inst_dp_s_axis_audio_tdata_UNCONNECTED;
  wire [35:0]NLW_inst_dp_video_out_pixel1_UNCONNECTED;
  wire [1:0]NLW_inst_emio_enet0_dma_bus_width_UNCONNECTED;
  wire [93:0]NLW_inst_emio_enet0_enet_tsu_timer_cnt_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet0_gmii_rxd_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet0_gmii_txd_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet0_rx_w_data_UNCONNECTED;
  wire [44:0]NLW_inst_emio_enet0_rx_w_status_UNCONNECTED;
  wire [2:0]NLW_inst_emio_enet0_speed_mode_UNCONNECTED;
  wire [1:0]NLW_inst_emio_enet0_tsu_inc_ctrl_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet0_tx_r_data_UNCONNECTED;
  wire [3:0]NLW_inst_emio_enet0_tx_r_status_UNCONNECTED;
  wire [1:0]NLW_inst_emio_enet1_dma_bus_width_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet1_gmii_rxd_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet1_gmii_txd_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet1_rx_w_data_UNCONNECTED;
  wire [44:0]NLW_inst_emio_enet1_rx_w_status_UNCONNECTED;
  wire [2:0]NLW_inst_emio_enet1_speed_mode_UNCONNECTED;
  wire [1:0]NLW_inst_emio_enet1_tsu_inc_ctrl_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet1_tx_r_data_UNCONNECTED;
  wire [3:0]NLW_inst_emio_enet1_tx_r_status_UNCONNECTED;
  wire [1:0]NLW_inst_emio_enet2_dma_bus_width_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet2_gmii_rxd_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet2_gmii_txd_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet2_rx_w_data_UNCONNECTED;
  wire [44:0]NLW_inst_emio_enet2_rx_w_status_UNCONNECTED;
  wire [2:0]NLW_inst_emio_enet2_speed_mode_UNCONNECTED;
  wire [1:0]NLW_inst_emio_enet2_tsu_inc_ctrl_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet2_tx_r_data_UNCONNECTED;
  wire [3:0]NLW_inst_emio_enet2_tx_r_status_UNCONNECTED;
  wire [1:0]NLW_inst_emio_enet3_dma_bus_width_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet3_gmii_rxd_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet3_gmii_txd_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet3_rx_w_data_UNCONNECTED;
  wire [44:0]NLW_inst_emio_enet3_rx_w_status_UNCONNECTED;
  wire [2:0]NLW_inst_emio_enet3_speed_mode_UNCONNECTED;
  wire [1:0]NLW_inst_emio_enet3_tsu_inc_ctrl_UNCONNECTED;
  wire [7:0]NLW_inst_emio_enet3_tx_r_data_UNCONNECTED;
  wire [3:0]NLW_inst_emio_enet3_tx_r_status_UNCONNECTED;
  wire [37:0]NLW_inst_emio_gpio_t_UNCONNECTED;
  wire [37:0]NLW_inst_emio_gpio_t_n_UNCONNECTED;
  wire [2:0]NLW_inst_emio_sdio0_bus_volt_UNCONNECTED;
  wire [4:0]NLW_inst_emio_sdio0_dataena_UNCONNECTED;
  wire [4:0]NLW_inst_emio_sdio0_datain_UNCONNECTED;
  wire [4:0]NLW_inst_emio_sdio0_dataout_UNCONNECTED;
  wire [2:0]NLW_inst_emio_sdio1_bus_volt_UNCONNECTED;
  wire [3:0]NLW_inst_emio_sdio1_dataena_UNCONNECTED;
  wire [3:0]NLW_inst_emio_sdio1_datain_UNCONNECTED;
  wire [3:0]NLW_inst_emio_sdio1_dataout_UNCONNECTED;
  wire [2:0]NLW_inst_emio_ttc0_clk_i_UNCONNECTED;
  wire [2:0]NLW_inst_emio_ttc0_wave_o_UNCONNECTED;
  wire [2:0]NLW_inst_emio_ttc1_clk_i_UNCONNECTED;
  wire [2:0]NLW_inst_emio_ttc1_wave_o_UNCONNECTED;
  wire [2:0]NLW_inst_emio_ttc2_clk_i_UNCONNECTED;
  wire [2:0]NLW_inst_emio_ttc2_wave_o_UNCONNECTED;
  wire [2:0]NLW_inst_emio_ttc3_clk_i_UNCONNECTED;
  wire [2:0]NLW_inst_emio_ttc3_wave_o_UNCONNECTED;
  wire [1:0]NLW_inst_fmio_char_gem_selection_UNCONNECTED;
  wire [3:0]NLW_inst_fmio_sd0_dll_test_in_n_UNCONNECTED;
  wire [7:0]NLW_inst_fmio_sd0_dll_test_out_UNCONNECTED;
  wire [3:0]NLW_inst_fmio_sd1_dll_test_in_n_UNCONNECTED;
  wire [7:0]NLW_inst_fmio_sd1_dll_test_out_UNCONNECTED;
  wire [31:0]NLW_inst_fpd_pll_test_out_UNCONNECTED;
  wire [31:0]NLW_inst_ftm_gpi_UNCONNECTED;
  wire [31:0]NLW_inst_ftm_gpo_UNCONNECTED;
  wire [7:0]NLW_inst_gdma_perif_cack_UNCONNECTED;
  wire [7:0]NLW_inst_gdma_perif_tvld_UNCONNECTED;
  wire [2:0]NLW_inst_i_afe_TX_LPBK_SEL_UNCONNECTED;
  wire [1:0]NLW_inst_i_afe_TX_ana_if_rate_UNCONNECTED;
  wire [7:0]NLW_inst_i_afe_TX_uphy_txpma_opmode_UNCONNECTED;
  wire [10:0]NLW_inst_i_afe_pll_coarse_code_UNCONNECTED;
  wire [15:0]NLW_inst_i_afe_pll_fbdiv_UNCONNECTED;
  wire [5:0]NLW_inst_i_afe_pll_v2i_code_UNCONNECTED;
  wire [4:0]NLW_inst_i_afe_pll_v2i_prog_UNCONNECTED;
  wire [1:0]NLW_inst_i_afe_rx_uphy_hsclk_division_factor_UNCONNECTED;
  wire [7:0]NLW_inst_i_afe_rx_uphy_restore_calcode_data_UNCONNECTED;
  wire [7:0]NLW_inst_i_afe_rx_uphy_rx_pma_opmode_UNCONNECTED;
  wire [1:0]NLW_inst_i_afe_tx_enable_hsclk_division_UNCONNECTED;
  wire [19:0]NLW_inst_i_afe_tx_hs_symbol_UNCONNECTED;
  wire [1:0]NLW_inst_i_afe_tx_pipe_tx_enable_idle_mode_UNCONNECTED;
  wire [1:0]NLW_inst_i_afe_tx_pipe_tx_enable_lfps_UNCONNECTED;
  wire [31:0]NLW_inst_lpd_pll_test_out_UNCONNECTED;
  wire [39:0]NLW_inst_maxigp0_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp0_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp0_arcache_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp0_arid_UNCONNECTED;
  wire [7:0]NLW_inst_maxigp0_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp0_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp0_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp0_arsize_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp0_aruser_UNCONNECTED;
  wire [39:0]NLW_inst_maxigp0_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp0_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp0_awcache_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp0_awid_UNCONNECTED;
  wire [7:0]NLW_inst_maxigp0_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp0_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp0_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp0_awsize_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp0_awuser_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp0_bid_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp0_bresp_UNCONNECTED;
  wire [127:0]NLW_inst_maxigp0_rdata_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp0_rid_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp0_rresp_UNCONNECTED;
  wire [127:0]NLW_inst_maxigp0_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp0_wstrb_UNCONNECTED;
  wire [39:0]NLW_inst_maxigp1_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp1_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp1_arcache_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp1_arid_UNCONNECTED;
  wire [7:0]NLW_inst_maxigp1_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp1_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp1_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp1_arsize_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp1_aruser_UNCONNECTED;
  wire [39:0]NLW_inst_maxigp1_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp1_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp1_awcache_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp1_awid_UNCONNECTED;
  wire [7:0]NLW_inst_maxigp1_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp1_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp1_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp1_awsize_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp1_awuser_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp1_bid_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp1_bresp_UNCONNECTED;
  wire [127:0]NLW_inst_maxigp1_rdata_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp1_rid_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp1_rresp_UNCONNECTED;
  wire [127:0]NLW_inst_maxigp1_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp1_wstrb_UNCONNECTED;
  wire [39:0]NLW_inst_maxigp2_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp2_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp2_arcache_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp2_arid_UNCONNECTED;
  wire [7:0]NLW_inst_maxigp2_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp2_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp2_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp2_arsize_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp2_aruser_UNCONNECTED;
  wire [39:0]NLW_inst_maxigp2_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp2_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp2_awcache_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp2_awid_UNCONNECTED;
  wire [7:0]NLW_inst_maxigp2_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp2_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp2_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_maxigp2_awsize_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp2_awuser_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp2_bid_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp2_bresp_UNCONNECTED;
  wire [31:0]NLW_inst_maxigp2_rdata_UNCONNECTED;
  wire [15:0]NLW_inst_maxigp2_rid_UNCONNECTED;
  wire [1:0]NLW_inst_maxigp2_rresp_UNCONNECTED;
  wire [31:0]NLW_inst_maxigp2_wdata_UNCONNECTED;
  wire [3:0]NLW_inst_maxigp2_wstrb_UNCONNECTED;
  wire [12:0]NLW_inst_o_afe_pll_dco_count_UNCONNECTED;
  wire [19:0]NLW_inst_o_afe_rx_symbol_UNCONNECTED;
  wire [7:0]NLW_inst_o_afe_rx_uphy_save_calcode_data_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l0_powerdown_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l0_rate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l0_rxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l0_rxdatak_UNCONNECTED;
  wire [2:0]NLW_inst_o_dbg_l0_rxstatus_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l0_sata_corerxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l0_sata_corerxdatavalid_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l0_sata_phyctrlrxrate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l0_sata_phyctrltxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l0_sata_phyctrltxrate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l0_txdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l0_txdatak_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l1_powerdown_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l1_rate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l1_rxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l1_rxdatak_UNCONNECTED;
  wire [2:0]NLW_inst_o_dbg_l1_rxstatus_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l1_sata_corerxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l1_sata_corerxdatavalid_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l1_sata_phyctrlrxrate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l1_sata_phyctrltxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l1_sata_phyctrltxrate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l1_txdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l1_txdatak_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l2_powerdown_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l2_rate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l2_rxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l2_rxdatak_UNCONNECTED;
  wire [2:0]NLW_inst_o_dbg_l2_rxstatus_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l2_sata_corerxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l2_sata_corerxdatavalid_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l2_sata_phyctrlrxrate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l2_sata_phyctrltxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l2_sata_phyctrltxrate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l2_txdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l2_txdatak_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l3_powerdown_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l3_rate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l3_rxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l3_rxdatak_UNCONNECTED;
  wire [2:0]NLW_inst_o_dbg_l3_rxstatus_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l3_sata_corerxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l3_sata_corerxdatavalid_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l3_sata_phyctrlrxrate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l3_sata_phyctrltxdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l3_sata_phyctrltxrate_UNCONNECTED;
  wire [19:0]NLW_inst_o_dbg_l3_txdata_UNCONNECTED;
  wire [1:0]NLW_inst_o_dbg_l3_txdatak_UNCONNECTED;
  wire [7:0]NLW_inst_perif_gdma_clk_UNCONNECTED;
  wire [7:0]NLW_inst_perif_gdma_cvld_UNCONNECTED;
  wire [7:0]NLW_inst_perif_gdma_tack_UNCONNECTED;
  wire [7:0]NLW_inst_pl2adma_cvld_UNCONNECTED;
  wire [7:0]NLW_inst_pl2adma_tack_UNCONNECTED;
  wire [3:0]NLW_inst_pl_clock_stop_UNCONNECTED;
  wire [2:0]NLW_inst_pl_fpd_pll_test_ck_sel_n_UNCONNECTED;
  wire [1:0]NLW_inst_pl_fpd_pll_test_mux_sel_UNCONNECTED;
  wire [3:0]NLW_inst_pl_fpd_pll_test_sel_UNCONNECTED;
  wire [2:0]NLW_inst_pl_lpd_pll_test_ck_sel_n_UNCONNECTED;
  wire [3:0]NLW_inst_pl_lpd_pll_test_sel_UNCONNECTED;
  wire [31:0]NLW_inst_pl_pmu_gpi_UNCONNECTED;
  wire [3:0]NLW_inst_pl_ps_apugic_fiq_UNCONNECTED;
  wire [3:0]NLW_inst_pl_ps_apugic_irq_UNCONNECTED;
  wire [0:0]NLW_inst_pl_ps_irq1_UNCONNECTED;
  wire [2:0]NLW_inst_pll_aux_refclk_fpd_UNCONNECTED;
  wire [1:0]NLW_inst_pll_aux_refclk_lpd_UNCONNECTED;
  wire [3:0]NLW_inst_pmu_error_from_pl_UNCONNECTED;
  wire [46:0]NLW_inst_pmu_error_to_pl_UNCONNECTED;
  wire [31:0]NLW_inst_pmu_pl_gpo_UNCONNECTED;
  wire [7:0]NLW_inst_ps_pl_irq_adma_chan_UNCONNECTED;
  wire [3:0]NLW_inst_ps_pl_irq_apu_comm_UNCONNECTED;
  wire [3:0]NLW_inst_ps_pl_irq_apu_cpumnt_UNCONNECTED;
  wire [3:0]NLW_inst_ps_pl_irq_apu_cti_UNCONNECTED;
  wire [3:0]NLW_inst_ps_pl_irq_apu_pmu_UNCONNECTED;
  wire [7:0]NLW_inst_ps_pl_irq_gdma_chan_UNCONNECTED;
  wire [1:0]NLW_inst_ps_pl_irq_pcie_msi_UNCONNECTED;
  wire [1:0]NLW_inst_ps_pl_irq_rpu_pm_UNCONNECTED;
  wire [3:0]NLW_inst_ps_pl_irq_usb3_0_endpoint_UNCONNECTED;
  wire [1:0]NLW_inst_ps_pl_irq_usb3_0_pmu_wakeup_UNCONNECTED;
  wire [3:0]NLW_inst_ps_pl_irq_usb3_1_endpoint_UNCONNECTED;
  wire [3:0]NLW_inst_ps_pl_standbywfe_UNCONNECTED;
  wire [3:0]NLW_inst_ps_pl_standbywfi_UNCONNECTED;
  wire [31:0]NLW_inst_ps_pl_tracedata_UNCONNECTED;
  wire [3:0]NLW_inst_pstp_pl_clk_UNCONNECTED;
  wire [31:0]NLW_inst_pstp_pl_in_UNCONNECTED;
  wire [31:0]NLW_inst_pstp_pl_out_UNCONNECTED;
  wire [31:0]NLW_inst_pstp_pl_ts_UNCONNECTED;
  wire [43:0]NLW_inst_sacefpd_acaddr_UNCONNECTED;
  wire [2:0]NLW_inst_sacefpd_acprot_UNCONNECTED;
  wire [3:0]NLW_inst_sacefpd_acsnoop_UNCONNECTED;
  wire [43:0]NLW_inst_sacefpd_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_sacefpd_arbar_UNCONNECTED;
  wire [1:0]NLW_inst_sacefpd_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_sacefpd_arcache_UNCONNECTED;
  wire [1:0]NLW_inst_sacefpd_ardomain_UNCONNECTED;
  wire [5:0]NLW_inst_sacefpd_arid_UNCONNECTED;
  wire [7:0]NLW_inst_sacefpd_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_sacefpd_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_sacefpd_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_sacefpd_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_sacefpd_arsize_UNCONNECTED;
  wire [3:0]NLW_inst_sacefpd_arsnoop_UNCONNECTED;
  wire [15:0]NLW_inst_sacefpd_aruser_UNCONNECTED;
  wire [43:0]NLW_inst_sacefpd_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_sacefpd_awbar_UNCONNECTED;
  wire [1:0]NLW_inst_sacefpd_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_sacefpd_awcache_UNCONNECTED;
  wire [1:0]NLW_inst_sacefpd_awdomain_UNCONNECTED;
  wire [5:0]NLW_inst_sacefpd_awid_UNCONNECTED;
  wire [7:0]NLW_inst_sacefpd_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_sacefpd_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_sacefpd_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_sacefpd_awregion_UNCONNECTED;
  wire [2:0]NLW_inst_sacefpd_awsize_UNCONNECTED;
  wire [2:0]NLW_inst_sacefpd_awsnoop_UNCONNECTED;
  wire [15:0]NLW_inst_sacefpd_awuser_UNCONNECTED;
  wire [5:0]NLW_inst_sacefpd_bid_UNCONNECTED;
  wire [1:0]NLW_inst_sacefpd_bresp_UNCONNECTED;
  wire [127:0]NLW_inst_sacefpd_cddata_UNCONNECTED;
  wire [4:0]NLW_inst_sacefpd_crresp_UNCONNECTED;
  wire [127:0]NLW_inst_sacefpd_rdata_UNCONNECTED;
  wire [5:0]NLW_inst_sacefpd_rid_UNCONNECTED;
  wire [3:0]NLW_inst_sacefpd_rresp_UNCONNECTED;
  wire [127:0]NLW_inst_sacefpd_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_sacefpd_wstrb_UNCONNECTED;
  wire [39:0]NLW_inst_saxiacp_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxiacp_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxiacp_arcache_UNCONNECTED;
  wire [4:0]NLW_inst_saxiacp_arid_UNCONNECTED;
  wire [7:0]NLW_inst_saxiacp_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxiacp_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxiacp_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxiacp_arsize_UNCONNECTED;
  wire [1:0]NLW_inst_saxiacp_aruser_UNCONNECTED;
  wire [39:0]NLW_inst_saxiacp_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxiacp_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxiacp_awcache_UNCONNECTED;
  wire [4:0]NLW_inst_saxiacp_awid_UNCONNECTED;
  wire [7:0]NLW_inst_saxiacp_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxiacp_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxiacp_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxiacp_awsize_UNCONNECTED;
  wire [1:0]NLW_inst_saxiacp_awuser_UNCONNECTED;
  wire [4:0]NLW_inst_saxiacp_bid_UNCONNECTED;
  wire [1:0]NLW_inst_saxiacp_bresp_UNCONNECTED;
  wire [127:0]NLW_inst_saxiacp_rdata_UNCONNECTED;
  wire [4:0]NLW_inst_saxiacp_rid_UNCONNECTED;
  wire [1:0]NLW_inst_saxiacp_rresp_UNCONNECTED;
  wire [127:0]NLW_inst_saxiacp_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_saxiacp_wstrb_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp0_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp0_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp0_arcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp0_arid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp0_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp0_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp0_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp0_arsize_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp0_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp0_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp0_awcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp0_awid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp0_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp0_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp0_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp0_awsize_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp0_bid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp0_bresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp0_racount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp0_rcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp0_rdata_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp0_rid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp0_rresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp0_wacount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp0_wcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp0_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_saxigp0_wstrb_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp1_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp1_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp1_arcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp1_arid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp1_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp1_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp1_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp1_arsize_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp1_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp1_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp1_awcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp1_awid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp1_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp1_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp1_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp1_awsize_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp1_bid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp1_bresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp1_racount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp1_rcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp1_rdata_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp1_rid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp1_rresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp1_wacount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp1_wcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp1_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_saxigp1_wstrb_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp2_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp2_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp2_arcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp2_arid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp2_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp2_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp2_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp2_arsize_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp2_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp2_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp2_awcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp2_awid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp2_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp2_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp2_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp2_awsize_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp2_bid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp2_bresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp2_racount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp2_rcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp2_rdata_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp2_rid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp2_rresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp2_wacount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp2_wcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp2_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_saxigp2_wstrb_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp3_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp3_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp3_arcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp3_arid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp3_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp3_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp3_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp3_arsize_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp3_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp3_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp3_awcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp3_awid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp3_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp3_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp3_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp3_awsize_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp3_bid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp3_bresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp3_racount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp3_rcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp3_rdata_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp3_rid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp3_rresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp3_wacount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp3_wcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp3_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_saxigp3_wstrb_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp4_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp4_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp4_arcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp4_arid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp4_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp4_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp4_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp4_arsize_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp4_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp4_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp4_awcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp4_awid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp4_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp4_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp4_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp4_awsize_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp4_bid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp4_bresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp4_racount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp4_rcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp4_rdata_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp4_rid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp4_rresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp4_wacount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp4_wcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp4_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_saxigp4_wstrb_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp5_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp5_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp5_arcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp5_arid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp5_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp5_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp5_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp5_arsize_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp5_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp5_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp5_awcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp5_awid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp5_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp5_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp5_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp5_awsize_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp5_bid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp5_bresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp5_racount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp5_rcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp5_rdata_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp5_rid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp5_rresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp5_wacount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp5_wcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp5_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_saxigp5_wstrb_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp6_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp6_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp6_arcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp6_arid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp6_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp6_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp6_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp6_arsize_UNCONNECTED;
  wire [48:0]NLW_inst_saxigp6_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp6_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp6_awcache_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp6_awid_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp6_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp6_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp6_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_saxigp6_awsize_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp6_bid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp6_bresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp6_racount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp6_rcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp6_rdata_UNCONNECTED;
  wire [5:0]NLW_inst_saxigp6_rid_UNCONNECTED;
  wire [1:0]NLW_inst_saxigp6_rresp_UNCONNECTED;
  wire [3:0]NLW_inst_saxigp6_wacount_UNCONNECTED;
  wire [7:0]NLW_inst_saxigp6_wcount_UNCONNECTED;
  wire [127:0]NLW_inst_saxigp6_wdata_UNCONNECTED;
  wire [15:0]NLW_inst_saxigp6_wstrb_UNCONNECTED;
  wire [59:0]NLW_inst_stm_event_UNCONNECTED;
  wire [31:0]NLW_inst_test_adc2_in_UNCONNECTED;
  wire [3:0]NLW_inst_test_adc_clk_UNCONNECTED;
  wire [31:0]NLW_inst_test_adc_in_UNCONNECTED;
  wire [19:0]NLW_inst_test_adc_out_UNCONNECTED;
  wire [7:0]NLW_inst_test_ams_osc_UNCONNECTED;
  wire [7:0]NLW_inst_test_daddr_UNCONNECTED;
  wire [15:0]NLW_inst_test_db_UNCONNECTED;
  wire [15:0]NLW_inst_test_di_UNCONNECTED;
  wire [15:0]NLW_inst_test_do_UNCONNECTED;
  wire [15:0]NLW_inst_test_mon_data_UNCONNECTED;
  wire [4:0]NLW_inst_test_pl_pll_lock_out_UNCONNECTED;
  wire [3:0]NLW_inst_test_pl_scan_edt_in_ddr_UNCONNECTED;
  wire [9:0]NLW_inst_test_pl_scan_edt_in_fp_UNCONNECTED;
  wire [3:0]NLW_inst_test_pl_scan_edt_in_gpu_UNCONNECTED;
  wire [8:0]NLW_inst_test_pl_scan_edt_in_lp_UNCONNECTED;
  wire [1:0]NLW_inst_test_pl_scan_edt_in_usb3_UNCONNECTED;
  wire [3:0]NLW_inst_test_pl_scan_edt_out_ddr_UNCONNECTED;
  wire [9:0]NLW_inst_test_pl_scan_edt_out_fp_UNCONNECTED;
  wire [3:0]NLW_inst_test_pl_scan_edt_out_gpu_UNCONNECTED;
  wire [8:0]NLW_inst_test_pl_scan_edt_out_lp_UNCONNECTED;
  wire [1:0]NLW_inst_test_pl_scan_edt_out_usb3_UNCONNECTED;
  wire [20:0]NLW_inst_tst_rtc_calibreg_in_UNCONNECTED;
  wire [20:0]NLW_inst_tst_rtc_calibreg_out_UNCONNECTED;
  wire [3:0]NLW_inst_tst_rtc_osc_cntrl_in_UNCONNECTED;
  wire [3:0]NLW_inst_tst_rtc_osc_cntrl_out_UNCONNECTED;
  wire [31:0]NLW_inst_tst_rtc_sec_counter_out_UNCONNECTED;
  wire [15:0]NLW_inst_tst_rtc_tick_counter_out_UNCONNECTED;
  wire [31:0]NLW_inst_tst_rtc_timesetreg_in_UNCONNECTED;
  wire [31:0]NLW_inst_tst_rtc_timesetreg_out_UNCONNECTED;

  (* C_DP_USE_AUDIO = "0" *) 
  (* C_DP_USE_VIDEO = "0" *) 
  (* C_EMIO_GPIO_WIDTH = "38" *) 
  (* C_EN_EMIO_TRACE = "0" *) 
  (* C_EN_FIFO_ENET0 = "0" *) 
  (* C_EN_FIFO_ENET1 = "0" *) 
  (* C_EN_FIFO_ENET2 = "0" *) 
  (* C_EN_FIFO_ENET3 = "0" *) 
  (* C_MAXIGP0_DATA_WIDTH = "128" *) 
  (* C_MAXIGP1_DATA_WIDTH = "128" *) 
  (* C_MAXIGP2_DATA_WIDTH = "32" *) 
  (* C_NUM_F2P_0_INTR_INPUTS = "1" *) 
  (* C_NUM_F2P_1_INTR_INPUTS = "1" *) 
  (* C_NUM_FABRIC_RESETS = "1" *) 
  (* C_PL_CLK0_BUF = "TRUE" *) 
  (* C_PL_CLK1_BUF = "FALSE" *) 
  (* C_PL_CLK2_BUF = "FALSE" *) 
  (* C_PL_CLK3_BUF = "FALSE" *) 
  (* C_SAXIGP0_DATA_WIDTH = "128" *) 
  (* C_SAXIGP1_DATA_WIDTH = "128" *) 
  (* C_SAXIGP2_DATA_WIDTH = "128" *) 
  (* C_SAXIGP3_DATA_WIDTH = "128" *) 
  (* C_SAXIGP4_DATA_WIDTH = "128" *) 
  (* C_SAXIGP5_DATA_WIDTH = "128" *) 
  (* C_SAXIGP6_DATA_WIDTH = "128" *) 
  (* C_SD0_INTERNAL_BUS_WIDTH = "5" *) 
  (* C_SD1_INTERNAL_BUS_WIDTH = "4" *) 
  (* C_TRACE_DATA_WIDTH = "32" *) 
  (* C_TRACE_PIPELINE_WIDTH = "8" *) 
  (* C_USE_DEBUG_TEST = "0" *) 
  (* C_USE_DIFF_RW_CLK_GP0 = "0" *) 
  (* C_USE_DIFF_RW_CLK_GP1 = "0" *) 
  (* C_USE_DIFF_RW_CLK_GP2 = "0" *) 
  (* C_USE_DIFF_RW_CLK_GP3 = "0" *) 
  (* C_USE_DIFF_RW_CLK_GP4 = "0" *) 
  (* C_USE_DIFF_RW_CLK_GP5 = "0" *) 
  (* C_USE_DIFF_RW_CLK_GP6 = "0" *) 
  (* HW_HANDOFF = "design_1_zynq_ultra_ps_e_0_0.hwdef" *) 
  (* PSS_IO = "Signal Name, DiffPair Type, DiffPair Signal,Direction, Site Type, IO Standard, Drive (mA), Slew Rate, Pull Type, IBIS Model, ODT, OUTPUT_IMPEDANCE \nQSPI_X4_SCLK_OUT, , , OUT, PS_MIO0_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_MISO_MO1, , , INOUT, PS_MIO1_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_MO2, , , INOUT, PS_MIO2_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_MO3, , , INOUT, PS_MIO3_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_MOSI_MI0, , , INOUT, PS_MIO4_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_N_SS_OUT, , , OUT, PS_MIO5_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_CLK_FOR_LPBK, , , OUT, PS_MIO6_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nI2C1_SCL_OUT, , , INOUT, PS_MIO16_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nI2C1_SDA_OUT, , , INOUT, PS_MIO17_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUART0_RXD, , , IN, PS_MIO18_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUART0_TXD, , , OUT, PS_MIO19_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUART1_TXD, , , OUT, PS_MIO20_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUART1_RXD, , , IN, PS_MIO21_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nCAN1_PHY_TX, , , OUT, PS_MIO24_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nCAN1_PHY_RX, , , IN, PS_MIO25_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nDPAUX_DP_AUX_DATA_OUT, , , OUT, PS_MIO27_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nDPAUX_DP_HOT_PLUG_DETECT, , , IN, PS_MIO28_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nDPAUX_DP_AUX_DATA_OE, , , OUT, PS_MIO29_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nDPAUX_DP_AUX_DATA_IN, , , IN, PS_MIO30_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_CD_N, , , IN, PS_MIO45_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_DATA_OUT[0], , , INOUT, PS_MIO46_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_DATA_OUT[1], , , INOUT, PS_MIO47_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_DATA_OUT[2], , , INOUT, PS_MIO48_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_DATA_OUT[3], , , INOUT, PS_MIO49_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_CMD_OUT, , , INOUT, PS_MIO50_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_CLK_OUT, , , OUT, PS_MIO51_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_CLK_IN, , , IN, PS_MIO52_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_DIR, , , IN, PS_MIO53_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[2], , , INOUT, PS_MIO54_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_NXT, , , IN, PS_MIO55_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[0], , , INOUT, PS_MIO56_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[1], , , INOUT, PS_MIO57_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_STP, , , OUT, PS_MIO58_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[3], , , INOUT, PS_MIO59_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[4], , , INOUT, PS_MIO60_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[5], , , INOUT, PS_MIO61_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[6], , , INOUT, PS_MIO62_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[7], , , INOUT, PS_MIO63_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TX_CLK, , , OUT, PS_MIO64_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TXD[0], , , OUT, PS_MIO65_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TXD[1], , , OUT, PS_MIO66_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TXD[2], , , OUT, PS_MIO67_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TXD[3], , , OUT, PS_MIO68_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TX_CTL, , , OUT, PS_MIO69_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RX_CLK, , , IN, PS_MIO70_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RXD[0], , , IN, PS_MIO71_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RXD[1], , , IN, PS_MIO72_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RXD[2], , , IN, PS_MIO73_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RXD[3], , , IN, PS_MIO74_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RX_CTL, , , IN, PS_MIO75_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nMDIO3_GEM3_MDC, , , OUT, PS_MIO76_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nMDIO3_GEM3_MDIO_OUT, , , INOUT, PS_MIO77_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nPS_REF_CLK, , , IN, PS_REF_CLK_503, LVCMOS18, 2, SLOW, , PS_MIO_LVCMOS18_S_2,,  \nPS_JTAG_TCK, , , IN, PS_JTAG_TCK_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_JTAG_TDI, , , IN, PS_JTAG_TDI_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_JTAG_TDO, , , OUT, PS_JTAG_TDO_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_JTAG_TMS, , , IN, PS_JTAG_TMS_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_DONE, , , OUT, PS_DONE_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_ERROR_OUT, , , OUT, PS_ERROR_OUT_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_ERROR_STATUS, , , OUT, PS_ERROR_STATUS_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_INIT_B, , , INOUT, PS_INIT_B_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_MODE0, , , IN, PS_MODE0_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_MODE1, , , IN, PS_MODE1_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_MODE2, , , IN, PS_MODE2_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_MODE3, , , IN, PS_MODE3_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_PADI, , , IN, PS_PADI_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_PADO, , , OUT, PS_PADO_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_POR_B, , , IN, PS_POR_B_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_PROG_B, , , IN, PS_PROG_B_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_SRST_B, , , IN, PS_SRST_B_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nDP1_MGTRRXN0, , , IN, PS_MGTRRXN0_505, , , , , ,,  \nDP1_MGTRRXP0, , , IN, PS_MGTRRXP0_505, , , , , ,,  \nDP1_MGTRTXN0, , , OUT, PS_MGTRTXN0_505, , , , , ,,  \nDP1_MGTRTXP0, , , OUT, PS_MGTRTXP0_505, , , , , ,,  \nSATA1_MGTREFCLK1N, , , IN, PS_MGTREFCLK1N_505, , , , , ,,  \nSATA1_MGTREFCLK1P, , , IN, PS_MGTREFCLK1P_505, , , , , ,,  \nDP0_MGTRRXN1, , , IN, PS_MGTRRXN1_505, , , , , ,,  \nDP0_MGTRRXP1, , , IN, PS_MGTRRXP1_505, , , , , ,,  \nDP0_MGTRTXN1, , , OUT, PS_MGTRTXN1_505, , , , , ,,  \nDP0_MGTRTXP1, , , OUT, PS_MGTRTXP1_505, , , , , ,,  \nUSB0_MGTREFCLK2N, , , IN, PS_MGTREFCLK2N_505, , , , , ,,  \nUSB0_MGTREFCLK2P, , , IN, PS_MGTREFCLK2P_505, , , , , ,,  \nUSB0_MGTRRXN2, , , IN, PS_MGTRRXN2_505, , , , , ,,  \nUSB0_MGTRRXP2, , , IN, PS_MGTRRXP2_505, , , , , ,,  \nUSB0_MGTRTXN2, , , OUT, PS_MGTRTXN2_505, , , , , ,,  \nUSB0_MGTRTXP2, , , OUT, PS_MGTRTXP2_505, , , , , ,,  \nDP0_DP1_MGTREFCLK3N, , , IN, PS_MGTREFCLK3N_505, , , , , ,,  \nDP0_DP1_MGTREFCLK3P, , , IN, PS_MGTREFCLK3P_505, , , , , ,,  \nSATA1_MGTRRXN3, , , IN, PS_MGTRRXN3_505, , , , , ,,  \nSATA1_MGTRRXP3, , , IN, PS_MGTRRXP3_505, , , , , ,,  \nSATA1_MGTRTXN3, , , OUT, PS_MGTRTXN3_505, , , , , ,,  \nSATA1_MGTRTXP3, , , OUT, PS_MGTRTXP3_505, , , , , ,, \n DDR4_RAM_RST_N, , , OUT, PS_DDR_RAM_RST_N_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_ACT_N, , , OUT, PS_DDR_ACT_N_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_PARITY, , , OUT, PS_DDR_PARITY_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_ALERT_N, , , IN, PS_DDR_ALERT_N_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_CK0, P, DDR4_CK_N0, OUT, PS_DDR_CK0_504, DDR4, , , ,PS_DDR4_CK_OUT34_P, RTT_NONE, 34\n DDR4_CK_N0, N, DDR4_CK0, OUT, PS_DDR_CK_N0_504, DDR4, , , ,PS_DDR4_CK_OUT34_N, RTT_NONE, 34\n DDR4_CKE0, , , OUT, PS_DDR_CKE0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_CS_N0, , , OUT, PS_DDR_CS_N0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_ODT0, , , OUT, PS_DDR_ODT0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_BG0, , , OUT, PS_DDR_BG0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_BA0, , , OUT, PS_DDR_BA0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_BA1, , , OUT, PS_DDR_BA1_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_ZQ, , , INOUT, PS_DDR_ZQ_504, DDR4, , , ,, , \n DDR4_A0, , , OUT, PS_DDR_A0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A1, , , OUT, PS_DDR_A1_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A2, , , OUT, PS_DDR_A2_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A3, , , OUT, PS_DDR_A3_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A4, , , OUT, PS_DDR_A4_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A5, , , OUT, PS_DDR_A5_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A6, , , OUT, PS_DDR_A6_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A7, , , OUT, PS_DDR_A7_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A8, , , OUT, PS_DDR_A8_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A9, , , OUT, PS_DDR_A9_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A10, , , OUT, PS_DDR_A10_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A11, , , OUT, PS_DDR_A11_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A12, , , OUT, PS_DDR_A12_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A13, , , OUT, PS_DDR_A13_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A14, , , OUT, PS_DDR_A14_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A15, , , OUT, PS_DDR_A15_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_DQS_P0, P, DDR4_DQS_N0, INOUT, PS_DDR_DQS_P0_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P1, P, DDR4_DQS_N1, INOUT, PS_DDR_DQS_P1_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P2, P, DDR4_DQS_N2, INOUT, PS_DDR_DQS_P2_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P3, P, DDR4_DQS_N3, INOUT, PS_DDR_DQS_P3_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P4, P, DDR4_DQS_N4, INOUT, PS_DDR_DQS_P4_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P5, P, DDR4_DQS_N5, INOUT, PS_DDR_DQS_P5_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P6, P, DDR4_DQS_N6, INOUT, PS_DDR_DQS_P6_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P7, P, DDR4_DQS_N7, INOUT, PS_DDR_DQS_P7_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_N0, N, DDR4_DQS_P0, INOUT, PS_DDR_DQS_N0_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N1, N, DDR4_DQS_P1, INOUT, PS_DDR_DQS_N1_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N2, N, DDR4_DQS_P2, INOUT, PS_DDR_DQS_N2_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N3, N, DDR4_DQS_P3, INOUT, PS_DDR_DQS_N3_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N4, N, DDR4_DQS_P4, INOUT, PS_DDR_DQS_N4_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N5, N, DDR4_DQS_P5, INOUT, PS_DDR_DQS_N5_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N6, N, DDR4_DQS_P6, INOUT, PS_DDR_DQS_N6_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N7, N, DDR4_DQS_P7, INOUT, PS_DDR_DQS_N7_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DM0, , , OUT, PS_DDR_DM0_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM1, , , OUT, PS_DDR_DM1_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM2, , , OUT, PS_DDR_DM2_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM3, , , OUT, PS_DDR_DM3_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM4, , , OUT, PS_DDR_DM4_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM5, , , OUT, PS_DDR_DM5_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM6, , , OUT, PS_DDR_DM6_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM7, , , OUT, PS_DDR_DM7_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DQ0, , , INOUT, PS_DDR_DQ0_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ1, , , INOUT, PS_DDR_DQ1_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ2, , , INOUT, PS_DDR_DQ2_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ3, , , INOUT, PS_DDR_DQ3_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ4, , , INOUT, PS_DDR_DQ4_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ5, , , INOUT, PS_DDR_DQ5_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ6, , , INOUT, PS_DDR_DQ6_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ7, , , INOUT, PS_DDR_DQ7_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ8, , , INOUT, PS_DDR_DQ8_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ9, , , INOUT, PS_DDR_DQ9_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ10, , , INOUT, PS_DDR_DQ10_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ11, , , INOUT, PS_DDR_DQ11_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ12, , , INOUT, PS_DDR_DQ12_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ13, , , INOUT, PS_DDR_DQ13_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ14, , , INOUT, PS_DDR_DQ14_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ15, , , INOUT, PS_DDR_DQ15_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ16, , , INOUT, PS_DDR_DQ16_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ17, , , INOUT, PS_DDR_DQ17_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ18, , , INOUT, PS_DDR_DQ18_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ19, , , INOUT, PS_DDR_DQ19_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ20, , , INOUT, PS_DDR_DQ20_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ21, , , INOUT, PS_DDR_DQ21_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ22, , , INOUT, PS_DDR_DQ22_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ23, , , INOUT, PS_DDR_DQ23_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ24, , , INOUT, PS_DDR_DQ24_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ25, , , INOUT, PS_DDR_DQ25_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ26, , , INOUT, PS_DDR_DQ26_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ27, , , INOUT, PS_DDR_DQ27_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ28, , , INOUT, PS_DDR_DQ28_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ29, , , INOUT, PS_DDR_DQ29_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ30, , , INOUT, PS_DDR_DQ30_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ31, , , INOUT, PS_DDR_DQ31_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ32, , , INOUT, PS_DDR_DQ32_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ33, , , INOUT, PS_DDR_DQ33_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ34, , , INOUT, PS_DDR_DQ34_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ35, , , INOUT, PS_DDR_DQ35_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ36, , , INOUT, PS_DDR_DQ36_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ37, , , INOUT, PS_DDR_DQ37_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ38, , , INOUT, PS_DDR_DQ38_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ39, , , INOUT, PS_DDR_DQ39_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ40, , , INOUT, PS_DDR_DQ40_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ41, , , INOUT, PS_DDR_DQ41_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ42, , , INOUT, PS_DDR_DQ42_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ43, , , INOUT, PS_DDR_DQ43_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ44, , , INOUT, PS_DDR_DQ44_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ45, , , INOUT, PS_DDR_DQ45_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ46, , , INOUT, PS_DDR_DQ46_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ47, , , INOUT, PS_DDR_DQ47_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ48, , , INOUT, PS_DDR_DQ48_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ49, , , INOUT, PS_DDR_DQ49_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ50, , , INOUT, PS_DDR_DQ50_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ51, , , INOUT, PS_DDR_DQ51_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ52, , , INOUT, PS_DDR_DQ52_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ53, , , INOUT, PS_DDR_DQ53_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ54, , , INOUT, PS_DDR_DQ54_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ55, , , INOUT, PS_DDR_DQ55_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ56, , , INOUT, PS_DDR_DQ56_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ57, , , INOUT, PS_DDR_DQ57_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ58, , , INOUT, PS_DDR_DQ58_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ59, , , INOUT, PS_DDR_DQ59_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ60, , , INOUT, PS_DDR_DQ60_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ61, , , INOUT, PS_DDR_DQ61_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ62, , , INOUT, PS_DDR_DQ62_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ63, , , INOUT, PS_DDR_DQ63_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34" *) 
  (* PSS_JITTER = "<PSS_EXTERNAL_CLOCKS><EXTERNAL_CLOCK name={PLCLK[0]} clock_external_divide={15} vco_name={IOPLL} vco_freq={3000.000} vco_internal_divide={2}/></PSS_EXTERNAL_CLOCKS>" *) 
  (* PSS_POWER = "<BLOCKTYPE name={PS8}> <PS8><FPD><PROCESSSORS><PROCESSOR name={Cortex A-53} numCores={4} L2Cache={Enable} clockFreq={1200.000000} load={0.5}/><PROCESSOR name={GPU Mali-400 MP} numCores={2} clockFreq={500.000000} load={0.5} /></PROCESSSORS><PLLS><PLL domain={APU} vco={2399.976} /><PLL domain={DDR} vco={2099.979} /><PLL domain={Video} vco={2999.970} /></PLLS><MEMORY memType={DDR4} dataWidth={8} clockFreq={1050.000} readRate={0.5} writeRate={0.5} cmdAddressActivity={0.5} /><SERDES><GT name={PCIe} standard={} lanes={} usageRate={0.5} /><GT name={SATA} standard={SATA3} lanes={1} usageRate={0.5} /><GT name={Display Port} standard={SVGA-60 (800x600)} lanes={2} usageRate={0.5} />clockFreq={60} /><GT name={USB3} standard={USB3.0} lanes={1}usageRate={0.5} /><GT name={SGMII} standard={SGMII} lanes={0} usageRate={0.5} /></SERDES><AFI master={0} slave={0} clockFreq={333.333} usageRate={0.5} /><FPINTERCONNECT clockFreq={525.000000} Bandwidth={Low} /></FPD><LPD><PROCESSSORS><PROCESSOR name={Cortex R-5} usage={Enable} TCM={Enable} OCM={Enable} clockFreq={500.000000} load={0.5}/></PROCESSSORS><PLLS><PLL domain={IO} vco={2999.970} /><PLL domain={RPLL} vco={1499.985} /></PLLS><CSUPMU><Unit name={CSU} usageRate={0.5} clockFreq={180} /><Unit name={PMU} usageRate={0.5} clockFreq={180} /></CSUPMU><GPIO><Bank ioBank={VCC_PSIO0} number={0} io_standard={LVCMOS 1.8V} /><Bank ioBank={VCC_PSIO1} number={0} io_standard={LVCMOS 1.8V} /><Bank ioBank={VCC_PSIO2} number={0} io_standard={LVCMOS 1.8V} /><Bank ioBank={VCC_PSIO3} number={16} io_standard={LVCMOS 3.3V} /></GPIO><IOINTERFACES> <IO name={QSPI} io_standard={} ioBank={VCC_PSIO0} clockFreq={125.000000} inputs={0} outputs={3} inouts={4} usageRate={0.5}/><IO name={NAND 3.1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={USB0} io_standard={} ioBank={VCC_PSIO2} clockFreq={250.000000} inputs={3} outputs={1} inouts={8} usageRate={0.5}/><IO name={USB1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GigabitEth0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GigabitEth1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GigabitEth2} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GigabitEth3} io_standard={} ioBank={VCC_PSIO2} clockFreq={125.000000} inputs={6} outputs={6} inouts={0} usageRate={0.5}/><IO name={GPIO 0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GPIO 1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GPIO 2} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GPIO 3} io_standard={} ioBank={VCC_PSIO3} clockFreq={1} inputs={} outputs={} inouts={16} usageRate={0.5}/><IO name={UART0} io_standard={} ioBank={VCC_PSIO0} clockFreq={100.000000} inputs={1} outputs={1} inouts={0} usageRate={0.5}/><IO name={UART1} io_standard={} ioBank={VCC_PSIO0} clockFreq={100.000000} inputs={1} outputs={1} inouts={0} usageRate={0.5}/><IO name={I2C0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={I2C1} io_standard={} ioBank={VCC_PSIO0} clockFreq={100.000000} inputs={0} outputs={0} inouts={2} usageRate={0.5}/><IO name={SPI0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={SPI1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={CAN0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={CAN1} io_standard={} ioBank={VCC_PSIO0} clockFreq={100.000000} inputs={1} outputs={1} inouts={0} usageRate={0.5}/><IO name={SD0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={SD1} io_standard={} ioBank={VCC_PSIO1} clockFreq={187.500000} inputs={1} outputs={1} inouts={5} usageRate={0.5}/><IO name={Trace} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={TTC0} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={TTC1} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={TTC2} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={TTC3} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={PJTAG} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={DPAUX} io_standard={} ioBank={VCC_PSIO1} clockFreq={} inputs={2} outputs={2} inouts={0} usageRate={0.5}/><IO name={WDT0} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={WDT1} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/></IOINTERFACES><AFI master={0} slave={0} clockFreq={333.333} usageRate={0.5} /><LPINTERCONNECT clockFreq={500.000000} Bandwidth={High} /></LPD></PS8></BLOCKTYPE>/>" *) 
  design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e inst
       (.adma2pl_cack(NLW_inst_adma2pl_cack_UNCONNECTED[7:0]),
        .adma2pl_tvld(NLW_inst_adma2pl_tvld_UNCONNECTED[7:0]),
        .adma_fci_clk(NLW_inst_adma_fci_clk_UNCONNECTED[7:0]),
        .aib_pmu_afifm_fpd_ack(NLW_inst_aib_pmu_afifm_fpd_ack_UNCONNECTED),
        .aib_pmu_afifm_lpd_ack(NLW_inst_aib_pmu_afifm_lpd_ack_UNCONNECTED),
        .dbg_path_fifo_bypass(NLW_inst_dbg_path_fifo_bypass_UNCONNECTED),
        .ddrc_ext_refresh_rank0_req(NLW_inst_ddrc_ext_refresh_rank0_req_UNCONNECTED),
        .ddrc_ext_refresh_rank1_req(NLW_inst_ddrc_ext_refresh_rank1_req_UNCONNECTED),
        .ddrc_refresh_pl_clk(NLW_inst_ddrc_refresh_pl_clk_UNCONNECTED),
        .dp_audio_ref_clk(NLW_inst_dp_audio_ref_clk_UNCONNECTED),
        .dp_aux_data_in(NLW_inst_dp_aux_data_in_UNCONNECTED),
        .dp_aux_data_oe_n(NLW_inst_dp_aux_data_oe_n_UNCONNECTED),
        .dp_aux_data_out(NLW_inst_dp_aux_data_out_UNCONNECTED),
        .dp_external_custom_event1(NLW_inst_dp_external_custom_event1_UNCONNECTED),
        .dp_external_custom_event2(NLW_inst_dp_external_custom_event2_UNCONNECTED),
        .dp_external_vsync_event(NLW_inst_dp_external_vsync_event_UNCONNECTED),
        .dp_hot_plug_detect(NLW_inst_dp_hot_plug_detect_UNCONNECTED),
        .dp_live_gfx_alpha_in(NLW_inst_dp_live_gfx_alpha_in_UNCONNECTED[7:0]),
        .dp_live_gfx_pixel1_in(NLW_inst_dp_live_gfx_pixel1_in_UNCONNECTED[35:0]),
        .dp_live_video_de_out(NLW_inst_dp_live_video_de_out_UNCONNECTED),
        .dp_live_video_in_de(NLW_inst_dp_live_video_in_de_UNCONNECTED),
        .dp_live_video_in_hsync(NLW_inst_dp_live_video_in_hsync_UNCONNECTED),
        .dp_live_video_in_pixel1(NLW_inst_dp_live_video_in_pixel1_UNCONNECTED[35:0]),
        .dp_live_video_in_vsync(NLW_inst_dp_live_video_in_vsync_UNCONNECTED),
        .dp_m_axis_mixed_audio_tdata(NLW_inst_dp_m_axis_mixed_audio_tdata_UNCONNECTED[31:0]),
        .dp_m_axis_mixed_audio_tid(NLW_inst_dp_m_axis_mixed_audio_tid_UNCONNECTED),
        .dp_m_axis_mixed_audio_tready(NLW_inst_dp_m_axis_mixed_audio_tready_UNCONNECTED),
        .dp_m_axis_mixed_audio_tvalid(NLW_inst_dp_m_axis_mixed_audio_tvalid_UNCONNECTED),
        .dp_s_axis_audio_clk(NLW_inst_dp_s_axis_audio_clk_UNCONNECTED),
        .dp_s_axis_audio_tdata(NLW_inst_dp_s_axis_audio_tdata_UNCONNECTED[31:0]),
        .dp_s_axis_audio_tid(NLW_inst_dp_s_axis_audio_tid_UNCONNECTED),
        .dp_s_axis_audio_tready(NLW_inst_dp_s_axis_audio_tready_UNCONNECTED),
        .dp_s_axis_audio_tvalid(NLW_inst_dp_s_axis_audio_tvalid_UNCONNECTED),
        .dp_video_in_clk(NLW_inst_dp_video_in_clk_UNCONNECTED),
        .dp_video_out_hsync(NLW_inst_dp_video_out_hsync_UNCONNECTED),
        .dp_video_out_pixel1(NLW_inst_dp_video_out_pixel1_UNCONNECTED[35:0]),
        .dp_video_out_vsync(NLW_inst_dp_video_out_vsync_UNCONNECTED),
        .dp_video_ref_clk(NLW_inst_dp_video_ref_clk_UNCONNECTED),
        .emio_can0_phy_rx(NLW_inst_emio_can0_phy_rx_UNCONNECTED),
        .emio_can0_phy_tx(NLW_inst_emio_can0_phy_tx_UNCONNECTED),
        .emio_can1_phy_rx(NLW_inst_emio_can1_phy_rx_UNCONNECTED),
        .emio_can1_phy_tx(NLW_inst_emio_can1_phy_tx_UNCONNECTED),
        .emio_enet0_delay_req_rx(NLW_inst_emio_enet0_delay_req_rx_UNCONNECTED),
        .emio_enet0_delay_req_tx(NLW_inst_emio_enet0_delay_req_tx_UNCONNECTED),
        .emio_enet0_dma_bus_width(NLW_inst_emio_enet0_dma_bus_width_UNCONNECTED[1:0]),
        .emio_enet0_dma_tx_end_tog(NLW_inst_emio_enet0_dma_tx_end_tog_UNCONNECTED),
        .emio_enet0_dma_tx_status_tog(NLW_inst_emio_enet0_dma_tx_status_tog_UNCONNECTED),
        .emio_enet0_enet_tsu_timer_cnt(NLW_inst_emio_enet0_enet_tsu_timer_cnt_UNCONNECTED[93:0]),
        .emio_enet0_ext_int_in(NLW_inst_emio_enet0_ext_int_in_UNCONNECTED),
        .emio_enet0_gmii_col(NLW_inst_emio_enet0_gmii_col_UNCONNECTED),
        .emio_enet0_gmii_crs(NLW_inst_emio_enet0_gmii_crs_UNCONNECTED),
        .emio_enet0_gmii_rx_clk(NLW_inst_emio_enet0_gmii_rx_clk_UNCONNECTED),
        .emio_enet0_gmii_rx_dv(NLW_inst_emio_enet0_gmii_rx_dv_UNCONNECTED),
        .emio_enet0_gmii_rx_er(NLW_inst_emio_enet0_gmii_rx_er_UNCONNECTED),
        .emio_enet0_gmii_rxd(NLW_inst_emio_enet0_gmii_rxd_UNCONNECTED[7:0]),
        .emio_enet0_gmii_tx_clk(NLW_inst_emio_enet0_gmii_tx_clk_UNCONNECTED),
        .emio_enet0_gmii_tx_en(NLW_inst_emio_enet0_gmii_tx_en_UNCONNECTED),
        .emio_enet0_gmii_tx_er(NLW_inst_emio_enet0_gmii_tx_er_UNCONNECTED),
        .emio_enet0_gmii_txd(NLW_inst_emio_enet0_gmii_txd_UNCONNECTED[7:0]),
        .emio_enet0_mdio_i(NLW_inst_emio_enet0_mdio_i_UNCONNECTED),
        .emio_enet0_mdio_mdc(NLW_inst_emio_enet0_mdio_mdc_UNCONNECTED),
        .emio_enet0_mdio_o(NLW_inst_emio_enet0_mdio_o_UNCONNECTED),
        .emio_enet0_mdio_t(NLW_inst_emio_enet0_mdio_t_UNCONNECTED),
        .emio_enet0_mdio_t_n(NLW_inst_emio_enet0_mdio_t_n_UNCONNECTED),
        .emio_enet0_pdelay_req_rx(NLW_inst_emio_enet0_pdelay_req_rx_UNCONNECTED),
        .emio_enet0_pdelay_req_tx(NLW_inst_emio_enet0_pdelay_req_tx_UNCONNECTED),
        .emio_enet0_pdelay_resp_rx(NLW_inst_emio_enet0_pdelay_resp_rx_UNCONNECTED),
        .emio_enet0_pdelay_resp_tx(NLW_inst_emio_enet0_pdelay_resp_tx_UNCONNECTED),
        .emio_enet0_rx_sof(NLW_inst_emio_enet0_rx_sof_UNCONNECTED),
        .emio_enet0_rx_w_data(NLW_inst_emio_enet0_rx_w_data_UNCONNECTED[7:0]),
        .emio_enet0_rx_w_eop(NLW_inst_emio_enet0_rx_w_eop_UNCONNECTED),
        .emio_enet0_rx_w_err(NLW_inst_emio_enet0_rx_w_err_UNCONNECTED),
        .emio_enet0_rx_w_flush(NLW_inst_emio_enet0_rx_w_flush_UNCONNECTED),
        .emio_enet0_rx_w_overflow(NLW_inst_emio_enet0_rx_w_overflow_UNCONNECTED),
        .emio_enet0_rx_w_sop(NLW_inst_emio_enet0_rx_w_sop_UNCONNECTED),
        .emio_enet0_rx_w_status(NLW_inst_emio_enet0_rx_w_status_UNCONNECTED[44:0]),
        .emio_enet0_rx_w_wr(NLW_inst_emio_enet0_rx_w_wr_UNCONNECTED),
        .emio_enet0_signal_detect(NLW_inst_emio_enet0_signal_detect_UNCONNECTED),
        .emio_enet0_speed_mode(NLW_inst_emio_enet0_speed_mode_UNCONNECTED[2:0]),
        .emio_enet0_sync_frame_rx(NLW_inst_emio_enet0_sync_frame_rx_UNCONNECTED),
        .emio_enet0_sync_frame_tx(NLW_inst_emio_enet0_sync_frame_tx_UNCONNECTED),
        .emio_enet0_tsu_inc_ctrl(NLW_inst_emio_enet0_tsu_inc_ctrl_UNCONNECTED[1:0]),
        .emio_enet0_tsu_timer_cmp_val(NLW_inst_emio_enet0_tsu_timer_cmp_val_UNCONNECTED),
        .emio_enet0_tx_r_control(NLW_inst_emio_enet0_tx_r_control_UNCONNECTED),
        .emio_enet0_tx_r_data(NLW_inst_emio_enet0_tx_r_data_UNCONNECTED[7:0]),
        .emio_enet0_tx_r_data_rdy(NLW_inst_emio_enet0_tx_r_data_rdy_UNCONNECTED),
        .emio_enet0_tx_r_eop(NLW_inst_emio_enet0_tx_r_eop_UNCONNECTED),
        .emio_enet0_tx_r_err(NLW_inst_emio_enet0_tx_r_err_UNCONNECTED),
        .emio_enet0_tx_r_fixed_lat(NLW_inst_emio_enet0_tx_r_fixed_lat_UNCONNECTED),
        .emio_enet0_tx_r_flushed(NLW_inst_emio_enet0_tx_r_flushed_UNCONNECTED),
        .emio_enet0_tx_r_rd(NLW_inst_emio_enet0_tx_r_rd_UNCONNECTED),
        .emio_enet0_tx_r_sop(NLW_inst_emio_enet0_tx_r_sop_UNCONNECTED),
        .emio_enet0_tx_r_status(NLW_inst_emio_enet0_tx_r_status_UNCONNECTED[3:0]),
        .emio_enet0_tx_r_underflow(NLW_inst_emio_enet0_tx_r_underflow_UNCONNECTED),
        .emio_enet0_tx_r_valid(NLW_inst_emio_enet0_tx_r_valid_UNCONNECTED),
        .emio_enet0_tx_sof(NLW_inst_emio_enet0_tx_sof_UNCONNECTED),
        .emio_enet1_delay_req_rx(NLW_inst_emio_enet1_delay_req_rx_UNCONNECTED),
        .emio_enet1_delay_req_tx(NLW_inst_emio_enet1_delay_req_tx_UNCONNECTED),
        .emio_enet1_dma_bus_width(NLW_inst_emio_enet1_dma_bus_width_UNCONNECTED[1:0]),
        .emio_enet1_dma_tx_end_tog(NLW_inst_emio_enet1_dma_tx_end_tog_UNCONNECTED),
        .emio_enet1_dma_tx_status_tog(NLW_inst_emio_enet1_dma_tx_status_tog_UNCONNECTED),
        .emio_enet1_ext_int_in(NLW_inst_emio_enet1_ext_int_in_UNCONNECTED),
        .emio_enet1_gmii_col(NLW_inst_emio_enet1_gmii_col_UNCONNECTED),
        .emio_enet1_gmii_crs(NLW_inst_emio_enet1_gmii_crs_UNCONNECTED),
        .emio_enet1_gmii_rx_clk(NLW_inst_emio_enet1_gmii_rx_clk_UNCONNECTED),
        .emio_enet1_gmii_rx_dv(NLW_inst_emio_enet1_gmii_rx_dv_UNCONNECTED),
        .emio_enet1_gmii_rx_er(NLW_inst_emio_enet1_gmii_rx_er_UNCONNECTED),
        .emio_enet1_gmii_rxd(NLW_inst_emio_enet1_gmii_rxd_UNCONNECTED[7:0]),
        .emio_enet1_gmii_tx_clk(NLW_inst_emio_enet1_gmii_tx_clk_UNCONNECTED),
        .emio_enet1_gmii_tx_en(NLW_inst_emio_enet1_gmii_tx_en_UNCONNECTED),
        .emio_enet1_gmii_tx_er(NLW_inst_emio_enet1_gmii_tx_er_UNCONNECTED),
        .emio_enet1_gmii_txd(NLW_inst_emio_enet1_gmii_txd_UNCONNECTED[7:0]),
        .emio_enet1_mdio_i(NLW_inst_emio_enet1_mdio_i_UNCONNECTED),
        .emio_enet1_mdio_mdc(NLW_inst_emio_enet1_mdio_mdc_UNCONNECTED),
        .emio_enet1_mdio_o(NLW_inst_emio_enet1_mdio_o_UNCONNECTED),
        .emio_enet1_mdio_t(NLW_inst_emio_enet1_mdio_t_UNCONNECTED),
        .emio_enet1_mdio_t_n(NLW_inst_emio_enet1_mdio_t_n_UNCONNECTED),
        .emio_enet1_pdelay_req_rx(NLW_inst_emio_enet1_pdelay_req_rx_UNCONNECTED),
        .emio_enet1_pdelay_req_tx(NLW_inst_emio_enet1_pdelay_req_tx_UNCONNECTED),
        .emio_enet1_pdelay_resp_rx(NLW_inst_emio_enet1_pdelay_resp_rx_UNCONNECTED),
        .emio_enet1_pdelay_resp_tx(NLW_inst_emio_enet1_pdelay_resp_tx_UNCONNECTED),
        .emio_enet1_rx_sof(NLW_inst_emio_enet1_rx_sof_UNCONNECTED),
        .emio_enet1_rx_w_data(NLW_inst_emio_enet1_rx_w_data_UNCONNECTED[7:0]),
        .emio_enet1_rx_w_eop(NLW_inst_emio_enet1_rx_w_eop_UNCONNECTED),
        .emio_enet1_rx_w_err(NLW_inst_emio_enet1_rx_w_err_UNCONNECTED),
        .emio_enet1_rx_w_flush(NLW_inst_emio_enet1_rx_w_flush_UNCONNECTED),
        .emio_enet1_rx_w_overflow(NLW_inst_emio_enet1_rx_w_overflow_UNCONNECTED),
        .emio_enet1_rx_w_sop(NLW_inst_emio_enet1_rx_w_sop_UNCONNECTED),
        .emio_enet1_rx_w_status(NLW_inst_emio_enet1_rx_w_status_UNCONNECTED[44:0]),
        .emio_enet1_rx_w_wr(NLW_inst_emio_enet1_rx_w_wr_UNCONNECTED),
        .emio_enet1_signal_detect(NLW_inst_emio_enet1_signal_detect_UNCONNECTED),
        .emio_enet1_speed_mode(NLW_inst_emio_enet1_speed_mode_UNCONNECTED[2:0]),
        .emio_enet1_sync_frame_rx(NLW_inst_emio_enet1_sync_frame_rx_UNCONNECTED),
        .emio_enet1_sync_frame_tx(NLW_inst_emio_enet1_sync_frame_tx_UNCONNECTED),
        .emio_enet1_tsu_inc_ctrl(NLW_inst_emio_enet1_tsu_inc_ctrl_UNCONNECTED[1:0]),
        .emio_enet1_tsu_timer_cmp_val(NLW_inst_emio_enet1_tsu_timer_cmp_val_UNCONNECTED),
        .emio_enet1_tx_r_control(NLW_inst_emio_enet1_tx_r_control_UNCONNECTED),
        .emio_enet1_tx_r_data(NLW_inst_emio_enet1_tx_r_data_UNCONNECTED[7:0]),
        .emio_enet1_tx_r_data_rdy(NLW_inst_emio_enet1_tx_r_data_rdy_UNCONNECTED),
        .emio_enet1_tx_r_eop(NLW_inst_emio_enet1_tx_r_eop_UNCONNECTED),
        .emio_enet1_tx_r_err(NLW_inst_emio_enet1_tx_r_err_UNCONNECTED),
        .emio_enet1_tx_r_fixed_lat(NLW_inst_emio_enet1_tx_r_fixed_lat_UNCONNECTED),
        .emio_enet1_tx_r_flushed(NLW_inst_emio_enet1_tx_r_flushed_UNCONNECTED),
        .emio_enet1_tx_r_rd(NLW_inst_emio_enet1_tx_r_rd_UNCONNECTED),
        .emio_enet1_tx_r_sop(NLW_inst_emio_enet1_tx_r_sop_UNCONNECTED),
        .emio_enet1_tx_r_status(NLW_inst_emio_enet1_tx_r_status_UNCONNECTED[3:0]),
        .emio_enet1_tx_r_underflow(NLW_inst_emio_enet1_tx_r_underflow_UNCONNECTED),
        .emio_enet1_tx_r_valid(NLW_inst_emio_enet1_tx_r_valid_UNCONNECTED),
        .emio_enet1_tx_sof(NLW_inst_emio_enet1_tx_sof_UNCONNECTED),
        .emio_enet2_delay_req_rx(NLW_inst_emio_enet2_delay_req_rx_UNCONNECTED),
        .emio_enet2_delay_req_tx(NLW_inst_emio_enet2_delay_req_tx_UNCONNECTED),
        .emio_enet2_dma_bus_width(NLW_inst_emio_enet2_dma_bus_width_UNCONNECTED[1:0]),
        .emio_enet2_dma_tx_end_tog(NLW_inst_emio_enet2_dma_tx_end_tog_UNCONNECTED),
        .emio_enet2_dma_tx_status_tog(NLW_inst_emio_enet2_dma_tx_status_tog_UNCONNECTED),
        .emio_enet2_ext_int_in(NLW_inst_emio_enet2_ext_int_in_UNCONNECTED),
        .emio_enet2_gmii_col(NLW_inst_emio_enet2_gmii_col_UNCONNECTED),
        .emio_enet2_gmii_crs(NLW_inst_emio_enet2_gmii_crs_UNCONNECTED),
        .emio_enet2_gmii_rx_clk(NLW_inst_emio_enet2_gmii_rx_clk_UNCONNECTED),
        .emio_enet2_gmii_rx_dv(NLW_inst_emio_enet2_gmii_rx_dv_UNCONNECTED),
        .emio_enet2_gmii_rx_er(NLW_inst_emio_enet2_gmii_rx_er_UNCONNECTED),
        .emio_enet2_gmii_rxd(NLW_inst_emio_enet2_gmii_rxd_UNCONNECTED[7:0]),
        .emio_enet2_gmii_tx_clk(NLW_inst_emio_enet2_gmii_tx_clk_UNCONNECTED),
        .emio_enet2_gmii_tx_en(NLW_inst_emio_enet2_gmii_tx_en_UNCONNECTED),
        .emio_enet2_gmii_tx_er(NLW_inst_emio_enet2_gmii_tx_er_UNCONNECTED),
        .emio_enet2_gmii_txd(NLW_inst_emio_enet2_gmii_txd_UNCONNECTED[7:0]),
        .emio_enet2_mdio_i(NLW_inst_emio_enet2_mdio_i_UNCONNECTED),
        .emio_enet2_mdio_mdc(NLW_inst_emio_enet2_mdio_mdc_UNCONNECTED),
        .emio_enet2_mdio_o(NLW_inst_emio_enet2_mdio_o_UNCONNECTED),
        .emio_enet2_mdio_t(NLW_inst_emio_enet2_mdio_t_UNCONNECTED),
        .emio_enet2_mdio_t_n(NLW_inst_emio_enet2_mdio_t_n_UNCONNECTED),
        .emio_enet2_pdelay_req_rx(NLW_inst_emio_enet2_pdelay_req_rx_UNCONNECTED),
        .emio_enet2_pdelay_req_tx(NLW_inst_emio_enet2_pdelay_req_tx_UNCONNECTED),
        .emio_enet2_pdelay_resp_rx(NLW_inst_emio_enet2_pdelay_resp_rx_UNCONNECTED),
        .emio_enet2_pdelay_resp_tx(NLW_inst_emio_enet2_pdelay_resp_tx_UNCONNECTED),
        .emio_enet2_rx_sof(NLW_inst_emio_enet2_rx_sof_UNCONNECTED),
        .emio_enet2_rx_w_data(NLW_inst_emio_enet2_rx_w_data_UNCONNECTED[7:0]),
        .emio_enet2_rx_w_eop(NLW_inst_emio_enet2_rx_w_eop_UNCONNECTED),
        .emio_enet2_rx_w_err(NLW_inst_emio_enet2_rx_w_err_UNCONNECTED),
        .emio_enet2_rx_w_flush(NLW_inst_emio_enet2_rx_w_flush_UNCONNECTED),
        .emio_enet2_rx_w_overflow(NLW_inst_emio_enet2_rx_w_overflow_UNCONNECTED),
        .emio_enet2_rx_w_sop(NLW_inst_emio_enet2_rx_w_sop_UNCONNECTED),
        .emio_enet2_rx_w_status(NLW_inst_emio_enet2_rx_w_status_UNCONNECTED[44:0]),
        .emio_enet2_rx_w_wr(NLW_inst_emio_enet2_rx_w_wr_UNCONNECTED),
        .emio_enet2_signal_detect(NLW_inst_emio_enet2_signal_detect_UNCONNECTED),
        .emio_enet2_speed_mode(NLW_inst_emio_enet2_speed_mode_UNCONNECTED[2:0]),
        .emio_enet2_sync_frame_rx(NLW_inst_emio_enet2_sync_frame_rx_UNCONNECTED),
        .emio_enet2_sync_frame_tx(NLW_inst_emio_enet2_sync_frame_tx_UNCONNECTED),
        .emio_enet2_tsu_inc_ctrl(NLW_inst_emio_enet2_tsu_inc_ctrl_UNCONNECTED[1:0]),
        .emio_enet2_tsu_timer_cmp_val(NLW_inst_emio_enet2_tsu_timer_cmp_val_UNCONNECTED),
        .emio_enet2_tx_r_control(NLW_inst_emio_enet2_tx_r_control_UNCONNECTED),
        .emio_enet2_tx_r_data(NLW_inst_emio_enet2_tx_r_data_UNCONNECTED[7:0]),
        .emio_enet2_tx_r_data_rdy(NLW_inst_emio_enet2_tx_r_data_rdy_UNCONNECTED),
        .emio_enet2_tx_r_eop(NLW_inst_emio_enet2_tx_r_eop_UNCONNECTED),
        .emio_enet2_tx_r_err(NLW_inst_emio_enet2_tx_r_err_UNCONNECTED),
        .emio_enet2_tx_r_fixed_lat(NLW_inst_emio_enet2_tx_r_fixed_lat_UNCONNECTED),
        .emio_enet2_tx_r_flushed(NLW_inst_emio_enet2_tx_r_flushed_UNCONNECTED),
        .emio_enet2_tx_r_rd(NLW_inst_emio_enet2_tx_r_rd_UNCONNECTED),
        .emio_enet2_tx_r_sop(NLW_inst_emio_enet2_tx_r_sop_UNCONNECTED),
        .emio_enet2_tx_r_status(NLW_inst_emio_enet2_tx_r_status_UNCONNECTED[3:0]),
        .emio_enet2_tx_r_underflow(NLW_inst_emio_enet2_tx_r_underflow_UNCONNECTED),
        .emio_enet2_tx_r_valid(NLW_inst_emio_enet2_tx_r_valid_UNCONNECTED),
        .emio_enet2_tx_sof(NLW_inst_emio_enet2_tx_sof_UNCONNECTED),
        .emio_enet3_delay_req_rx(NLW_inst_emio_enet3_delay_req_rx_UNCONNECTED),
        .emio_enet3_delay_req_tx(NLW_inst_emio_enet3_delay_req_tx_UNCONNECTED),
        .emio_enet3_dma_bus_width(NLW_inst_emio_enet3_dma_bus_width_UNCONNECTED[1:0]),
        .emio_enet3_dma_tx_end_tog(NLW_inst_emio_enet3_dma_tx_end_tog_UNCONNECTED),
        .emio_enet3_dma_tx_status_tog(NLW_inst_emio_enet3_dma_tx_status_tog_UNCONNECTED),
        .emio_enet3_ext_int_in(NLW_inst_emio_enet3_ext_int_in_UNCONNECTED),
        .emio_enet3_gmii_col(NLW_inst_emio_enet3_gmii_col_UNCONNECTED),
        .emio_enet3_gmii_crs(NLW_inst_emio_enet3_gmii_crs_UNCONNECTED),
        .emio_enet3_gmii_rx_clk(NLW_inst_emio_enet3_gmii_rx_clk_UNCONNECTED),
        .emio_enet3_gmii_rx_dv(NLW_inst_emio_enet3_gmii_rx_dv_UNCONNECTED),
        .emio_enet3_gmii_rx_er(NLW_inst_emio_enet3_gmii_rx_er_UNCONNECTED),
        .emio_enet3_gmii_rxd(NLW_inst_emio_enet3_gmii_rxd_UNCONNECTED[7:0]),
        .emio_enet3_gmii_tx_clk(NLW_inst_emio_enet3_gmii_tx_clk_UNCONNECTED),
        .emio_enet3_gmii_tx_en(NLW_inst_emio_enet3_gmii_tx_en_UNCONNECTED),
        .emio_enet3_gmii_tx_er(NLW_inst_emio_enet3_gmii_tx_er_UNCONNECTED),
        .emio_enet3_gmii_txd(NLW_inst_emio_enet3_gmii_txd_UNCONNECTED[7:0]),
        .emio_enet3_mdio_i(NLW_inst_emio_enet3_mdio_i_UNCONNECTED),
        .emio_enet3_mdio_mdc(NLW_inst_emio_enet3_mdio_mdc_UNCONNECTED),
        .emio_enet3_mdio_o(NLW_inst_emio_enet3_mdio_o_UNCONNECTED),
        .emio_enet3_mdio_t(NLW_inst_emio_enet3_mdio_t_UNCONNECTED),
        .emio_enet3_mdio_t_n(NLW_inst_emio_enet3_mdio_t_n_UNCONNECTED),
        .emio_enet3_pdelay_req_rx(NLW_inst_emio_enet3_pdelay_req_rx_UNCONNECTED),
        .emio_enet3_pdelay_req_tx(NLW_inst_emio_enet3_pdelay_req_tx_UNCONNECTED),
        .emio_enet3_pdelay_resp_rx(NLW_inst_emio_enet3_pdelay_resp_rx_UNCONNECTED),
        .emio_enet3_pdelay_resp_tx(NLW_inst_emio_enet3_pdelay_resp_tx_UNCONNECTED),
        .emio_enet3_rx_sof(NLW_inst_emio_enet3_rx_sof_UNCONNECTED),
        .emio_enet3_rx_w_data(NLW_inst_emio_enet3_rx_w_data_UNCONNECTED[7:0]),
        .emio_enet3_rx_w_eop(NLW_inst_emio_enet3_rx_w_eop_UNCONNECTED),
        .emio_enet3_rx_w_err(NLW_inst_emio_enet3_rx_w_err_UNCONNECTED),
        .emio_enet3_rx_w_flush(NLW_inst_emio_enet3_rx_w_flush_UNCONNECTED),
        .emio_enet3_rx_w_overflow(NLW_inst_emio_enet3_rx_w_overflow_UNCONNECTED),
        .emio_enet3_rx_w_sop(NLW_inst_emio_enet3_rx_w_sop_UNCONNECTED),
        .emio_enet3_rx_w_status(NLW_inst_emio_enet3_rx_w_status_UNCONNECTED[44:0]),
        .emio_enet3_rx_w_wr(NLW_inst_emio_enet3_rx_w_wr_UNCONNECTED),
        .emio_enet3_signal_detect(NLW_inst_emio_enet3_signal_detect_UNCONNECTED),
        .emio_enet3_speed_mode(NLW_inst_emio_enet3_speed_mode_UNCONNECTED[2:0]),
        .emio_enet3_sync_frame_rx(NLW_inst_emio_enet3_sync_frame_rx_UNCONNECTED),
        .emio_enet3_sync_frame_tx(NLW_inst_emio_enet3_sync_frame_tx_UNCONNECTED),
        .emio_enet3_tsu_inc_ctrl(NLW_inst_emio_enet3_tsu_inc_ctrl_UNCONNECTED[1:0]),
        .emio_enet3_tsu_timer_cmp_val(NLW_inst_emio_enet3_tsu_timer_cmp_val_UNCONNECTED),
        .emio_enet3_tx_r_control(NLW_inst_emio_enet3_tx_r_control_UNCONNECTED),
        .emio_enet3_tx_r_data(NLW_inst_emio_enet3_tx_r_data_UNCONNECTED[7:0]),
        .emio_enet3_tx_r_data_rdy(NLW_inst_emio_enet3_tx_r_data_rdy_UNCONNECTED),
        .emio_enet3_tx_r_eop(NLW_inst_emio_enet3_tx_r_eop_UNCONNECTED),
        .emio_enet3_tx_r_err(NLW_inst_emio_enet3_tx_r_err_UNCONNECTED),
        .emio_enet3_tx_r_fixed_lat(NLW_inst_emio_enet3_tx_r_fixed_lat_UNCONNECTED),
        .emio_enet3_tx_r_flushed(NLW_inst_emio_enet3_tx_r_flushed_UNCONNECTED),
        .emio_enet3_tx_r_rd(NLW_inst_emio_enet3_tx_r_rd_UNCONNECTED),
        .emio_enet3_tx_r_sop(NLW_inst_emio_enet3_tx_r_sop_UNCONNECTED),
        .emio_enet3_tx_r_status(NLW_inst_emio_enet3_tx_r_status_UNCONNECTED[3:0]),
        .emio_enet3_tx_r_underflow(NLW_inst_emio_enet3_tx_r_underflow_UNCONNECTED),
        .emio_enet3_tx_r_valid(NLW_inst_emio_enet3_tx_r_valid_UNCONNECTED),
        .emio_enet3_tx_sof(NLW_inst_emio_enet3_tx_sof_UNCONNECTED),
        .emio_enet_tsu_clk(NLW_inst_emio_enet_tsu_clk_UNCONNECTED),
        .emio_gpio_i(emio_gpio_i),
        .emio_gpio_o(emio_gpio_o),
        .emio_gpio_t(NLW_inst_emio_gpio_t_UNCONNECTED[37:0]),
        .emio_gpio_t_n(NLW_inst_emio_gpio_t_n_UNCONNECTED[37:0]),
        .emio_hub_port_overcrnt_usb2_0(NLW_inst_emio_hub_port_overcrnt_usb2_0_UNCONNECTED),
        .emio_hub_port_overcrnt_usb2_1(NLW_inst_emio_hub_port_overcrnt_usb2_1_UNCONNECTED),
        .emio_hub_port_overcrnt_usb3_0(NLW_inst_emio_hub_port_overcrnt_usb3_0_UNCONNECTED),
        .emio_hub_port_overcrnt_usb3_1(NLW_inst_emio_hub_port_overcrnt_usb3_1_UNCONNECTED),
        .emio_i2c0_scl_i(NLW_inst_emio_i2c0_scl_i_UNCONNECTED),
        .emio_i2c0_scl_o(NLW_inst_emio_i2c0_scl_o_UNCONNECTED),
        .emio_i2c0_scl_t(NLW_inst_emio_i2c0_scl_t_UNCONNECTED),
        .emio_i2c0_scl_t_n(NLW_inst_emio_i2c0_scl_t_n_UNCONNECTED),
        .emio_i2c0_sda_i(NLW_inst_emio_i2c0_sda_i_UNCONNECTED),
        .emio_i2c0_sda_o(NLW_inst_emio_i2c0_sda_o_UNCONNECTED),
        .emio_i2c0_sda_t(NLW_inst_emio_i2c0_sda_t_UNCONNECTED),
        .emio_i2c0_sda_t_n(NLW_inst_emio_i2c0_sda_t_n_UNCONNECTED),
        .emio_i2c1_scl_i(NLW_inst_emio_i2c1_scl_i_UNCONNECTED),
        .emio_i2c1_scl_o(NLW_inst_emio_i2c1_scl_o_UNCONNECTED),
        .emio_i2c1_scl_t(NLW_inst_emio_i2c1_scl_t_UNCONNECTED),
        .emio_i2c1_scl_t_n(NLW_inst_emio_i2c1_scl_t_n_UNCONNECTED),
        .emio_i2c1_sda_i(NLW_inst_emio_i2c1_sda_i_UNCONNECTED),
        .emio_i2c1_sda_o(NLW_inst_emio_i2c1_sda_o_UNCONNECTED),
        .emio_i2c1_sda_t(NLW_inst_emio_i2c1_sda_t_UNCONNECTED),
        .emio_i2c1_sda_t_n(NLW_inst_emio_i2c1_sda_t_n_UNCONNECTED),
        .emio_sdio0_bus_volt(NLW_inst_emio_sdio0_bus_volt_UNCONNECTED[2:0]),
        .emio_sdio0_buspower(NLW_inst_emio_sdio0_buspower_UNCONNECTED),
        .emio_sdio0_cd_n(NLW_inst_emio_sdio0_cd_n_UNCONNECTED),
        .emio_sdio0_clkout(NLW_inst_emio_sdio0_clkout_UNCONNECTED),
        .emio_sdio0_cmdena(NLW_inst_emio_sdio0_cmdena_UNCONNECTED),
        .emio_sdio0_cmdin(NLW_inst_emio_sdio0_cmdin_UNCONNECTED),
        .emio_sdio0_cmdout(NLW_inst_emio_sdio0_cmdout_UNCONNECTED),
        .emio_sdio0_dataena(NLW_inst_emio_sdio0_dataena_UNCONNECTED[4:0]),
        .emio_sdio0_datain(NLW_inst_emio_sdio0_datain_UNCONNECTED[4:0]),
        .emio_sdio0_dataout(NLW_inst_emio_sdio0_dataout_UNCONNECTED[4:0]),
        .emio_sdio0_fb_clk_in(NLW_inst_emio_sdio0_fb_clk_in_UNCONNECTED),
        .emio_sdio0_ledcontrol(NLW_inst_emio_sdio0_ledcontrol_UNCONNECTED),
        .emio_sdio0_wp(NLW_inst_emio_sdio0_wp_UNCONNECTED),
        .emio_sdio1_bus_volt(NLW_inst_emio_sdio1_bus_volt_UNCONNECTED[2:0]),
        .emio_sdio1_buspower(NLW_inst_emio_sdio1_buspower_UNCONNECTED),
        .emio_sdio1_cd_n(NLW_inst_emio_sdio1_cd_n_UNCONNECTED),
        .emio_sdio1_clkout(NLW_inst_emio_sdio1_clkout_UNCONNECTED),
        .emio_sdio1_cmdena(NLW_inst_emio_sdio1_cmdena_UNCONNECTED),
        .emio_sdio1_cmdin(NLW_inst_emio_sdio1_cmdin_UNCONNECTED),
        .emio_sdio1_cmdout(NLW_inst_emio_sdio1_cmdout_UNCONNECTED),
        .emio_sdio1_dataena(NLW_inst_emio_sdio1_dataena_UNCONNECTED[3:0]),
        .emio_sdio1_datain(NLW_inst_emio_sdio1_datain_UNCONNECTED[3:0]),
        .emio_sdio1_dataout(NLW_inst_emio_sdio1_dataout_UNCONNECTED[3:0]),
        .emio_sdio1_fb_clk_in(NLW_inst_emio_sdio1_fb_clk_in_UNCONNECTED),
        .emio_sdio1_ledcontrol(NLW_inst_emio_sdio1_ledcontrol_UNCONNECTED),
        .emio_sdio1_wp(NLW_inst_emio_sdio1_wp_UNCONNECTED),
        .emio_spi0_m_i(NLW_inst_emio_spi0_m_i_UNCONNECTED),
        .emio_spi0_m_o(NLW_inst_emio_spi0_m_o_UNCONNECTED),
        .emio_spi0_mo_t(NLW_inst_emio_spi0_mo_t_UNCONNECTED),
        .emio_spi0_mo_t_n(NLW_inst_emio_spi0_mo_t_n_UNCONNECTED),
        .emio_spi0_s_i(NLW_inst_emio_spi0_s_i_UNCONNECTED),
        .emio_spi0_s_o(NLW_inst_emio_spi0_s_o_UNCONNECTED),
        .emio_spi0_sclk_i(NLW_inst_emio_spi0_sclk_i_UNCONNECTED),
        .emio_spi0_sclk_o(NLW_inst_emio_spi0_sclk_o_UNCONNECTED),
        .emio_spi0_sclk_t(NLW_inst_emio_spi0_sclk_t_UNCONNECTED),
        .emio_spi0_sclk_t_n(NLW_inst_emio_spi0_sclk_t_n_UNCONNECTED),
        .emio_spi0_so_t(NLW_inst_emio_spi0_so_t_UNCONNECTED),
        .emio_spi0_so_t_n(NLW_inst_emio_spi0_so_t_n_UNCONNECTED),
        .emio_spi0_ss1_o_n(NLW_inst_emio_spi0_ss1_o_n_UNCONNECTED),
        .emio_spi0_ss2_o_n(NLW_inst_emio_spi0_ss2_o_n_UNCONNECTED),
        .emio_spi0_ss_i_n(NLW_inst_emio_spi0_ss_i_n_UNCONNECTED),
        .emio_spi0_ss_n_t(NLW_inst_emio_spi0_ss_n_t_UNCONNECTED),
        .emio_spi0_ss_n_t_n(NLW_inst_emio_spi0_ss_n_t_n_UNCONNECTED),
        .emio_spi0_ss_o_n(NLW_inst_emio_spi0_ss_o_n_UNCONNECTED),
        .emio_spi1_m_i(NLW_inst_emio_spi1_m_i_UNCONNECTED),
        .emio_spi1_m_o(NLW_inst_emio_spi1_m_o_UNCONNECTED),
        .emio_spi1_mo_t(NLW_inst_emio_spi1_mo_t_UNCONNECTED),
        .emio_spi1_mo_t_n(NLW_inst_emio_spi1_mo_t_n_UNCONNECTED),
        .emio_spi1_s_i(NLW_inst_emio_spi1_s_i_UNCONNECTED),
        .emio_spi1_s_o(NLW_inst_emio_spi1_s_o_UNCONNECTED),
        .emio_spi1_sclk_i(NLW_inst_emio_spi1_sclk_i_UNCONNECTED),
        .emio_spi1_sclk_o(NLW_inst_emio_spi1_sclk_o_UNCONNECTED),
        .emio_spi1_sclk_t(NLW_inst_emio_spi1_sclk_t_UNCONNECTED),
        .emio_spi1_sclk_t_n(NLW_inst_emio_spi1_sclk_t_n_UNCONNECTED),
        .emio_spi1_so_t(NLW_inst_emio_spi1_so_t_UNCONNECTED),
        .emio_spi1_so_t_n(NLW_inst_emio_spi1_so_t_n_UNCONNECTED),
        .emio_spi1_ss1_o_n(NLW_inst_emio_spi1_ss1_o_n_UNCONNECTED),
        .emio_spi1_ss2_o_n(NLW_inst_emio_spi1_ss2_o_n_UNCONNECTED),
        .emio_spi1_ss_i_n(NLW_inst_emio_spi1_ss_i_n_UNCONNECTED),
        .emio_spi1_ss_n_t(NLW_inst_emio_spi1_ss_n_t_UNCONNECTED),
        .emio_spi1_ss_n_t_n(NLW_inst_emio_spi1_ss_n_t_n_UNCONNECTED),
        .emio_spi1_ss_o_n(NLW_inst_emio_spi1_ss_o_n_UNCONNECTED),
        .emio_ttc0_clk_i(NLW_inst_emio_ttc0_clk_i_UNCONNECTED[2:0]),
        .emio_ttc0_wave_o(NLW_inst_emio_ttc0_wave_o_UNCONNECTED[2:0]),
        .emio_ttc1_clk_i(NLW_inst_emio_ttc1_clk_i_UNCONNECTED[2:0]),
        .emio_ttc1_wave_o(NLW_inst_emio_ttc1_wave_o_UNCONNECTED[2:0]),
        .emio_ttc2_clk_i(NLW_inst_emio_ttc2_clk_i_UNCONNECTED[2:0]),
        .emio_ttc2_wave_o(NLW_inst_emio_ttc2_wave_o_UNCONNECTED[2:0]),
        .emio_ttc3_clk_i(NLW_inst_emio_ttc3_clk_i_UNCONNECTED[2:0]),
        .emio_ttc3_wave_o(NLW_inst_emio_ttc3_wave_o_UNCONNECTED[2:0]),
        .emio_u2dsport_vbus_ctrl_usb3_0(NLW_inst_emio_u2dsport_vbus_ctrl_usb3_0_UNCONNECTED),
        .emio_u2dsport_vbus_ctrl_usb3_1(NLW_inst_emio_u2dsport_vbus_ctrl_usb3_1_UNCONNECTED),
        .emio_u3dsport_vbus_ctrl_usb3_0(NLW_inst_emio_u3dsport_vbus_ctrl_usb3_0_UNCONNECTED),
        .emio_u3dsport_vbus_ctrl_usb3_1(NLW_inst_emio_u3dsport_vbus_ctrl_usb3_1_UNCONNECTED),
        .emio_uart0_ctsn(NLW_inst_emio_uart0_ctsn_UNCONNECTED),
        .emio_uart0_dcdn(NLW_inst_emio_uart0_dcdn_UNCONNECTED),
        .emio_uart0_dsrn(NLW_inst_emio_uart0_dsrn_UNCONNECTED),
        .emio_uart0_dtrn(NLW_inst_emio_uart0_dtrn_UNCONNECTED),
        .emio_uart0_rin(NLW_inst_emio_uart0_rin_UNCONNECTED),
        .emio_uart0_rtsn(NLW_inst_emio_uart0_rtsn_UNCONNECTED),
        .emio_uart0_rxd(NLW_inst_emio_uart0_rxd_UNCONNECTED),
        .emio_uart0_txd(NLW_inst_emio_uart0_txd_UNCONNECTED),
        .emio_uart1_ctsn(NLW_inst_emio_uart1_ctsn_UNCONNECTED),
        .emio_uart1_dcdn(NLW_inst_emio_uart1_dcdn_UNCONNECTED),
        .emio_uart1_dsrn(NLW_inst_emio_uart1_dsrn_UNCONNECTED),
        .emio_uart1_dtrn(NLW_inst_emio_uart1_dtrn_UNCONNECTED),
        .emio_uart1_rin(NLW_inst_emio_uart1_rin_UNCONNECTED),
        .emio_uart1_rtsn(NLW_inst_emio_uart1_rtsn_UNCONNECTED),
        .emio_uart1_rxd(NLW_inst_emio_uart1_rxd_UNCONNECTED),
        .emio_uart1_txd(NLW_inst_emio_uart1_txd_UNCONNECTED),
        .emio_wdt0_clk_i(NLW_inst_emio_wdt0_clk_i_UNCONNECTED),
        .emio_wdt0_rst_o(NLW_inst_emio_wdt0_rst_o_UNCONNECTED),
        .emio_wdt1_clk_i(NLW_inst_emio_wdt1_clk_i_UNCONNECTED),
        .emio_wdt1_rst_o(NLW_inst_emio_wdt1_rst_o_UNCONNECTED),
        .fmio_char_afifsfpd_test_input(NLW_inst_fmio_char_afifsfpd_test_input_UNCONNECTED),
        .fmio_char_afifsfpd_test_output(NLW_inst_fmio_char_afifsfpd_test_output_UNCONNECTED),
        .fmio_char_afifsfpd_test_select_n(NLW_inst_fmio_char_afifsfpd_test_select_n_UNCONNECTED),
        .fmio_char_afifslpd_test_input(NLW_inst_fmio_char_afifslpd_test_input_UNCONNECTED),
        .fmio_char_afifslpd_test_output(NLW_inst_fmio_char_afifslpd_test_output_UNCONNECTED),
        .fmio_char_afifslpd_test_select_n(NLW_inst_fmio_char_afifslpd_test_select_n_UNCONNECTED),
        .fmio_char_gem_selection(NLW_inst_fmio_char_gem_selection_UNCONNECTED[1:0]),
        .fmio_char_gem_test_input(NLW_inst_fmio_char_gem_test_input_UNCONNECTED),
        .fmio_char_gem_test_output(NLW_inst_fmio_char_gem_test_output_UNCONNECTED),
        .fmio_char_gem_test_select_n(NLW_inst_fmio_char_gem_test_select_n_UNCONNECTED),
        .fmio_gem0_fifo_rx_clk_to_pl_bufg(NLW_inst_fmio_gem0_fifo_rx_clk_to_pl_bufg_UNCONNECTED),
        .fmio_gem0_fifo_tx_clk_to_pl_bufg(NLW_inst_fmio_gem0_fifo_tx_clk_to_pl_bufg_UNCONNECTED),
        .fmio_gem1_fifo_rx_clk_to_pl_bufg(NLW_inst_fmio_gem1_fifo_rx_clk_to_pl_bufg_UNCONNECTED),
        .fmio_gem1_fifo_tx_clk_to_pl_bufg(NLW_inst_fmio_gem1_fifo_tx_clk_to_pl_bufg_UNCONNECTED),
        .fmio_gem2_fifo_rx_clk_to_pl_bufg(NLW_inst_fmio_gem2_fifo_rx_clk_to_pl_bufg_UNCONNECTED),
        .fmio_gem2_fifo_tx_clk_to_pl_bufg(NLW_inst_fmio_gem2_fifo_tx_clk_to_pl_bufg_UNCONNECTED),
        .fmio_gem3_fifo_rx_clk_to_pl_bufg(NLW_inst_fmio_gem3_fifo_rx_clk_to_pl_bufg_UNCONNECTED),
        .fmio_gem3_fifo_tx_clk_to_pl_bufg(NLW_inst_fmio_gem3_fifo_tx_clk_to_pl_bufg_UNCONNECTED),
        .fmio_gem_tsu_clk_from_pl(NLW_inst_fmio_gem_tsu_clk_from_pl_UNCONNECTED),
        .fmio_gem_tsu_clk_to_pl_bufg(NLW_inst_fmio_gem_tsu_clk_to_pl_bufg_UNCONNECTED),
        .fmio_sd0_dll_test_in_n(NLW_inst_fmio_sd0_dll_test_in_n_UNCONNECTED[3:0]),
        .fmio_sd0_dll_test_out(NLW_inst_fmio_sd0_dll_test_out_UNCONNECTED[7:0]),
        .fmio_sd1_dll_test_in_n(NLW_inst_fmio_sd1_dll_test_in_n_UNCONNECTED[3:0]),
        .fmio_sd1_dll_test_out(NLW_inst_fmio_sd1_dll_test_out_UNCONNECTED[7:0]),
        .fmio_test_gem_scanmux_1(NLW_inst_fmio_test_gem_scanmux_1_UNCONNECTED),
        .fmio_test_gem_scanmux_2(NLW_inst_fmio_test_gem_scanmux_2_UNCONNECTED),
        .fmio_test_io_char_scan_clock(NLW_inst_fmio_test_io_char_scan_clock_UNCONNECTED),
        .fmio_test_io_char_scan_in(NLW_inst_fmio_test_io_char_scan_in_UNCONNECTED),
        .fmio_test_io_char_scan_out(NLW_inst_fmio_test_io_char_scan_out_UNCONNECTED),
        .fmio_test_io_char_scan_reset_n(NLW_inst_fmio_test_io_char_scan_reset_n_UNCONNECTED),
        .fmio_test_io_char_scanenable(NLW_inst_fmio_test_io_char_scanenable_UNCONNECTED),
        .fmio_test_qspi_scanmux_1_n(NLW_inst_fmio_test_qspi_scanmux_1_n_UNCONNECTED),
        .fmio_test_sdio_scanmux_1(NLW_inst_fmio_test_sdio_scanmux_1_UNCONNECTED),
        .fmio_test_sdio_scanmux_2(NLW_inst_fmio_test_sdio_scanmux_2_UNCONNECTED),
        .fpd_pl_spare_0_out(NLW_inst_fpd_pl_spare_0_out_UNCONNECTED),
        .fpd_pl_spare_1_out(NLW_inst_fpd_pl_spare_1_out_UNCONNECTED),
        .fpd_pl_spare_2_out(NLW_inst_fpd_pl_spare_2_out_UNCONNECTED),
        .fpd_pl_spare_3_out(NLW_inst_fpd_pl_spare_3_out_UNCONNECTED),
        .fpd_pl_spare_4_out(NLW_inst_fpd_pl_spare_4_out_UNCONNECTED),
        .fpd_pll_test_out(NLW_inst_fpd_pll_test_out_UNCONNECTED[31:0]),
        .ftm_gpi(NLW_inst_ftm_gpi_UNCONNECTED[31:0]),
        .ftm_gpo(NLW_inst_ftm_gpo_UNCONNECTED[31:0]),
        .gdma_perif_cack(NLW_inst_gdma_perif_cack_UNCONNECTED[7:0]),
        .gdma_perif_tvld(NLW_inst_gdma_perif_tvld_UNCONNECTED[7:0]),
        .i_afe_TX_LPBK_SEL(NLW_inst_i_afe_TX_LPBK_SEL_UNCONNECTED[2:0]),
        .i_afe_TX_ana_if_rate(NLW_inst_i_afe_TX_ana_if_rate_UNCONNECTED[1:0]),
        .i_afe_TX_en_dig_sublp_mode(NLW_inst_i_afe_TX_en_dig_sublp_mode_UNCONNECTED),
        .i_afe_TX_iso_ctrl_bar(NLW_inst_i_afe_TX_iso_ctrl_bar_UNCONNECTED),
        .i_afe_TX_lfps_clk(NLW_inst_i_afe_TX_lfps_clk_UNCONNECTED),
        .i_afe_TX_pll_symb_clk_2(NLW_inst_i_afe_TX_pll_symb_clk_2_UNCONNECTED),
        .i_afe_TX_pmadig_digital_reset_n(NLW_inst_i_afe_TX_pmadig_digital_reset_n_UNCONNECTED),
        .i_afe_TX_ser_iso_ctrl_bar(NLW_inst_i_afe_TX_ser_iso_ctrl_bar_UNCONNECTED),
        .i_afe_TX_serializer_rst_rel(NLW_inst_i_afe_TX_serializer_rst_rel_UNCONNECTED),
        .i_afe_TX_serializer_rstb(NLW_inst_i_afe_TX_serializer_rstb_UNCONNECTED),
        .i_afe_TX_uphy_txpma_opmode(NLW_inst_i_afe_TX_uphy_txpma_opmode_UNCONNECTED[7:0]),
        .i_afe_cmn_bg_enable_low_leakage(NLW_inst_i_afe_cmn_bg_enable_low_leakage_UNCONNECTED),
        .i_afe_cmn_bg_iso_ctrl_bar(NLW_inst_i_afe_cmn_bg_iso_ctrl_bar_UNCONNECTED),
        .i_afe_cmn_bg_pd(NLW_inst_i_afe_cmn_bg_pd_UNCONNECTED),
        .i_afe_cmn_bg_pd_bg_ok(NLW_inst_i_afe_cmn_bg_pd_bg_ok_UNCONNECTED),
        .i_afe_cmn_bg_pd_ptat(NLW_inst_i_afe_cmn_bg_pd_ptat_UNCONNECTED),
        .i_afe_cmn_calib_en_iconst(NLW_inst_i_afe_cmn_calib_en_iconst_UNCONNECTED),
        .i_afe_cmn_calib_enable_low_leakage(NLW_inst_i_afe_cmn_calib_enable_low_leakage_UNCONNECTED),
        .i_afe_cmn_calib_iso_ctrl_bar(NLW_inst_i_afe_cmn_calib_iso_ctrl_bar_UNCONNECTED),
        .i_afe_mode(NLW_inst_i_afe_mode_UNCONNECTED),
        .i_afe_pll_coarse_code(NLW_inst_i_afe_pll_coarse_code_UNCONNECTED[10:0]),
        .i_afe_pll_en_clock_hs_div2(NLW_inst_i_afe_pll_en_clock_hs_div2_UNCONNECTED),
        .i_afe_pll_fbdiv(NLW_inst_i_afe_pll_fbdiv_UNCONNECTED[15:0]),
        .i_afe_pll_load_fbdiv(NLW_inst_i_afe_pll_load_fbdiv_UNCONNECTED),
        .i_afe_pll_pd(NLW_inst_i_afe_pll_pd_UNCONNECTED),
        .i_afe_pll_pd_hs_clock_r(NLW_inst_i_afe_pll_pd_hs_clock_r_UNCONNECTED),
        .i_afe_pll_pd_pfd(NLW_inst_i_afe_pll_pd_pfd_UNCONNECTED),
        .i_afe_pll_rst_fdbk_div(NLW_inst_i_afe_pll_rst_fdbk_div_UNCONNECTED),
        .i_afe_pll_startloop(NLW_inst_i_afe_pll_startloop_UNCONNECTED),
        .i_afe_pll_v2i_code(NLW_inst_i_afe_pll_v2i_code_UNCONNECTED[5:0]),
        .i_afe_pll_v2i_prog(NLW_inst_i_afe_pll_v2i_prog_UNCONNECTED[4:0]),
        .i_afe_pll_vco_cnt_window(NLW_inst_i_afe_pll_vco_cnt_window_UNCONNECTED),
        .i_afe_rx_hsrx_clock_stop_req(NLW_inst_i_afe_rx_hsrx_clock_stop_req_UNCONNECTED),
        .i_afe_rx_iso_hsrx_ctrl_bar(NLW_inst_i_afe_rx_iso_hsrx_ctrl_bar_UNCONNECTED),
        .i_afe_rx_iso_lfps_ctrl_bar(NLW_inst_i_afe_rx_iso_lfps_ctrl_bar_UNCONNECTED),
        .i_afe_rx_iso_sigdet_ctrl_bar(NLW_inst_i_afe_rx_iso_sigdet_ctrl_bar_UNCONNECTED),
        .i_afe_rx_mphy_gate_symbol_clk(NLW_inst_i_afe_rx_mphy_gate_symbol_clk_UNCONNECTED),
        .i_afe_rx_mphy_mux_hsb_ls(NLW_inst_i_afe_rx_mphy_mux_hsb_ls_UNCONNECTED),
        .i_afe_rx_pipe_rx_term_enable(NLW_inst_i_afe_rx_pipe_rx_term_enable_UNCONNECTED),
        .i_afe_rx_pipe_rxeqtraining(NLW_inst_i_afe_rx_pipe_rxeqtraining_UNCONNECTED),
        .i_afe_rx_rxpma_refclk_dig(NLW_inst_i_afe_rx_rxpma_refclk_dig_UNCONNECTED),
        .i_afe_rx_rxpma_rstb(NLW_inst_i_afe_rx_rxpma_rstb_UNCONNECTED),
        .i_afe_rx_symbol_clk_by_2_pl(NLW_inst_i_afe_rx_symbol_clk_by_2_pl_UNCONNECTED),
        .i_afe_rx_uphy_biasgen_iconst_core_mirror_enable(NLW_inst_i_afe_rx_uphy_biasgen_iconst_core_mirror_enable_UNCONNECTED),
        .i_afe_rx_uphy_biasgen_iconst_io_mirror_enable(NLW_inst_i_afe_rx_uphy_biasgen_iconst_io_mirror_enable_UNCONNECTED),
        .i_afe_rx_uphy_biasgen_irconst_core_mirror_enable(NLW_inst_i_afe_rx_uphy_biasgen_irconst_core_mirror_enable_UNCONNECTED),
        .i_afe_rx_uphy_enable_cdr(NLW_inst_i_afe_rx_uphy_enable_cdr_UNCONNECTED),
        .i_afe_rx_uphy_enable_low_leakage(NLW_inst_i_afe_rx_uphy_enable_low_leakage_UNCONNECTED),
        .i_afe_rx_uphy_hsclk_division_factor(NLW_inst_i_afe_rx_uphy_hsclk_division_factor_UNCONNECTED[1:0]),
        .i_afe_rx_uphy_hsrx_rstb(NLW_inst_i_afe_rx_uphy_hsrx_rstb_UNCONNECTED),
        .i_afe_rx_uphy_pd_samp_c2c(NLW_inst_i_afe_rx_uphy_pd_samp_c2c_UNCONNECTED),
        .i_afe_rx_uphy_pd_samp_c2c_eclk(NLW_inst_i_afe_rx_uphy_pd_samp_c2c_eclk_UNCONNECTED),
        .i_afe_rx_uphy_pdn_hs_des(NLW_inst_i_afe_rx_uphy_pdn_hs_des_UNCONNECTED),
        .i_afe_rx_uphy_pso_clk_lane(NLW_inst_i_afe_rx_uphy_pso_clk_lane_UNCONNECTED),
        .i_afe_rx_uphy_pso_eq(NLW_inst_i_afe_rx_uphy_pso_eq_UNCONNECTED),
        .i_afe_rx_uphy_pso_hsrxdig(NLW_inst_i_afe_rx_uphy_pso_hsrxdig_UNCONNECTED),
        .i_afe_rx_uphy_pso_iqpi(NLW_inst_i_afe_rx_uphy_pso_iqpi_UNCONNECTED),
        .i_afe_rx_uphy_pso_lfpsbcn(NLW_inst_i_afe_rx_uphy_pso_lfpsbcn_UNCONNECTED),
        .i_afe_rx_uphy_pso_samp_flops(NLW_inst_i_afe_rx_uphy_pso_samp_flops_UNCONNECTED),
        .i_afe_rx_uphy_pso_sigdet(NLW_inst_i_afe_rx_uphy_pso_sigdet_UNCONNECTED),
        .i_afe_rx_uphy_restore_calcode(NLW_inst_i_afe_rx_uphy_restore_calcode_UNCONNECTED),
        .i_afe_rx_uphy_restore_calcode_data(NLW_inst_i_afe_rx_uphy_restore_calcode_data_UNCONNECTED[7:0]),
        .i_afe_rx_uphy_run_calib(NLW_inst_i_afe_rx_uphy_run_calib_UNCONNECTED),
        .i_afe_rx_uphy_rx_lane_polarity_swap(NLW_inst_i_afe_rx_uphy_rx_lane_polarity_swap_UNCONNECTED),
        .i_afe_rx_uphy_rx_pma_opmode(NLW_inst_i_afe_rx_uphy_rx_pma_opmode_UNCONNECTED[7:0]),
        .i_afe_rx_uphy_startloop_pll(NLW_inst_i_afe_rx_uphy_startloop_pll_UNCONNECTED),
        .i_afe_tx_enable_hsclk_division(NLW_inst_i_afe_tx_enable_hsclk_division_UNCONNECTED[1:0]),
        .i_afe_tx_enable_ldo(NLW_inst_i_afe_tx_enable_ldo_UNCONNECTED),
        .i_afe_tx_enable_ref(NLW_inst_i_afe_tx_enable_ref_UNCONNECTED),
        .i_afe_tx_enable_supply_hsclk(NLW_inst_i_afe_tx_enable_supply_hsclk_UNCONNECTED),
        .i_afe_tx_enable_supply_pipe(NLW_inst_i_afe_tx_enable_supply_pipe_UNCONNECTED),
        .i_afe_tx_enable_supply_serializer(NLW_inst_i_afe_tx_enable_supply_serializer_UNCONNECTED),
        .i_afe_tx_enable_supply_uphy(NLW_inst_i_afe_tx_enable_supply_uphy_UNCONNECTED),
        .i_afe_tx_hs_ser_rstb(NLW_inst_i_afe_tx_hs_ser_rstb_UNCONNECTED),
        .i_afe_tx_hs_symbol(NLW_inst_i_afe_tx_hs_symbol_UNCONNECTED[19:0]),
        .i_afe_tx_mphy_tx_ls_data(NLW_inst_i_afe_tx_mphy_tx_ls_data_UNCONNECTED),
        .i_afe_tx_pipe_tx_enable_idle_mode(NLW_inst_i_afe_tx_pipe_tx_enable_idle_mode_UNCONNECTED[1:0]),
        .i_afe_tx_pipe_tx_enable_lfps(NLW_inst_i_afe_tx_pipe_tx_enable_lfps_UNCONNECTED[1:0]),
        .i_afe_tx_pipe_tx_enable_rxdet(NLW_inst_i_afe_tx_pipe_tx_enable_rxdet_UNCONNECTED),
        .i_afe_tx_pipe_tx_fast_est_common_mode(NLW_inst_i_afe_tx_pipe_tx_fast_est_common_mode_UNCONNECTED),
        .i_bgcal_afe_mode(NLW_inst_i_bgcal_afe_mode_UNCONNECTED),
        .i_dbg_l0_rxclk(NLW_inst_i_dbg_l0_rxclk_UNCONNECTED),
        .i_dbg_l0_txclk(NLW_inst_i_dbg_l0_txclk_UNCONNECTED),
        .i_dbg_l1_rxclk(NLW_inst_i_dbg_l1_rxclk_UNCONNECTED),
        .i_dbg_l1_txclk(NLW_inst_i_dbg_l1_txclk_UNCONNECTED),
        .i_dbg_l2_rxclk(NLW_inst_i_dbg_l2_rxclk_UNCONNECTED),
        .i_dbg_l2_txclk(NLW_inst_i_dbg_l2_txclk_UNCONNECTED),
        .i_dbg_l3_rxclk(NLW_inst_i_dbg_l3_rxclk_UNCONNECTED),
        .i_dbg_l3_txclk(NLW_inst_i_dbg_l3_txclk_UNCONNECTED),
        .i_pll_afe_mode(NLW_inst_i_pll_afe_mode_UNCONNECTED),
        .io_char_audio_in_test_data(NLW_inst_io_char_audio_in_test_data_UNCONNECTED),
        .io_char_audio_mux_sel_n(NLW_inst_io_char_audio_mux_sel_n_UNCONNECTED),
        .io_char_audio_out_test_data(NLW_inst_io_char_audio_out_test_data_UNCONNECTED),
        .io_char_video_in_test_data(NLW_inst_io_char_video_in_test_data_UNCONNECTED),
        .io_char_video_mux_sel_n(NLW_inst_io_char_video_mux_sel_n_UNCONNECTED),
        .io_char_video_out_test_data(NLW_inst_io_char_video_out_test_data_UNCONNECTED),
        .irq_ipi_pl_0(NLW_inst_irq_ipi_pl_0_UNCONNECTED),
        .irq_ipi_pl_1(NLW_inst_irq_ipi_pl_1_UNCONNECTED),
        .irq_ipi_pl_2(NLW_inst_irq_ipi_pl_2_UNCONNECTED),
        .irq_ipi_pl_3(NLW_inst_irq_ipi_pl_3_UNCONNECTED),
        .lpd_pl_spare_0_out(NLW_inst_lpd_pl_spare_0_out_UNCONNECTED),
        .lpd_pl_spare_1_out(NLW_inst_lpd_pl_spare_1_out_UNCONNECTED),
        .lpd_pl_spare_2_out(NLW_inst_lpd_pl_spare_2_out_UNCONNECTED),
        .lpd_pl_spare_3_out(NLW_inst_lpd_pl_spare_3_out_UNCONNECTED),
        .lpd_pl_spare_4_out(NLW_inst_lpd_pl_spare_4_out_UNCONNECTED),
        .lpd_pll_test_out(NLW_inst_lpd_pll_test_out_UNCONNECTED[31:0]),
        .maxigp0_araddr(NLW_inst_maxigp0_araddr_UNCONNECTED[39:0]),
        .maxigp0_arburst(NLW_inst_maxigp0_arburst_UNCONNECTED[1:0]),
        .maxigp0_arcache(NLW_inst_maxigp0_arcache_UNCONNECTED[3:0]),
        .maxigp0_arid(NLW_inst_maxigp0_arid_UNCONNECTED[15:0]),
        .maxigp0_arlen(NLW_inst_maxigp0_arlen_UNCONNECTED[7:0]),
        .maxigp0_arlock(NLW_inst_maxigp0_arlock_UNCONNECTED),
        .maxigp0_arprot(NLW_inst_maxigp0_arprot_UNCONNECTED[2:0]),
        .maxigp0_arqos(NLW_inst_maxigp0_arqos_UNCONNECTED[3:0]),
        .maxigp0_arready(NLW_inst_maxigp0_arready_UNCONNECTED),
        .maxigp0_arsize(NLW_inst_maxigp0_arsize_UNCONNECTED[2:0]),
        .maxigp0_aruser(NLW_inst_maxigp0_aruser_UNCONNECTED[15:0]),
        .maxigp0_arvalid(NLW_inst_maxigp0_arvalid_UNCONNECTED),
        .maxigp0_awaddr(NLW_inst_maxigp0_awaddr_UNCONNECTED[39:0]),
        .maxigp0_awburst(NLW_inst_maxigp0_awburst_UNCONNECTED[1:0]),
        .maxigp0_awcache(NLW_inst_maxigp0_awcache_UNCONNECTED[3:0]),
        .maxigp0_awid(NLW_inst_maxigp0_awid_UNCONNECTED[15:0]),
        .maxigp0_awlen(NLW_inst_maxigp0_awlen_UNCONNECTED[7:0]),
        .maxigp0_awlock(NLW_inst_maxigp0_awlock_UNCONNECTED),
        .maxigp0_awprot(NLW_inst_maxigp0_awprot_UNCONNECTED[2:0]),
        .maxigp0_awqos(NLW_inst_maxigp0_awqos_UNCONNECTED[3:0]),
        .maxigp0_awready(NLW_inst_maxigp0_awready_UNCONNECTED),
        .maxigp0_awsize(NLW_inst_maxigp0_awsize_UNCONNECTED[2:0]),
        .maxigp0_awuser(NLW_inst_maxigp0_awuser_UNCONNECTED[15:0]),
        .maxigp0_awvalid(NLW_inst_maxigp0_awvalid_UNCONNECTED),
        .maxigp0_bid(NLW_inst_maxigp0_bid_UNCONNECTED[15:0]),
        .maxigp0_bready(NLW_inst_maxigp0_bready_UNCONNECTED),
        .maxigp0_bresp(NLW_inst_maxigp0_bresp_UNCONNECTED[1:0]),
        .maxigp0_bvalid(NLW_inst_maxigp0_bvalid_UNCONNECTED),
        .maxigp0_rdata(NLW_inst_maxigp0_rdata_UNCONNECTED[127:0]),
        .maxigp0_rid(NLW_inst_maxigp0_rid_UNCONNECTED[15:0]),
        .maxigp0_rlast(NLW_inst_maxigp0_rlast_UNCONNECTED),
        .maxigp0_rready(NLW_inst_maxigp0_rready_UNCONNECTED),
        .maxigp0_rresp(NLW_inst_maxigp0_rresp_UNCONNECTED[1:0]),
        .maxigp0_rvalid(NLW_inst_maxigp0_rvalid_UNCONNECTED),
        .maxigp0_wdata(NLW_inst_maxigp0_wdata_UNCONNECTED[127:0]),
        .maxigp0_wlast(NLW_inst_maxigp0_wlast_UNCONNECTED),
        .maxigp0_wready(NLW_inst_maxigp0_wready_UNCONNECTED),
        .maxigp0_wstrb(NLW_inst_maxigp0_wstrb_UNCONNECTED[15:0]),
        .maxigp0_wvalid(NLW_inst_maxigp0_wvalid_UNCONNECTED),
        .maxigp1_araddr(NLW_inst_maxigp1_araddr_UNCONNECTED[39:0]),
        .maxigp1_arburst(NLW_inst_maxigp1_arburst_UNCONNECTED[1:0]),
        .maxigp1_arcache(NLW_inst_maxigp1_arcache_UNCONNECTED[3:0]),
        .maxigp1_arid(NLW_inst_maxigp1_arid_UNCONNECTED[15:0]),
        .maxigp1_arlen(NLW_inst_maxigp1_arlen_UNCONNECTED[7:0]),
        .maxigp1_arlock(NLW_inst_maxigp1_arlock_UNCONNECTED),
        .maxigp1_arprot(NLW_inst_maxigp1_arprot_UNCONNECTED[2:0]),
        .maxigp1_arqos(NLW_inst_maxigp1_arqos_UNCONNECTED[3:0]),
        .maxigp1_arready(NLW_inst_maxigp1_arready_UNCONNECTED),
        .maxigp1_arsize(NLW_inst_maxigp1_arsize_UNCONNECTED[2:0]),
        .maxigp1_aruser(NLW_inst_maxigp1_aruser_UNCONNECTED[15:0]),
        .maxigp1_arvalid(NLW_inst_maxigp1_arvalid_UNCONNECTED),
        .maxigp1_awaddr(NLW_inst_maxigp1_awaddr_UNCONNECTED[39:0]),
        .maxigp1_awburst(NLW_inst_maxigp1_awburst_UNCONNECTED[1:0]),
        .maxigp1_awcache(NLW_inst_maxigp1_awcache_UNCONNECTED[3:0]),
        .maxigp1_awid(NLW_inst_maxigp1_awid_UNCONNECTED[15:0]),
        .maxigp1_awlen(NLW_inst_maxigp1_awlen_UNCONNECTED[7:0]),
        .maxigp1_awlock(NLW_inst_maxigp1_awlock_UNCONNECTED),
        .maxigp1_awprot(NLW_inst_maxigp1_awprot_UNCONNECTED[2:0]),
        .maxigp1_awqos(NLW_inst_maxigp1_awqos_UNCONNECTED[3:0]),
        .maxigp1_awready(NLW_inst_maxigp1_awready_UNCONNECTED),
        .maxigp1_awsize(NLW_inst_maxigp1_awsize_UNCONNECTED[2:0]),
        .maxigp1_awuser(NLW_inst_maxigp1_awuser_UNCONNECTED[15:0]),
        .maxigp1_awvalid(NLW_inst_maxigp1_awvalid_UNCONNECTED),
        .maxigp1_bid(NLW_inst_maxigp1_bid_UNCONNECTED[15:0]),
        .maxigp1_bready(NLW_inst_maxigp1_bready_UNCONNECTED),
        .maxigp1_bresp(NLW_inst_maxigp1_bresp_UNCONNECTED[1:0]),
        .maxigp1_bvalid(NLW_inst_maxigp1_bvalid_UNCONNECTED),
        .maxigp1_rdata(NLW_inst_maxigp1_rdata_UNCONNECTED[127:0]),
        .maxigp1_rid(NLW_inst_maxigp1_rid_UNCONNECTED[15:0]),
        .maxigp1_rlast(NLW_inst_maxigp1_rlast_UNCONNECTED),
        .maxigp1_rready(NLW_inst_maxigp1_rready_UNCONNECTED),
        .maxigp1_rresp(NLW_inst_maxigp1_rresp_UNCONNECTED[1:0]),
        .maxigp1_rvalid(NLW_inst_maxigp1_rvalid_UNCONNECTED),
        .maxigp1_wdata(NLW_inst_maxigp1_wdata_UNCONNECTED[127:0]),
        .maxigp1_wlast(NLW_inst_maxigp1_wlast_UNCONNECTED),
        .maxigp1_wready(NLW_inst_maxigp1_wready_UNCONNECTED),
        .maxigp1_wstrb(NLW_inst_maxigp1_wstrb_UNCONNECTED[15:0]),
        .maxigp1_wvalid(NLW_inst_maxigp1_wvalid_UNCONNECTED),
        .maxigp2_araddr(NLW_inst_maxigp2_araddr_UNCONNECTED[39:0]),
        .maxigp2_arburst(NLW_inst_maxigp2_arburst_UNCONNECTED[1:0]),
        .maxigp2_arcache(NLW_inst_maxigp2_arcache_UNCONNECTED[3:0]),
        .maxigp2_arid(NLW_inst_maxigp2_arid_UNCONNECTED[15:0]),
        .maxigp2_arlen(NLW_inst_maxigp2_arlen_UNCONNECTED[7:0]),
        .maxigp2_arlock(NLW_inst_maxigp2_arlock_UNCONNECTED),
        .maxigp2_arprot(NLW_inst_maxigp2_arprot_UNCONNECTED[2:0]),
        .maxigp2_arqos(NLW_inst_maxigp2_arqos_UNCONNECTED[3:0]),
        .maxigp2_arready(NLW_inst_maxigp2_arready_UNCONNECTED),
        .maxigp2_arsize(NLW_inst_maxigp2_arsize_UNCONNECTED[2:0]),
        .maxigp2_aruser(NLW_inst_maxigp2_aruser_UNCONNECTED[15:0]),
        .maxigp2_arvalid(NLW_inst_maxigp2_arvalid_UNCONNECTED),
        .maxigp2_awaddr(NLW_inst_maxigp2_awaddr_UNCONNECTED[39:0]),
        .maxigp2_awburst(NLW_inst_maxigp2_awburst_UNCONNECTED[1:0]),
        .maxigp2_awcache(NLW_inst_maxigp2_awcache_UNCONNECTED[3:0]),
        .maxigp2_awid(NLW_inst_maxigp2_awid_UNCONNECTED[15:0]),
        .maxigp2_awlen(NLW_inst_maxigp2_awlen_UNCONNECTED[7:0]),
        .maxigp2_awlock(NLW_inst_maxigp2_awlock_UNCONNECTED),
        .maxigp2_awprot(NLW_inst_maxigp2_awprot_UNCONNECTED[2:0]),
        .maxigp2_awqos(NLW_inst_maxigp2_awqos_UNCONNECTED[3:0]),
        .maxigp2_awready(NLW_inst_maxigp2_awready_UNCONNECTED),
        .maxigp2_awsize(NLW_inst_maxigp2_awsize_UNCONNECTED[2:0]),
        .maxigp2_awuser(NLW_inst_maxigp2_awuser_UNCONNECTED[15:0]),
        .maxigp2_awvalid(NLW_inst_maxigp2_awvalid_UNCONNECTED),
        .maxigp2_bid(NLW_inst_maxigp2_bid_UNCONNECTED[15:0]),
        .maxigp2_bready(NLW_inst_maxigp2_bready_UNCONNECTED),
        .maxigp2_bresp(NLW_inst_maxigp2_bresp_UNCONNECTED[1:0]),
        .maxigp2_bvalid(NLW_inst_maxigp2_bvalid_UNCONNECTED),
        .maxigp2_rdata(NLW_inst_maxigp2_rdata_UNCONNECTED[31:0]),
        .maxigp2_rid(NLW_inst_maxigp2_rid_UNCONNECTED[15:0]),
        .maxigp2_rlast(NLW_inst_maxigp2_rlast_UNCONNECTED),
        .maxigp2_rready(NLW_inst_maxigp2_rready_UNCONNECTED),
        .maxigp2_rresp(NLW_inst_maxigp2_rresp_UNCONNECTED[1:0]),
        .maxigp2_rvalid(NLW_inst_maxigp2_rvalid_UNCONNECTED),
        .maxigp2_wdata(NLW_inst_maxigp2_wdata_UNCONNECTED[31:0]),
        .maxigp2_wlast(NLW_inst_maxigp2_wlast_UNCONNECTED),
        .maxigp2_wready(NLW_inst_maxigp2_wready_UNCONNECTED),
        .maxigp2_wstrb(NLW_inst_maxigp2_wstrb_UNCONNECTED[3:0]),
        .maxigp2_wvalid(NLW_inst_maxigp2_wvalid_UNCONNECTED),
        .maxihpm0_fpd_aclk(NLW_inst_maxihpm0_fpd_aclk_UNCONNECTED),
        .maxihpm0_lpd_aclk(NLW_inst_maxihpm0_lpd_aclk_UNCONNECTED),
        .maxihpm1_fpd_aclk(NLW_inst_maxihpm1_fpd_aclk_UNCONNECTED),
        .nfiq0_lpd_rpu(NLW_inst_nfiq0_lpd_rpu_UNCONNECTED),
        .nfiq1_lpd_rpu(NLW_inst_nfiq1_lpd_rpu_UNCONNECTED),
        .nirq0_lpd_rpu(NLW_inst_nirq0_lpd_rpu_UNCONNECTED),
        .nirq1_lpd_rpu(NLW_inst_nirq1_lpd_rpu_UNCONNECTED),
        .o_afe_TX_dig_reset_rel_ack(NLW_inst_o_afe_TX_dig_reset_rel_ack_UNCONNECTED),
        .o_afe_TX_pipe_TX_dn_rxdet(NLW_inst_o_afe_TX_pipe_TX_dn_rxdet_UNCONNECTED),
        .o_afe_TX_pipe_TX_dp_rxdet(NLW_inst_o_afe_TX_pipe_TX_dp_rxdet_UNCONNECTED),
        .o_afe_cmn_calib_comp_out(NLW_inst_o_afe_cmn_calib_comp_out_UNCONNECTED),
        .o_afe_pg_avddcr(NLW_inst_o_afe_pg_avddcr_UNCONNECTED),
        .o_afe_pg_avddio(NLW_inst_o_afe_pg_avddio_UNCONNECTED),
        .o_afe_pg_dvddcr(NLW_inst_o_afe_pg_dvddcr_UNCONNECTED),
        .o_afe_pg_static_avddcr(NLW_inst_o_afe_pg_static_avddcr_UNCONNECTED),
        .o_afe_pg_static_avddio(NLW_inst_o_afe_pg_static_avddio_UNCONNECTED),
        .o_afe_pll_clk_sym_hs(NLW_inst_o_afe_pll_clk_sym_hs_UNCONNECTED),
        .o_afe_pll_dco_count(NLW_inst_o_afe_pll_dco_count_UNCONNECTED[12:0]),
        .o_afe_pll_fbclk_frac(NLW_inst_o_afe_pll_fbclk_frac_UNCONNECTED),
        .o_afe_rx_hsrx_clock_stop_ack(NLW_inst_o_afe_rx_hsrx_clock_stop_ack_UNCONNECTED),
        .o_afe_rx_pipe_lfpsbcn_rxelecidle(NLW_inst_o_afe_rx_pipe_lfpsbcn_rxelecidle_UNCONNECTED),
        .o_afe_rx_pipe_sigdet(NLW_inst_o_afe_rx_pipe_sigdet_UNCONNECTED),
        .o_afe_rx_symbol(NLW_inst_o_afe_rx_symbol_UNCONNECTED[19:0]),
        .o_afe_rx_symbol_clk_by_2(NLW_inst_o_afe_rx_symbol_clk_by_2_UNCONNECTED),
        .o_afe_rx_uphy_rx_calib_done(NLW_inst_o_afe_rx_uphy_rx_calib_done_UNCONNECTED),
        .o_afe_rx_uphy_save_calcode(NLW_inst_o_afe_rx_uphy_save_calcode_UNCONNECTED),
        .o_afe_rx_uphy_save_calcode_data(NLW_inst_o_afe_rx_uphy_save_calcode_data_UNCONNECTED[7:0]),
        .o_afe_rx_uphy_startloop_buf(NLW_inst_o_afe_rx_uphy_startloop_buf_UNCONNECTED),
        .o_dbg_l0_phystatus(NLW_inst_o_dbg_l0_phystatus_UNCONNECTED),
        .o_dbg_l0_powerdown(NLW_inst_o_dbg_l0_powerdown_UNCONNECTED[1:0]),
        .o_dbg_l0_rate(NLW_inst_o_dbg_l0_rate_UNCONNECTED[1:0]),
        .o_dbg_l0_rstb(NLW_inst_o_dbg_l0_rstb_UNCONNECTED),
        .o_dbg_l0_rx_sgmii_en_cdet(NLW_inst_o_dbg_l0_rx_sgmii_en_cdet_UNCONNECTED),
        .o_dbg_l0_rxclk(NLW_inst_o_dbg_l0_rxclk_UNCONNECTED),
        .o_dbg_l0_rxdata(NLW_inst_o_dbg_l0_rxdata_UNCONNECTED[19:0]),
        .o_dbg_l0_rxdatak(NLW_inst_o_dbg_l0_rxdatak_UNCONNECTED[1:0]),
        .o_dbg_l0_rxelecidle(NLW_inst_o_dbg_l0_rxelecidle_UNCONNECTED),
        .o_dbg_l0_rxpolarity(NLW_inst_o_dbg_l0_rxpolarity_UNCONNECTED),
        .o_dbg_l0_rxstatus(NLW_inst_o_dbg_l0_rxstatus_UNCONNECTED[2:0]),
        .o_dbg_l0_rxvalid(NLW_inst_o_dbg_l0_rxvalid_UNCONNECTED),
        .o_dbg_l0_sata_coreclockready(NLW_inst_o_dbg_l0_sata_coreclockready_UNCONNECTED),
        .o_dbg_l0_sata_coreready(NLW_inst_o_dbg_l0_sata_coreready_UNCONNECTED),
        .o_dbg_l0_sata_corerxdata(NLW_inst_o_dbg_l0_sata_corerxdata_UNCONNECTED[19:0]),
        .o_dbg_l0_sata_corerxdatavalid(NLW_inst_o_dbg_l0_sata_corerxdatavalid_UNCONNECTED[1:0]),
        .o_dbg_l0_sata_corerxsignaldet(NLW_inst_o_dbg_l0_sata_corerxsignaldet_UNCONNECTED),
        .o_dbg_l0_sata_phyctrlpartial(NLW_inst_o_dbg_l0_sata_phyctrlpartial_UNCONNECTED),
        .o_dbg_l0_sata_phyctrlreset(NLW_inst_o_dbg_l0_sata_phyctrlreset_UNCONNECTED),
        .o_dbg_l0_sata_phyctrlrxrate(NLW_inst_o_dbg_l0_sata_phyctrlrxrate_UNCONNECTED[1:0]),
        .o_dbg_l0_sata_phyctrlrxrst(NLW_inst_o_dbg_l0_sata_phyctrlrxrst_UNCONNECTED),
        .o_dbg_l0_sata_phyctrlslumber(NLW_inst_o_dbg_l0_sata_phyctrlslumber_UNCONNECTED),
        .o_dbg_l0_sata_phyctrltxdata(NLW_inst_o_dbg_l0_sata_phyctrltxdata_UNCONNECTED[19:0]),
        .o_dbg_l0_sata_phyctrltxidle(NLW_inst_o_dbg_l0_sata_phyctrltxidle_UNCONNECTED),
        .o_dbg_l0_sata_phyctrltxrate(NLW_inst_o_dbg_l0_sata_phyctrltxrate_UNCONNECTED[1:0]),
        .o_dbg_l0_sata_phyctrltxrst(NLW_inst_o_dbg_l0_sata_phyctrltxrst_UNCONNECTED),
        .o_dbg_l0_tx_sgmii_ewrap(NLW_inst_o_dbg_l0_tx_sgmii_ewrap_UNCONNECTED),
        .o_dbg_l0_txclk(NLW_inst_o_dbg_l0_txclk_UNCONNECTED),
        .o_dbg_l0_txdata(NLW_inst_o_dbg_l0_txdata_UNCONNECTED[19:0]),
        .o_dbg_l0_txdatak(NLW_inst_o_dbg_l0_txdatak_UNCONNECTED[1:0]),
        .o_dbg_l0_txdetrx_lpback(NLW_inst_o_dbg_l0_txdetrx_lpback_UNCONNECTED),
        .o_dbg_l0_txelecidle(NLW_inst_o_dbg_l0_txelecidle_UNCONNECTED),
        .o_dbg_l1_phystatus(NLW_inst_o_dbg_l1_phystatus_UNCONNECTED),
        .o_dbg_l1_powerdown(NLW_inst_o_dbg_l1_powerdown_UNCONNECTED[1:0]),
        .o_dbg_l1_rate(NLW_inst_o_dbg_l1_rate_UNCONNECTED[1:0]),
        .o_dbg_l1_rstb(NLW_inst_o_dbg_l1_rstb_UNCONNECTED),
        .o_dbg_l1_rx_sgmii_en_cdet(NLW_inst_o_dbg_l1_rx_sgmii_en_cdet_UNCONNECTED),
        .o_dbg_l1_rxclk(NLW_inst_o_dbg_l1_rxclk_UNCONNECTED),
        .o_dbg_l1_rxdata(NLW_inst_o_dbg_l1_rxdata_UNCONNECTED[19:0]),
        .o_dbg_l1_rxdatak(NLW_inst_o_dbg_l1_rxdatak_UNCONNECTED[1:0]),
        .o_dbg_l1_rxelecidle(NLW_inst_o_dbg_l1_rxelecidle_UNCONNECTED),
        .o_dbg_l1_rxpolarity(NLW_inst_o_dbg_l1_rxpolarity_UNCONNECTED),
        .o_dbg_l1_rxstatus(NLW_inst_o_dbg_l1_rxstatus_UNCONNECTED[2:0]),
        .o_dbg_l1_rxvalid(NLW_inst_o_dbg_l1_rxvalid_UNCONNECTED),
        .o_dbg_l1_sata_coreclockready(NLW_inst_o_dbg_l1_sata_coreclockready_UNCONNECTED),
        .o_dbg_l1_sata_coreready(NLW_inst_o_dbg_l1_sata_coreready_UNCONNECTED),
        .o_dbg_l1_sata_corerxdata(NLW_inst_o_dbg_l1_sata_corerxdata_UNCONNECTED[19:0]),
        .o_dbg_l1_sata_corerxdatavalid(NLW_inst_o_dbg_l1_sata_corerxdatavalid_UNCONNECTED[1:0]),
        .o_dbg_l1_sata_corerxsignaldet(NLW_inst_o_dbg_l1_sata_corerxsignaldet_UNCONNECTED),
        .o_dbg_l1_sata_phyctrlpartial(NLW_inst_o_dbg_l1_sata_phyctrlpartial_UNCONNECTED),
        .o_dbg_l1_sata_phyctrlreset(NLW_inst_o_dbg_l1_sata_phyctrlreset_UNCONNECTED),
        .o_dbg_l1_sata_phyctrlrxrate(NLW_inst_o_dbg_l1_sata_phyctrlrxrate_UNCONNECTED[1:0]),
        .o_dbg_l1_sata_phyctrlrxrst(NLW_inst_o_dbg_l1_sata_phyctrlrxrst_UNCONNECTED),
        .o_dbg_l1_sata_phyctrlslumber(NLW_inst_o_dbg_l1_sata_phyctrlslumber_UNCONNECTED),
        .o_dbg_l1_sata_phyctrltxdata(NLW_inst_o_dbg_l1_sata_phyctrltxdata_UNCONNECTED[19:0]),
        .o_dbg_l1_sata_phyctrltxidle(NLW_inst_o_dbg_l1_sata_phyctrltxidle_UNCONNECTED),
        .o_dbg_l1_sata_phyctrltxrate(NLW_inst_o_dbg_l1_sata_phyctrltxrate_UNCONNECTED[1:0]),
        .o_dbg_l1_sata_phyctrltxrst(NLW_inst_o_dbg_l1_sata_phyctrltxrst_UNCONNECTED),
        .o_dbg_l1_tx_sgmii_ewrap(NLW_inst_o_dbg_l1_tx_sgmii_ewrap_UNCONNECTED),
        .o_dbg_l1_txclk(NLW_inst_o_dbg_l1_txclk_UNCONNECTED),
        .o_dbg_l1_txdata(NLW_inst_o_dbg_l1_txdata_UNCONNECTED[19:0]),
        .o_dbg_l1_txdatak(NLW_inst_o_dbg_l1_txdatak_UNCONNECTED[1:0]),
        .o_dbg_l1_txdetrx_lpback(NLW_inst_o_dbg_l1_txdetrx_lpback_UNCONNECTED),
        .o_dbg_l1_txelecidle(NLW_inst_o_dbg_l1_txelecidle_UNCONNECTED),
        .o_dbg_l2_phystatus(NLW_inst_o_dbg_l2_phystatus_UNCONNECTED),
        .o_dbg_l2_powerdown(NLW_inst_o_dbg_l2_powerdown_UNCONNECTED[1:0]),
        .o_dbg_l2_rate(NLW_inst_o_dbg_l2_rate_UNCONNECTED[1:0]),
        .o_dbg_l2_rstb(NLW_inst_o_dbg_l2_rstb_UNCONNECTED),
        .o_dbg_l2_rx_sgmii_en_cdet(NLW_inst_o_dbg_l2_rx_sgmii_en_cdet_UNCONNECTED),
        .o_dbg_l2_rxclk(NLW_inst_o_dbg_l2_rxclk_UNCONNECTED),
        .o_dbg_l2_rxdata(NLW_inst_o_dbg_l2_rxdata_UNCONNECTED[19:0]),
        .o_dbg_l2_rxdatak(NLW_inst_o_dbg_l2_rxdatak_UNCONNECTED[1:0]),
        .o_dbg_l2_rxelecidle(NLW_inst_o_dbg_l2_rxelecidle_UNCONNECTED),
        .o_dbg_l2_rxpolarity(NLW_inst_o_dbg_l2_rxpolarity_UNCONNECTED),
        .o_dbg_l2_rxstatus(NLW_inst_o_dbg_l2_rxstatus_UNCONNECTED[2:0]),
        .o_dbg_l2_rxvalid(NLW_inst_o_dbg_l2_rxvalid_UNCONNECTED),
        .o_dbg_l2_sata_coreclockready(NLW_inst_o_dbg_l2_sata_coreclockready_UNCONNECTED),
        .o_dbg_l2_sata_coreready(NLW_inst_o_dbg_l2_sata_coreready_UNCONNECTED),
        .o_dbg_l2_sata_corerxdata(NLW_inst_o_dbg_l2_sata_corerxdata_UNCONNECTED[19:0]),
        .o_dbg_l2_sata_corerxdatavalid(NLW_inst_o_dbg_l2_sata_corerxdatavalid_UNCONNECTED[1:0]),
        .o_dbg_l2_sata_corerxsignaldet(NLW_inst_o_dbg_l2_sata_corerxsignaldet_UNCONNECTED),
        .o_dbg_l2_sata_phyctrlpartial(NLW_inst_o_dbg_l2_sata_phyctrlpartial_UNCONNECTED),
        .o_dbg_l2_sata_phyctrlreset(NLW_inst_o_dbg_l2_sata_phyctrlreset_UNCONNECTED),
        .o_dbg_l2_sata_phyctrlrxrate(NLW_inst_o_dbg_l2_sata_phyctrlrxrate_UNCONNECTED[1:0]),
        .o_dbg_l2_sata_phyctrlrxrst(NLW_inst_o_dbg_l2_sata_phyctrlrxrst_UNCONNECTED),
        .o_dbg_l2_sata_phyctrlslumber(NLW_inst_o_dbg_l2_sata_phyctrlslumber_UNCONNECTED),
        .o_dbg_l2_sata_phyctrltxdata(NLW_inst_o_dbg_l2_sata_phyctrltxdata_UNCONNECTED[19:0]),
        .o_dbg_l2_sata_phyctrltxidle(NLW_inst_o_dbg_l2_sata_phyctrltxidle_UNCONNECTED),
        .o_dbg_l2_sata_phyctrltxrate(NLW_inst_o_dbg_l2_sata_phyctrltxrate_UNCONNECTED[1:0]),
        .o_dbg_l2_sata_phyctrltxrst(NLW_inst_o_dbg_l2_sata_phyctrltxrst_UNCONNECTED),
        .o_dbg_l2_tx_sgmii_ewrap(NLW_inst_o_dbg_l2_tx_sgmii_ewrap_UNCONNECTED),
        .o_dbg_l2_txclk(NLW_inst_o_dbg_l2_txclk_UNCONNECTED),
        .o_dbg_l2_txdata(NLW_inst_o_dbg_l2_txdata_UNCONNECTED[19:0]),
        .o_dbg_l2_txdatak(NLW_inst_o_dbg_l2_txdatak_UNCONNECTED[1:0]),
        .o_dbg_l2_txdetrx_lpback(NLW_inst_o_dbg_l2_txdetrx_lpback_UNCONNECTED),
        .o_dbg_l2_txelecidle(NLW_inst_o_dbg_l2_txelecidle_UNCONNECTED),
        .o_dbg_l3_phystatus(NLW_inst_o_dbg_l3_phystatus_UNCONNECTED),
        .o_dbg_l3_powerdown(NLW_inst_o_dbg_l3_powerdown_UNCONNECTED[1:0]),
        .o_dbg_l3_rate(NLW_inst_o_dbg_l3_rate_UNCONNECTED[1:0]),
        .o_dbg_l3_rstb(NLW_inst_o_dbg_l3_rstb_UNCONNECTED),
        .o_dbg_l3_rx_sgmii_en_cdet(NLW_inst_o_dbg_l3_rx_sgmii_en_cdet_UNCONNECTED),
        .o_dbg_l3_rxclk(NLW_inst_o_dbg_l3_rxclk_UNCONNECTED),
        .o_dbg_l3_rxdata(NLW_inst_o_dbg_l3_rxdata_UNCONNECTED[19:0]),
        .o_dbg_l3_rxdatak(NLW_inst_o_dbg_l3_rxdatak_UNCONNECTED[1:0]),
        .o_dbg_l3_rxelecidle(NLW_inst_o_dbg_l3_rxelecidle_UNCONNECTED),
        .o_dbg_l3_rxpolarity(NLW_inst_o_dbg_l3_rxpolarity_UNCONNECTED),
        .o_dbg_l3_rxstatus(NLW_inst_o_dbg_l3_rxstatus_UNCONNECTED[2:0]),
        .o_dbg_l3_rxvalid(NLW_inst_o_dbg_l3_rxvalid_UNCONNECTED),
        .o_dbg_l3_sata_coreclockready(NLW_inst_o_dbg_l3_sata_coreclockready_UNCONNECTED),
        .o_dbg_l3_sata_coreready(NLW_inst_o_dbg_l3_sata_coreready_UNCONNECTED),
        .o_dbg_l3_sata_corerxdata(NLW_inst_o_dbg_l3_sata_corerxdata_UNCONNECTED[19:0]),
        .o_dbg_l3_sata_corerxdatavalid(NLW_inst_o_dbg_l3_sata_corerxdatavalid_UNCONNECTED[1:0]),
        .o_dbg_l3_sata_corerxsignaldet(NLW_inst_o_dbg_l3_sata_corerxsignaldet_UNCONNECTED),
        .o_dbg_l3_sata_phyctrlpartial(NLW_inst_o_dbg_l3_sata_phyctrlpartial_UNCONNECTED),
        .o_dbg_l3_sata_phyctrlreset(NLW_inst_o_dbg_l3_sata_phyctrlreset_UNCONNECTED),
        .o_dbg_l3_sata_phyctrlrxrate(NLW_inst_o_dbg_l3_sata_phyctrlrxrate_UNCONNECTED[1:0]),
        .o_dbg_l3_sata_phyctrlrxrst(NLW_inst_o_dbg_l3_sata_phyctrlrxrst_UNCONNECTED),
        .o_dbg_l3_sata_phyctrlslumber(NLW_inst_o_dbg_l3_sata_phyctrlslumber_UNCONNECTED),
        .o_dbg_l3_sata_phyctrltxdata(NLW_inst_o_dbg_l3_sata_phyctrltxdata_UNCONNECTED[19:0]),
        .o_dbg_l3_sata_phyctrltxidle(NLW_inst_o_dbg_l3_sata_phyctrltxidle_UNCONNECTED),
        .o_dbg_l3_sata_phyctrltxrate(NLW_inst_o_dbg_l3_sata_phyctrltxrate_UNCONNECTED[1:0]),
        .o_dbg_l3_sata_phyctrltxrst(NLW_inst_o_dbg_l3_sata_phyctrltxrst_UNCONNECTED),
        .o_dbg_l3_tx_sgmii_ewrap(NLW_inst_o_dbg_l3_tx_sgmii_ewrap_UNCONNECTED),
        .o_dbg_l3_txclk(NLW_inst_o_dbg_l3_txclk_UNCONNECTED),
        .o_dbg_l3_txdata(NLW_inst_o_dbg_l3_txdata_UNCONNECTED[19:0]),
        .o_dbg_l3_txdatak(NLW_inst_o_dbg_l3_txdatak_UNCONNECTED[1:0]),
        .o_dbg_l3_txdetrx_lpback(NLW_inst_o_dbg_l3_txdetrx_lpback_UNCONNECTED),
        .o_dbg_l3_txelecidle(NLW_inst_o_dbg_l3_txelecidle_UNCONNECTED),
        .osc_rtc_clk(NLW_inst_osc_rtc_clk_UNCONNECTED),
        .perif_gdma_clk(NLW_inst_perif_gdma_clk_UNCONNECTED[7:0]),
        .perif_gdma_cvld(NLW_inst_perif_gdma_cvld_UNCONNECTED[7:0]),
        .perif_gdma_tack(NLW_inst_perif_gdma_tack_UNCONNECTED[7:0]),
        .pl2adma_cvld(NLW_inst_pl2adma_cvld_UNCONNECTED[7:0]),
        .pl2adma_tack(NLW_inst_pl2adma_tack_UNCONNECTED[7:0]),
        .pl_acpinact(NLW_inst_pl_acpinact_UNCONNECTED),
        .pl_clk0(pl_clk0),
        .pl_clk1(NLW_inst_pl_clk1_UNCONNECTED),
        .pl_clk2(NLW_inst_pl_clk2_UNCONNECTED),
        .pl_clk3(NLW_inst_pl_clk3_UNCONNECTED),
        .pl_clock_stop(NLW_inst_pl_clock_stop_UNCONNECTED[3:0]),
        .pl_fpd_pll_test_ck_sel_n(NLW_inst_pl_fpd_pll_test_ck_sel_n_UNCONNECTED[2:0]),
        .pl_fpd_pll_test_fract_clk_sel_n(NLW_inst_pl_fpd_pll_test_fract_clk_sel_n_UNCONNECTED),
        .pl_fpd_pll_test_fract_en_n(NLW_inst_pl_fpd_pll_test_fract_en_n_UNCONNECTED),
        .pl_fpd_pll_test_mux_sel(NLW_inst_pl_fpd_pll_test_mux_sel_UNCONNECTED[1:0]),
        .pl_fpd_pll_test_sel(NLW_inst_pl_fpd_pll_test_sel_UNCONNECTED[3:0]),
        .pl_fpd_spare_0_in(NLW_inst_pl_fpd_spare_0_in_UNCONNECTED),
        .pl_fpd_spare_1_in(NLW_inst_pl_fpd_spare_1_in_UNCONNECTED),
        .pl_fpd_spare_2_in(NLW_inst_pl_fpd_spare_2_in_UNCONNECTED),
        .pl_fpd_spare_3_in(NLW_inst_pl_fpd_spare_3_in_UNCONNECTED),
        .pl_fpd_spare_4_in(NLW_inst_pl_fpd_spare_4_in_UNCONNECTED),
        .pl_lpd_pll_test_ck_sel_n(NLW_inst_pl_lpd_pll_test_ck_sel_n_UNCONNECTED[2:0]),
        .pl_lpd_pll_test_fract_clk_sel_n(NLW_inst_pl_lpd_pll_test_fract_clk_sel_n_UNCONNECTED),
        .pl_lpd_pll_test_fract_en_n(NLW_inst_pl_lpd_pll_test_fract_en_n_UNCONNECTED),
        .pl_lpd_pll_test_mux_sel(NLW_inst_pl_lpd_pll_test_mux_sel_UNCONNECTED),
        .pl_lpd_pll_test_sel(NLW_inst_pl_lpd_pll_test_sel_UNCONNECTED[3:0]),
        .pl_lpd_spare_0_in(NLW_inst_pl_lpd_spare_0_in_UNCONNECTED),
        .pl_lpd_spare_1_in(NLW_inst_pl_lpd_spare_1_in_UNCONNECTED),
        .pl_lpd_spare_2_in(NLW_inst_pl_lpd_spare_2_in_UNCONNECTED),
        .pl_lpd_spare_3_in(NLW_inst_pl_lpd_spare_3_in_UNCONNECTED),
        .pl_lpd_spare_4_in(NLW_inst_pl_lpd_spare_4_in_UNCONNECTED),
        .pl_pmu_gpi(NLW_inst_pl_pmu_gpi_UNCONNECTED[31:0]),
        .pl_ps_apugic_fiq(NLW_inst_pl_ps_apugic_fiq_UNCONNECTED[3:0]),
        .pl_ps_apugic_irq(NLW_inst_pl_ps_apugic_irq_UNCONNECTED[3:0]),
        .pl_ps_eventi(NLW_inst_pl_ps_eventi_UNCONNECTED),
        .pl_ps_irq0(pl_ps_irq0),
        .pl_ps_irq1(NLW_inst_pl_ps_irq1_UNCONNECTED[0]),
        .pl_ps_trace_clk(NLW_inst_pl_ps_trace_clk_UNCONNECTED),
        .pl_ps_trigack_0(NLW_inst_pl_ps_trigack_0_UNCONNECTED),
        .pl_ps_trigack_1(NLW_inst_pl_ps_trigack_1_UNCONNECTED),
        .pl_ps_trigack_2(NLW_inst_pl_ps_trigack_2_UNCONNECTED),
        .pl_ps_trigack_3(NLW_inst_pl_ps_trigack_3_UNCONNECTED),
        .pl_ps_trigger_0(NLW_inst_pl_ps_trigger_0_UNCONNECTED),
        .pl_ps_trigger_1(NLW_inst_pl_ps_trigger_1_UNCONNECTED),
        .pl_ps_trigger_2(NLW_inst_pl_ps_trigger_2_UNCONNECTED),
        .pl_ps_trigger_3(NLW_inst_pl_ps_trigger_3_UNCONNECTED),
        .pl_resetn0(pl_resetn0),
        .pl_resetn1(NLW_inst_pl_resetn1_UNCONNECTED),
        .pl_resetn2(NLW_inst_pl_resetn2_UNCONNECTED),
        .pl_resetn3(NLW_inst_pl_resetn3_UNCONNECTED),
        .pll_aux_refclk_fpd(NLW_inst_pll_aux_refclk_fpd_UNCONNECTED[2:0]),
        .pll_aux_refclk_lpd(NLW_inst_pll_aux_refclk_lpd_UNCONNECTED[1:0]),
        .pmu_aib_afifm_fpd_req(NLW_inst_pmu_aib_afifm_fpd_req_UNCONNECTED),
        .pmu_aib_afifm_lpd_req(NLW_inst_pmu_aib_afifm_lpd_req_UNCONNECTED),
        .pmu_error_from_pl(NLW_inst_pmu_error_from_pl_UNCONNECTED[3:0]),
        .pmu_error_to_pl(NLW_inst_pmu_error_to_pl_UNCONNECTED[46:0]),
        .pmu_pl_gpo(NLW_inst_pmu_pl_gpo_UNCONNECTED[31:0]),
        .ps_pl_evento(NLW_inst_ps_pl_evento_UNCONNECTED),
        .ps_pl_irq_adma_chan(NLW_inst_ps_pl_irq_adma_chan_UNCONNECTED[7:0]),
        .ps_pl_irq_aib_axi(NLW_inst_ps_pl_irq_aib_axi_UNCONNECTED),
        .ps_pl_irq_ams(NLW_inst_ps_pl_irq_ams_UNCONNECTED),
        .ps_pl_irq_apm_fpd(NLW_inst_ps_pl_irq_apm_fpd_UNCONNECTED),
        .ps_pl_irq_apu_comm(NLW_inst_ps_pl_irq_apu_comm_UNCONNECTED[3:0]),
        .ps_pl_irq_apu_cpumnt(NLW_inst_ps_pl_irq_apu_cpumnt_UNCONNECTED[3:0]),
        .ps_pl_irq_apu_cti(NLW_inst_ps_pl_irq_apu_cti_UNCONNECTED[3:0]),
        .ps_pl_irq_apu_exterr(NLW_inst_ps_pl_irq_apu_exterr_UNCONNECTED),
        .ps_pl_irq_apu_l2err(NLW_inst_ps_pl_irq_apu_l2err_UNCONNECTED),
        .ps_pl_irq_apu_pmu(NLW_inst_ps_pl_irq_apu_pmu_UNCONNECTED[3:0]),
        .ps_pl_irq_apu_regs(NLW_inst_ps_pl_irq_apu_regs_UNCONNECTED),
        .ps_pl_irq_atb_err_lpd(NLW_inst_ps_pl_irq_atb_err_lpd_UNCONNECTED),
        .ps_pl_irq_can0(NLW_inst_ps_pl_irq_can0_UNCONNECTED),
        .ps_pl_irq_can1(NLW_inst_ps_pl_irq_can1_UNCONNECTED),
        .ps_pl_irq_clkmon(NLW_inst_ps_pl_irq_clkmon_UNCONNECTED),
        .ps_pl_irq_csu(NLW_inst_ps_pl_irq_csu_UNCONNECTED),
        .ps_pl_irq_csu_dma(NLW_inst_ps_pl_irq_csu_dma_UNCONNECTED),
        .ps_pl_irq_csu_pmu_wdt(NLW_inst_ps_pl_irq_csu_pmu_wdt_UNCONNECTED),
        .ps_pl_irq_ddr_ss(NLW_inst_ps_pl_irq_ddr_ss_UNCONNECTED),
        .ps_pl_irq_dpdma(NLW_inst_ps_pl_irq_dpdma_UNCONNECTED),
        .ps_pl_irq_dport(NLW_inst_ps_pl_irq_dport_UNCONNECTED),
        .ps_pl_irq_efuse(NLW_inst_ps_pl_irq_efuse_UNCONNECTED),
        .ps_pl_irq_enet0(NLW_inst_ps_pl_irq_enet0_UNCONNECTED),
        .ps_pl_irq_enet0_wake(NLW_inst_ps_pl_irq_enet0_wake_UNCONNECTED),
        .ps_pl_irq_enet1(NLW_inst_ps_pl_irq_enet1_UNCONNECTED),
        .ps_pl_irq_enet1_wake(NLW_inst_ps_pl_irq_enet1_wake_UNCONNECTED),
        .ps_pl_irq_enet2(NLW_inst_ps_pl_irq_enet2_UNCONNECTED),
        .ps_pl_irq_enet2_wake(NLW_inst_ps_pl_irq_enet2_wake_UNCONNECTED),
        .ps_pl_irq_enet3(NLW_inst_ps_pl_irq_enet3_UNCONNECTED),
        .ps_pl_irq_enet3_wake(NLW_inst_ps_pl_irq_enet3_wake_UNCONNECTED),
        .ps_pl_irq_fp_wdt(NLW_inst_ps_pl_irq_fp_wdt_UNCONNECTED),
        .ps_pl_irq_fpd_apb_int(NLW_inst_ps_pl_irq_fpd_apb_int_UNCONNECTED),
        .ps_pl_irq_fpd_atb_error(NLW_inst_ps_pl_irq_fpd_atb_error_UNCONNECTED),
        .ps_pl_irq_gdma_chan(NLW_inst_ps_pl_irq_gdma_chan_UNCONNECTED[7:0]),
        .ps_pl_irq_gpio(NLW_inst_ps_pl_irq_gpio_UNCONNECTED),
        .ps_pl_irq_gpu(NLW_inst_ps_pl_irq_gpu_UNCONNECTED),
        .ps_pl_irq_i2c0(NLW_inst_ps_pl_irq_i2c0_UNCONNECTED),
        .ps_pl_irq_i2c1(NLW_inst_ps_pl_irq_i2c1_UNCONNECTED),
        .ps_pl_irq_intf_fpd_smmu(NLW_inst_ps_pl_irq_intf_fpd_smmu_UNCONNECTED),
        .ps_pl_irq_intf_ppd_cci(NLW_inst_ps_pl_irq_intf_ppd_cci_UNCONNECTED),
        .ps_pl_irq_ipi_channel0(NLW_inst_ps_pl_irq_ipi_channel0_UNCONNECTED),
        .ps_pl_irq_ipi_channel1(NLW_inst_ps_pl_irq_ipi_channel1_UNCONNECTED),
        .ps_pl_irq_ipi_channel10(NLW_inst_ps_pl_irq_ipi_channel10_UNCONNECTED),
        .ps_pl_irq_ipi_channel2(NLW_inst_ps_pl_irq_ipi_channel2_UNCONNECTED),
        .ps_pl_irq_ipi_channel7(NLW_inst_ps_pl_irq_ipi_channel7_UNCONNECTED),
        .ps_pl_irq_ipi_channel8(NLW_inst_ps_pl_irq_ipi_channel8_UNCONNECTED),
        .ps_pl_irq_ipi_channel9(NLW_inst_ps_pl_irq_ipi_channel9_UNCONNECTED),
        .ps_pl_irq_lp_wdt(NLW_inst_ps_pl_irq_lp_wdt_UNCONNECTED),
        .ps_pl_irq_lpd_apb_intr(NLW_inst_ps_pl_irq_lpd_apb_intr_UNCONNECTED),
        .ps_pl_irq_lpd_apm(NLW_inst_ps_pl_irq_lpd_apm_UNCONNECTED),
        .ps_pl_irq_nand(NLW_inst_ps_pl_irq_nand_UNCONNECTED),
        .ps_pl_irq_ocm_error(NLW_inst_ps_pl_irq_ocm_error_UNCONNECTED),
        .ps_pl_irq_pcie_dma(NLW_inst_ps_pl_irq_pcie_dma_UNCONNECTED),
        .ps_pl_irq_pcie_legacy(NLW_inst_ps_pl_irq_pcie_legacy_UNCONNECTED),
        .ps_pl_irq_pcie_msc(NLW_inst_ps_pl_irq_pcie_msc_UNCONNECTED),
        .ps_pl_irq_pcie_msi(NLW_inst_ps_pl_irq_pcie_msi_UNCONNECTED[1:0]),
        .ps_pl_irq_qspi(NLW_inst_ps_pl_irq_qspi_UNCONNECTED),
        .ps_pl_irq_r5_core0_ecc_error(NLW_inst_ps_pl_irq_r5_core0_ecc_error_UNCONNECTED),
        .ps_pl_irq_r5_core1_ecc_error(NLW_inst_ps_pl_irq_r5_core1_ecc_error_UNCONNECTED),
        .ps_pl_irq_rpu_pm(NLW_inst_ps_pl_irq_rpu_pm_UNCONNECTED[1:0]),
        .ps_pl_irq_rtc_alaram(NLW_inst_ps_pl_irq_rtc_alaram_UNCONNECTED),
        .ps_pl_irq_rtc_seconds(NLW_inst_ps_pl_irq_rtc_seconds_UNCONNECTED),
        .ps_pl_irq_sata(NLW_inst_ps_pl_irq_sata_UNCONNECTED),
        .ps_pl_irq_sdio0(NLW_inst_ps_pl_irq_sdio0_UNCONNECTED),
        .ps_pl_irq_sdio0_wake(NLW_inst_ps_pl_irq_sdio0_wake_UNCONNECTED),
        .ps_pl_irq_sdio1(NLW_inst_ps_pl_irq_sdio1_UNCONNECTED),
        .ps_pl_irq_sdio1_wake(NLW_inst_ps_pl_irq_sdio1_wake_UNCONNECTED),
        .ps_pl_irq_spi0(NLW_inst_ps_pl_irq_spi0_UNCONNECTED),
        .ps_pl_irq_spi1(NLW_inst_ps_pl_irq_spi1_UNCONNECTED),
        .ps_pl_irq_ttc0_0(NLW_inst_ps_pl_irq_ttc0_0_UNCONNECTED),
        .ps_pl_irq_ttc0_1(NLW_inst_ps_pl_irq_ttc0_1_UNCONNECTED),
        .ps_pl_irq_ttc0_2(NLW_inst_ps_pl_irq_ttc0_2_UNCONNECTED),
        .ps_pl_irq_ttc1_0(NLW_inst_ps_pl_irq_ttc1_0_UNCONNECTED),
        .ps_pl_irq_ttc1_1(NLW_inst_ps_pl_irq_ttc1_1_UNCONNECTED),
        .ps_pl_irq_ttc1_2(NLW_inst_ps_pl_irq_ttc1_2_UNCONNECTED),
        .ps_pl_irq_ttc2_0(NLW_inst_ps_pl_irq_ttc2_0_UNCONNECTED),
        .ps_pl_irq_ttc2_1(NLW_inst_ps_pl_irq_ttc2_1_UNCONNECTED),
        .ps_pl_irq_ttc2_2(NLW_inst_ps_pl_irq_ttc2_2_UNCONNECTED),
        .ps_pl_irq_ttc3_0(NLW_inst_ps_pl_irq_ttc3_0_UNCONNECTED),
        .ps_pl_irq_ttc3_1(NLW_inst_ps_pl_irq_ttc3_1_UNCONNECTED),
        .ps_pl_irq_ttc3_2(NLW_inst_ps_pl_irq_ttc3_2_UNCONNECTED),
        .ps_pl_irq_uart0(NLW_inst_ps_pl_irq_uart0_UNCONNECTED),
        .ps_pl_irq_uart1(NLW_inst_ps_pl_irq_uart1_UNCONNECTED),
        .ps_pl_irq_usb3_0_endpoint(NLW_inst_ps_pl_irq_usb3_0_endpoint_UNCONNECTED[3:0]),
        .ps_pl_irq_usb3_0_otg(NLW_inst_ps_pl_irq_usb3_0_otg_UNCONNECTED),
        .ps_pl_irq_usb3_0_pmu_wakeup(NLW_inst_ps_pl_irq_usb3_0_pmu_wakeup_UNCONNECTED[1:0]),
        .ps_pl_irq_usb3_1_endpoint(NLW_inst_ps_pl_irq_usb3_1_endpoint_UNCONNECTED[3:0]),
        .ps_pl_irq_usb3_1_otg(NLW_inst_ps_pl_irq_usb3_1_otg_UNCONNECTED),
        .ps_pl_irq_xmpu_fpd(NLW_inst_ps_pl_irq_xmpu_fpd_UNCONNECTED),
        .ps_pl_irq_xmpu_lpd(NLW_inst_ps_pl_irq_xmpu_lpd_UNCONNECTED),
        .ps_pl_standbywfe(NLW_inst_ps_pl_standbywfe_UNCONNECTED[3:0]),
        .ps_pl_standbywfi(NLW_inst_ps_pl_standbywfi_UNCONNECTED[3:0]),
        .ps_pl_tracectl(NLW_inst_ps_pl_tracectl_UNCONNECTED),
        .ps_pl_tracedata(NLW_inst_ps_pl_tracedata_UNCONNECTED[31:0]),
        .ps_pl_trigack_0(NLW_inst_ps_pl_trigack_0_UNCONNECTED),
        .ps_pl_trigack_1(NLW_inst_ps_pl_trigack_1_UNCONNECTED),
        .ps_pl_trigack_2(NLW_inst_ps_pl_trigack_2_UNCONNECTED),
        .ps_pl_trigack_3(NLW_inst_ps_pl_trigack_3_UNCONNECTED),
        .ps_pl_trigger_0(NLW_inst_ps_pl_trigger_0_UNCONNECTED),
        .ps_pl_trigger_1(NLW_inst_ps_pl_trigger_1_UNCONNECTED),
        .ps_pl_trigger_2(NLW_inst_ps_pl_trigger_2_UNCONNECTED),
        .ps_pl_trigger_3(NLW_inst_ps_pl_trigger_3_UNCONNECTED),
        .pstp_pl_clk(NLW_inst_pstp_pl_clk_UNCONNECTED[3:0]),
        .pstp_pl_in(NLW_inst_pstp_pl_in_UNCONNECTED[31:0]),
        .pstp_pl_out(NLW_inst_pstp_pl_out_UNCONNECTED[31:0]),
        .pstp_pl_ts(NLW_inst_pstp_pl_ts_UNCONNECTED[31:0]),
        .rpu_eventi0(NLW_inst_rpu_eventi0_UNCONNECTED),
        .rpu_eventi1(NLW_inst_rpu_eventi1_UNCONNECTED),
        .rpu_evento0(NLW_inst_rpu_evento0_UNCONNECTED),
        .rpu_evento1(NLW_inst_rpu_evento1_UNCONNECTED),
        .sacefpd_acaddr(NLW_inst_sacefpd_acaddr_UNCONNECTED[43:0]),
        .sacefpd_aclk(NLW_inst_sacefpd_aclk_UNCONNECTED),
        .sacefpd_acprot(NLW_inst_sacefpd_acprot_UNCONNECTED[2:0]),
        .sacefpd_acready(NLW_inst_sacefpd_acready_UNCONNECTED),
        .sacefpd_acsnoop(NLW_inst_sacefpd_acsnoop_UNCONNECTED[3:0]),
        .sacefpd_acvalid(NLW_inst_sacefpd_acvalid_UNCONNECTED),
        .sacefpd_araddr(NLW_inst_sacefpd_araddr_UNCONNECTED[43:0]),
        .sacefpd_arbar(NLW_inst_sacefpd_arbar_UNCONNECTED[1:0]),
        .sacefpd_arburst(NLW_inst_sacefpd_arburst_UNCONNECTED[1:0]),
        .sacefpd_arcache(NLW_inst_sacefpd_arcache_UNCONNECTED[3:0]),
        .sacefpd_ardomain(NLW_inst_sacefpd_ardomain_UNCONNECTED[1:0]),
        .sacefpd_arid(NLW_inst_sacefpd_arid_UNCONNECTED[5:0]),
        .sacefpd_arlen(NLW_inst_sacefpd_arlen_UNCONNECTED[7:0]),
        .sacefpd_arlock(NLW_inst_sacefpd_arlock_UNCONNECTED),
        .sacefpd_arprot(NLW_inst_sacefpd_arprot_UNCONNECTED[2:0]),
        .sacefpd_arqos(NLW_inst_sacefpd_arqos_UNCONNECTED[3:0]),
        .sacefpd_arready(NLW_inst_sacefpd_arready_UNCONNECTED),
        .sacefpd_arregion(NLW_inst_sacefpd_arregion_UNCONNECTED[3:0]),
        .sacefpd_arsize(NLW_inst_sacefpd_arsize_UNCONNECTED[2:0]),
        .sacefpd_arsnoop(NLW_inst_sacefpd_arsnoop_UNCONNECTED[3:0]),
        .sacefpd_aruser(NLW_inst_sacefpd_aruser_UNCONNECTED[15:0]),
        .sacefpd_arvalid(NLW_inst_sacefpd_arvalid_UNCONNECTED),
        .sacefpd_awaddr(NLW_inst_sacefpd_awaddr_UNCONNECTED[43:0]),
        .sacefpd_awbar(NLW_inst_sacefpd_awbar_UNCONNECTED[1:0]),
        .sacefpd_awburst(NLW_inst_sacefpd_awburst_UNCONNECTED[1:0]),
        .sacefpd_awcache(NLW_inst_sacefpd_awcache_UNCONNECTED[3:0]),
        .sacefpd_awdomain(NLW_inst_sacefpd_awdomain_UNCONNECTED[1:0]),
        .sacefpd_awid(NLW_inst_sacefpd_awid_UNCONNECTED[5:0]),
        .sacefpd_awlen(NLW_inst_sacefpd_awlen_UNCONNECTED[7:0]),
        .sacefpd_awlock(NLW_inst_sacefpd_awlock_UNCONNECTED),
        .sacefpd_awprot(NLW_inst_sacefpd_awprot_UNCONNECTED[2:0]),
        .sacefpd_awqos(NLW_inst_sacefpd_awqos_UNCONNECTED[3:0]),
        .sacefpd_awready(NLW_inst_sacefpd_awready_UNCONNECTED),
        .sacefpd_awregion(NLW_inst_sacefpd_awregion_UNCONNECTED[3:0]),
        .sacefpd_awsize(NLW_inst_sacefpd_awsize_UNCONNECTED[2:0]),
        .sacefpd_awsnoop(NLW_inst_sacefpd_awsnoop_UNCONNECTED[2:0]),
        .sacefpd_awuser(NLW_inst_sacefpd_awuser_UNCONNECTED[15:0]),
        .sacefpd_awvalid(NLW_inst_sacefpd_awvalid_UNCONNECTED),
        .sacefpd_bid(NLW_inst_sacefpd_bid_UNCONNECTED[5:0]),
        .sacefpd_bready(NLW_inst_sacefpd_bready_UNCONNECTED),
        .sacefpd_bresp(NLW_inst_sacefpd_bresp_UNCONNECTED[1:0]),
        .sacefpd_buser(NLW_inst_sacefpd_buser_UNCONNECTED),
        .sacefpd_bvalid(NLW_inst_sacefpd_bvalid_UNCONNECTED),
        .sacefpd_cddata(NLW_inst_sacefpd_cddata_UNCONNECTED[127:0]),
        .sacefpd_cdlast(NLW_inst_sacefpd_cdlast_UNCONNECTED),
        .sacefpd_cdready(NLW_inst_sacefpd_cdready_UNCONNECTED),
        .sacefpd_cdvalid(NLW_inst_sacefpd_cdvalid_UNCONNECTED),
        .sacefpd_crready(NLW_inst_sacefpd_crready_UNCONNECTED),
        .sacefpd_crresp(NLW_inst_sacefpd_crresp_UNCONNECTED[4:0]),
        .sacefpd_crvalid(NLW_inst_sacefpd_crvalid_UNCONNECTED),
        .sacefpd_rack(NLW_inst_sacefpd_rack_UNCONNECTED),
        .sacefpd_rdata(NLW_inst_sacefpd_rdata_UNCONNECTED[127:0]),
        .sacefpd_rid(NLW_inst_sacefpd_rid_UNCONNECTED[5:0]),
        .sacefpd_rlast(NLW_inst_sacefpd_rlast_UNCONNECTED),
        .sacefpd_rready(NLW_inst_sacefpd_rready_UNCONNECTED),
        .sacefpd_rresp(NLW_inst_sacefpd_rresp_UNCONNECTED[3:0]),
        .sacefpd_ruser(NLW_inst_sacefpd_ruser_UNCONNECTED),
        .sacefpd_rvalid(NLW_inst_sacefpd_rvalid_UNCONNECTED),
        .sacefpd_wack(NLW_inst_sacefpd_wack_UNCONNECTED),
        .sacefpd_wdata(NLW_inst_sacefpd_wdata_UNCONNECTED[127:0]),
        .sacefpd_wlast(NLW_inst_sacefpd_wlast_UNCONNECTED),
        .sacefpd_wready(NLW_inst_sacefpd_wready_UNCONNECTED),
        .sacefpd_wstrb(NLW_inst_sacefpd_wstrb_UNCONNECTED[15:0]),
        .sacefpd_wuser(NLW_inst_sacefpd_wuser_UNCONNECTED),
        .sacefpd_wvalid(NLW_inst_sacefpd_wvalid_UNCONNECTED),
        .saxi_lpd_aclk(NLW_inst_saxi_lpd_aclk_UNCONNECTED),
        .saxi_lpd_rclk(NLW_inst_saxi_lpd_rclk_UNCONNECTED),
        .saxi_lpd_wclk(NLW_inst_saxi_lpd_wclk_UNCONNECTED),
        .saxiacp_araddr(NLW_inst_saxiacp_araddr_UNCONNECTED[39:0]),
        .saxiacp_arburst(NLW_inst_saxiacp_arburst_UNCONNECTED[1:0]),
        .saxiacp_arcache(NLW_inst_saxiacp_arcache_UNCONNECTED[3:0]),
        .saxiacp_arid(NLW_inst_saxiacp_arid_UNCONNECTED[4:0]),
        .saxiacp_arlen(NLW_inst_saxiacp_arlen_UNCONNECTED[7:0]),
        .saxiacp_arlock(NLW_inst_saxiacp_arlock_UNCONNECTED),
        .saxiacp_arprot(NLW_inst_saxiacp_arprot_UNCONNECTED[2:0]),
        .saxiacp_arqos(NLW_inst_saxiacp_arqos_UNCONNECTED[3:0]),
        .saxiacp_arready(NLW_inst_saxiacp_arready_UNCONNECTED),
        .saxiacp_arsize(NLW_inst_saxiacp_arsize_UNCONNECTED[2:0]),
        .saxiacp_aruser(NLW_inst_saxiacp_aruser_UNCONNECTED[1:0]),
        .saxiacp_arvalid(NLW_inst_saxiacp_arvalid_UNCONNECTED),
        .saxiacp_awaddr(NLW_inst_saxiacp_awaddr_UNCONNECTED[39:0]),
        .saxiacp_awburst(NLW_inst_saxiacp_awburst_UNCONNECTED[1:0]),
        .saxiacp_awcache(NLW_inst_saxiacp_awcache_UNCONNECTED[3:0]),
        .saxiacp_awid(NLW_inst_saxiacp_awid_UNCONNECTED[4:0]),
        .saxiacp_awlen(NLW_inst_saxiacp_awlen_UNCONNECTED[7:0]),
        .saxiacp_awlock(NLW_inst_saxiacp_awlock_UNCONNECTED),
        .saxiacp_awprot(NLW_inst_saxiacp_awprot_UNCONNECTED[2:0]),
        .saxiacp_awqos(NLW_inst_saxiacp_awqos_UNCONNECTED[3:0]),
        .saxiacp_awready(NLW_inst_saxiacp_awready_UNCONNECTED),
        .saxiacp_awsize(NLW_inst_saxiacp_awsize_UNCONNECTED[2:0]),
        .saxiacp_awuser(NLW_inst_saxiacp_awuser_UNCONNECTED[1:0]),
        .saxiacp_awvalid(NLW_inst_saxiacp_awvalid_UNCONNECTED),
        .saxiacp_bid(NLW_inst_saxiacp_bid_UNCONNECTED[4:0]),
        .saxiacp_bready(NLW_inst_saxiacp_bready_UNCONNECTED),
        .saxiacp_bresp(NLW_inst_saxiacp_bresp_UNCONNECTED[1:0]),
        .saxiacp_bvalid(NLW_inst_saxiacp_bvalid_UNCONNECTED),
        .saxiacp_fpd_aclk(NLW_inst_saxiacp_fpd_aclk_UNCONNECTED),
        .saxiacp_rdata(NLW_inst_saxiacp_rdata_UNCONNECTED[127:0]),
        .saxiacp_rid(NLW_inst_saxiacp_rid_UNCONNECTED[4:0]),
        .saxiacp_rlast(NLW_inst_saxiacp_rlast_UNCONNECTED),
        .saxiacp_rready(NLW_inst_saxiacp_rready_UNCONNECTED),
        .saxiacp_rresp(NLW_inst_saxiacp_rresp_UNCONNECTED[1:0]),
        .saxiacp_rvalid(NLW_inst_saxiacp_rvalid_UNCONNECTED),
        .saxiacp_wdata(NLW_inst_saxiacp_wdata_UNCONNECTED[127:0]),
        .saxiacp_wlast(NLW_inst_saxiacp_wlast_UNCONNECTED),
        .saxiacp_wready(NLW_inst_saxiacp_wready_UNCONNECTED),
        .saxiacp_wstrb(NLW_inst_saxiacp_wstrb_UNCONNECTED[15:0]),
        .saxiacp_wvalid(NLW_inst_saxiacp_wvalid_UNCONNECTED),
        .saxigp0_araddr(NLW_inst_saxigp0_araddr_UNCONNECTED[48:0]),
        .saxigp0_arburst(NLW_inst_saxigp0_arburst_UNCONNECTED[1:0]),
        .saxigp0_arcache(NLW_inst_saxigp0_arcache_UNCONNECTED[3:0]),
        .saxigp0_arid(NLW_inst_saxigp0_arid_UNCONNECTED[5:0]),
        .saxigp0_arlen(NLW_inst_saxigp0_arlen_UNCONNECTED[7:0]),
        .saxigp0_arlock(NLW_inst_saxigp0_arlock_UNCONNECTED),
        .saxigp0_arprot(NLW_inst_saxigp0_arprot_UNCONNECTED[2:0]),
        .saxigp0_arqos(NLW_inst_saxigp0_arqos_UNCONNECTED[3:0]),
        .saxigp0_arready(NLW_inst_saxigp0_arready_UNCONNECTED),
        .saxigp0_arsize(NLW_inst_saxigp0_arsize_UNCONNECTED[2:0]),
        .saxigp0_aruser(NLW_inst_saxigp0_aruser_UNCONNECTED),
        .saxigp0_arvalid(NLW_inst_saxigp0_arvalid_UNCONNECTED),
        .saxigp0_awaddr(NLW_inst_saxigp0_awaddr_UNCONNECTED[48:0]),
        .saxigp0_awburst(NLW_inst_saxigp0_awburst_UNCONNECTED[1:0]),
        .saxigp0_awcache(NLW_inst_saxigp0_awcache_UNCONNECTED[3:0]),
        .saxigp0_awid(NLW_inst_saxigp0_awid_UNCONNECTED[5:0]),
        .saxigp0_awlen(NLW_inst_saxigp0_awlen_UNCONNECTED[7:0]),
        .saxigp0_awlock(NLW_inst_saxigp0_awlock_UNCONNECTED),
        .saxigp0_awprot(NLW_inst_saxigp0_awprot_UNCONNECTED[2:0]),
        .saxigp0_awqos(NLW_inst_saxigp0_awqos_UNCONNECTED[3:0]),
        .saxigp0_awready(NLW_inst_saxigp0_awready_UNCONNECTED),
        .saxigp0_awsize(NLW_inst_saxigp0_awsize_UNCONNECTED[2:0]),
        .saxigp0_awuser(NLW_inst_saxigp0_awuser_UNCONNECTED),
        .saxigp0_awvalid(NLW_inst_saxigp0_awvalid_UNCONNECTED),
        .saxigp0_bid(NLW_inst_saxigp0_bid_UNCONNECTED[5:0]),
        .saxigp0_bready(NLW_inst_saxigp0_bready_UNCONNECTED),
        .saxigp0_bresp(NLW_inst_saxigp0_bresp_UNCONNECTED[1:0]),
        .saxigp0_bvalid(NLW_inst_saxigp0_bvalid_UNCONNECTED),
        .saxigp0_racount(NLW_inst_saxigp0_racount_UNCONNECTED[3:0]),
        .saxigp0_rcount(NLW_inst_saxigp0_rcount_UNCONNECTED[7:0]),
        .saxigp0_rdata(NLW_inst_saxigp0_rdata_UNCONNECTED[127:0]),
        .saxigp0_rid(NLW_inst_saxigp0_rid_UNCONNECTED[5:0]),
        .saxigp0_rlast(NLW_inst_saxigp0_rlast_UNCONNECTED),
        .saxigp0_rready(NLW_inst_saxigp0_rready_UNCONNECTED),
        .saxigp0_rresp(NLW_inst_saxigp0_rresp_UNCONNECTED[1:0]),
        .saxigp0_rvalid(NLW_inst_saxigp0_rvalid_UNCONNECTED),
        .saxigp0_wacount(NLW_inst_saxigp0_wacount_UNCONNECTED[3:0]),
        .saxigp0_wcount(NLW_inst_saxigp0_wcount_UNCONNECTED[7:0]),
        .saxigp0_wdata(NLW_inst_saxigp0_wdata_UNCONNECTED[127:0]),
        .saxigp0_wlast(NLW_inst_saxigp0_wlast_UNCONNECTED),
        .saxigp0_wready(NLW_inst_saxigp0_wready_UNCONNECTED),
        .saxigp0_wstrb(NLW_inst_saxigp0_wstrb_UNCONNECTED[15:0]),
        .saxigp0_wvalid(NLW_inst_saxigp0_wvalid_UNCONNECTED),
        .saxigp1_araddr(NLW_inst_saxigp1_araddr_UNCONNECTED[48:0]),
        .saxigp1_arburst(NLW_inst_saxigp1_arburst_UNCONNECTED[1:0]),
        .saxigp1_arcache(NLW_inst_saxigp1_arcache_UNCONNECTED[3:0]),
        .saxigp1_arid(NLW_inst_saxigp1_arid_UNCONNECTED[5:0]),
        .saxigp1_arlen(NLW_inst_saxigp1_arlen_UNCONNECTED[7:0]),
        .saxigp1_arlock(NLW_inst_saxigp1_arlock_UNCONNECTED),
        .saxigp1_arprot(NLW_inst_saxigp1_arprot_UNCONNECTED[2:0]),
        .saxigp1_arqos(NLW_inst_saxigp1_arqos_UNCONNECTED[3:0]),
        .saxigp1_arready(NLW_inst_saxigp1_arready_UNCONNECTED),
        .saxigp1_arsize(NLW_inst_saxigp1_arsize_UNCONNECTED[2:0]),
        .saxigp1_aruser(NLW_inst_saxigp1_aruser_UNCONNECTED),
        .saxigp1_arvalid(NLW_inst_saxigp1_arvalid_UNCONNECTED),
        .saxigp1_awaddr(NLW_inst_saxigp1_awaddr_UNCONNECTED[48:0]),
        .saxigp1_awburst(NLW_inst_saxigp1_awburst_UNCONNECTED[1:0]),
        .saxigp1_awcache(NLW_inst_saxigp1_awcache_UNCONNECTED[3:0]),
        .saxigp1_awid(NLW_inst_saxigp1_awid_UNCONNECTED[5:0]),
        .saxigp1_awlen(NLW_inst_saxigp1_awlen_UNCONNECTED[7:0]),
        .saxigp1_awlock(NLW_inst_saxigp1_awlock_UNCONNECTED),
        .saxigp1_awprot(NLW_inst_saxigp1_awprot_UNCONNECTED[2:0]),
        .saxigp1_awqos(NLW_inst_saxigp1_awqos_UNCONNECTED[3:0]),
        .saxigp1_awready(NLW_inst_saxigp1_awready_UNCONNECTED),
        .saxigp1_awsize(NLW_inst_saxigp1_awsize_UNCONNECTED[2:0]),
        .saxigp1_awuser(NLW_inst_saxigp1_awuser_UNCONNECTED),
        .saxigp1_awvalid(NLW_inst_saxigp1_awvalid_UNCONNECTED),
        .saxigp1_bid(NLW_inst_saxigp1_bid_UNCONNECTED[5:0]),
        .saxigp1_bready(NLW_inst_saxigp1_bready_UNCONNECTED),
        .saxigp1_bresp(NLW_inst_saxigp1_bresp_UNCONNECTED[1:0]),
        .saxigp1_bvalid(NLW_inst_saxigp1_bvalid_UNCONNECTED),
        .saxigp1_racount(NLW_inst_saxigp1_racount_UNCONNECTED[3:0]),
        .saxigp1_rcount(NLW_inst_saxigp1_rcount_UNCONNECTED[7:0]),
        .saxigp1_rdata(NLW_inst_saxigp1_rdata_UNCONNECTED[127:0]),
        .saxigp1_rid(NLW_inst_saxigp1_rid_UNCONNECTED[5:0]),
        .saxigp1_rlast(NLW_inst_saxigp1_rlast_UNCONNECTED),
        .saxigp1_rready(NLW_inst_saxigp1_rready_UNCONNECTED),
        .saxigp1_rresp(NLW_inst_saxigp1_rresp_UNCONNECTED[1:0]),
        .saxigp1_rvalid(NLW_inst_saxigp1_rvalid_UNCONNECTED),
        .saxigp1_wacount(NLW_inst_saxigp1_wacount_UNCONNECTED[3:0]),
        .saxigp1_wcount(NLW_inst_saxigp1_wcount_UNCONNECTED[7:0]),
        .saxigp1_wdata(NLW_inst_saxigp1_wdata_UNCONNECTED[127:0]),
        .saxigp1_wlast(NLW_inst_saxigp1_wlast_UNCONNECTED),
        .saxigp1_wready(NLW_inst_saxigp1_wready_UNCONNECTED),
        .saxigp1_wstrb(NLW_inst_saxigp1_wstrb_UNCONNECTED[15:0]),
        .saxigp1_wvalid(NLW_inst_saxigp1_wvalid_UNCONNECTED),
        .saxigp2_araddr(NLW_inst_saxigp2_araddr_UNCONNECTED[48:0]),
        .saxigp2_arburst(NLW_inst_saxigp2_arburst_UNCONNECTED[1:0]),
        .saxigp2_arcache(NLW_inst_saxigp2_arcache_UNCONNECTED[3:0]),
        .saxigp2_arid(NLW_inst_saxigp2_arid_UNCONNECTED[5:0]),
        .saxigp2_arlen(NLW_inst_saxigp2_arlen_UNCONNECTED[7:0]),
        .saxigp2_arlock(NLW_inst_saxigp2_arlock_UNCONNECTED),
        .saxigp2_arprot(NLW_inst_saxigp2_arprot_UNCONNECTED[2:0]),
        .saxigp2_arqos(NLW_inst_saxigp2_arqos_UNCONNECTED[3:0]),
        .saxigp2_arready(NLW_inst_saxigp2_arready_UNCONNECTED),
        .saxigp2_arsize(NLW_inst_saxigp2_arsize_UNCONNECTED[2:0]),
        .saxigp2_aruser(NLW_inst_saxigp2_aruser_UNCONNECTED),
        .saxigp2_arvalid(NLW_inst_saxigp2_arvalid_UNCONNECTED),
        .saxigp2_awaddr(NLW_inst_saxigp2_awaddr_UNCONNECTED[48:0]),
        .saxigp2_awburst(NLW_inst_saxigp2_awburst_UNCONNECTED[1:0]),
        .saxigp2_awcache(NLW_inst_saxigp2_awcache_UNCONNECTED[3:0]),
        .saxigp2_awid(NLW_inst_saxigp2_awid_UNCONNECTED[5:0]),
        .saxigp2_awlen(NLW_inst_saxigp2_awlen_UNCONNECTED[7:0]),
        .saxigp2_awlock(NLW_inst_saxigp2_awlock_UNCONNECTED),
        .saxigp2_awprot(NLW_inst_saxigp2_awprot_UNCONNECTED[2:0]),
        .saxigp2_awqos(NLW_inst_saxigp2_awqos_UNCONNECTED[3:0]),
        .saxigp2_awready(NLW_inst_saxigp2_awready_UNCONNECTED),
        .saxigp2_awsize(NLW_inst_saxigp2_awsize_UNCONNECTED[2:0]),
        .saxigp2_awuser(NLW_inst_saxigp2_awuser_UNCONNECTED),
        .saxigp2_awvalid(NLW_inst_saxigp2_awvalid_UNCONNECTED),
        .saxigp2_bid(NLW_inst_saxigp2_bid_UNCONNECTED[5:0]),
        .saxigp2_bready(NLW_inst_saxigp2_bready_UNCONNECTED),
        .saxigp2_bresp(NLW_inst_saxigp2_bresp_UNCONNECTED[1:0]),
        .saxigp2_bvalid(NLW_inst_saxigp2_bvalid_UNCONNECTED),
        .saxigp2_racount(NLW_inst_saxigp2_racount_UNCONNECTED[3:0]),
        .saxigp2_rcount(NLW_inst_saxigp2_rcount_UNCONNECTED[7:0]),
        .saxigp2_rdata(NLW_inst_saxigp2_rdata_UNCONNECTED[127:0]),
        .saxigp2_rid(NLW_inst_saxigp2_rid_UNCONNECTED[5:0]),
        .saxigp2_rlast(NLW_inst_saxigp2_rlast_UNCONNECTED),
        .saxigp2_rready(NLW_inst_saxigp2_rready_UNCONNECTED),
        .saxigp2_rresp(NLW_inst_saxigp2_rresp_UNCONNECTED[1:0]),
        .saxigp2_rvalid(NLW_inst_saxigp2_rvalid_UNCONNECTED),
        .saxigp2_wacount(NLW_inst_saxigp2_wacount_UNCONNECTED[3:0]),
        .saxigp2_wcount(NLW_inst_saxigp2_wcount_UNCONNECTED[7:0]),
        .saxigp2_wdata(NLW_inst_saxigp2_wdata_UNCONNECTED[127:0]),
        .saxigp2_wlast(NLW_inst_saxigp2_wlast_UNCONNECTED),
        .saxigp2_wready(NLW_inst_saxigp2_wready_UNCONNECTED),
        .saxigp2_wstrb(NLW_inst_saxigp2_wstrb_UNCONNECTED[15:0]),
        .saxigp2_wvalid(NLW_inst_saxigp2_wvalid_UNCONNECTED),
        .saxigp3_araddr(NLW_inst_saxigp3_araddr_UNCONNECTED[48:0]),
        .saxigp3_arburst(NLW_inst_saxigp3_arburst_UNCONNECTED[1:0]),
        .saxigp3_arcache(NLW_inst_saxigp3_arcache_UNCONNECTED[3:0]),
        .saxigp3_arid(NLW_inst_saxigp3_arid_UNCONNECTED[5:0]),
        .saxigp3_arlen(NLW_inst_saxigp3_arlen_UNCONNECTED[7:0]),
        .saxigp3_arlock(NLW_inst_saxigp3_arlock_UNCONNECTED),
        .saxigp3_arprot(NLW_inst_saxigp3_arprot_UNCONNECTED[2:0]),
        .saxigp3_arqos(NLW_inst_saxigp3_arqos_UNCONNECTED[3:0]),
        .saxigp3_arready(NLW_inst_saxigp3_arready_UNCONNECTED),
        .saxigp3_arsize(NLW_inst_saxigp3_arsize_UNCONNECTED[2:0]),
        .saxigp3_aruser(NLW_inst_saxigp3_aruser_UNCONNECTED),
        .saxigp3_arvalid(NLW_inst_saxigp3_arvalid_UNCONNECTED),
        .saxigp3_awaddr(NLW_inst_saxigp3_awaddr_UNCONNECTED[48:0]),
        .saxigp3_awburst(NLW_inst_saxigp3_awburst_UNCONNECTED[1:0]),
        .saxigp3_awcache(NLW_inst_saxigp3_awcache_UNCONNECTED[3:0]),
        .saxigp3_awid(NLW_inst_saxigp3_awid_UNCONNECTED[5:0]),
        .saxigp3_awlen(NLW_inst_saxigp3_awlen_UNCONNECTED[7:0]),
        .saxigp3_awlock(NLW_inst_saxigp3_awlock_UNCONNECTED),
        .saxigp3_awprot(NLW_inst_saxigp3_awprot_UNCONNECTED[2:0]),
        .saxigp3_awqos(NLW_inst_saxigp3_awqos_UNCONNECTED[3:0]),
        .saxigp3_awready(NLW_inst_saxigp3_awready_UNCONNECTED),
        .saxigp3_awsize(NLW_inst_saxigp3_awsize_UNCONNECTED[2:0]),
        .saxigp3_awuser(NLW_inst_saxigp3_awuser_UNCONNECTED),
        .saxigp3_awvalid(NLW_inst_saxigp3_awvalid_UNCONNECTED),
        .saxigp3_bid(NLW_inst_saxigp3_bid_UNCONNECTED[5:0]),
        .saxigp3_bready(NLW_inst_saxigp3_bready_UNCONNECTED),
        .saxigp3_bresp(NLW_inst_saxigp3_bresp_UNCONNECTED[1:0]),
        .saxigp3_bvalid(NLW_inst_saxigp3_bvalid_UNCONNECTED),
        .saxigp3_racount(NLW_inst_saxigp3_racount_UNCONNECTED[3:0]),
        .saxigp3_rcount(NLW_inst_saxigp3_rcount_UNCONNECTED[7:0]),
        .saxigp3_rdata(NLW_inst_saxigp3_rdata_UNCONNECTED[127:0]),
        .saxigp3_rid(NLW_inst_saxigp3_rid_UNCONNECTED[5:0]),
        .saxigp3_rlast(NLW_inst_saxigp3_rlast_UNCONNECTED),
        .saxigp3_rready(NLW_inst_saxigp3_rready_UNCONNECTED),
        .saxigp3_rresp(NLW_inst_saxigp3_rresp_UNCONNECTED[1:0]),
        .saxigp3_rvalid(NLW_inst_saxigp3_rvalid_UNCONNECTED),
        .saxigp3_wacount(NLW_inst_saxigp3_wacount_UNCONNECTED[3:0]),
        .saxigp3_wcount(NLW_inst_saxigp3_wcount_UNCONNECTED[7:0]),
        .saxigp3_wdata(NLW_inst_saxigp3_wdata_UNCONNECTED[127:0]),
        .saxigp3_wlast(NLW_inst_saxigp3_wlast_UNCONNECTED),
        .saxigp3_wready(NLW_inst_saxigp3_wready_UNCONNECTED),
        .saxigp3_wstrb(NLW_inst_saxigp3_wstrb_UNCONNECTED[15:0]),
        .saxigp3_wvalid(NLW_inst_saxigp3_wvalid_UNCONNECTED),
        .saxigp4_araddr(NLW_inst_saxigp4_araddr_UNCONNECTED[48:0]),
        .saxigp4_arburst(NLW_inst_saxigp4_arburst_UNCONNECTED[1:0]),
        .saxigp4_arcache(NLW_inst_saxigp4_arcache_UNCONNECTED[3:0]),
        .saxigp4_arid(NLW_inst_saxigp4_arid_UNCONNECTED[5:0]),
        .saxigp4_arlen(NLW_inst_saxigp4_arlen_UNCONNECTED[7:0]),
        .saxigp4_arlock(NLW_inst_saxigp4_arlock_UNCONNECTED),
        .saxigp4_arprot(NLW_inst_saxigp4_arprot_UNCONNECTED[2:0]),
        .saxigp4_arqos(NLW_inst_saxigp4_arqos_UNCONNECTED[3:0]),
        .saxigp4_arready(NLW_inst_saxigp4_arready_UNCONNECTED),
        .saxigp4_arsize(NLW_inst_saxigp4_arsize_UNCONNECTED[2:0]),
        .saxigp4_aruser(NLW_inst_saxigp4_aruser_UNCONNECTED),
        .saxigp4_arvalid(NLW_inst_saxigp4_arvalid_UNCONNECTED),
        .saxigp4_awaddr(NLW_inst_saxigp4_awaddr_UNCONNECTED[48:0]),
        .saxigp4_awburst(NLW_inst_saxigp4_awburst_UNCONNECTED[1:0]),
        .saxigp4_awcache(NLW_inst_saxigp4_awcache_UNCONNECTED[3:0]),
        .saxigp4_awid(NLW_inst_saxigp4_awid_UNCONNECTED[5:0]),
        .saxigp4_awlen(NLW_inst_saxigp4_awlen_UNCONNECTED[7:0]),
        .saxigp4_awlock(NLW_inst_saxigp4_awlock_UNCONNECTED),
        .saxigp4_awprot(NLW_inst_saxigp4_awprot_UNCONNECTED[2:0]),
        .saxigp4_awqos(NLW_inst_saxigp4_awqos_UNCONNECTED[3:0]),
        .saxigp4_awready(NLW_inst_saxigp4_awready_UNCONNECTED),
        .saxigp4_awsize(NLW_inst_saxigp4_awsize_UNCONNECTED[2:0]),
        .saxigp4_awuser(NLW_inst_saxigp4_awuser_UNCONNECTED),
        .saxigp4_awvalid(NLW_inst_saxigp4_awvalid_UNCONNECTED),
        .saxigp4_bid(NLW_inst_saxigp4_bid_UNCONNECTED[5:0]),
        .saxigp4_bready(NLW_inst_saxigp4_bready_UNCONNECTED),
        .saxigp4_bresp(NLW_inst_saxigp4_bresp_UNCONNECTED[1:0]),
        .saxigp4_bvalid(NLW_inst_saxigp4_bvalid_UNCONNECTED),
        .saxigp4_racount(NLW_inst_saxigp4_racount_UNCONNECTED[3:0]),
        .saxigp4_rcount(NLW_inst_saxigp4_rcount_UNCONNECTED[7:0]),
        .saxigp4_rdata(NLW_inst_saxigp4_rdata_UNCONNECTED[127:0]),
        .saxigp4_rid(NLW_inst_saxigp4_rid_UNCONNECTED[5:0]),
        .saxigp4_rlast(NLW_inst_saxigp4_rlast_UNCONNECTED),
        .saxigp4_rready(NLW_inst_saxigp4_rready_UNCONNECTED),
        .saxigp4_rresp(NLW_inst_saxigp4_rresp_UNCONNECTED[1:0]),
        .saxigp4_rvalid(NLW_inst_saxigp4_rvalid_UNCONNECTED),
        .saxigp4_wacount(NLW_inst_saxigp4_wacount_UNCONNECTED[3:0]),
        .saxigp4_wcount(NLW_inst_saxigp4_wcount_UNCONNECTED[7:0]),
        .saxigp4_wdata(NLW_inst_saxigp4_wdata_UNCONNECTED[127:0]),
        .saxigp4_wlast(NLW_inst_saxigp4_wlast_UNCONNECTED),
        .saxigp4_wready(NLW_inst_saxigp4_wready_UNCONNECTED),
        .saxigp4_wstrb(NLW_inst_saxigp4_wstrb_UNCONNECTED[15:0]),
        .saxigp4_wvalid(NLW_inst_saxigp4_wvalid_UNCONNECTED),
        .saxigp5_araddr(NLW_inst_saxigp5_araddr_UNCONNECTED[48:0]),
        .saxigp5_arburst(NLW_inst_saxigp5_arburst_UNCONNECTED[1:0]),
        .saxigp5_arcache(NLW_inst_saxigp5_arcache_UNCONNECTED[3:0]),
        .saxigp5_arid(NLW_inst_saxigp5_arid_UNCONNECTED[5:0]),
        .saxigp5_arlen(NLW_inst_saxigp5_arlen_UNCONNECTED[7:0]),
        .saxigp5_arlock(NLW_inst_saxigp5_arlock_UNCONNECTED),
        .saxigp5_arprot(NLW_inst_saxigp5_arprot_UNCONNECTED[2:0]),
        .saxigp5_arqos(NLW_inst_saxigp5_arqos_UNCONNECTED[3:0]),
        .saxigp5_arready(NLW_inst_saxigp5_arready_UNCONNECTED),
        .saxigp5_arsize(NLW_inst_saxigp5_arsize_UNCONNECTED[2:0]),
        .saxigp5_aruser(NLW_inst_saxigp5_aruser_UNCONNECTED),
        .saxigp5_arvalid(NLW_inst_saxigp5_arvalid_UNCONNECTED),
        .saxigp5_awaddr(NLW_inst_saxigp5_awaddr_UNCONNECTED[48:0]),
        .saxigp5_awburst(NLW_inst_saxigp5_awburst_UNCONNECTED[1:0]),
        .saxigp5_awcache(NLW_inst_saxigp5_awcache_UNCONNECTED[3:0]),
        .saxigp5_awid(NLW_inst_saxigp5_awid_UNCONNECTED[5:0]),
        .saxigp5_awlen(NLW_inst_saxigp5_awlen_UNCONNECTED[7:0]),
        .saxigp5_awlock(NLW_inst_saxigp5_awlock_UNCONNECTED),
        .saxigp5_awprot(NLW_inst_saxigp5_awprot_UNCONNECTED[2:0]),
        .saxigp5_awqos(NLW_inst_saxigp5_awqos_UNCONNECTED[3:0]),
        .saxigp5_awready(NLW_inst_saxigp5_awready_UNCONNECTED),
        .saxigp5_awsize(NLW_inst_saxigp5_awsize_UNCONNECTED[2:0]),
        .saxigp5_awuser(NLW_inst_saxigp5_awuser_UNCONNECTED),
        .saxigp5_awvalid(NLW_inst_saxigp5_awvalid_UNCONNECTED),
        .saxigp5_bid(NLW_inst_saxigp5_bid_UNCONNECTED[5:0]),
        .saxigp5_bready(NLW_inst_saxigp5_bready_UNCONNECTED),
        .saxigp5_bresp(NLW_inst_saxigp5_bresp_UNCONNECTED[1:0]),
        .saxigp5_bvalid(NLW_inst_saxigp5_bvalid_UNCONNECTED),
        .saxigp5_racount(NLW_inst_saxigp5_racount_UNCONNECTED[3:0]),
        .saxigp5_rcount(NLW_inst_saxigp5_rcount_UNCONNECTED[7:0]),
        .saxigp5_rdata(NLW_inst_saxigp5_rdata_UNCONNECTED[127:0]),
        .saxigp5_rid(NLW_inst_saxigp5_rid_UNCONNECTED[5:0]),
        .saxigp5_rlast(NLW_inst_saxigp5_rlast_UNCONNECTED),
        .saxigp5_rready(NLW_inst_saxigp5_rready_UNCONNECTED),
        .saxigp5_rresp(NLW_inst_saxigp5_rresp_UNCONNECTED[1:0]),
        .saxigp5_rvalid(NLW_inst_saxigp5_rvalid_UNCONNECTED),
        .saxigp5_wacount(NLW_inst_saxigp5_wacount_UNCONNECTED[3:0]),
        .saxigp5_wcount(NLW_inst_saxigp5_wcount_UNCONNECTED[7:0]),
        .saxigp5_wdata(NLW_inst_saxigp5_wdata_UNCONNECTED[127:0]),
        .saxigp5_wlast(NLW_inst_saxigp5_wlast_UNCONNECTED),
        .saxigp5_wready(NLW_inst_saxigp5_wready_UNCONNECTED),
        .saxigp5_wstrb(NLW_inst_saxigp5_wstrb_UNCONNECTED[15:0]),
        .saxigp5_wvalid(NLW_inst_saxigp5_wvalid_UNCONNECTED),
        .saxigp6_araddr(NLW_inst_saxigp6_araddr_UNCONNECTED[48:0]),
        .saxigp6_arburst(NLW_inst_saxigp6_arburst_UNCONNECTED[1:0]),
        .saxigp6_arcache(NLW_inst_saxigp6_arcache_UNCONNECTED[3:0]),
        .saxigp6_arid(NLW_inst_saxigp6_arid_UNCONNECTED[5:0]),
        .saxigp6_arlen(NLW_inst_saxigp6_arlen_UNCONNECTED[7:0]),
        .saxigp6_arlock(NLW_inst_saxigp6_arlock_UNCONNECTED),
        .saxigp6_arprot(NLW_inst_saxigp6_arprot_UNCONNECTED[2:0]),
        .saxigp6_arqos(NLW_inst_saxigp6_arqos_UNCONNECTED[3:0]),
        .saxigp6_arready(NLW_inst_saxigp6_arready_UNCONNECTED),
        .saxigp6_arsize(NLW_inst_saxigp6_arsize_UNCONNECTED[2:0]),
        .saxigp6_aruser(NLW_inst_saxigp6_aruser_UNCONNECTED),
        .saxigp6_arvalid(NLW_inst_saxigp6_arvalid_UNCONNECTED),
        .saxigp6_awaddr(NLW_inst_saxigp6_awaddr_UNCONNECTED[48:0]),
        .saxigp6_awburst(NLW_inst_saxigp6_awburst_UNCONNECTED[1:0]),
        .saxigp6_awcache(NLW_inst_saxigp6_awcache_UNCONNECTED[3:0]),
        .saxigp6_awid(NLW_inst_saxigp6_awid_UNCONNECTED[5:0]),
        .saxigp6_awlen(NLW_inst_saxigp6_awlen_UNCONNECTED[7:0]),
        .saxigp6_awlock(NLW_inst_saxigp6_awlock_UNCONNECTED),
        .saxigp6_awprot(NLW_inst_saxigp6_awprot_UNCONNECTED[2:0]),
        .saxigp6_awqos(NLW_inst_saxigp6_awqos_UNCONNECTED[3:0]),
        .saxigp6_awready(NLW_inst_saxigp6_awready_UNCONNECTED),
        .saxigp6_awsize(NLW_inst_saxigp6_awsize_UNCONNECTED[2:0]),
        .saxigp6_awuser(NLW_inst_saxigp6_awuser_UNCONNECTED),
        .saxigp6_awvalid(NLW_inst_saxigp6_awvalid_UNCONNECTED),
        .saxigp6_bid(NLW_inst_saxigp6_bid_UNCONNECTED[5:0]),
        .saxigp6_bready(NLW_inst_saxigp6_bready_UNCONNECTED),
        .saxigp6_bresp(NLW_inst_saxigp6_bresp_UNCONNECTED[1:0]),
        .saxigp6_bvalid(NLW_inst_saxigp6_bvalid_UNCONNECTED),
        .saxigp6_racount(NLW_inst_saxigp6_racount_UNCONNECTED[3:0]),
        .saxigp6_rcount(NLW_inst_saxigp6_rcount_UNCONNECTED[7:0]),
        .saxigp6_rdata(NLW_inst_saxigp6_rdata_UNCONNECTED[127:0]),
        .saxigp6_rid(NLW_inst_saxigp6_rid_UNCONNECTED[5:0]),
        .saxigp6_rlast(NLW_inst_saxigp6_rlast_UNCONNECTED),
        .saxigp6_rready(NLW_inst_saxigp6_rready_UNCONNECTED),
        .saxigp6_rresp(NLW_inst_saxigp6_rresp_UNCONNECTED[1:0]),
        .saxigp6_rvalid(NLW_inst_saxigp6_rvalid_UNCONNECTED),
        .saxigp6_wacount(NLW_inst_saxigp6_wacount_UNCONNECTED[3:0]),
        .saxigp6_wcount(NLW_inst_saxigp6_wcount_UNCONNECTED[7:0]),
        .saxigp6_wdata(NLW_inst_saxigp6_wdata_UNCONNECTED[127:0]),
        .saxigp6_wlast(NLW_inst_saxigp6_wlast_UNCONNECTED),
        .saxigp6_wready(NLW_inst_saxigp6_wready_UNCONNECTED),
        .saxigp6_wstrb(NLW_inst_saxigp6_wstrb_UNCONNECTED[15:0]),
        .saxigp6_wvalid(NLW_inst_saxigp6_wvalid_UNCONNECTED),
        .saxihp0_fpd_aclk(NLW_inst_saxihp0_fpd_aclk_UNCONNECTED),
        .saxihp0_fpd_rclk(NLW_inst_saxihp0_fpd_rclk_UNCONNECTED),
        .saxihp0_fpd_wclk(NLW_inst_saxihp0_fpd_wclk_UNCONNECTED),
        .saxihp1_fpd_aclk(NLW_inst_saxihp1_fpd_aclk_UNCONNECTED),
        .saxihp1_fpd_rclk(NLW_inst_saxihp1_fpd_rclk_UNCONNECTED),
        .saxihp1_fpd_wclk(NLW_inst_saxihp1_fpd_wclk_UNCONNECTED),
        .saxihp2_fpd_aclk(NLW_inst_saxihp2_fpd_aclk_UNCONNECTED),
        .saxihp2_fpd_rclk(NLW_inst_saxihp2_fpd_rclk_UNCONNECTED),
        .saxihp2_fpd_wclk(NLW_inst_saxihp2_fpd_wclk_UNCONNECTED),
        .saxihp3_fpd_aclk(NLW_inst_saxihp3_fpd_aclk_UNCONNECTED),
        .saxihp3_fpd_rclk(NLW_inst_saxihp3_fpd_rclk_UNCONNECTED),
        .saxihp3_fpd_wclk(NLW_inst_saxihp3_fpd_wclk_UNCONNECTED),
        .saxihpc0_fpd_aclk(NLW_inst_saxihpc0_fpd_aclk_UNCONNECTED),
        .saxihpc0_fpd_rclk(NLW_inst_saxihpc0_fpd_rclk_UNCONNECTED),
        .saxihpc0_fpd_wclk(NLW_inst_saxihpc0_fpd_wclk_UNCONNECTED),
        .saxihpc1_fpd_aclk(NLW_inst_saxihpc1_fpd_aclk_UNCONNECTED),
        .saxihpc1_fpd_rclk(NLW_inst_saxihpc1_fpd_rclk_UNCONNECTED),
        .saxihpc1_fpd_wclk(NLW_inst_saxihpc1_fpd_wclk_UNCONNECTED),
        .stm_event(NLW_inst_stm_event_UNCONNECTED[59:0]),
        .test_adc2_in(NLW_inst_test_adc2_in_UNCONNECTED[31:0]),
        .test_adc_clk(NLW_inst_test_adc_clk_UNCONNECTED[3:0]),
        .test_adc_in(NLW_inst_test_adc_in_UNCONNECTED[31:0]),
        .test_adc_out(NLW_inst_test_adc_out_UNCONNECTED[19:0]),
        .test_ams_osc(NLW_inst_test_ams_osc_UNCONNECTED[7:0]),
        .test_bscan_ac_mode(NLW_inst_test_bscan_ac_mode_UNCONNECTED),
        .test_bscan_ac_test(NLW_inst_test_bscan_ac_test_UNCONNECTED),
        .test_bscan_clockdr(NLW_inst_test_bscan_clockdr_UNCONNECTED),
        .test_bscan_en_n(NLW_inst_test_bscan_en_n_UNCONNECTED),
        .test_bscan_extest(NLW_inst_test_bscan_extest_UNCONNECTED),
        .test_bscan_init_memory(NLW_inst_test_bscan_init_memory_UNCONNECTED),
        .test_bscan_intest(NLW_inst_test_bscan_intest_UNCONNECTED),
        .test_bscan_misr_jtag_load(NLW_inst_test_bscan_misr_jtag_load_UNCONNECTED),
        .test_bscan_mode_c(NLW_inst_test_bscan_mode_c_UNCONNECTED),
        .test_bscan_reset_tap_b(NLW_inst_test_bscan_reset_tap_b_UNCONNECTED),
        .test_bscan_shiftdr(NLW_inst_test_bscan_shiftdr_UNCONNECTED),
        .test_bscan_tdi(NLW_inst_test_bscan_tdi_UNCONNECTED),
        .test_bscan_tdo(NLW_inst_test_bscan_tdo_UNCONNECTED),
        .test_bscan_updatedr(NLW_inst_test_bscan_updatedr_UNCONNECTED),
        .test_char_mode_fpd_n(NLW_inst_test_char_mode_fpd_n_UNCONNECTED),
        .test_char_mode_lpd_n(NLW_inst_test_char_mode_lpd_n_UNCONNECTED),
        .test_convst(NLW_inst_test_convst_UNCONNECTED),
        .test_daddr(NLW_inst_test_daddr_UNCONNECTED[7:0]),
        .test_db(NLW_inst_test_db_UNCONNECTED[15:0]),
        .test_dclk(NLW_inst_test_dclk_UNCONNECTED),
        .test_ddr2pl_dcd_skewout(NLW_inst_test_ddr2pl_dcd_skewout_UNCONNECTED),
        .test_den(NLW_inst_test_den_UNCONNECTED),
        .test_di(NLW_inst_test_di_UNCONNECTED[15:0]),
        .test_do(NLW_inst_test_do_UNCONNECTED[15:0]),
        .test_drdy(NLW_inst_test_drdy_UNCONNECTED),
        .test_dwe(NLW_inst_test_dwe_UNCONNECTED),
        .test_mon_data(NLW_inst_test_mon_data_UNCONNECTED[15:0]),
        .test_pl2ddr_dcd_sample_pulse(NLW_inst_test_pl2ddr_dcd_sample_pulse_UNCONNECTED),
        .test_pl_pll_lock_out(NLW_inst_test_pl_pll_lock_out_UNCONNECTED[4:0]),
        .test_pl_scan_chopper_si(NLW_inst_test_pl_scan_chopper_si_UNCONNECTED),
        .test_pl_scan_chopper_so(NLW_inst_test_pl_scan_chopper_so_UNCONNECTED),
        .test_pl_scan_chopper_trig(NLW_inst_test_pl_scan_chopper_trig_UNCONNECTED),
        .test_pl_scan_clk0(NLW_inst_test_pl_scan_clk0_UNCONNECTED),
        .test_pl_scan_clk1(NLW_inst_test_pl_scan_clk1_UNCONNECTED),
        .test_pl_scan_edt_clk(NLW_inst_test_pl_scan_edt_clk_UNCONNECTED),
        .test_pl_scan_edt_in_apu(NLW_inst_test_pl_scan_edt_in_apu_UNCONNECTED),
        .test_pl_scan_edt_in_cpu(NLW_inst_test_pl_scan_edt_in_cpu_UNCONNECTED),
        .test_pl_scan_edt_in_ddr(NLW_inst_test_pl_scan_edt_in_ddr_UNCONNECTED[3:0]),
        .test_pl_scan_edt_in_fp(NLW_inst_test_pl_scan_edt_in_fp_UNCONNECTED[9:0]),
        .test_pl_scan_edt_in_gpu(NLW_inst_test_pl_scan_edt_in_gpu_UNCONNECTED[3:0]),
        .test_pl_scan_edt_in_lp(NLW_inst_test_pl_scan_edt_in_lp_UNCONNECTED[8:0]),
        .test_pl_scan_edt_in_usb3(NLW_inst_test_pl_scan_edt_in_usb3_UNCONNECTED[1:0]),
        .test_pl_scan_edt_out_apu(NLW_inst_test_pl_scan_edt_out_apu_UNCONNECTED),
        .test_pl_scan_edt_out_cpu0(NLW_inst_test_pl_scan_edt_out_cpu0_UNCONNECTED),
        .test_pl_scan_edt_out_cpu1(NLW_inst_test_pl_scan_edt_out_cpu1_UNCONNECTED),
        .test_pl_scan_edt_out_cpu2(NLW_inst_test_pl_scan_edt_out_cpu2_UNCONNECTED),
        .test_pl_scan_edt_out_cpu3(NLW_inst_test_pl_scan_edt_out_cpu3_UNCONNECTED),
        .test_pl_scan_edt_out_ddr(NLW_inst_test_pl_scan_edt_out_ddr_UNCONNECTED[3:0]),
        .test_pl_scan_edt_out_fp(NLW_inst_test_pl_scan_edt_out_fp_UNCONNECTED[9:0]),
        .test_pl_scan_edt_out_gpu(NLW_inst_test_pl_scan_edt_out_gpu_UNCONNECTED[3:0]),
        .test_pl_scan_edt_out_lp(NLW_inst_test_pl_scan_edt_out_lp_UNCONNECTED[8:0]),
        .test_pl_scan_edt_out_usb3(NLW_inst_test_pl_scan_edt_out_usb3_UNCONNECTED[1:0]),
        .test_pl_scan_edt_update(NLW_inst_test_pl_scan_edt_update_UNCONNECTED),
        .test_pl_scan_pll_reset(NLW_inst_test_pl_scan_pll_reset_UNCONNECTED),
        .test_pl_scan_reset_n(NLW_inst_test_pl_scan_reset_n_UNCONNECTED),
        .test_pl_scan_slcr_config_clk(NLW_inst_test_pl_scan_slcr_config_clk_UNCONNECTED),
        .test_pl_scan_slcr_config_rstn(NLW_inst_test_pl_scan_slcr_config_rstn_UNCONNECTED),
        .test_pl_scan_slcr_config_si(NLW_inst_test_pl_scan_slcr_config_si_UNCONNECTED),
        .test_pl_scan_slcr_config_so(NLW_inst_test_pl_scan_slcr_config_so_UNCONNECTED),
        .test_pl_scan_spare_in0(NLW_inst_test_pl_scan_spare_in0_UNCONNECTED),
        .test_pl_scan_spare_in1(NLW_inst_test_pl_scan_spare_in1_UNCONNECTED),
        .test_pl_scan_spare_in2(NLW_inst_test_pl_scan_spare_in2_UNCONNECTED),
        .test_pl_scan_spare_out0(NLW_inst_test_pl_scan_spare_out0_UNCONNECTED),
        .test_pl_scan_spare_out1(NLW_inst_test_pl_scan_spare_out1_UNCONNECTED),
        .test_pl_scan_wrap_clk(NLW_inst_test_pl_scan_wrap_clk_UNCONNECTED),
        .test_pl_scan_wrap_ishift(NLW_inst_test_pl_scan_wrap_ishift_UNCONNECTED),
        .test_pl_scan_wrap_oshift(NLW_inst_test_pl_scan_wrap_oshift_UNCONNECTED),
        .test_pl_scanenable(NLW_inst_test_pl_scanenable_UNCONNECTED),
        .test_pl_scanenable_slcr_en(NLW_inst_test_pl_scanenable_slcr_en_UNCONNECTED),
        .test_usb0_funcmux_0_n(NLW_inst_test_usb0_funcmux_0_n_UNCONNECTED),
        .test_usb0_scanmux_0_n(NLW_inst_test_usb0_scanmux_0_n_UNCONNECTED),
        .test_usb1_funcmux_0_n(NLW_inst_test_usb1_funcmux_0_n_UNCONNECTED),
        .test_usb1_scanmux_0_n(NLW_inst_test_usb1_scanmux_0_n_UNCONNECTED),
        .trace_clk_out(NLW_inst_trace_clk_out_UNCONNECTED),
        .tst_rtc_calibreg_in(NLW_inst_tst_rtc_calibreg_in_UNCONNECTED[20:0]),
        .tst_rtc_calibreg_out(NLW_inst_tst_rtc_calibreg_out_UNCONNECTED[20:0]),
        .tst_rtc_calibreg_we(NLW_inst_tst_rtc_calibreg_we_UNCONNECTED),
        .tst_rtc_clk(NLW_inst_tst_rtc_clk_UNCONNECTED),
        .tst_rtc_disable_bat_op(NLW_inst_tst_rtc_disable_bat_op_UNCONNECTED),
        .tst_rtc_osc_clk_out(NLW_inst_tst_rtc_osc_clk_out_UNCONNECTED),
        .tst_rtc_osc_cntrl_in(NLW_inst_tst_rtc_osc_cntrl_in_UNCONNECTED[3:0]),
        .tst_rtc_osc_cntrl_out(NLW_inst_tst_rtc_osc_cntrl_out_UNCONNECTED[3:0]),
        .tst_rtc_osc_cntrl_we(NLW_inst_tst_rtc_osc_cntrl_we_UNCONNECTED),
        .tst_rtc_sec_counter_out(NLW_inst_tst_rtc_sec_counter_out_UNCONNECTED[31:0]),
        .tst_rtc_sec_reload(NLW_inst_tst_rtc_sec_reload_UNCONNECTED),
        .tst_rtc_seconds_raw_int(NLW_inst_tst_rtc_seconds_raw_int_UNCONNECTED),
        .tst_rtc_testclock_select_n(NLW_inst_tst_rtc_testclock_select_n_UNCONNECTED),
        .tst_rtc_testmode_n(NLW_inst_tst_rtc_testmode_n_UNCONNECTED),
        .tst_rtc_tick_counter_out(NLW_inst_tst_rtc_tick_counter_out_UNCONNECTED[15:0]),
        .tst_rtc_timesetreg_in(NLW_inst_tst_rtc_timesetreg_in_UNCONNECTED[31:0]),
        .tst_rtc_timesetreg_out(NLW_inst_tst_rtc_timesetreg_out_UNCONNECTED[31:0]),
        .tst_rtc_timesetreg_we(NLW_inst_tst_rtc_timesetreg_we_UNCONNECTED));
endmodule

(* C_DP_USE_AUDIO = "0" *) (* C_DP_USE_VIDEO = "0" *) (* C_EMIO_GPIO_WIDTH = "38" *) 
(* C_EN_EMIO_TRACE = "0" *) (* C_EN_FIFO_ENET0 = "0" *) (* C_EN_FIFO_ENET1 = "0" *) 
(* C_EN_FIFO_ENET2 = "0" *) (* C_EN_FIFO_ENET3 = "0" *) (* C_MAXIGP0_DATA_WIDTH = "128" *) 
(* C_MAXIGP1_DATA_WIDTH = "128" *) (* C_MAXIGP2_DATA_WIDTH = "32" *) (* C_NUM_F2P_0_INTR_INPUTS = "1" *) 
(* C_NUM_F2P_1_INTR_INPUTS = "1" *) (* C_NUM_FABRIC_RESETS = "1" *) (* C_PL_CLK0_BUF = "TRUE" *) 
(* C_PL_CLK1_BUF = "FALSE" *) (* C_PL_CLK2_BUF = "FALSE" *) (* C_PL_CLK3_BUF = "FALSE" *) 
(* C_SAXIGP0_DATA_WIDTH = "128" *) (* C_SAXIGP1_DATA_WIDTH = "128" *) (* C_SAXIGP2_DATA_WIDTH = "128" *) 
(* C_SAXIGP3_DATA_WIDTH = "128" *) (* C_SAXIGP4_DATA_WIDTH = "128" *) (* C_SAXIGP5_DATA_WIDTH = "128" *) 
(* C_SAXIGP6_DATA_WIDTH = "128" *) (* C_SD0_INTERNAL_BUS_WIDTH = "5" *) (* C_SD1_INTERNAL_BUS_WIDTH = "4" *) 
(* C_TRACE_DATA_WIDTH = "32" *) (* C_TRACE_PIPELINE_WIDTH = "8" *) (* C_USE_DEBUG_TEST = "0" *) 
(* C_USE_DIFF_RW_CLK_GP0 = "0" *) (* C_USE_DIFF_RW_CLK_GP1 = "0" *) (* C_USE_DIFF_RW_CLK_GP2 = "0" *) 
(* C_USE_DIFF_RW_CLK_GP3 = "0" *) (* C_USE_DIFF_RW_CLK_GP4 = "0" *) (* C_USE_DIFF_RW_CLK_GP5 = "0" *) 
(* C_USE_DIFF_RW_CLK_GP6 = "0" *) (* HW_HANDOFF = "design_1_zynq_ultra_ps_e_0_0.hwdef" *) (* ORIG_REF_NAME = "zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e" *) 
(* PSS_IO = "Signal Name, DiffPair Type, DiffPair Signal,Direction, Site Type, IO Standard, Drive (mA), Slew Rate, Pull Type, IBIS Model, ODT, OUTPUT_IMPEDANCE \nQSPI_X4_SCLK_OUT, , , OUT, PS_MIO0_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_MISO_MO1, , , INOUT, PS_MIO1_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_MO2, , , INOUT, PS_MIO2_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_MO3, , , INOUT, PS_MIO3_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_MOSI_MI0, , , INOUT, PS_MIO4_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_X4_N_SS_OUT, , , OUT, PS_MIO5_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nQSPI_CLK_FOR_LPBK, , , OUT, PS_MIO6_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nI2C1_SCL_OUT, , , INOUT, PS_MIO16_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nI2C1_SDA_OUT, , , INOUT, PS_MIO17_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUART0_RXD, , , IN, PS_MIO18_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUART0_TXD, , , OUT, PS_MIO19_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUART1_TXD, , , OUT, PS_MIO20_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUART1_RXD, , , IN, PS_MIO21_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nCAN1_PHY_TX, , , OUT, PS_MIO24_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nCAN1_PHY_RX, , , IN, PS_MIO25_500, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nDPAUX_DP_AUX_DATA_OUT, , , OUT, PS_MIO27_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nDPAUX_DP_HOT_PLUG_DETECT, , , IN, PS_MIO28_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nDPAUX_DP_AUX_DATA_OE, , , OUT, PS_MIO29_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nDPAUX_DP_AUX_DATA_IN, , , IN, PS_MIO30_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_CD_N, , , IN, PS_MIO45_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_DATA_OUT[0], , , INOUT, PS_MIO46_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_DATA_OUT[1], , , INOUT, PS_MIO47_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_DATA_OUT[2], , , INOUT, PS_MIO48_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_DATA_OUT[3], , , INOUT, PS_MIO49_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_CMD_OUT, , , INOUT, PS_MIO50_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nSD1_SDIO1_CLK_OUT, , , OUT, PS_MIO51_501, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_CLK_IN, , , IN, PS_MIO52_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_DIR, , , IN, PS_MIO53_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[2], , , INOUT, PS_MIO54_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_NXT, , , IN, PS_MIO55_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[0], , , INOUT, PS_MIO56_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[1], , , INOUT, PS_MIO57_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_STP, , , OUT, PS_MIO58_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[3], , , INOUT, PS_MIO59_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[4], , , INOUT, PS_MIO60_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[5], , , INOUT, PS_MIO61_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[6], , , INOUT, PS_MIO62_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nUSB0_ULPI_TX_DATA[7], , , INOUT, PS_MIO63_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TX_CLK, , , OUT, PS_MIO64_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TXD[0], , , OUT, PS_MIO65_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TXD[1], , , OUT, PS_MIO66_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TXD[2], , , OUT, PS_MIO67_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TXD[3], , , OUT, PS_MIO68_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_TX_CTL, , , OUT, PS_MIO69_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RX_CLK, , , IN, PS_MIO70_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RXD[0], , , IN, PS_MIO71_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RXD[1], , , IN, PS_MIO72_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RXD[2], , , IN, PS_MIO73_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RXD[3], , , IN, PS_MIO74_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nGEM3_RGMII_RX_CTL, , , IN, PS_MIO75_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nMDIO3_GEM3_MDC, , , OUT, PS_MIO76_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nMDIO3_GEM3_MDIO_OUT, , , INOUT, PS_MIO77_502, LVCMOS18, 12, FAST, PULLUP, PS_MIO_LVCMOS18_F_12,,  \nPS_REF_CLK, , , IN, PS_REF_CLK_503, LVCMOS18, 2, SLOW, , PS_MIO_LVCMOS18_S_2,,  \nPS_JTAG_TCK, , , IN, PS_JTAG_TCK_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_JTAG_TDI, , , IN, PS_JTAG_TDI_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_JTAG_TDO, , , OUT, PS_JTAG_TDO_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_JTAG_TMS, , , IN, PS_JTAG_TMS_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_DONE, , , OUT, PS_DONE_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_ERROR_OUT, , , OUT, PS_ERROR_OUT_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_ERROR_STATUS, , , OUT, PS_ERROR_STATUS_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_INIT_B, , , INOUT, PS_INIT_B_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_MODE0, , , IN, PS_MODE0_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_MODE1, , , IN, PS_MODE1_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_MODE2, , , IN, PS_MODE2_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_MODE3, , , IN, PS_MODE3_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_PADI, , , IN, PS_PADI_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_PADO, , , OUT, PS_PADO_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_POR_B, , , IN, PS_POR_B_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_PROG_B, , , IN, PS_PROG_B_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nPS_SRST_B, , , IN, PS_SRST_B_503, LVCMOS33, 12, FAST, , PS_MIO_LVCMOS33_F_12,,  \nDP1_MGTRRXN0, , , IN, PS_MGTRRXN0_505, , , , , ,,  \nDP1_MGTRRXP0, , , IN, PS_MGTRRXP0_505, , , , , ,,  \nDP1_MGTRTXN0, , , OUT, PS_MGTRTXN0_505, , , , , ,,  \nDP1_MGTRTXP0, , , OUT, PS_MGTRTXP0_505, , , , , ,,  \nSATA1_MGTREFCLK1N, , , IN, PS_MGTREFCLK1N_505, , , , , ,,  \nSATA1_MGTREFCLK1P, , , IN, PS_MGTREFCLK1P_505, , , , , ,,  \nDP0_MGTRRXN1, , , IN, PS_MGTRRXN1_505, , , , , ,,  \nDP0_MGTRRXP1, , , IN, PS_MGTRRXP1_505, , , , , ,,  \nDP0_MGTRTXN1, , , OUT, PS_MGTRTXN1_505, , , , , ,,  \nDP0_MGTRTXP1, , , OUT, PS_MGTRTXP1_505, , , , , ,,  \nUSB0_MGTREFCLK2N, , , IN, PS_MGTREFCLK2N_505, , , , , ,,  \nUSB0_MGTREFCLK2P, , , IN, PS_MGTREFCLK2P_505, , , , , ,,  \nUSB0_MGTRRXN2, , , IN, PS_MGTRRXN2_505, , , , , ,,  \nUSB0_MGTRRXP2, , , IN, PS_MGTRRXP2_505, , , , , ,,  \nUSB0_MGTRTXN2, , , OUT, PS_MGTRTXN2_505, , , , , ,,  \nUSB0_MGTRTXP2, , , OUT, PS_MGTRTXP2_505, , , , , ,,  \nDP0_DP1_MGTREFCLK3N, , , IN, PS_MGTREFCLK3N_505, , , , , ,,  \nDP0_DP1_MGTREFCLK3P, , , IN, PS_MGTREFCLK3P_505, , , , , ,,  \nSATA1_MGTRRXN3, , , IN, PS_MGTRRXN3_505, , , , , ,,  \nSATA1_MGTRRXP3, , , IN, PS_MGTRRXP3_505, , , , , ,,  \nSATA1_MGTRTXN3, , , OUT, PS_MGTRTXN3_505, , , , , ,,  \nSATA1_MGTRTXP3, , , OUT, PS_MGTRTXP3_505, , , , , ,, \n DDR4_RAM_RST_N, , , OUT, PS_DDR_RAM_RST_N_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_ACT_N, , , OUT, PS_DDR_ACT_N_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_PARITY, , , OUT, PS_DDR_PARITY_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_ALERT_N, , , IN, PS_DDR_ALERT_N_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_CK0, P, DDR4_CK_N0, OUT, PS_DDR_CK0_504, DDR4, , , ,PS_DDR4_CK_OUT34_P, RTT_NONE, 34\n DDR4_CK_N0, N, DDR4_CK0, OUT, PS_DDR_CK_N0_504, DDR4, , , ,PS_DDR4_CK_OUT34_N, RTT_NONE, 34\n DDR4_CKE0, , , OUT, PS_DDR_CKE0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_CS_N0, , , OUT, PS_DDR_CS_N0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_ODT0, , , OUT, PS_DDR_ODT0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_BG0, , , OUT, PS_DDR_BG0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_BA0, , , OUT, PS_DDR_BA0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_BA1, , , OUT, PS_DDR_BA1_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_ZQ, , , INOUT, PS_DDR_ZQ_504, DDR4, , , ,, , \n DDR4_A0, , , OUT, PS_DDR_A0_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A1, , , OUT, PS_DDR_A1_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A2, , , OUT, PS_DDR_A2_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A3, , , OUT, PS_DDR_A3_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A4, , , OUT, PS_DDR_A4_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A5, , , OUT, PS_DDR_A5_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A6, , , OUT, PS_DDR_A6_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A7, , , OUT, PS_DDR_A7_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A8, , , OUT, PS_DDR_A8_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A9, , , OUT, PS_DDR_A9_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A10, , , OUT, PS_DDR_A10_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A11, , , OUT, PS_DDR_A11_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A12, , , OUT, PS_DDR_A12_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A13, , , OUT, PS_DDR_A13_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A14, , , OUT, PS_DDR_A14_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_A15, , , OUT, PS_DDR_A15_504, DDR4, , , ,PS_DDR4_CKE_OUT34, RTT_NONE, 34\n DDR4_DQS_P0, P, DDR4_DQS_N0, INOUT, PS_DDR_DQS_P0_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P1, P, DDR4_DQS_N1, INOUT, PS_DDR_DQS_P1_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P2, P, DDR4_DQS_N2, INOUT, PS_DDR_DQS_P2_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P3, P, DDR4_DQS_N3, INOUT, PS_DDR_DQS_P3_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P4, P, DDR4_DQS_N4, INOUT, PS_DDR_DQS_P4_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P5, P, DDR4_DQS_N5, INOUT, PS_DDR_DQS_P5_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P6, P, DDR4_DQS_N6, INOUT, PS_DDR_DQS_P6_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_P7, P, DDR4_DQS_N7, INOUT, PS_DDR_DQS_P7_504, DDR4, , , ,PS_DDR4_DQS_OUT34_P|PS_DDR4_DQS_IN40_P, RTT_40, 34\n DDR4_DQS_N0, N, DDR4_DQS_P0, INOUT, PS_DDR_DQS_N0_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N1, N, DDR4_DQS_P1, INOUT, PS_DDR_DQS_N1_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N2, N, DDR4_DQS_P2, INOUT, PS_DDR_DQS_N2_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N3, N, DDR4_DQS_P3, INOUT, PS_DDR_DQS_N3_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N4, N, DDR4_DQS_P4, INOUT, PS_DDR_DQS_N4_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N5, N, DDR4_DQS_P5, INOUT, PS_DDR_DQS_N5_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N6, N, DDR4_DQS_P6, INOUT, PS_DDR_DQS_N6_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DQS_N7, N, DDR4_DQS_P7, INOUT, PS_DDR_DQS_N7_504, DDR4, , , ,PS_DDR4_DQS_OUT34_N|PS_DDR4_DQS_IN40_N, RTT_40, 34\n DDR4_DM0, , , OUT, PS_DDR_DM0_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM1, , , OUT, PS_DDR_DM1_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM2, , , OUT, PS_DDR_DM2_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM3, , , OUT, PS_DDR_DM3_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM4, , , OUT, PS_DDR_DM4_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM5, , , OUT, PS_DDR_DM5_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM6, , , OUT, PS_DDR_DM6_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DM7, , , OUT, PS_DDR_DM7_504, DDR4, , , ,PS_DDR4_DQ_OUT34, RTT_40, 34\n DDR4_DQ0, , , INOUT, PS_DDR_DQ0_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ1, , , INOUT, PS_DDR_DQ1_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ2, , , INOUT, PS_DDR_DQ2_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ3, , , INOUT, PS_DDR_DQ3_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ4, , , INOUT, PS_DDR_DQ4_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ5, , , INOUT, PS_DDR_DQ5_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ6, , , INOUT, PS_DDR_DQ6_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ7, , , INOUT, PS_DDR_DQ7_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ8, , , INOUT, PS_DDR_DQ8_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ9, , , INOUT, PS_DDR_DQ9_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ10, , , INOUT, PS_DDR_DQ10_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ11, , , INOUT, PS_DDR_DQ11_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ12, , , INOUT, PS_DDR_DQ12_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ13, , , INOUT, PS_DDR_DQ13_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ14, , , INOUT, PS_DDR_DQ14_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ15, , , INOUT, PS_DDR_DQ15_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ16, , , INOUT, PS_DDR_DQ16_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ17, , , INOUT, PS_DDR_DQ17_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ18, , , INOUT, PS_DDR_DQ18_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ19, , , INOUT, PS_DDR_DQ19_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ20, , , INOUT, PS_DDR_DQ20_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ21, , , INOUT, PS_DDR_DQ21_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ22, , , INOUT, PS_DDR_DQ22_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ23, , , INOUT, PS_DDR_DQ23_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ24, , , INOUT, PS_DDR_DQ24_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ25, , , INOUT, PS_DDR_DQ25_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ26, , , INOUT, PS_DDR_DQ26_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ27, , , INOUT, PS_DDR_DQ27_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ28, , , INOUT, PS_DDR_DQ28_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ29, , , INOUT, PS_DDR_DQ29_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ30, , , INOUT, PS_DDR_DQ30_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ31, , , INOUT, PS_DDR_DQ31_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ32, , , INOUT, PS_DDR_DQ32_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ33, , , INOUT, PS_DDR_DQ33_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ34, , , INOUT, PS_DDR_DQ34_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ35, , , INOUT, PS_DDR_DQ35_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ36, , , INOUT, PS_DDR_DQ36_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ37, , , INOUT, PS_DDR_DQ37_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ38, , , INOUT, PS_DDR_DQ38_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ39, , , INOUT, PS_DDR_DQ39_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ40, , , INOUT, PS_DDR_DQ40_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ41, , , INOUT, PS_DDR_DQ41_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ42, , , INOUT, PS_DDR_DQ42_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ43, , , INOUT, PS_DDR_DQ43_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ44, , , INOUT, PS_DDR_DQ44_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ45, , , INOUT, PS_DDR_DQ45_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ46, , , INOUT, PS_DDR_DQ46_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ47, , , INOUT, PS_DDR_DQ47_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ48, , , INOUT, PS_DDR_DQ48_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ49, , , INOUT, PS_DDR_DQ49_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ50, , , INOUT, PS_DDR_DQ50_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ51, , , INOUT, PS_DDR_DQ51_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ52, , , INOUT, PS_DDR_DQ52_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ53, , , INOUT, PS_DDR_DQ53_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ54, , , INOUT, PS_DDR_DQ54_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ55, , , INOUT, PS_DDR_DQ55_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ56, , , INOUT, PS_DDR_DQ56_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ57, , , INOUT, PS_DDR_DQ57_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ58, , , INOUT, PS_DDR_DQ58_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ59, , , INOUT, PS_DDR_DQ59_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ60, , , INOUT, PS_DDR_DQ60_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ61, , , INOUT, PS_DDR_DQ61_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ62, , , INOUT, PS_DDR_DQ62_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34\n DDR4_DQ63, , , INOUT, PS_DDR_DQ63_504, DDR4, , , ,PS_DDR4_DQ_OUT34|PS_DDR4_DQ_IN40, RTT_40, 34" *) (* PSS_JITTER = "<PSS_EXTERNAL_CLOCKS><EXTERNAL_CLOCK name={PLCLK[0]} clock_external_divide={15} vco_name={IOPLL} vco_freq={3000.000} vco_internal_divide={2}/></PSS_EXTERNAL_CLOCKS>" *) (* PSS_POWER = "<BLOCKTYPE name={PS8}> <PS8><FPD><PROCESSSORS><PROCESSOR name={Cortex A-53} numCores={4} L2Cache={Enable} clockFreq={1200.000000} load={0.5}/><PROCESSOR name={GPU Mali-400 MP} numCores={2} clockFreq={500.000000} load={0.5} /></PROCESSSORS><PLLS><PLL domain={APU} vco={2399.976} /><PLL domain={DDR} vco={2099.979} /><PLL domain={Video} vco={2999.970} /></PLLS><MEMORY memType={DDR4} dataWidth={8} clockFreq={1050.000} readRate={0.5} writeRate={0.5} cmdAddressActivity={0.5} /><SERDES><GT name={PCIe} standard={} lanes={} usageRate={0.5} /><GT name={SATA} standard={SATA3} lanes={1} usageRate={0.5} /><GT name={Display Port} standard={SVGA-60 (800x600)} lanes={2} usageRate={0.5} />clockFreq={60} /><GT name={USB3} standard={USB3.0} lanes={1}usageRate={0.5} /><GT name={SGMII} standard={SGMII} lanes={0} usageRate={0.5} /></SERDES><AFI master={0} slave={0} clockFreq={333.333} usageRate={0.5} /><FPINTERCONNECT clockFreq={525.000000} Bandwidth={Low} /></FPD><LPD><PROCESSSORS><PROCESSOR name={Cortex R-5} usage={Enable} TCM={Enable} OCM={Enable} clockFreq={500.000000} load={0.5}/></PROCESSSORS><PLLS><PLL domain={IO} vco={2999.970} /><PLL domain={RPLL} vco={1499.985} /></PLLS><CSUPMU><Unit name={CSU} usageRate={0.5} clockFreq={180} /><Unit name={PMU} usageRate={0.5} clockFreq={180} /></CSUPMU><GPIO><Bank ioBank={VCC_PSIO0} number={0} io_standard={LVCMOS 1.8V} /><Bank ioBank={VCC_PSIO1} number={0} io_standard={LVCMOS 1.8V} /><Bank ioBank={VCC_PSIO2} number={0} io_standard={LVCMOS 1.8V} /><Bank ioBank={VCC_PSIO3} number={16} io_standard={LVCMOS 3.3V} /></GPIO><IOINTERFACES> <IO name={QSPI} io_standard={} ioBank={VCC_PSIO0} clockFreq={125.000000} inputs={0} outputs={3} inouts={4} usageRate={0.5}/><IO name={NAND 3.1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={USB0} io_standard={} ioBank={VCC_PSIO2} clockFreq={250.000000} inputs={3} outputs={1} inouts={8} usageRate={0.5}/><IO name={USB1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GigabitEth0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GigabitEth1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GigabitEth2} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GigabitEth3} io_standard={} ioBank={VCC_PSIO2} clockFreq={125.000000} inputs={6} outputs={6} inouts={0} usageRate={0.5}/><IO name={GPIO 0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GPIO 1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GPIO 2} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={GPIO 3} io_standard={} ioBank={VCC_PSIO3} clockFreq={1} inputs={} outputs={} inouts={16} usageRate={0.5}/><IO name={UART0} io_standard={} ioBank={VCC_PSIO0} clockFreq={100.000000} inputs={1} outputs={1} inouts={0} usageRate={0.5}/><IO name={UART1} io_standard={} ioBank={VCC_PSIO0} clockFreq={100.000000} inputs={1} outputs={1} inouts={0} usageRate={0.5}/><IO name={I2C0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={I2C1} io_standard={} ioBank={VCC_PSIO0} clockFreq={100.000000} inputs={0} outputs={0} inouts={2} usageRate={0.5}/><IO name={SPI0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={SPI1} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={CAN0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={CAN1} io_standard={} ioBank={VCC_PSIO0} clockFreq={100.000000} inputs={1} outputs={1} inouts={0} usageRate={0.5}/><IO name={SD0} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={SD1} io_standard={} ioBank={VCC_PSIO1} clockFreq={187.500000} inputs={1} outputs={1} inouts={5} usageRate={0.5}/><IO name={Trace} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={TTC0} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={TTC1} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={TTC2} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={TTC3} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={PJTAG} io_standard={} ioBank={} clockFreq={} inputs={} outputs={} inouts={} usageRate={0.5}/><IO name={DPAUX} io_standard={} ioBank={VCC_PSIO1} clockFreq={} inputs={2} outputs={2} inouts={0} usageRate={0.5}/><IO name={WDT0} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/><IO name={WDT1} io_standard={} ioBank={} clockFreq={100} inputs={0} outputs={0} inouts={0} usageRate={0.5}/></IOINTERFACES><AFI master={0} slave={0} clockFreq={333.333} usageRate={0.5} /><LPINTERCONNECT clockFreq={500.000000} Bandwidth={High} /></LPD></PS8></BLOCKTYPE>/>" *) 
module design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e
   (maxihpm0_fpd_aclk,
    dp_video_ref_clk,
    dp_audio_ref_clk,
    maxigp0_awid,
    maxigp0_awaddr,
    maxigp0_awlen,
    maxigp0_awsize,
    maxigp0_awburst,
    maxigp0_awlock,
    maxigp0_awcache,
    maxigp0_awprot,
    maxigp0_awvalid,
    maxigp0_awuser,
    maxigp0_awready,
    maxigp0_wdata,
    maxigp0_wstrb,
    maxigp0_wlast,
    maxigp0_wvalid,
    maxigp0_wready,
    maxigp0_bid,
    maxigp0_bresp,
    maxigp0_bvalid,
    maxigp0_bready,
    maxigp0_arid,
    maxigp0_araddr,
    maxigp0_arlen,
    maxigp0_arsize,
    maxigp0_arburst,
    maxigp0_arlock,
    maxigp0_arcache,
    maxigp0_arprot,
    maxigp0_arvalid,
    maxigp0_aruser,
    maxigp0_arready,
    maxigp0_rid,
    maxigp0_rdata,
    maxigp0_rresp,
    maxigp0_rlast,
    maxigp0_rvalid,
    maxigp0_rready,
    maxigp0_awqos,
    maxigp0_arqos,
    maxihpm1_fpd_aclk,
    maxigp1_awid,
    maxigp1_awaddr,
    maxigp1_awlen,
    maxigp1_awsize,
    maxigp1_awburst,
    maxigp1_awlock,
    maxigp1_awcache,
    maxigp1_awprot,
    maxigp1_awvalid,
    maxigp1_awuser,
    maxigp1_awready,
    maxigp1_wdata,
    maxigp1_wstrb,
    maxigp1_wlast,
    maxigp1_wvalid,
    maxigp1_wready,
    maxigp1_bid,
    maxigp1_bresp,
    maxigp1_bvalid,
    maxigp1_bready,
    maxigp1_arid,
    maxigp1_araddr,
    maxigp1_arlen,
    maxigp1_arsize,
    maxigp1_arburst,
    maxigp1_arlock,
    maxigp1_arcache,
    maxigp1_arprot,
    maxigp1_arvalid,
    maxigp1_aruser,
    maxigp1_arready,
    maxigp1_rid,
    maxigp1_rdata,
    maxigp1_rresp,
    maxigp1_rlast,
    maxigp1_rvalid,
    maxigp1_rready,
    maxigp1_awqos,
    maxigp1_arqos,
    maxihpm0_lpd_aclk,
    maxigp2_awid,
    maxigp2_awaddr,
    maxigp2_awlen,
    maxigp2_awsize,
    maxigp2_awburst,
    maxigp2_awlock,
    maxigp2_awcache,
    maxigp2_awprot,
    maxigp2_awvalid,
    maxigp2_awuser,
    maxigp2_awready,
    maxigp2_wdata,
    maxigp2_wstrb,
    maxigp2_wlast,
    maxigp2_wvalid,
    maxigp2_wready,
    maxigp2_bid,
    maxigp2_bresp,
    maxigp2_bvalid,
    maxigp2_bready,
    maxigp2_arid,
    maxigp2_araddr,
    maxigp2_arlen,
    maxigp2_arsize,
    maxigp2_arburst,
    maxigp2_arlock,
    maxigp2_arcache,
    maxigp2_arprot,
    maxigp2_arvalid,
    maxigp2_aruser,
    maxigp2_arready,
    maxigp2_rid,
    maxigp2_rdata,
    maxigp2_rresp,
    maxigp2_rlast,
    maxigp2_rvalid,
    maxigp2_rready,
    maxigp2_awqos,
    maxigp2_arqos,
    saxihpc0_fpd_aclk,
    saxihpc0_fpd_rclk,
    saxihpc0_fpd_wclk,
    saxigp0_aruser,
    saxigp0_awuser,
    saxigp0_awid,
    saxigp0_awaddr,
    saxigp0_awlen,
    saxigp0_awsize,
    saxigp0_awburst,
    saxigp0_awlock,
    saxigp0_awcache,
    saxigp0_awprot,
    saxigp0_awvalid,
    saxigp0_awready,
    saxigp0_wdata,
    saxigp0_wstrb,
    saxigp0_wlast,
    saxigp0_wvalid,
    saxigp0_wready,
    saxigp0_bid,
    saxigp0_bresp,
    saxigp0_bvalid,
    saxigp0_bready,
    saxigp0_arid,
    saxigp0_araddr,
    saxigp0_arlen,
    saxigp0_arsize,
    saxigp0_arburst,
    saxigp0_arlock,
    saxigp0_arcache,
    saxigp0_arprot,
    saxigp0_arvalid,
    saxigp0_arready,
    saxigp0_rid,
    saxigp0_rdata,
    saxigp0_rresp,
    saxigp0_rlast,
    saxigp0_rvalid,
    saxigp0_rready,
    saxigp0_awqos,
    saxigp0_arqos,
    saxigp0_rcount,
    saxigp0_wcount,
    saxigp0_racount,
    saxigp0_wacount,
    saxihpc1_fpd_aclk,
    saxihpc1_fpd_rclk,
    saxihpc1_fpd_wclk,
    saxigp1_aruser,
    saxigp1_awuser,
    saxigp1_awid,
    saxigp1_awaddr,
    saxigp1_awlen,
    saxigp1_awsize,
    saxigp1_awburst,
    saxigp1_awlock,
    saxigp1_awcache,
    saxigp1_awprot,
    saxigp1_awvalid,
    saxigp1_awready,
    saxigp1_wdata,
    saxigp1_wstrb,
    saxigp1_wlast,
    saxigp1_wvalid,
    saxigp1_wready,
    saxigp1_bid,
    saxigp1_bresp,
    saxigp1_bvalid,
    saxigp1_bready,
    saxigp1_arid,
    saxigp1_araddr,
    saxigp1_arlen,
    saxigp1_arsize,
    saxigp1_arburst,
    saxigp1_arlock,
    saxigp1_arcache,
    saxigp1_arprot,
    saxigp1_arvalid,
    saxigp1_arready,
    saxigp1_rid,
    saxigp1_rdata,
    saxigp1_rresp,
    saxigp1_rlast,
    saxigp1_rvalid,
    saxigp1_rready,
    saxigp1_awqos,
    saxigp1_arqos,
    saxigp1_rcount,
    saxigp1_wcount,
    saxigp1_racount,
    saxigp1_wacount,
    saxihp0_fpd_aclk,
    saxihp0_fpd_rclk,
    saxihp0_fpd_wclk,
    saxigp2_aruser,
    saxigp2_awuser,
    saxigp2_awid,
    saxigp2_awaddr,
    saxigp2_awlen,
    saxigp2_awsize,
    saxigp2_awburst,
    saxigp2_awlock,
    saxigp2_awcache,
    saxigp2_awprot,
    saxigp2_awvalid,
    saxigp2_awready,
    saxigp2_wdata,
    saxigp2_wstrb,
    saxigp2_wlast,
    saxigp2_wvalid,
    saxigp2_wready,
    saxigp2_bid,
    saxigp2_bresp,
    saxigp2_bvalid,
    saxigp2_bready,
    saxigp2_arid,
    saxigp2_araddr,
    saxigp2_arlen,
    saxigp2_arsize,
    saxigp2_arburst,
    saxigp2_arlock,
    saxigp2_arcache,
    saxigp2_arprot,
    saxigp2_arvalid,
    saxigp2_arready,
    saxigp2_rid,
    saxigp2_rdata,
    saxigp2_rresp,
    saxigp2_rlast,
    saxigp2_rvalid,
    saxigp2_rready,
    saxigp2_awqos,
    saxigp2_arqos,
    saxigp2_rcount,
    saxigp2_wcount,
    saxigp2_racount,
    saxigp2_wacount,
    saxihp1_fpd_aclk,
    saxihp1_fpd_rclk,
    saxihp1_fpd_wclk,
    saxigp3_aruser,
    saxigp3_awuser,
    saxigp3_awid,
    saxigp3_awaddr,
    saxigp3_awlen,
    saxigp3_awsize,
    saxigp3_awburst,
    saxigp3_awlock,
    saxigp3_awcache,
    saxigp3_awprot,
    saxigp3_awvalid,
    saxigp3_awready,
    saxigp3_wdata,
    saxigp3_wstrb,
    saxigp3_wlast,
    saxigp3_wvalid,
    saxigp3_wready,
    saxigp3_bid,
    saxigp3_bresp,
    saxigp3_bvalid,
    saxigp3_bready,
    saxigp3_arid,
    saxigp3_araddr,
    saxigp3_arlen,
    saxigp3_arsize,
    saxigp3_arburst,
    saxigp3_arlock,
    saxigp3_arcache,
    saxigp3_arprot,
    saxigp3_arvalid,
    saxigp3_arready,
    saxigp3_rid,
    saxigp3_rdata,
    saxigp3_rresp,
    saxigp3_rlast,
    saxigp3_rvalid,
    saxigp3_rready,
    saxigp3_awqos,
    saxigp3_arqos,
    saxigp3_rcount,
    saxigp3_wcount,
    saxigp3_racount,
    saxigp3_wacount,
    saxihp2_fpd_aclk,
    saxihp2_fpd_rclk,
    saxihp2_fpd_wclk,
    saxigp4_aruser,
    saxigp4_awuser,
    saxigp4_awid,
    saxigp4_awaddr,
    saxigp4_awlen,
    saxigp4_awsize,
    saxigp4_awburst,
    saxigp4_awlock,
    saxigp4_awcache,
    saxigp4_awprot,
    saxigp4_awvalid,
    saxigp4_awready,
    saxigp4_wdata,
    saxigp4_wstrb,
    saxigp4_wlast,
    saxigp4_wvalid,
    saxigp4_wready,
    saxigp4_bid,
    saxigp4_bresp,
    saxigp4_bvalid,
    saxigp4_bready,
    saxigp4_arid,
    saxigp4_araddr,
    saxigp4_arlen,
    saxigp4_arsize,
    saxigp4_arburst,
    saxigp4_arlock,
    saxigp4_arcache,
    saxigp4_arprot,
    saxigp4_arvalid,
    saxigp4_arready,
    saxigp4_rid,
    saxigp4_rdata,
    saxigp4_rresp,
    saxigp4_rlast,
    saxigp4_rvalid,
    saxigp4_rready,
    saxigp4_awqos,
    saxigp4_arqos,
    saxigp4_rcount,
    saxigp4_wcount,
    saxigp4_racount,
    saxigp4_wacount,
    saxihp3_fpd_aclk,
    saxihp3_fpd_rclk,
    saxihp3_fpd_wclk,
    saxigp5_aruser,
    saxigp5_awuser,
    saxigp5_awid,
    saxigp5_awaddr,
    saxigp5_awlen,
    saxigp5_awsize,
    saxigp5_awburst,
    saxigp5_awlock,
    saxigp5_awcache,
    saxigp5_awprot,
    saxigp5_awvalid,
    saxigp5_awready,
    saxigp5_wdata,
    saxigp5_wstrb,
    saxigp5_wlast,
    saxigp5_wvalid,
    saxigp5_wready,
    saxigp5_bid,
    saxigp5_bresp,
    saxigp5_bvalid,
    saxigp5_bready,
    saxigp5_arid,
    saxigp5_araddr,
    saxigp5_arlen,
    saxigp5_arsize,
    saxigp5_arburst,
    saxigp5_arlock,
    saxigp5_arcache,
    saxigp5_arprot,
    saxigp5_arvalid,
    saxigp5_arready,
    saxigp5_rid,
    saxigp5_rdata,
    saxigp5_rresp,
    saxigp5_rlast,
    saxigp5_rvalid,
    saxigp5_rready,
    saxigp5_awqos,
    saxigp5_arqos,
    saxigp5_rcount,
    saxigp5_wcount,
    saxigp5_racount,
    saxigp5_wacount,
    saxi_lpd_aclk,
    saxi_lpd_rclk,
    saxi_lpd_wclk,
    saxigp6_aruser,
    saxigp6_awuser,
    saxigp6_awid,
    saxigp6_awaddr,
    saxigp6_awlen,
    saxigp6_awsize,
    saxigp6_awburst,
    saxigp6_awlock,
    saxigp6_awcache,
    saxigp6_awprot,
    saxigp6_awvalid,
    saxigp6_awready,
    saxigp6_wdata,
    saxigp6_wstrb,
    saxigp6_wlast,
    saxigp6_wvalid,
    saxigp6_wready,
    saxigp6_bid,
    saxigp6_bresp,
    saxigp6_bvalid,
    saxigp6_bready,
    saxigp6_arid,
    saxigp6_araddr,
    saxigp6_arlen,
    saxigp6_arsize,
    saxigp6_arburst,
    saxigp6_arlock,
    saxigp6_arcache,
    saxigp6_arprot,
    saxigp6_arvalid,
    saxigp6_arready,
    saxigp6_rid,
    saxigp6_rdata,
    saxigp6_rresp,
    saxigp6_rlast,
    saxigp6_rvalid,
    saxigp6_rready,
    saxigp6_awqos,
    saxigp6_arqos,
    saxigp6_rcount,
    saxigp6_wcount,
    saxigp6_racount,
    saxigp6_wacount,
    saxiacp_fpd_aclk,
    saxiacp_awaddr,
    saxiacp_awid,
    saxiacp_awlen,
    saxiacp_awsize,
    saxiacp_awburst,
    saxiacp_awlock,
    saxiacp_awcache,
    saxiacp_awprot,
    saxiacp_awvalid,
    saxiacp_awready,
    saxiacp_awuser,
    saxiacp_awqos,
    saxiacp_wlast,
    saxiacp_wdata,
    saxiacp_wstrb,
    saxiacp_wvalid,
    saxiacp_wready,
    saxiacp_bresp,
    saxiacp_bid,
    saxiacp_bvalid,
    saxiacp_bready,
    saxiacp_araddr,
    saxiacp_arid,
    saxiacp_arlen,
    saxiacp_arsize,
    saxiacp_arburst,
    saxiacp_arlock,
    saxiacp_arcache,
    saxiacp_arprot,
    saxiacp_arvalid,
    saxiacp_arready,
    saxiacp_aruser,
    saxiacp_arqos,
    saxiacp_rid,
    saxiacp_rlast,
    saxiacp_rdata,
    saxiacp_rresp,
    saxiacp_rvalid,
    saxiacp_rready,
    sacefpd_aclk,
    sacefpd_awvalid,
    sacefpd_awready,
    sacefpd_awid,
    sacefpd_awaddr,
    sacefpd_awregion,
    sacefpd_awlen,
    sacefpd_awsize,
    sacefpd_awburst,
    sacefpd_awlock,
    sacefpd_awcache,
    sacefpd_awprot,
    sacefpd_awdomain,
    sacefpd_awsnoop,
    sacefpd_awbar,
    sacefpd_awqos,
    sacefpd_wvalid,
    sacefpd_wready,
    sacefpd_wdata,
    sacefpd_wstrb,
    sacefpd_wlast,
    sacefpd_wuser,
    sacefpd_bvalid,
    sacefpd_bready,
    sacefpd_bid,
    sacefpd_bresp,
    sacefpd_buser,
    sacefpd_arvalid,
    sacefpd_arready,
    sacefpd_arid,
    sacefpd_araddr,
    sacefpd_arregion,
    sacefpd_arlen,
    sacefpd_arsize,
    sacefpd_arburst,
    sacefpd_arlock,
    sacefpd_arcache,
    sacefpd_arprot,
    sacefpd_ardomain,
    sacefpd_arsnoop,
    sacefpd_arbar,
    sacefpd_arqos,
    sacefpd_rvalid,
    sacefpd_rready,
    sacefpd_rid,
    sacefpd_rdata,
    sacefpd_rresp,
    sacefpd_rlast,
    sacefpd_ruser,
    sacefpd_acvalid,
    sacefpd_acready,
    sacefpd_acaddr,
    sacefpd_acsnoop,
    sacefpd_acprot,
    sacefpd_crvalid,
    sacefpd_crready,
    sacefpd_crresp,
    sacefpd_cdvalid,
    sacefpd_cdready,
    sacefpd_cddata,
    sacefpd_cdlast,
    sacefpd_wack,
    sacefpd_rack,
    emio_can0_phy_tx,
    emio_can0_phy_rx,
    emio_can1_phy_tx,
    emio_can1_phy_rx,
    emio_enet0_gmii_rx_clk,
    emio_enet0_speed_mode,
    emio_enet0_gmii_crs,
    emio_enet0_gmii_col,
    emio_enet0_gmii_rxd,
    emio_enet0_gmii_rx_er,
    emio_enet0_gmii_rx_dv,
    emio_enet0_gmii_tx_clk,
    emio_enet0_gmii_txd,
    emio_enet0_gmii_tx_en,
    emio_enet0_gmii_tx_er,
    emio_enet0_mdio_mdc,
    emio_enet0_mdio_i,
    emio_enet0_mdio_o,
    emio_enet0_mdio_t,
    emio_enet0_mdio_t_n,
    emio_enet1_gmii_rx_clk,
    emio_enet1_speed_mode,
    emio_enet1_gmii_crs,
    emio_enet1_gmii_col,
    emio_enet1_gmii_rxd,
    emio_enet1_gmii_rx_er,
    emio_enet1_gmii_rx_dv,
    emio_enet1_gmii_tx_clk,
    emio_enet1_gmii_txd,
    emio_enet1_gmii_tx_en,
    emio_enet1_gmii_tx_er,
    emio_enet1_mdio_mdc,
    emio_enet1_mdio_i,
    emio_enet1_mdio_o,
    emio_enet1_mdio_t,
    emio_enet1_mdio_t_n,
    emio_enet2_gmii_rx_clk,
    emio_enet2_speed_mode,
    emio_enet2_gmii_crs,
    emio_enet2_gmii_col,
    emio_enet2_gmii_rxd,
    emio_enet2_gmii_rx_er,
    emio_enet2_gmii_rx_dv,
    emio_enet2_gmii_tx_clk,
    emio_enet2_gmii_txd,
    emio_enet2_gmii_tx_en,
    emio_enet2_gmii_tx_er,
    emio_enet2_mdio_mdc,
    emio_enet2_mdio_i,
    emio_enet2_mdio_o,
    emio_enet2_mdio_t,
    emio_enet2_mdio_t_n,
    emio_enet3_gmii_rx_clk,
    emio_enet3_speed_mode,
    emio_enet3_gmii_crs,
    emio_enet3_gmii_col,
    emio_enet3_gmii_rxd,
    emio_enet3_gmii_rx_er,
    emio_enet3_gmii_rx_dv,
    emio_enet3_gmii_tx_clk,
    emio_enet3_gmii_txd,
    emio_enet3_gmii_tx_en,
    emio_enet3_gmii_tx_er,
    emio_enet3_mdio_mdc,
    emio_enet3_mdio_i,
    emio_enet3_mdio_o,
    emio_enet3_mdio_t,
    emio_enet3_mdio_t_n,
    emio_enet0_tx_r_data_rdy,
    emio_enet0_tx_r_rd,
    emio_enet0_tx_r_valid,
    emio_enet0_tx_r_data,
    emio_enet0_tx_r_sop,
    emio_enet0_tx_r_eop,
    emio_enet0_tx_r_err,
    emio_enet0_tx_r_underflow,
    emio_enet0_tx_r_flushed,
    emio_enet0_tx_r_control,
    emio_enet0_dma_tx_end_tog,
    emio_enet0_dma_tx_status_tog,
    emio_enet0_tx_r_status,
    emio_enet0_rx_w_wr,
    emio_enet0_rx_w_data,
    emio_enet0_rx_w_sop,
    emio_enet0_rx_w_eop,
    emio_enet0_rx_w_status,
    emio_enet0_rx_w_err,
    emio_enet0_rx_w_overflow,
    emio_enet0_signal_detect,
    emio_enet0_rx_w_flush,
    emio_enet0_tx_r_fixed_lat,
    emio_enet1_tx_r_data_rdy,
    emio_enet1_tx_r_rd,
    emio_enet1_tx_r_valid,
    emio_enet1_tx_r_data,
    emio_enet1_tx_r_sop,
    emio_enet1_tx_r_eop,
    emio_enet1_tx_r_err,
    emio_enet1_tx_r_underflow,
    emio_enet1_tx_r_flushed,
    emio_enet1_tx_r_control,
    emio_enet1_dma_tx_end_tog,
    emio_enet1_dma_tx_status_tog,
    emio_enet1_tx_r_status,
    emio_enet1_rx_w_wr,
    emio_enet1_rx_w_data,
    emio_enet1_rx_w_sop,
    emio_enet1_rx_w_eop,
    emio_enet1_rx_w_status,
    emio_enet1_rx_w_err,
    emio_enet1_rx_w_overflow,
    emio_enet1_signal_detect,
    emio_enet1_rx_w_flush,
    emio_enet1_tx_r_fixed_lat,
    emio_enet2_tx_r_data_rdy,
    emio_enet2_tx_r_rd,
    emio_enet2_tx_r_valid,
    emio_enet2_tx_r_data,
    emio_enet2_tx_r_sop,
    emio_enet2_tx_r_eop,
    emio_enet2_tx_r_err,
    emio_enet2_tx_r_underflow,
    emio_enet2_tx_r_flushed,
    emio_enet2_tx_r_control,
    emio_enet2_dma_tx_end_tog,
    emio_enet2_dma_tx_status_tog,
    emio_enet2_tx_r_status,
    emio_enet2_rx_w_wr,
    emio_enet2_rx_w_data,
    emio_enet2_rx_w_sop,
    emio_enet2_rx_w_eop,
    emio_enet2_rx_w_status,
    emio_enet2_rx_w_err,
    emio_enet2_rx_w_overflow,
    emio_enet2_signal_detect,
    emio_enet2_rx_w_flush,
    emio_enet2_tx_r_fixed_lat,
    emio_enet3_tx_r_data_rdy,
    emio_enet3_tx_r_rd,
    emio_enet3_tx_r_valid,
    emio_enet3_tx_r_data,
    emio_enet3_tx_r_sop,
    emio_enet3_tx_r_eop,
    emio_enet3_tx_r_err,
    emio_enet3_tx_r_underflow,
    emio_enet3_tx_r_flushed,
    emio_enet3_tx_r_control,
    emio_enet3_dma_tx_end_tog,
    emio_enet3_dma_tx_status_tog,
    emio_enet3_tx_r_status,
    emio_enet3_rx_w_wr,
    emio_enet3_rx_w_data,
    emio_enet3_rx_w_sop,
    emio_enet3_rx_w_eop,
    emio_enet3_rx_w_status,
    emio_enet3_rx_w_err,
    emio_enet3_rx_w_overflow,
    emio_enet3_signal_detect,
    emio_enet3_rx_w_flush,
    emio_enet3_tx_r_fixed_lat,
    fmio_gem0_fifo_tx_clk_to_pl_bufg,
    fmio_gem0_fifo_rx_clk_to_pl_bufg,
    fmio_gem1_fifo_tx_clk_to_pl_bufg,
    fmio_gem1_fifo_rx_clk_to_pl_bufg,
    fmio_gem2_fifo_tx_clk_to_pl_bufg,
    fmio_gem2_fifo_rx_clk_to_pl_bufg,
    fmio_gem3_fifo_tx_clk_to_pl_bufg,
    fmio_gem3_fifo_rx_clk_to_pl_bufg,
    emio_enet0_tx_sof,
    emio_enet0_sync_frame_tx,
    emio_enet0_delay_req_tx,
    emio_enet0_pdelay_req_tx,
    emio_enet0_pdelay_resp_tx,
    emio_enet0_rx_sof,
    emio_enet0_sync_frame_rx,
    emio_enet0_delay_req_rx,
    emio_enet0_pdelay_req_rx,
    emio_enet0_pdelay_resp_rx,
    emio_enet0_tsu_inc_ctrl,
    emio_enet0_tsu_timer_cmp_val,
    emio_enet1_tx_sof,
    emio_enet1_sync_frame_tx,
    emio_enet1_delay_req_tx,
    emio_enet1_pdelay_req_tx,
    emio_enet1_pdelay_resp_tx,
    emio_enet1_rx_sof,
    emio_enet1_sync_frame_rx,
    emio_enet1_delay_req_rx,
    emio_enet1_pdelay_req_rx,
    emio_enet1_pdelay_resp_rx,
    emio_enet1_tsu_inc_ctrl,
    emio_enet1_tsu_timer_cmp_val,
    emio_enet2_tx_sof,
    emio_enet2_sync_frame_tx,
    emio_enet2_delay_req_tx,
    emio_enet2_pdelay_req_tx,
    emio_enet2_pdelay_resp_tx,
    emio_enet2_rx_sof,
    emio_enet2_sync_frame_rx,
    emio_enet2_delay_req_rx,
    emio_enet2_pdelay_req_rx,
    emio_enet2_pdelay_resp_rx,
    emio_enet2_tsu_inc_ctrl,
    emio_enet2_tsu_timer_cmp_val,
    emio_enet3_tx_sof,
    emio_enet3_sync_frame_tx,
    emio_enet3_delay_req_tx,
    emio_enet3_pdelay_req_tx,
    emio_enet3_pdelay_resp_tx,
    emio_enet3_rx_sof,
    emio_enet3_sync_frame_rx,
    emio_enet3_delay_req_rx,
    emio_enet3_pdelay_req_rx,
    emio_enet3_pdelay_resp_rx,
    emio_enet3_tsu_inc_ctrl,
    emio_enet3_tsu_timer_cmp_val,
    fmio_gem_tsu_clk_from_pl,
    fmio_gem_tsu_clk_to_pl_bufg,
    emio_enet_tsu_clk,
    emio_enet0_enet_tsu_timer_cnt,
    emio_enet0_ext_int_in,
    emio_enet1_ext_int_in,
    emio_enet2_ext_int_in,
    emio_enet3_ext_int_in,
    emio_enet0_dma_bus_width,
    emio_enet1_dma_bus_width,
    emio_enet2_dma_bus_width,
    emio_enet3_dma_bus_width,
    emio_gpio_i,
    emio_gpio_o,
    emio_gpio_t,
    emio_gpio_t_n,
    emio_i2c0_scl_i,
    emio_i2c0_scl_o,
    emio_i2c0_scl_t_n,
    emio_i2c0_scl_t,
    emio_i2c0_sda_i,
    emio_i2c0_sda_o,
    emio_i2c0_sda_t_n,
    emio_i2c0_sda_t,
    emio_i2c1_scl_i,
    emio_i2c1_scl_o,
    emio_i2c1_scl_t,
    emio_i2c1_scl_t_n,
    emio_i2c1_sda_i,
    emio_i2c1_sda_o,
    emio_i2c1_sda_t,
    emio_i2c1_sda_t_n,
    emio_uart0_txd,
    emio_uart0_rxd,
    emio_uart0_ctsn,
    emio_uart0_rtsn,
    emio_uart0_dsrn,
    emio_uart0_dcdn,
    emio_uart0_rin,
    emio_uart0_dtrn,
    emio_uart1_txd,
    emio_uart1_rxd,
    emio_uart1_ctsn,
    emio_uart1_rtsn,
    emio_uart1_dsrn,
    emio_uart1_dcdn,
    emio_uart1_rin,
    emio_uart1_dtrn,
    emio_sdio0_clkout,
    emio_sdio0_fb_clk_in,
    emio_sdio0_cmdout,
    emio_sdio0_cmdin,
    emio_sdio0_cmdena,
    emio_sdio0_datain,
    emio_sdio0_dataout,
    emio_sdio0_dataena,
    emio_sdio0_cd_n,
    emio_sdio0_wp,
    emio_sdio0_ledcontrol,
    emio_sdio0_buspower,
    emio_sdio0_bus_volt,
    emio_sdio1_clkout,
    emio_sdio1_fb_clk_in,
    emio_sdio1_cmdout,
    emio_sdio1_cmdin,
    emio_sdio1_cmdena,
    emio_sdio1_datain,
    emio_sdio1_dataout,
    emio_sdio1_dataena,
    emio_sdio1_cd_n,
    emio_sdio1_wp,
    emio_sdio1_ledcontrol,
    emio_sdio1_buspower,
    emio_sdio1_bus_volt,
    emio_spi0_sclk_i,
    emio_spi0_sclk_o,
    emio_spi0_sclk_t,
    emio_spi0_sclk_t_n,
    emio_spi0_m_i,
    emio_spi0_m_o,
    emio_spi0_mo_t,
    emio_spi0_mo_t_n,
    emio_spi0_s_i,
    emio_spi0_s_o,
    emio_spi0_so_t,
    emio_spi0_so_t_n,
    emio_spi0_ss_i_n,
    emio_spi0_ss_o_n,
    emio_spi0_ss1_o_n,
    emio_spi0_ss2_o_n,
    emio_spi0_ss_n_t,
    emio_spi0_ss_n_t_n,
    emio_spi1_sclk_i,
    emio_spi1_sclk_o,
    emio_spi1_sclk_t,
    emio_spi1_sclk_t_n,
    emio_spi1_m_i,
    emio_spi1_m_o,
    emio_spi1_mo_t,
    emio_spi1_mo_t_n,
    emio_spi1_s_i,
    emio_spi1_s_o,
    emio_spi1_so_t,
    emio_spi1_so_t_n,
    emio_spi1_ss_i_n,
    emio_spi1_ss_o_n,
    emio_spi1_ss1_o_n,
    emio_spi1_ss2_o_n,
    emio_spi1_ss_n_t,
    emio_spi1_ss_n_t_n,
    pl_ps_trace_clk,
    ps_pl_tracectl,
    ps_pl_tracedata,
    trace_clk_out,
    emio_ttc0_wave_o,
    emio_ttc0_clk_i,
    emio_ttc1_wave_o,
    emio_ttc1_clk_i,
    emio_ttc2_wave_o,
    emio_ttc2_clk_i,
    emio_ttc3_wave_o,
    emio_ttc3_clk_i,
    emio_wdt0_clk_i,
    emio_wdt0_rst_o,
    emio_wdt1_clk_i,
    emio_wdt1_rst_o,
    emio_hub_port_overcrnt_usb3_0,
    emio_hub_port_overcrnt_usb3_1,
    emio_hub_port_overcrnt_usb2_0,
    emio_hub_port_overcrnt_usb2_1,
    emio_u2dsport_vbus_ctrl_usb3_0,
    emio_u2dsport_vbus_ctrl_usb3_1,
    emio_u3dsport_vbus_ctrl_usb3_0,
    emio_u3dsport_vbus_ctrl_usb3_1,
    adma_fci_clk,
    pl2adma_cvld,
    pl2adma_tack,
    adma2pl_cack,
    adma2pl_tvld,
    perif_gdma_clk,
    perif_gdma_cvld,
    perif_gdma_tack,
    gdma_perif_cack,
    gdma_perif_tvld,
    pl_clock_stop,
    pll_aux_refclk_lpd,
    pll_aux_refclk_fpd,
    dp_s_axis_audio_tdata,
    dp_s_axis_audio_tid,
    dp_s_axis_audio_tvalid,
    dp_s_axis_audio_tready,
    dp_m_axis_mixed_audio_tdata,
    dp_m_axis_mixed_audio_tid,
    dp_m_axis_mixed_audio_tvalid,
    dp_m_axis_mixed_audio_tready,
    dp_s_axis_audio_clk,
    dp_live_video_in_vsync,
    dp_live_video_in_hsync,
    dp_live_video_in_de,
    dp_live_video_in_pixel1,
    dp_video_in_clk,
    dp_video_out_hsync,
    dp_video_out_vsync,
    dp_video_out_pixel1,
    dp_aux_data_in,
    dp_aux_data_out,
    dp_aux_data_oe_n,
    dp_live_gfx_alpha_in,
    dp_live_gfx_pixel1_in,
    dp_hot_plug_detect,
    dp_external_custom_event1,
    dp_external_custom_event2,
    dp_external_vsync_event,
    dp_live_video_de_out,
    pl_ps_eventi,
    ps_pl_evento,
    ps_pl_standbywfe,
    ps_pl_standbywfi,
    pl_ps_apugic_irq,
    pl_ps_apugic_fiq,
    rpu_eventi0,
    rpu_eventi1,
    rpu_evento0,
    rpu_evento1,
    nfiq0_lpd_rpu,
    nfiq1_lpd_rpu,
    nirq0_lpd_rpu,
    nirq1_lpd_rpu,
    irq_ipi_pl_0,
    irq_ipi_pl_1,
    irq_ipi_pl_2,
    irq_ipi_pl_3,
    stm_event,
    pl_ps_trigack_0,
    pl_ps_trigack_1,
    pl_ps_trigack_2,
    pl_ps_trigack_3,
    pl_ps_trigger_0,
    pl_ps_trigger_1,
    pl_ps_trigger_2,
    pl_ps_trigger_3,
    ps_pl_trigack_0,
    ps_pl_trigack_1,
    ps_pl_trigack_2,
    ps_pl_trigack_3,
    ps_pl_trigger_0,
    ps_pl_trigger_1,
    ps_pl_trigger_2,
    ps_pl_trigger_3,
    ftm_gpo,
    ftm_gpi,
    pl_ps_irq0,
    pl_ps_irq1,
    pl_resetn0,
    pl_resetn1,
    pl_resetn2,
    pl_resetn3,
    ps_pl_irq_can0,
    ps_pl_irq_can1,
    ps_pl_irq_enet0,
    ps_pl_irq_enet1,
    ps_pl_irq_enet2,
    ps_pl_irq_enet3,
    ps_pl_irq_enet0_wake,
    ps_pl_irq_enet1_wake,
    ps_pl_irq_enet2_wake,
    ps_pl_irq_enet3_wake,
    ps_pl_irq_gpio,
    ps_pl_irq_i2c0,
    ps_pl_irq_i2c1,
    ps_pl_irq_uart0,
    ps_pl_irq_uart1,
    ps_pl_irq_sdio0,
    ps_pl_irq_sdio1,
    ps_pl_irq_sdio0_wake,
    ps_pl_irq_sdio1_wake,
    ps_pl_irq_spi0,
    ps_pl_irq_spi1,
    ps_pl_irq_qspi,
    ps_pl_irq_ttc0_0,
    ps_pl_irq_ttc0_1,
    ps_pl_irq_ttc0_2,
    ps_pl_irq_ttc1_0,
    ps_pl_irq_ttc1_1,
    ps_pl_irq_ttc1_2,
    ps_pl_irq_ttc2_0,
    ps_pl_irq_ttc2_1,
    ps_pl_irq_ttc2_2,
    ps_pl_irq_ttc3_0,
    ps_pl_irq_ttc3_1,
    ps_pl_irq_ttc3_2,
    ps_pl_irq_csu_pmu_wdt,
    ps_pl_irq_lp_wdt,
    ps_pl_irq_usb3_0_endpoint,
    ps_pl_irq_usb3_0_otg,
    ps_pl_irq_usb3_1_endpoint,
    ps_pl_irq_usb3_1_otg,
    ps_pl_irq_adma_chan,
    ps_pl_irq_usb3_0_pmu_wakeup,
    ps_pl_irq_gdma_chan,
    ps_pl_irq_csu,
    ps_pl_irq_csu_dma,
    ps_pl_irq_efuse,
    ps_pl_irq_xmpu_lpd,
    ps_pl_irq_ddr_ss,
    ps_pl_irq_nand,
    ps_pl_irq_fp_wdt,
    ps_pl_irq_pcie_msi,
    ps_pl_irq_pcie_legacy,
    ps_pl_irq_pcie_dma,
    ps_pl_irq_pcie_msc,
    ps_pl_irq_dport,
    ps_pl_irq_fpd_apb_int,
    ps_pl_irq_fpd_atb_error,
    ps_pl_irq_dpdma,
    ps_pl_irq_apm_fpd,
    ps_pl_irq_gpu,
    ps_pl_irq_sata,
    ps_pl_irq_xmpu_fpd,
    ps_pl_irq_apu_cpumnt,
    ps_pl_irq_apu_cti,
    ps_pl_irq_apu_pmu,
    ps_pl_irq_apu_comm,
    ps_pl_irq_apu_l2err,
    ps_pl_irq_apu_exterr,
    ps_pl_irq_apu_regs,
    ps_pl_irq_intf_ppd_cci,
    ps_pl_irq_intf_fpd_smmu,
    ps_pl_irq_atb_err_lpd,
    ps_pl_irq_aib_axi,
    ps_pl_irq_ams,
    ps_pl_irq_lpd_apm,
    ps_pl_irq_rtc_alaram,
    ps_pl_irq_rtc_seconds,
    ps_pl_irq_clkmon,
    ps_pl_irq_ipi_channel0,
    ps_pl_irq_ipi_channel1,
    ps_pl_irq_ipi_channel2,
    ps_pl_irq_ipi_channel7,
    ps_pl_irq_ipi_channel8,
    ps_pl_irq_ipi_channel9,
    ps_pl_irq_ipi_channel10,
    ps_pl_irq_rpu_pm,
    ps_pl_irq_ocm_error,
    ps_pl_irq_lpd_apb_intr,
    ps_pl_irq_r5_core0_ecc_error,
    ps_pl_irq_r5_core1_ecc_error,
    osc_rtc_clk,
    pl_pmu_gpi,
    pmu_pl_gpo,
    aib_pmu_afifm_fpd_ack,
    aib_pmu_afifm_lpd_ack,
    pmu_aib_afifm_fpd_req,
    pmu_aib_afifm_lpd_req,
    pmu_error_to_pl,
    pmu_error_from_pl,
    ddrc_ext_refresh_rank0_req,
    ddrc_ext_refresh_rank1_req,
    ddrc_refresh_pl_clk,
    pl_acpinact,
    pl_clk3,
    pl_clk2,
    pl_clk1,
    pl_clk0,
    sacefpd_awuser,
    sacefpd_aruser,
    test_adc_clk,
    test_adc_in,
    test_adc2_in,
    test_db,
    test_adc_out,
    test_ams_osc,
    test_mon_data,
    test_dclk,
    test_den,
    test_dwe,
    test_daddr,
    test_di,
    test_drdy,
    test_do,
    test_convst,
    pstp_pl_clk,
    pstp_pl_in,
    pstp_pl_out,
    pstp_pl_ts,
    fmio_test_gem_scanmux_1,
    fmio_test_gem_scanmux_2,
    test_char_mode_fpd_n,
    test_char_mode_lpd_n,
    fmio_test_io_char_scan_clock,
    fmio_test_io_char_scanenable,
    fmio_test_io_char_scan_in,
    fmio_test_io_char_scan_out,
    fmio_test_io_char_scan_reset_n,
    fmio_char_afifslpd_test_select_n,
    fmio_char_afifslpd_test_input,
    fmio_char_afifslpd_test_output,
    fmio_char_afifsfpd_test_select_n,
    fmio_char_afifsfpd_test_input,
    fmio_char_afifsfpd_test_output,
    io_char_audio_in_test_data,
    io_char_audio_mux_sel_n,
    io_char_video_in_test_data,
    io_char_video_mux_sel_n,
    io_char_video_out_test_data,
    io_char_audio_out_test_data,
    fmio_test_qspi_scanmux_1_n,
    fmio_test_sdio_scanmux_1,
    fmio_test_sdio_scanmux_2,
    fmio_sd0_dll_test_in_n,
    fmio_sd0_dll_test_out,
    fmio_sd1_dll_test_in_n,
    fmio_sd1_dll_test_out,
    test_pl_scan_chopper_si,
    test_pl_scan_chopper_so,
    test_pl_scan_chopper_trig,
    test_pl_scan_clk0,
    test_pl_scan_clk1,
    test_pl_scan_edt_clk,
    test_pl_scan_edt_in_apu,
    test_pl_scan_edt_in_cpu,
    test_pl_scan_edt_in_ddr,
    test_pl_scan_edt_in_fp,
    test_pl_scan_edt_in_gpu,
    test_pl_scan_edt_in_lp,
    test_pl_scan_edt_in_usb3,
    test_pl_scan_edt_out_apu,
    test_pl_scan_edt_out_cpu0,
    test_pl_scan_edt_out_cpu1,
    test_pl_scan_edt_out_cpu2,
    test_pl_scan_edt_out_cpu3,
    test_pl_scan_edt_out_ddr,
    test_pl_scan_edt_out_fp,
    test_pl_scan_edt_out_gpu,
    test_pl_scan_edt_out_lp,
    test_pl_scan_edt_out_usb3,
    test_pl_scan_edt_update,
    test_pl_scan_reset_n,
    test_pl_scanenable,
    test_pl_scan_pll_reset,
    test_pl_scan_spare_in0,
    test_pl_scan_spare_in1,
    test_pl_scan_spare_out0,
    test_pl_scan_spare_out1,
    test_pl_scan_wrap_clk,
    test_pl_scan_wrap_ishift,
    test_pl_scan_wrap_oshift,
    test_pl_scan_slcr_config_clk,
    test_pl_scan_slcr_config_rstn,
    test_pl_scan_slcr_config_si,
    test_pl_scan_spare_in2,
    test_pl_scanenable_slcr_en,
    test_pl_pll_lock_out,
    test_pl_scan_slcr_config_so,
    tst_rtc_calibreg_in,
    tst_rtc_calibreg_out,
    tst_rtc_calibreg_we,
    tst_rtc_clk,
    tst_rtc_osc_clk_out,
    tst_rtc_sec_counter_out,
    tst_rtc_seconds_raw_int,
    tst_rtc_testclock_select_n,
    tst_rtc_tick_counter_out,
    tst_rtc_timesetreg_in,
    tst_rtc_timesetreg_out,
    tst_rtc_disable_bat_op,
    tst_rtc_osc_cntrl_in,
    tst_rtc_osc_cntrl_out,
    tst_rtc_osc_cntrl_we,
    tst_rtc_sec_reload,
    tst_rtc_timesetreg_we,
    tst_rtc_testmode_n,
    test_usb0_funcmux_0_n,
    test_usb1_funcmux_0_n,
    test_usb0_scanmux_0_n,
    test_usb1_scanmux_0_n,
    lpd_pll_test_out,
    pl_lpd_pll_test_ck_sel_n,
    pl_lpd_pll_test_fract_clk_sel_n,
    pl_lpd_pll_test_fract_en_n,
    pl_lpd_pll_test_mux_sel,
    pl_lpd_pll_test_sel,
    fpd_pll_test_out,
    pl_fpd_pll_test_ck_sel_n,
    pl_fpd_pll_test_fract_clk_sel_n,
    pl_fpd_pll_test_fract_en_n,
    pl_fpd_pll_test_mux_sel,
    pl_fpd_pll_test_sel,
    fmio_char_gem_selection,
    fmio_char_gem_test_select_n,
    fmio_char_gem_test_input,
    fmio_char_gem_test_output,
    test_ddr2pl_dcd_skewout,
    test_pl2ddr_dcd_sample_pulse,
    test_bscan_en_n,
    test_bscan_tdi,
    test_bscan_updatedr,
    test_bscan_shiftdr,
    test_bscan_reset_tap_b,
    test_bscan_misr_jtag_load,
    test_bscan_intest,
    test_bscan_extest,
    test_bscan_clockdr,
    test_bscan_ac_mode,
    test_bscan_ac_test,
    test_bscan_init_memory,
    test_bscan_mode_c,
    test_bscan_tdo,
    i_dbg_l0_txclk,
    i_dbg_l0_rxclk,
    i_dbg_l1_txclk,
    i_dbg_l1_rxclk,
    i_dbg_l2_txclk,
    i_dbg_l2_rxclk,
    i_dbg_l3_txclk,
    i_dbg_l3_rxclk,
    i_afe_rx_symbol_clk_by_2_pl,
    pl_fpd_spare_0_in,
    pl_fpd_spare_1_in,
    pl_fpd_spare_2_in,
    pl_fpd_spare_3_in,
    pl_fpd_spare_4_in,
    fpd_pl_spare_0_out,
    fpd_pl_spare_1_out,
    fpd_pl_spare_2_out,
    fpd_pl_spare_3_out,
    fpd_pl_spare_4_out,
    pl_lpd_spare_0_in,
    pl_lpd_spare_1_in,
    pl_lpd_spare_2_in,
    pl_lpd_spare_3_in,
    pl_lpd_spare_4_in,
    lpd_pl_spare_0_out,
    lpd_pl_spare_1_out,
    lpd_pl_spare_2_out,
    lpd_pl_spare_3_out,
    lpd_pl_spare_4_out,
    o_dbg_l0_phystatus,
    o_dbg_l0_rxdata,
    o_dbg_l0_rxdatak,
    o_dbg_l0_rxvalid,
    o_dbg_l0_rxstatus,
    o_dbg_l0_rxelecidle,
    o_dbg_l0_rstb,
    o_dbg_l0_txdata,
    o_dbg_l0_txdatak,
    o_dbg_l0_rate,
    o_dbg_l0_powerdown,
    o_dbg_l0_txelecidle,
    o_dbg_l0_txdetrx_lpback,
    o_dbg_l0_rxpolarity,
    o_dbg_l0_tx_sgmii_ewrap,
    o_dbg_l0_rx_sgmii_en_cdet,
    o_dbg_l0_sata_corerxdata,
    o_dbg_l0_sata_corerxdatavalid,
    o_dbg_l0_sata_coreready,
    o_dbg_l0_sata_coreclockready,
    o_dbg_l0_sata_corerxsignaldet,
    o_dbg_l0_sata_phyctrltxdata,
    o_dbg_l0_sata_phyctrltxidle,
    o_dbg_l0_sata_phyctrltxrate,
    o_dbg_l0_sata_phyctrlrxrate,
    o_dbg_l0_sata_phyctrltxrst,
    o_dbg_l0_sata_phyctrlrxrst,
    o_dbg_l0_sata_phyctrlreset,
    o_dbg_l0_sata_phyctrlpartial,
    o_dbg_l0_sata_phyctrlslumber,
    o_dbg_l1_phystatus,
    o_dbg_l1_rxdata,
    o_dbg_l1_rxdatak,
    o_dbg_l1_rxvalid,
    o_dbg_l1_rxstatus,
    o_dbg_l1_rxelecidle,
    o_dbg_l1_rstb,
    o_dbg_l1_txdata,
    o_dbg_l1_txdatak,
    o_dbg_l1_rate,
    o_dbg_l1_powerdown,
    o_dbg_l1_txelecidle,
    o_dbg_l1_txdetrx_lpback,
    o_dbg_l1_rxpolarity,
    o_dbg_l1_tx_sgmii_ewrap,
    o_dbg_l1_rx_sgmii_en_cdet,
    o_dbg_l1_sata_corerxdata,
    o_dbg_l1_sata_corerxdatavalid,
    o_dbg_l1_sata_coreready,
    o_dbg_l1_sata_coreclockready,
    o_dbg_l1_sata_corerxsignaldet,
    o_dbg_l1_sata_phyctrltxdata,
    o_dbg_l1_sata_phyctrltxidle,
    o_dbg_l1_sata_phyctrltxrate,
    o_dbg_l1_sata_phyctrlrxrate,
    o_dbg_l1_sata_phyctrltxrst,
    o_dbg_l1_sata_phyctrlrxrst,
    o_dbg_l1_sata_phyctrlreset,
    o_dbg_l1_sata_phyctrlpartial,
    o_dbg_l1_sata_phyctrlslumber,
    o_dbg_l2_phystatus,
    o_dbg_l2_rxdata,
    o_dbg_l2_rxdatak,
    o_dbg_l2_rxvalid,
    o_dbg_l2_rxstatus,
    o_dbg_l2_rxelecidle,
    o_dbg_l2_rstb,
    o_dbg_l2_txdata,
    o_dbg_l2_txdatak,
    o_dbg_l2_rate,
    o_dbg_l2_powerdown,
    o_dbg_l2_txelecidle,
    o_dbg_l2_txdetrx_lpback,
    o_dbg_l2_rxpolarity,
    o_dbg_l2_tx_sgmii_ewrap,
    o_dbg_l2_rx_sgmii_en_cdet,
    o_dbg_l2_sata_corerxdata,
    o_dbg_l2_sata_corerxdatavalid,
    o_dbg_l2_sata_coreready,
    o_dbg_l2_sata_coreclockready,
    o_dbg_l2_sata_corerxsignaldet,
    o_dbg_l2_sata_phyctrltxdata,
    o_dbg_l2_sata_phyctrltxidle,
    o_dbg_l2_sata_phyctrltxrate,
    o_dbg_l2_sata_phyctrlrxrate,
    o_dbg_l2_sata_phyctrltxrst,
    o_dbg_l2_sata_phyctrlrxrst,
    o_dbg_l2_sata_phyctrlreset,
    o_dbg_l2_sata_phyctrlpartial,
    o_dbg_l2_sata_phyctrlslumber,
    o_dbg_l3_phystatus,
    o_dbg_l3_rxdata,
    o_dbg_l3_rxdatak,
    o_dbg_l3_rxvalid,
    o_dbg_l3_rxstatus,
    o_dbg_l3_rxelecidle,
    o_dbg_l3_rstb,
    o_dbg_l3_txdata,
    o_dbg_l3_txdatak,
    o_dbg_l3_rate,
    o_dbg_l3_powerdown,
    o_dbg_l3_txelecidle,
    o_dbg_l3_txdetrx_lpback,
    o_dbg_l3_rxpolarity,
    o_dbg_l3_tx_sgmii_ewrap,
    o_dbg_l3_rx_sgmii_en_cdet,
    o_dbg_l3_sata_corerxdata,
    o_dbg_l3_sata_corerxdatavalid,
    o_dbg_l3_sata_coreready,
    o_dbg_l3_sata_coreclockready,
    o_dbg_l3_sata_corerxsignaldet,
    o_dbg_l3_sata_phyctrltxdata,
    o_dbg_l3_sata_phyctrltxidle,
    o_dbg_l3_sata_phyctrltxrate,
    o_dbg_l3_sata_phyctrlrxrate,
    o_dbg_l3_sata_phyctrltxrst,
    o_dbg_l3_sata_phyctrlrxrst,
    o_dbg_l3_sata_phyctrlreset,
    o_dbg_l3_sata_phyctrlpartial,
    o_dbg_l3_sata_phyctrlslumber,
    dbg_path_fifo_bypass,
    i_afe_pll_pd_hs_clock_r,
    i_afe_mode,
    i_bgcal_afe_mode,
    o_afe_cmn_calib_comp_out,
    i_afe_cmn_bg_enable_low_leakage,
    i_afe_cmn_bg_iso_ctrl_bar,
    i_afe_cmn_bg_pd,
    i_afe_cmn_bg_pd_bg_ok,
    i_afe_cmn_bg_pd_ptat,
    i_afe_cmn_calib_en_iconst,
    i_afe_cmn_calib_enable_low_leakage,
    i_afe_cmn_calib_iso_ctrl_bar,
    o_afe_pll_dco_count,
    o_afe_pll_clk_sym_hs,
    o_afe_pll_fbclk_frac,
    o_afe_rx_pipe_lfpsbcn_rxelecidle,
    o_afe_rx_pipe_sigdet,
    o_afe_rx_symbol,
    o_afe_rx_symbol_clk_by_2,
    o_afe_rx_uphy_save_calcode,
    o_afe_rx_uphy_startloop_buf,
    o_afe_rx_uphy_rx_calib_done,
    i_afe_rx_rxpma_rstb,
    i_afe_rx_uphy_restore_calcode_data,
    i_afe_rx_pipe_rxeqtraining,
    i_afe_rx_iso_hsrx_ctrl_bar,
    i_afe_rx_iso_lfps_ctrl_bar,
    i_afe_rx_iso_sigdet_ctrl_bar,
    i_afe_rx_hsrx_clock_stop_req,
    o_afe_rx_uphy_save_calcode_data,
    o_afe_rx_hsrx_clock_stop_ack,
    o_afe_pg_avddcr,
    o_afe_pg_avddio,
    o_afe_pg_dvddcr,
    o_afe_pg_static_avddcr,
    o_afe_pg_static_avddio,
    i_pll_afe_mode,
    i_afe_pll_coarse_code,
    i_afe_pll_en_clock_hs_div2,
    i_afe_pll_fbdiv,
    i_afe_pll_load_fbdiv,
    i_afe_pll_pd,
    i_afe_pll_pd_pfd,
    i_afe_pll_rst_fdbk_div,
    i_afe_pll_startloop,
    i_afe_pll_v2i_code,
    i_afe_pll_v2i_prog,
    i_afe_pll_vco_cnt_window,
    i_afe_rx_mphy_gate_symbol_clk,
    i_afe_rx_mphy_mux_hsb_ls,
    i_afe_rx_pipe_rx_term_enable,
    i_afe_rx_uphy_biasgen_iconst_core_mirror_enable,
    i_afe_rx_uphy_biasgen_iconst_io_mirror_enable,
    i_afe_rx_uphy_biasgen_irconst_core_mirror_enable,
    i_afe_rx_uphy_enable_cdr,
    i_afe_rx_uphy_enable_low_leakage,
    i_afe_rx_rxpma_refclk_dig,
    i_afe_rx_uphy_hsrx_rstb,
    i_afe_rx_uphy_pdn_hs_des,
    i_afe_rx_uphy_pd_samp_c2c,
    i_afe_rx_uphy_pd_samp_c2c_eclk,
    i_afe_rx_uphy_pso_clk_lane,
    i_afe_rx_uphy_pso_eq,
    i_afe_rx_uphy_pso_hsrxdig,
    i_afe_rx_uphy_pso_iqpi,
    i_afe_rx_uphy_pso_lfpsbcn,
    i_afe_rx_uphy_pso_samp_flops,
    i_afe_rx_uphy_pso_sigdet,
    i_afe_rx_uphy_restore_calcode,
    i_afe_rx_uphy_run_calib,
    i_afe_rx_uphy_rx_lane_polarity_swap,
    i_afe_rx_uphy_startloop_pll,
    i_afe_rx_uphy_hsclk_division_factor,
    i_afe_rx_uphy_rx_pma_opmode,
    i_afe_tx_enable_hsclk_division,
    i_afe_tx_enable_ldo,
    i_afe_tx_enable_ref,
    i_afe_tx_enable_supply_hsclk,
    i_afe_tx_enable_supply_pipe,
    i_afe_tx_enable_supply_serializer,
    i_afe_tx_enable_supply_uphy,
    i_afe_tx_hs_ser_rstb,
    i_afe_tx_hs_symbol,
    i_afe_tx_mphy_tx_ls_data,
    i_afe_tx_pipe_tx_enable_idle_mode,
    i_afe_tx_pipe_tx_enable_lfps,
    i_afe_tx_pipe_tx_enable_rxdet,
    i_afe_TX_uphy_txpma_opmode,
    i_afe_TX_pmadig_digital_reset_n,
    i_afe_TX_serializer_rst_rel,
    i_afe_TX_pll_symb_clk_2,
    i_afe_TX_ana_if_rate,
    i_afe_TX_en_dig_sublp_mode,
    i_afe_TX_LPBK_SEL,
    i_afe_TX_iso_ctrl_bar,
    i_afe_TX_ser_iso_ctrl_bar,
    i_afe_TX_lfps_clk,
    i_afe_TX_serializer_rstb,
    o_afe_TX_dig_reset_rel_ack,
    o_afe_TX_pipe_TX_dn_rxdet,
    o_afe_TX_pipe_TX_dp_rxdet,
    i_afe_tx_pipe_tx_fast_est_common_mode,
    o_dbg_l0_txclk,
    o_dbg_l0_rxclk,
    o_dbg_l1_txclk,
    o_dbg_l1_rxclk,
    o_dbg_l2_txclk,
    o_dbg_l2_rxclk,
    o_dbg_l3_txclk,
    o_dbg_l3_rxclk);
  input maxihpm0_fpd_aclk;
  output dp_video_ref_clk;
  output dp_audio_ref_clk;
  output [15:0]maxigp0_awid;
  output [39:0]maxigp0_awaddr;
  output [7:0]maxigp0_awlen;
  output [2:0]maxigp0_awsize;
  output [1:0]maxigp0_awburst;
  output maxigp0_awlock;
  output [3:0]maxigp0_awcache;
  output [2:0]maxigp0_awprot;
  output maxigp0_awvalid;
  output [15:0]maxigp0_awuser;
  input maxigp0_awready;
  output [127:0]maxigp0_wdata;
  output [15:0]maxigp0_wstrb;
  output maxigp0_wlast;
  output maxigp0_wvalid;
  input maxigp0_wready;
  input [15:0]maxigp0_bid;
  input [1:0]maxigp0_bresp;
  input maxigp0_bvalid;
  output maxigp0_bready;
  output [15:0]maxigp0_arid;
  output [39:0]maxigp0_araddr;
  output [7:0]maxigp0_arlen;
  output [2:0]maxigp0_arsize;
  output [1:0]maxigp0_arburst;
  output maxigp0_arlock;
  output [3:0]maxigp0_arcache;
  output [2:0]maxigp0_arprot;
  output maxigp0_arvalid;
  output [15:0]maxigp0_aruser;
  input maxigp0_arready;
  input [15:0]maxigp0_rid;
  input [127:0]maxigp0_rdata;
  input [1:0]maxigp0_rresp;
  input maxigp0_rlast;
  input maxigp0_rvalid;
  output maxigp0_rready;
  output [3:0]maxigp0_awqos;
  output [3:0]maxigp0_arqos;
  input maxihpm1_fpd_aclk;
  output [15:0]maxigp1_awid;
  output [39:0]maxigp1_awaddr;
  output [7:0]maxigp1_awlen;
  output [2:0]maxigp1_awsize;
  output [1:0]maxigp1_awburst;
  output maxigp1_awlock;
  output [3:0]maxigp1_awcache;
  output [2:0]maxigp1_awprot;
  output maxigp1_awvalid;
  output [15:0]maxigp1_awuser;
  input maxigp1_awready;
  output [127:0]maxigp1_wdata;
  output [15:0]maxigp1_wstrb;
  output maxigp1_wlast;
  output maxigp1_wvalid;
  input maxigp1_wready;
  input [15:0]maxigp1_bid;
  input [1:0]maxigp1_bresp;
  input maxigp1_bvalid;
  output maxigp1_bready;
  output [15:0]maxigp1_arid;
  output [39:0]maxigp1_araddr;
  output [7:0]maxigp1_arlen;
  output [2:0]maxigp1_arsize;
  output [1:0]maxigp1_arburst;
  output maxigp1_arlock;
  output [3:0]maxigp1_arcache;
  output [2:0]maxigp1_arprot;
  output maxigp1_arvalid;
  output [15:0]maxigp1_aruser;
  input maxigp1_arready;
  input [15:0]maxigp1_rid;
  input [127:0]maxigp1_rdata;
  input [1:0]maxigp1_rresp;
  input maxigp1_rlast;
  input maxigp1_rvalid;
  output maxigp1_rready;
  output [3:0]maxigp1_awqos;
  output [3:0]maxigp1_arqos;
  input maxihpm0_lpd_aclk;
  output [15:0]maxigp2_awid;
  output [39:0]maxigp2_awaddr;
  output [7:0]maxigp2_awlen;
  output [2:0]maxigp2_awsize;
  output [1:0]maxigp2_awburst;
  output maxigp2_awlock;
  output [3:0]maxigp2_awcache;
  output [2:0]maxigp2_awprot;
  output maxigp2_awvalid;
  output [15:0]maxigp2_awuser;
  input maxigp2_awready;
  output [31:0]maxigp2_wdata;
  output [3:0]maxigp2_wstrb;
  output maxigp2_wlast;
  output maxigp2_wvalid;
  input maxigp2_wready;
  input [15:0]maxigp2_bid;
  input [1:0]maxigp2_bresp;
  input maxigp2_bvalid;
  output maxigp2_bready;
  output [15:0]maxigp2_arid;
  output [39:0]maxigp2_araddr;
  output [7:0]maxigp2_arlen;
  output [2:0]maxigp2_arsize;
  output [1:0]maxigp2_arburst;
  output maxigp2_arlock;
  output [3:0]maxigp2_arcache;
  output [2:0]maxigp2_arprot;
  output maxigp2_arvalid;
  output [15:0]maxigp2_aruser;
  input maxigp2_arready;
  input [15:0]maxigp2_rid;
  input [31:0]maxigp2_rdata;
  input [1:0]maxigp2_rresp;
  input maxigp2_rlast;
  input maxigp2_rvalid;
  output maxigp2_rready;
  output [3:0]maxigp2_awqos;
  output [3:0]maxigp2_arqos;
  input saxihpc0_fpd_aclk;
  input saxihpc0_fpd_rclk;
  input saxihpc0_fpd_wclk;
  input saxigp0_aruser;
  input saxigp0_awuser;
  input [5:0]saxigp0_awid;
  input [48:0]saxigp0_awaddr;
  input [7:0]saxigp0_awlen;
  input [2:0]saxigp0_awsize;
  input [1:0]saxigp0_awburst;
  input saxigp0_awlock;
  input [3:0]saxigp0_awcache;
  input [2:0]saxigp0_awprot;
  input saxigp0_awvalid;
  output saxigp0_awready;
  input [127:0]saxigp0_wdata;
  input [15:0]saxigp0_wstrb;
  input saxigp0_wlast;
  input saxigp0_wvalid;
  output saxigp0_wready;
  output [5:0]saxigp0_bid;
  output [1:0]saxigp0_bresp;
  output saxigp0_bvalid;
  input saxigp0_bready;
  input [5:0]saxigp0_arid;
  input [48:0]saxigp0_araddr;
  input [7:0]saxigp0_arlen;
  input [2:0]saxigp0_arsize;
  input [1:0]saxigp0_arburst;
  input saxigp0_arlock;
  input [3:0]saxigp0_arcache;
  input [2:0]saxigp0_arprot;
  input saxigp0_arvalid;
  output saxigp0_arready;
  output [5:0]saxigp0_rid;
  output [127:0]saxigp0_rdata;
  output [1:0]saxigp0_rresp;
  output saxigp0_rlast;
  output saxigp0_rvalid;
  input saxigp0_rready;
  input [3:0]saxigp0_awqos;
  input [3:0]saxigp0_arqos;
  output [7:0]saxigp0_rcount;
  output [7:0]saxigp0_wcount;
  output [3:0]saxigp0_racount;
  output [3:0]saxigp0_wacount;
  input saxihpc1_fpd_aclk;
  input saxihpc1_fpd_rclk;
  input saxihpc1_fpd_wclk;
  input saxigp1_aruser;
  input saxigp1_awuser;
  input [5:0]saxigp1_awid;
  input [48:0]saxigp1_awaddr;
  input [7:0]saxigp1_awlen;
  input [2:0]saxigp1_awsize;
  input [1:0]saxigp1_awburst;
  input saxigp1_awlock;
  input [3:0]saxigp1_awcache;
  input [2:0]saxigp1_awprot;
  input saxigp1_awvalid;
  output saxigp1_awready;
  input [127:0]saxigp1_wdata;
  input [15:0]saxigp1_wstrb;
  input saxigp1_wlast;
  input saxigp1_wvalid;
  output saxigp1_wready;
  output [5:0]saxigp1_bid;
  output [1:0]saxigp1_bresp;
  output saxigp1_bvalid;
  input saxigp1_bready;
  input [5:0]saxigp1_arid;
  input [48:0]saxigp1_araddr;
  input [7:0]saxigp1_arlen;
  input [2:0]saxigp1_arsize;
  input [1:0]saxigp1_arburst;
  input saxigp1_arlock;
  input [3:0]saxigp1_arcache;
  input [2:0]saxigp1_arprot;
  input saxigp1_arvalid;
  output saxigp1_arready;
  output [5:0]saxigp1_rid;
  output [127:0]saxigp1_rdata;
  output [1:0]saxigp1_rresp;
  output saxigp1_rlast;
  output saxigp1_rvalid;
  input saxigp1_rready;
  input [3:0]saxigp1_awqos;
  input [3:0]saxigp1_arqos;
  output [7:0]saxigp1_rcount;
  output [7:0]saxigp1_wcount;
  output [3:0]saxigp1_racount;
  output [3:0]saxigp1_wacount;
  input saxihp0_fpd_aclk;
  input saxihp0_fpd_rclk;
  input saxihp0_fpd_wclk;
  input saxigp2_aruser;
  input saxigp2_awuser;
  input [5:0]saxigp2_awid;
  input [48:0]saxigp2_awaddr;
  input [7:0]saxigp2_awlen;
  input [2:0]saxigp2_awsize;
  input [1:0]saxigp2_awburst;
  input saxigp2_awlock;
  input [3:0]saxigp2_awcache;
  input [2:0]saxigp2_awprot;
  input saxigp2_awvalid;
  output saxigp2_awready;
  input [127:0]saxigp2_wdata;
  input [15:0]saxigp2_wstrb;
  input saxigp2_wlast;
  input saxigp2_wvalid;
  output saxigp2_wready;
  output [5:0]saxigp2_bid;
  output [1:0]saxigp2_bresp;
  output saxigp2_bvalid;
  input saxigp2_bready;
  input [5:0]saxigp2_arid;
  input [48:0]saxigp2_araddr;
  input [7:0]saxigp2_arlen;
  input [2:0]saxigp2_arsize;
  input [1:0]saxigp2_arburst;
  input saxigp2_arlock;
  input [3:0]saxigp2_arcache;
  input [2:0]saxigp2_arprot;
  input saxigp2_arvalid;
  output saxigp2_arready;
  output [5:0]saxigp2_rid;
  output [127:0]saxigp2_rdata;
  output [1:0]saxigp2_rresp;
  output saxigp2_rlast;
  output saxigp2_rvalid;
  input saxigp2_rready;
  input [3:0]saxigp2_awqos;
  input [3:0]saxigp2_arqos;
  output [7:0]saxigp2_rcount;
  output [7:0]saxigp2_wcount;
  output [3:0]saxigp2_racount;
  output [3:0]saxigp2_wacount;
  input saxihp1_fpd_aclk;
  input saxihp1_fpd_rclk;
  input saxihp1_fpd_wclk;
  input saxigp3_aruser;
  input saxigp3_awuser;
  input [5:0]saxigp3_awid;
  input [48:0]saxigp3_awaddr;
  input [7:0]saxigp3_awlen;
  input [2:0]saxigp3_awsize;
  input [1:0]saxigp3_awburst;
  input saxigp3_awlock;
  input [3:0]saxigp3_awcache;
  input [2:0]saxigp3_awprot;
  input saxigp3_awvalid;
  output saxigp3_awready;
  input [127:0]saxigp3_wdata;
  input [15:0]saxigp3_wstrb;
  input saxigp3_wlast;
  input saxigp3_wvalid;
  output saxigp3_wready;
  output [5:0]saxigp3_bid;
  output [1:0]saxigp3_bresp;
  output saxigp3_bvalid;
  input saxigp3_bready;
  input [5:0]saxigp3_arid;
  input [48:0]saxigp3_araddr;
  input [7:0]saxigp3_arlen;
  input [2:0]saxigp3_arsize;
  input [1:0]saxigp3_arburst;
  input saxigp3_arlock;
  input [3:0]saxigp3_arcache;
  input [2:0]saxigp3_arprot;
  input saxigp3_arvalid;
  output saxigp3_arready;
  output [5:0]saxigp3_rid;
  output [127:0]saxigp3_rdata;
  output [1:0]saxigp3_rresp;
  output saxigp3_rlast;
  output saxigp3_rvalid;
  input saxigp3_rready;
  input [3:0]saxigp3_awqos;
  input [3:0]saxigp3_arqos;
  output [7:0]saxigp3_rcount;
  output [7:0]saxigp3_wcount;
  output [3:0]saxigp3_racount;
  output [3:0]saxigp3_wacount;
  input saxihp2_fpd_aclk;
  input saxihp2_fpd_rclk;
  input saxihp2_fpd_wclk;
  input saxigp4_aruser;
  input saxigp4_awuser;
  input [5:0]saxigp4_awid;
  input [48:0]saxigp4_awaddr;
  input [7:0]saxigp4_awlen;
  input [2:0]saxigp4_awsize;
  input [1:0]saxigp4_awburst;
  input saxigp4_awlock;
  input [3:0]saxigp4_awcache;
  input [2:0]saxigp4_awprot;
  input saxigp4_awvalid;
  output saxigp4_awready;
  input [127:0]saxigp4_wdata;
  input [15:0]saxigp4_wstrb;
  input saxigp4_wlast;
  input saxigp4_wvalid;
  output saxigp4_wready;
  output [5:0]saxigp4_bid;
  output [1:0]saxigp4_bresp;
  output saxigp4_bvalid;
  input saxigp4_bready;
  input [5:0]saxigp4_arid;
  input [48:0]saxigp4_araddr;
  input [7:0]saxigp4_arlen;
  input [2:0]saxigp4_arsize;
  input [1:0]saxigp4_arburst;
  input saxigp4_arlock;
  input [3:0]saxigp4_arcache;
  input [2:0]saxigp4_arprot;
  input saxigp4_arvalid;
  output saxigp4_arready;
  output [5:0]saxigp4_rid;
  output [127:0]saxigp4_rdata;
  output [1:0]saxigp4_rresp;
  output saxigp4_rlast;
  output saxigp4_rvalid;
  input saxigp4_rready;
  input [3:0]saxigp4_awqos;
  input [3:0]saxigp4_arqos;
  output [7:0]saxigp4_rcount;
  output [7:0]saxigp4_wcount;
  output [3:0]saxigp4_racount;
  output [3:0]saxigp4_wacount;
  input saxihp3_fpd_aclk;
  input saxihp3_fpd_rclk;
  input saxihp3_fpd_wclk;
  input saxigp5_aruser;
  input saxigp5_awuser;
  input [5:0]saxigp5_awid;
  input [48:0]saxigp5_awaddr;
  input [7:0]saxigp5_awlen;
  input [2:0]saxigp5_awsize;
  input [1:0]saxigp5_awburst;
  input saxigp5_awlock;
  input [3:0]saxigp5_awcache;
  input [2:0]saxigp5_awprot;
  input saxigp5_awvalid;
  output saxigp5_awready;
  input [127:0]saxigp5_wdata;
  input [15:0]saxigp5_wstrb;
  input saxigp5_wlast;
  input saxigp5_wvalid;
  output saxigp5_wready;
  output [5:0]saxigp5_bid;
  output [1:0]saxigp5_bresp;
  output saxigp5_bvalid;
  input saxigp5_bready;
  input [5:0]saxigp5_arid;
  input [48:0]saxigp5_araddr;
  input [7:0]saxigp5_arlen;
  input [2:0]saxigp5_arsize;
  input [1:0]saxigp5_arburst;
  input saxigp5_arlock;
  input [3:0]saxigp5_arcache;
  input [2:0]saxigp5_arprot;
  input saxigp5_arvalid;
  output saxigp5_arready;
  output [5:0]saxigp5_rid;
  output [127:0]saxigp5_rdata;
  output [1:0]saxigp5_rresp;
  output saxigp5_rlast;
  output saxigp5_rvalid;
  input saxigp5_rready;
  input [3:0]saxigp5_awqos;
  input [3:0]saxigp5_arqos;
  output [7:0]saxigp5_rcount;
  output [7:0]saxigp5_wcount;
  output [3:0]saxigp5_racount;
  output [3:0]saxigp5_wacount;
  input saxi_lpd_aclk;
  input saxi_lpd_rclk;
  input saxi_lpd_wclk;
  input saxigp6_aruser;
  input saxigp6_awuser;
  input [5:0]saxigp6_awid;
  input [48:0]saxigp6_awaddr;
  input [7:0]saxigp6_awlen;
  input [2:0]saxigp6_awsize;
  input [1:0]saxigp6_awburst;
  input saxigp6_awlock;
  input [3:0]saxigp6_awcache;
  input [2:0]saxigp6_awprot;
  input saxigp6_awvalid;
  output saxigp6_awready;
  input [127:0]saxigp6_wdata;
  input [15:0]saxigp6_wstrb;
  input saxigp6_wlast;
  input saxigp6_wvalid;
  output saxigp6_wready;
  output [5:0]saxigp6_bid;
  output [1:0]saxigp6_bresp;
  output saxigp6_bvalid;
  input saxigp6_bready;
  input [5:0]saxigp6_arid;
  input [48:0]saxigp6_araddr;
  input [7:0]saxigp6_arlen;
  input [2:0]saxigp6_arsize;
  input [1:0]saxigp6_arburst;
  input saxigp6_arlock;
  input [3:0]saxigp6_arcache;
  input [2:0]saxigp6_arprot;
  input saxigp6_arvalid;
  output saxigp6_arready;
  output [5:0]saxigp6_rid;
  output [127:0]saxigp6_rdata;
  output [1:0]saxigp6_rresp;
  output saxigp6_rlast;
  output saxigp6_rvalid;
  input saxigp6_rready;
  input [3:0]saxigp6_awqos;
  input [3:0]saxigp6_arqos;
  output [7:0]saxigp6_rcount;
  output [7:0]saxigp6_wcount;
  output [3:0]saxigp6_racount;
  output [3:0]saxigp6_wacount;
  input saxiacp_fpd_aclk;
  input [39:0]saxiacp_awaddr;
  input [4:0]saxiacp_awid;
  input [7:0]saxiacp_awlen;
  input [2:0]saxiacp_awsize;
  input [1:0]saxiacp_awburst;
  input saxiacp_awlock;
  input [3:0]saxiacp_awcache;
  input [2:0]saxiacp_awprot;
  input saxiacp_awvalid;
  output saxiacp_awready;
  input [1:0]saxiacp_awuser;
  input [3:0]saxiacp_awqos;
  input saxiacp_wlast;
  input [127:0]saxiacp_wdata;
  input [15:0]saxiacp_wstrb;
  input saxiacp_wvalid;
  output saxiacp_wready;
  output [1:0]saxiacp_bresp;
  output [4:0]saxiacp_bid;
  output saxiacp_bvalid;
  input saxiacp_bready;
  input [39:0]saxiacp_araddr;
  input [4:0]saxiacp_arid;
  input [7:0]saxiacp_arlen;
  input [2:0]saxiacp_arsize;
  input [1:0]saxiacp_arburst;
  input saxiacp_arlock;
  input [3:0]saxiacp_arcache;
  input [2:0]saxiacp_arprot;
  input saxiacp_arvalid;
  output saxiacp_arready;
  input [1:0]saxiacp_aruser;
  input [3:0]saxiacp_arqos;
  output [4:0]saxiacp_rid;
  output saxiacp_rlast;
  output [127:0]saxiacp_rdata;
  output [1:0]saxiacp_rresp;
  output saxiacp_rvalid;
  input saxiacp_rready;
  input sacefpd_aclk;
  input sacefpd_awvalid;
  output sacefpd_awready;
  input [5:0]sacefpd_awid;
  input [43:0]sacefpd_awaddr;
  input [3:0]sacefpd_awregion;
  input [7:0]sacefpd_awlen;
  input [2:0]sacefpd_awsize;
  input [1:0]sacefpd_awburst;
  input sacefpd_awlock;
  input [3:0]sacefpd_awcache;
  input [2:0]sacefpd_awprot;
  input [1:0]sacefpd_awdomain;
  input [2:0]sacefpd_awsnoop;
  input [1:0]sacefpd_awbar;
  input [3:0]sacefpd_awqos;
  input sacefpd_wvalid;
  output sacefpd_wready;
  input [127:0]sacefpd_wdata;
  input [15:0]sacefpd_wstrb;
  input sacefpd_wlast;
  input sacefpd_wuser;
  output sacefpd_bvalid;
  input sacefpd_bready;
  output [5:0]sacefpd_bid;
  output [1:0]sacefpd_bresp;
  output sacefpd_buser;
  input sacefpd_arvalid;
  output sacefpd_arready;
  input [5:0]sacefpd_arid;
  input [43:0]sacefpd_araddr;
  input [3:0]sacefpd_arregion;
  input [7:0]sacefpd_arlen;
  input [2:0]sacefpd_arsize;
  input [1:0]sacefpd_arburst;
  input sacefpd_arlock;
  input [3:0]sacefpd_arcache;
  input [2:0]sacefpd_arprot;
  input [1:0]sacefpd_ardomain;
  input [3:0]sacefpd_arsnoop;
  input [1:0]sacefpd_arbar;
  input [3:0]sacefpd_arqos;
  output sacefpd_rvalid;
  input sacefpd_rready;
  output [5:0]sacefpd_rid;
  output [127:0]sacefpd_rdata;
  output [3:0]sacefpd_rresp;
  output sacefpd_rlast;
  output sacefpd_ruser;
  output sacefpd_acvalid;
  input sacefpd_acready;
  output [43:0]sacefpd_acaddr;
  output [3:0]sacefpd_acsnoop;
  output [2:0]sacefpd_acprot;
  input sacefpd_crvalid;
  output sacefpd_crready;
  input [4:0]sacefpd_crresp;
  input sacefpd_cdvalid;
  output sacefpd_cdready;
  input [127:0]sacefpd_cddata;
  input sacefpd_cdlast;
  input sacefpd_wack;
  input sacefpd_rack;
  output emio_can0_phy_tx;
  input emio_can0_phy_rx;
  output emio_can1_phy_tx;
  input emio_can1_phy_rx;
  input emio_enet0_gmii_rx_clk;
  output [2:0]emio_enet0_speed_mode;
  input emio_enet0_gmii_crs;
  input emio_enet0_gmii_col;
  input [7:0]emio_enet0_gmii_rxd;
  input emio_enet0_gmii_rx_er;
  input emio_enet0_gmii_rx_dv;
  input emio_enet0_gmii_tx_clk;
  output [7:0]emio_enet0_gmii_txd;
  output emio_enet0_gmii_tx_en;
  output emio_enet0_gmii_tx_er;
  output emio_enet0_mdio_mdc;
  input emio_enet0_mdio_i;
  output emio_enet0_mdio_o;
  output emio_enet0_mdio_t;
  output emio_enet0_mdio_t_n;
  input emio_enet1_gmii_rx_clk;
  output [2:0]emio_enet1_speed_mode;
  input emio_enet1_gmii_crs;
  input emio_enet1_gmii_col;
  input [7:0]emio_enet1_gmii_rxd;
  input emio_enet1_gmii_rx_er;
  input emio_enet1_gmii_rx_dv;
  input emio_enet1_gmii_tx_clk;
  output [7:0]emio_enet1_gmii_txd;
  output emio_enet1_gmii_tx_en;
  output emio_enet1_gmii_tx_er;
  output emio_enet1_mdio_mdc;
  input emio_enet1_mdio_i;
  output emio_enet1_mdio_o;
  output emio_enet1_mdio_t;
  output emio_enet1_mdio_t_n;
  input emio_enet2_gmii_rx_clk;
  output [2:0]emio_enet2_speed_mode;
  input emio_enet2_gmii_crs;
  input emio_enet2_gmii_col;
  input [7:0]emio_enet2_gmii_rxd;
  input emio_enet2_gmii_rx_er;
  input emio_enet2_gmii_rx_dv;
  input emio_enet2_gmii_tx_clk;
  output [7:0]emio_enet2_gmii_txd;
  output emio_enet2_gmii_tx_en;
  output emio_enet2_gmii_tx_er;
  output emio_enet2_mdio_mdc;
  input emio_enet2_mdio_i;
  output emio_enet2_mdio_o;
  output emio_enet2_mdio_t;
  output emio_enet2_mdio_t_n;
  input emio_enet3_gmii_rx_clk;
  output [2:0]emio_enet3_speed_mode;
  input emio_enet3_gmii_crs;
  input emio_enet3_gmii_col;
  input [7:0]emio_enet3_gmii_rxd;
  input emio_enet3_gmii_rx_er;
  input emio_enet3_gmii_rx_dv;
  input emio_enet3_gmii_tx_clk;
  output [7:0]emio_enet3_gmii_txd;
  output emio_enet3_gmii_tx_en;
  output emio_enet3_gmii_tx_er;
  output emio_enet3_mdio_mdc;
  input emio_enet3_mdio_i;
  output emio_enet3_mdio_o;
  output emio_enet3_mdio_t;
  output emio_enet3_mdio_t_n;
  input emio_enet0_tx_r_data_rdy;
  output emio_enet0_tx_r_rd;
  input emio_enet0_tx_r_valid;
  input [7:0]emio_enet0_tx_r_data;
  input emio_enet0_tx_r_sop;
  input emio_enet0_tx_r_eop;
  input emio_enet0_tx_r_err;
  input emio_enet0_tx_r_underflow;
  input emio_enet0_tx_r_flushed;
  input emio_enet0_tx_r_control;
  output emio_enet0_dma_tx_end_tog;
  input emio_enet0_dma_tx_status_tog;
  output [3:0]emio_enet0_tx_r_status;
  output emio_enet0_rx_w_wr;
  output [7:0]emio_enet0_rx_w_data;
  output emio_enet0_rx_w_sop;
  output emio_enet0_rx_w_eop;
  output [44:0]emio_enet0_rx_w_status;
  output emio_enet0_rx_w_err;
  input emio_enet0_rx_w_overflow;
  input emio_enet0_signal_detect;
  output emio_enet0_rx_w_flush;
  output emio_enet0_tx_r_fixed_lat;
  input emio_enet1_tx_r_data_rdy;
  output emio_enet1_tx_r_rd;
  input emio_enet1_tx_r_valid;
  input [7:0]emio_enet1_tx_r_data;
  input emio_enet1_tx_r_sop;
  input emio_enet1_tx_r_eop;
  input emio_enet1_tx_r_err;
  input emio_enet1_tx_r_underflow;
  input emio_enet1_tx_r_flushed;
  input emio_enet1_tx_r_control;
  output emio_enet1_dma_tx_end_tog;
  input emio_enet1_dma_tx_status_tog;
  output [3:0]emio_enet1_tx_r_status;
  output emio_enet1_rx_w_wr;
  output [7:0]emio_enet1_rx_w_data;
  output emio_enet1_rx_w_sop;
  output emio_enet1_rx_w_eop;
  output [44:0]emio_enet1_rx_w_status;
  output emio_enet1_rx_w_err;
  input emio_enet1_rx_w_overflow;
  input emio_enet1_signal_detect;
  output emio_enet1_rx_w_flush;
  output emio_enet1_tx_r_fixed_lat;
  input emio_enet2_tx_r_data_rdy;
  output emio_enet2_tx_r_rd;
  input emio_enet2_tx_r_valid;
  input [7:0]emio_enet2_tx_r_data;
  input emio_enet2_tx_r_sop;
  input emio_enet2_tx_r_eop;
  input emio_enet2_tx_r_err;
  input emio_enet2_tx_r_underflow;
  input emio_enet2_tx_r_flushed;
  input emio_enet2_tx_r_control;
  output emio_enet2_dma_tx_end_tog;
  input emio_enet2_dma_tx_status_tog;
  output [3:0]emio_enet2_tx_r_status;
  output emio_enet2_rx_w_wr;
  output [7:0]emio_enet2_rx_w_data;
  output emio_enet2_rx_w_sop;
  output emio_enet2_rx_w_eop;
  output [44:0]emio_enet2_rx_w_status;
  output emio_enet2_rx_w_err;
  input emio_enet2_rx_w_overflow;
  input emio_enet2_signal_detect;
  output emio_enet2_rx_w_flush;
  output emio_enet2_tx_r_fixed_lat;
  input emio_enet3_tx_r_data_rdy;
  output emio_enet3_tx_r_rd;
  input emio_enet3_tx_r_valid;
  input [7:0]emio_enet3_tx_r_data;
  input emio_enet3_tx_r_sop;
  input emio_enet3_tx_r_eop;
  input emio_enet3_tx_r_err;
  input emio_enet3_tx_r_underflow;
  input emio_enet3_tx_r_flushed;
  input emio_enet3_tx_r_control;
  output emio_enet3_dma_tx_end_tog;
  input emio_enet3_dma_tx_status_tog;
  output [3:0]emio_enet3_tx_r_status;
  output emio_enet3_rx_w_wr;
  output [7:0]emio_enet3_rx_w_data;
  output emio_enet3_rx_w_sop;
  output emio_enet3_rx_w_eop;
  output [44:0]emio_enet3_rx_w_status;
  output emio_enet3_rx_w_err;
  input emio_enet3_rx_w_overflow;
  input emio_enet3_signal_detect;
  output emio_enet3_rx_w_flush;
  output emio_enet3_tx_r_fixed_lat;
  output fmio_gem0_fifo_tx_clk_to_pl_bufg;
  output fmio_gem0_fifo_rx_clk_to_pl_bufg;
  output fmio_gem1_fifo_tx_clk_to_pl_bufg;
  output fmio_gem1_fifo_rx_clk_to_pl_bufg;
  output fmio_gem2_fifo_tx_clk_to_pl_bufg;
  output fmio_gem2_fifo_rx_clk_to_pl_bufg;
  output fmio_gem3_fifo_tx_clk_to_pl_bufg;
  output fmio_gem3_fifo_rx_clk_to_pl_bufg;
  output emio_enet0_tx_sof;
  output emio_enet0_sync_frame_tx;
  output emio_enet0_delay_req_tx;
  output emio_enet0_pdelay_req_tx;
  output emio_enet0_pdelay_resp_tx;
  output emio_enet0_rx_sof;
  output emio_enet0_sync_frame_rx;
  output emio_enet0_delay_req_rx;
  output emio_enet0_pdelay_req_rx;
  output emio_enet0_pdelay_resp_rx;
  input [1:0]emio_enet0_tsu_inc_ctrl;
  output emio_enet0_tsu_timer_cmp_val;
  output emio_enet1_tx_sof;
  output emio_enet1_sync_frame_tx;
  output emio_enet1_delay_req_tx;
  output emio_enet1_pdelay_req_tx;
  output emio_enet1_pdelay_resp_tx;
  output emio_enet1_rx_sof;
  output emio_enet1_sync_frame_rx;
  output emio_enet1_delay_req_rx;
  output emio_enet1_pdelay_req_rx;
  output emio_enet1_pdelay_resp_rx;
  input [1:0]emio_enet1_tsu_inc_ctrl;
  output emio_enet1_tsu_timer_cmp_val;
  output emio_enet2_tx_sof;
  output emio_enet2_sync_frame_tx;
  output emio_enet2_delay_req_tx;
  output emio_enet2_pdelay_req_tx;
  output emio_enet2_pdelay_resp_tx;
  output emio_enet2_rx_sof;
  output emio_enet2_sync_frame_rx;
  output emio_enet2_delay_req_rx;
  output emio_enet2_pdelay_req_rx;
  output emio_enet2_pdelay_resp_rx;
  input [1:0]emio_enet2_tsu_inc_ctrl;
  output emio_enet2_tsu_timer_cmp_val;
  output emio_enet3_tx_sof;
  output emio_enet3_sync_frame_tx;
  output emio_enet3_delay_req_tx;
  output emio_enet3_pdelay_req_tx;
  output emio_enet3_pdelay_resp_tx;
  output emio_enet3_rx_sof;
  output emio_enet3_sync_frame_rx;
  output emio_enet3_delay_req_rx;
  output emio_enet3_pdelay_req_rx;
  output emio_enet3_pdelay_resp_rx;
  input [1:0]emio_enet3_tsu_inc_ctrl;
  output emio_enet3_tsu_timer_cmp_val;
  input fmio_gem_tsu_clk_from_pl;
  output fmio_gem_tsu_clk_to_pl_bufg;
  input emio_enet_tsu_clk;
  output [93:0]emio_enet0_enet_tsu_timer_cnt;
  input emio_enet0_ext_int_in;
  input emio_enet1_ext_int_in;
  input emio_enet2_ext_int_in;
  input emio_enet3_ext_int_in;
  output [1:0]emio_enet0_dma_bus_width;
  output [1:0]emio_enet1_dma_bus_width;
  output [1:0]emio_enet2_dma_bus_width;
  output [1:0]emio_enet3_dma_bus_width;
  input [37:0]emio_gpio_i;
  output [37:0]emio_gpio_o;
  output [37:0]emio_gpio_t;
  output [37:0]emio_gpio_t_n;
  input emio_i2c0_scl_i;
  output emio_i2c0_scl_o;
  output emio_i2c0_scl_t_n;
  output emio_i2c0_scl_t;
  input emio_i2c0_sda_i;
  output emio_i2c0_sda_o;
  output emio_i2c0_sda_t_n;
  output emio_i2c0_sda_t;
  input emio_i2c1_scl_i;
  output emio_i2c1_scl_o;
  output emio_i2c1_scl_t;
  output emio_i2c1_scl_t_n;
  input emio_i2c1_sda_i;
  output emio_i2c1_sda_o;
  output emio_i2c1_sda_t;
  output emio_i2c1_sda_t_n;
  output emio_uart0_txd;
  input emio_uart0_rxd;
  input emio_uart0_ctsn;
  output emio_uart0_rtsn;
  input emio_uart0_dsrn;
  input emio_uart0_dcdn;
  input emio_uart0_rin;
  output emio_uart0_dtrn;
  output emio_uart1_txd;
  input emio_uart1_rxd;
  input emio_uart1_ctsn;
  output emio_uart1_rtsn;
  input emio_uart1_dsrn;
  input emio_uart1_dcdn;
  input emio_uart1_rin;
  output emio_uart1_dtrn;
  output emio_sdio0_clkout;
  input emio_sdio0_fb_clk_in;
  output emio_sdio0_cmdout;
  input emio_sdio0_cmdin;
  output emio_sdio0_cmdena;
  input [4:0]emio_sdio0_datain;
  output [4:0]emio_sdio0_dataout;
  output [4:0]emio_sdio0_dataena;
  input emio_sdio0_cd_n;
  input emio_sdio0_wp;
  output emio_sdio0_ledcontrol;
  output emio_sdio0_buspower;
  output [2:0]emio_sdio0_bus_volt;
  output emio_sdio1_clkout;
  input emio_sdio1_fb_clk_in;
  output emio_sdio1_cmdout;
  input emio_sdio1_cmdin;
  output emio_sdio1_cmdena;
  input [3:0]emio_sdio1_datain;
  output [3:0]emio_sdio1_dataout;
  output [3:0]emio_sdio1_dataena;
  input emio_sdio1_cd_n;
  input emio_sdio1_wp;
  output emio_sdio1_ledcontrol;
  output emio_sdio1_buspower;
  output [2:0]emio_sdio1_bus_volt;
  input emio_spi0_sclk_i;
  output emio_spi0_sclk_o;
  output emio_spi0_sclk_t;
  output emio_spi0_sclk_t_n;
  input emio_spi0_m_i;
  output emio_spi0_m_o;
  output emio_spi0_mo_t;
  output emio_spi0_mo_t_n;
  input emio_spi0_s_i;
  output emio_spi0_s_o;
  output emio_spi0_so_t;
  output emio_spi0_so_t_n;
  input emio_spi0_ss_i_n;
  output emio_spi0_ss_o_n;
  output emio_spi0_ss1_o_n;
  output emio_spi0_ss2_o_n;
  output emio_spi0_ss_n_t;
  output emio_spi0_ss_n_t_n;
  input emio_spi1_sclk_i;
  output emio_spi1_sclk_o;
  output emio_spi1_sclk_t;
  output emio_spi1_sclk_t_n;
  input emio_spi1_m_i;
  output emio_spi1_m_o;
  output emio_spi1_mo_t;
  output emio_spi1_mo_t_n;
  input emio_spi1_s_i;
  output emio_spi1_s_o;
  output emio_spi1_so_t;
  output emio_spi1_so_t_n;
  input emio_spi1_ss_i_n;
  output emio_spi1_ss_o_n;
  output emio_spi1_ss1_o_n;
  output emio_spi1_ss2_o_n;
  output emio_spi1_ss_n_t;
  output emio_spi1_ss_n_t_n;
  input pl_ps_trace_clk;
  output ps_pl_tracectl;
  output [31:0]ps_pl_tracedata;
  output trace_clk_out;
  output [2:0]emio_ttc0_wave_o;
  input [2:0]emio_ttc0_clk_i;
  output [2:0]emio_ttc1_wave_o;
  input [2:0]emio_ttc1_clk_i;
  output [2:0]emio_ttc2_wave_o;
  input [2:0]emio_ttc2_clk_i;
  output [2:0]emio_ttc3_wave_o;
  input [2:0]emio_ttc3_clk_i;
  input emio_wdt0_clk_i;
  output emio_wdt0_rst_o;
  input emio_wdt1_clk_i;
  output emio_wdt1_rst_o;
  input emio_hub_port_overcrnt_usb3_0;
  input emio_hub_port_overcrnt_usb3_1;
  input emio_hub_port_overcrnt_usb2_0;
  input emio_hub_port_overcrnt_usb2_1;
  output emio_u2dsport_vbus_ctrl_usb3_0;
  output emio_u2dsport_vbus_ctrl_usb3_1;
  output emio_u3dsport_vbus_ctrl_usb3_0;
  output emio_u3dsport_vbus_ctrl_usb3_1;
  input [7:0]adma_fci_clk;
  input [7:0]pl2adma_cvld;
  input [7:0]pl2adma_tack;
  output [7:0]adma2pl_cack;
  output [7:0]adma2pl_tvld;
  input [7:0]perif_gdma_clk;
  input [7:0]perif_gdma_cvld;
  input [7:0]perif_gdma_tack;
  output [7:0]gdma_perif_cack;
  output [7:0]gdma_perif_tvld;
  input [3:0]pl_clock_stop;
  input [1:0]pll_aux_refclk_lpd;
  input [2:0]pll_aux_refclk_fpd;
  input [31:0]dp_s_axis_audio_tdata;
  input dp_s_axis_audio_tid;
  input dp_s_axis_audio_tvalid;
  output dp_s_axis_audio_tready;
  output [31:0]dp_m_axis_mixed_audio_tdata;
  output dp_m_axis_mixed_audio_tid;
  output dp_m_axis_mixed_audio_tvalid;
  input dp_m_axis_mixed_audio_tready;
  input dp_s_axis_audio_clk;
  input dp_live_video_in_vsync;
  input dp_live_video_in_hsync;
  input dp_live_video_in_de;
  input [35:0]dp_live_video_in_pixel1;
  input dp_video_in_clk;
  output dp_video_out_hsync;
  output dp_video_out_vsync;
  output [35:0]dp_video_out_pixel1;
  input dp_aux_data_in;
  output dp_aux_data_out;
  output dp_aux_data_oe_n;
  input [7:0]dp_live_gfx_alpha_in;
  input [35:0]dp_live_gfx_pixel1_in;
  input dp_hot_plug_detect;
  input dp_external_custom_event1;
  input dp_external_custom_event2;
  input dp_external_vsync_event;
  output dp_live_video_de_out;
  input pl_ps_eventi;
  output ps_pl_evento;
  output [3:0]ps_pl_standbywfe;
  output [3:0]ps_pl_standbywfi;
  input [3:0]pl_ps_apugic_irq;
  input [3:0]pl_ps_apugic_fiq;
  input rpu_eventi0;
  input rpu_eventi1;
  output rpu_evento0;
  output rpu_evento1;
  input nfiq0_lpd_rpu;
  input nfiq1_lpd_rpu;
  input nirq0_lpd_rpu;
  input nirq1_lpd_rpu;
  output irq_ipi_pl_0;
  output irq_ipi_pl_1;
  output irq_ipi_pl_2;
  output irq_ipi_pl_3;
  input [59:0]stm_event;
  input pl_ps_trigack_0;
  input pl_ps_trigack_1;
  input pl_ps_trigack_2;
  input pl_ps_trigack_3;
  input pl_ps_trigger_0;
  input pl_ps_trigger_1;
  input pl_ps_trigger_2;
  input pl_ps_trigger_3;
  output ps_pl_trigack_0;
  output ps_pl_trigack_1;
  output ps_pl_trigack_2;
  output ps_pl_trigack_3;
  output ps_pl_trigger_0;
  output ps_pl_trigger_1;
  output ps_pl_trigger_2;
  output ps_pl_trigger_3;
  output [31:0]ftm_gpo;
  input [31:0]ftm_gpi;
  input [0:0]pl_ps_irq0;
  input [0:0]pl_ps_irq1;
  output pl_resetn0;
  output pl_resetn1;
  output pl_resetn2;
  output pl_resetn3;
  output ps_pl_irq_can0;
  output ps_pl_irq_can1;
  output ps_pl_irq_enet0;
  output ps_pl_irq_enet1;
  output ps_pl_irq_enet2;
  output ps_pl_irq_enet3;
  output ps_pl_irq_enet0_wake;
  output ps_pl_irq_enet1_wake;
  output ps_pl_irq_enet2_wake;
  output ps_pl_irq_enet3_wake;
  output ps_pl_irq_gpio;
  output ps_pl_irq_i2c0;
  output ps_pl_irq_i2c1;
  output ps_pl_irq_uart0;
  output ps_pl_irq_uart1;
  output ps_pl_irq_sdio0;
  output ps_pl_irq_sdio1;
  output ps_pl_irq_sdio0_wake;
  output ps_pl_irq_sdio1_wake;
  output ps_pl_irq_spi0;
  output ps_pl_irq_spi1;
  output ps_pl_irq_qspi;
  output ps_pl_irq_ttc0_0;
  output ps_pl_irq_ttc0_1;
  output ps_pl_irq_ttc0_2;
  output ps_pl_irq_ttc1_0;
  output ps_pl_irq_ttc1_1;
  output ps_pl_irq_ttc1_2;
  output ps_pl_irq_ttc2_0;
  output ps_pl_irq_ttc2_1;
  output ps_pl_irq_ttc2_2;
  output ps_pl_irq_ttc3_0;
  output ps_pl_irq_ttc3_1;
  output ps_pl_irq_ttc3_2;
  output ps_pl_irq_csu_pmu_wdt;
  output ps_pl_irq_lp_wdt;
  output [3:0]ps_pl_irq_usb3_0_endpoint;
  output ps_pl_irq_usb3_0_otg;
  output [3:0]ps_pl_irq_usb3_1_endpoint;
  output ps_pl_irq_usb3_1_otg;
  output [7:0]ps_pl_irq_adma_chan;
  output [1:0]ps_pl_irq_usb3_0_pmu_wakeup;
  output [7:0]ps_pl_irq_gdma_chan;
  output ps_pl_irq_csu;
  output ps_pl_irq_csu_dma;
  output ps_pl_irq_efuse;
  output ps_pl_irq_xmpu_lpd;
  output ps_pl_irq_ddr_ss;
  output ps_pl_irq_nand;
  output ps_pl_irq_fp_wdt;
  output [1:0]ps_pl_irq_pcie_msi;
  output ps_pl_irq_pcie_legacy;
  output ps_pl_irq_pcie_dma;
  output ps_pl_irq_pcie_msc;
  output ps_pl_irq_dport;
  output ps_pl_irq_fpd_apb_int;
  output ps_pl_irq_fpd_atb_error;
  output ps_pl_irq_dpdma;
  output ps_pl_irq_apm_fpd;
  output ps_pl_irq_gpu;
  output ps_pl_irq_sata;
  output ps_pl_irq_xmpu_fpd;
  output [3:0]ps_pl_irq_apu_cpumnt;
  output [3:0]ps_pl_irq_apu_cti;
  output [3:0]ps_pl_irq_apu_pmu;
  output [3:0]ps_pl_irq_apu_comm;
  output ps_pl_irq_apu_l2err;
  output ps_pl_irq_apu_exterr;
  output ps_pl_irq_apu_regs;
  output ps_pl_irq_intf_ppd_cci;
  output ps_pl_irq_intf_fpd_smmu;
  output ps_pl_irq_atb_err_lpd;
  output ps_pl_irq_aib_axi;
  output ps_pl_irq_ams;
  output ps_pl_irq_lpd_apm;
  output ps_pl_irq_rtc_alaram;
  output ps_pl_irq_rtc_seconds;
  output ps_pl_irq_clkmon;
  output ps_pl_irq_ipi_channel0;
  output ps_pl_irq_ipi_channel1;
  output ps_pl_irq_ipi_channel2;
  output ps_pl_irq_ipi_channel7;
  output ps_pl_irq_ipi_channel8;
  output ps_pl_irq_ipi_channel9;
  output ps_pl_irq_ipi_channel10;
  output [1:0]ps_pl_irq_rpu_pm;
  output ps_pl_irq_ocm_error;
  output ps_pl_irq_lpd_apb_intr;
  output ps_pl_irq_r5_core0_ecc_error;
  output ps_pl_irq_r5_core1_ecc_error;
  output osc_rtc_clk;
  input [31:0]pl_pmu_gpi;
  output [31:0]pmu_pl_gpo;
  input aib_pmu_afifm_fpd_ack;
  input aib_pmu_afifm_lpd_ack;
  output pmu_aib_afifm_fpd_req;
  output pmu_aib_afifm_lpd_req;
  output [46:0]pmu_error_to_pl;
  input [3:0]pmu_error_from_pl;
  input ddrc_ext_refresh_rank0_req;
  input ddrc_ext_refresh_rank1_req;
  input ddrc_refresh_pl_clk;
  input pl_acpinact;
  output pl_clk3;
  output pl_clk2;
  output pl_clk1;
  output pl_clk0;
  input [15:0]sacefpd_awuser;
  input [15:0]sacefpd_aruser;
  input [3:0]test_adc_clk;
  input [31:0]test_adc_in;
  input [31:0]test_adc2_in;
  output [15:0]test_db;
  output [19:0]test_adc_out;
  output [7:0]test_ams_osc;
  output [15:0]test_mon_data;
  input test_dclk;
  input test_den;
  input test_dwe;
  input [7:0]test_daddr;
  input [15:0]test_di;
  output test_drdy;
  output [15:0]test_do;
  input test_convst;
  input [3:0]pstp_pl_clk;
  input [31:0]pstp_pl_in;
  output [31:0]pstp_pl_out;
  input [31:0]pstp_pl_ts;
  input fmio_test_gem_scanmux_1;
  input fmio_test_gem_scanmux_2;
  input test_char_mode_fpd_n;
  input test_char_mode_lpd_n;
  input fmio_test_io_char_scan_clock;
  input fmio_test_io_char_scanenable;
  input fmio_test_io_char_scan_in;
  output fmio_test_io_char_scan_out;
  input fmio_test_io_char_scan_reset_n;
  input fmio_char_afifslpd_test_select_n;
  input fmio_char_afifslpd_test_input;
  output fmio_char_afifslpd_test_output;
  input fmio_char_afifsfpd_test_select_n;
  input fmio_char_afifsfpd_test_input;
  output fmio_char_afifsfpd_test_output;
  input io_char_audio_in_test_data;
  input io_char_audio_mux_sel_n;
  input io_char_video_in_test_data;
  input io_char_video_mux_sel_n;
  output io_char_video_out_test_data;
  output io_char_audio_out_test_data;
  input fmio_test_qspi_scanmux_1_n;
  input fmio_test_sdio_scanmux_1;
  input fmio_test_sdio_scanmux_2;
  input [3:0]fmio_sd0_dll_test_in_n;
  output [7:0]fmio_sd0_dll_test_out;
  input [3:0]fmio_sd1_dll_test_in_n;
  output [7:0]fmio_sd1_dll_test_out;
  input test_pl_scan_chopper_si;
  output test_pl_scan_chopper_so;
  input test_pl_scan_chopper_trig;
  input test_pl_scan_clk0;
  input test_pl_scan_clk1;
  input test_pl_scan_edt_clk;
  input test_pl_scan_edt_in_apu;
  input test_pl_scan_edt_in_cpu;
  input [3:0]test_pl_scan_edt_in_ddr;
  input [9:0]test_pl_scan_edt_in_fp;
  input [3:0]test_pl_scan_edt_in_gpu;
  input [8:0]test_pl_scan_edt_in_lp;
  input [1:0]test_pl_scan_edt_in_usb3;
  output test_pl_scan_edt_out_apu;
  output test_pl_scan_edt_out_cpu0;
  output test_pl_scan_edt_out_cpu1;
  output test_pl_scan_edt_out_cpu2;
  output test_pl_scan_edt_out_cpu3;
  output [3:0]test_pl_scan_edt_out_ddr;
  output [9:0]test_pl_scan_edt_out_fp;
  output [3:0]test_pl_scan_edt_out_gpu;
  output [8:0]test_pl_scan_edt_out_lp;
  output [1:0]test_pl_scan_edt_out_usb3;
  input test_pl_scan_edt_update;
  input test_pl_scan_reset_n;
  input test_pl_scanenable;
  input test_pl_scan_pll_reset;
  input test_pl_scan_spare_in0;
  input test_pl_scan_spare_in1;
  output test_pl_scan_spare_out0;
  output test_pl_scan_spare_out1;
  input test_pl_scan_wrap_clk;
  input test_pl_scan_wrap_ishift;
  input test_pl_scan_wrap_oshift;
  input test_pl_scan_slcr_config_clk;
  input test_pl_scan_slcr_config_rstn;
  input test_pl_scan_slcr_config_si;
  input test_pl_scan_spare_in2;
  input test_pl_scanenable_slcr_en;
  output [4:0]test_pl_pll_lock_out;
  output test_pl_scan_slcr_config_so;
  input [20:0]tst_rtc_calibreg_in;
  output [20:0]tst_rtc_calibreg_out;
  input tst_rtc_calibreg_we;
  input tst_rtc_clk;
  output tst_rtc_osc_clk_out;
  output [31:0]tst_rtc_sec_counter_out;
  output tst_rtc_seconds_raw_int;
  input tst_rtc_testclock_select_n;
  output [15:0]tst_rtc_tick_counter_out;
  input [31:0]tst_rtc_timesetreg_in;
  output [31:0]tst_rtc_timesetreg_out;
  input tst_rtc_disable_bat_op;
  input [3:0]tst_rtc_osc_cntrl_in;
  output [3:0]tst_rtc_osc_cntrl_out;
  input tst_rtc_osc_cntrl_we;
  input tst_rtc_sec_reload;
  input tst_rtc_timesetreg_we;
  input tst_rtc_testmode_n;
  input test_usb0_funcmux_0_n;
  input test_usb1_funcmux_0_n;
  input test_usb0_scanmux_0_n;
  input test_usb1_scanmux_0_n;
  output [31:0]lpd_pll_test_out;
  input [2:0]pl_lpd_pll_test_ck_sel_n;
  input pl_lpd_pll_test_fract_clk_sel_n;
  input pl_lpd_pll_test_fract_en_n;
  input pl_lpd_pll_test_mux_sel;
  input [3:0]pl_lpd_pll_test_sel;
  output [31:0]fpd_pll_test_out;
  input [2:0]pl_fpd_pll_test_ck_sel_n;
  input pl_fpd_pll_test_fract_clk_sel_n;
  input pl_fpd_pll_test_fract_en_n;
  input [1:0]pl_fpd_pll_test_mux_sel;
  input [3:0]pl_fpd_pll_test_sel;
  input [1:0]fmio_char_gem_selection;
  input fmio_char_gem_test_select_n;
  input fmio_char_gem_test_input;
  output fmio_char_gem_test_output;
  output test_ddr2pl_dcd_skewout;
  input test_pl2ddr_dcd_sample_pulse;
  input test_bscan_en_n;
  input test_bscan_tdi;
  input test_bscan_updatedr;
  input test_bscan_shiftdr;
  input test_bscan_reset_tap_b;
  input test_bscan_misr_jtag_load;
  input test_bscan_intest;
  input test_bscan_extest;
  input test_bscan_clockdr;
  input test_bscan_ac_mode;
  input test_bscan_ac_test;
  input test_bscan_init_memory;
  input test_bscan_mode_c;
  output test_bscan_tdo;
  input i_dbg_l0_txclk;
  input i_dbg_l0_rxclk;
  input i_dbg_l1_txclk;
  input i_dbg_l1_rxclk;
  input i_dbg_l2_txclk;
  input i_dbg_l2_rxclk;
  input i_dbg_l3_txclk;
  input i_dbg_l3_rxclk;
  input i_afe_rx_symbol_clk_by_2_pl;
  input pl_fpd_spare_0_in;
  input pl_fpd_spare_1_in;
  input pl_fpd_spare_2_in;
  input pl_fpd_spare_3_in;
  input pl_fpd_spare_4_in;
  output fpd_pl_spare_0_out;
  output fpd_pl_spare_1_out;
  output fpd_pl_spare_2_out;
  output fpd_pl_spare_3_out;
  output fpd_pl_spare_4_out;
  input pl_lpd_spare_0_in;
  input pl_lpd_spare_1_in;
  input pl_lpd_spare_2_in;
  input pl_lpd_spare_3_in;
  input pl_lpd_spare_4_in;
  output lpd_pl_spare_0_out;
  output lpd_pl_spare_1_out;
  output lpd_pl_spare_2_out;
  output lpd_pl_spare_3_out;
  output lpd_pl_spare_4_out;
  output o_dbg_l0_phystatus;
  output [19:0]o_dbg_l0_rxdata;
  output [1:0]o_dbg_l0_rxdatak;
  output o_dbg_l0_rxvalid;
  output [2:0]o_dbg_l0_rxstatus;
  output o_dbg_l0_rxelecidle;
  output o_dbg_l0_rstb;
  output [19:0]o_dbg_l0_txdata;
  output [1:0]o_dbg_l0_txdatak;
  output [1:0]o_dbg_l0_rate;
  output [1:0]o_dbg_l0_powerdown;
  output o_dbg_l0_txelecidle;
  output o_dbg_l0_txdetrx_lpback;
  output o_dbg_l0_rxpolarity;
  output o_dbg_l0_tx_sgmii_ewrap;
  output o_dbg_l0_rx_sgmii_en_cdet;
  output [19:0]o_dbg_l0_sata_corerxdata;
  output [1:0]o_dbg_l0_sata_corerxdatavalid;
  output o_dbg_l0_sata_coreready;
  output o_dbg_l0_sata_coreclockready;
  output o_dbg_l0_sata_corerxsignaldet;
  output [19:0]o_dbg_l0_sata_phyctrltxdata;
  output o_dbg_l0_sata_phyctrltxidle;
  output [1:0]o_dbg_l0_sata_phyctrltxrate;
  output [1:0]o_dbg_l0_sata_phyctrlrxrate;
  output o_dbg_l0_sata_phyctrltxrst;
  output o_dbg_l0_sata_phyctrlrxrst;
  output o_dbg_l0_sata_phyctrlreset;
  output o_dbg_l0_sata_phyctrlpartial;
  output o_dbg_l0_sata_phyctrlslumber;
  output o_dbg_l1_phystatus;
  output [19:0]o_dbg_l1_rxdata;
  output [1:0]o_dbg_l1_rxdatak;
  output o_dbg_l1_rxvalid;
  output [2:0]o_dbg_l1_rxstatus;
  output o_dbg_l1_rxelecidle;
  output o_dbg_l1_rstb;
  output [19:0]o_dbg_l1_txdata;
  output [1:0]o_dbg_l1_txdatak;
  output [1:0]o_dbg_l1_rate;
  output [1:0]o_dbg_l1_powerdown;
  output o_dbg_l1_txelecidle;
  output o_dbg_l1_txdetrx_lpback;
  output o_dbg_l1_rxpolarity;
  output o_dbg_l1_tx_sgmii_ewrap;
  output o_dbg_l1_rx_sgmii_en_cdet;
  output [19:0]o_dbg_l1_sata_corerxdata;
  output [1:0]o_dbg_l1_sata_corerxdatavalid;
  output o_dbg_l1_sata_coreready;
  output o_dbg_l1_sata_coreclockready;
  output o_dbg_l1_sata_corerxsignaldet;
  output [19:0]o_dbg_l1_sata_phyctrltxdata;
  output o_dbg_l1_sata_phyctrltxidle;
  output [1:0]o_dbg_l1_sata_phyctrltxrate;
  output [1:0]o_dbg_l1_sata_phyctrlrxrate;
  output o_dbg_l1_sata_phyctrltxrst;
  output o_dbg_l1_sata_phyctrlrxrst;
  output o_dbg_l1_sata_phyctrlreset;
  output o_dbg_l1_sata_phyctrlpartial;
  output o_dbg_l1_sata_phyctrlslumber;
  output o_dbg_l2_phystatus;
  output [19:0]o_dbg_l2_rxdata;
  output [1:0]o_dbg_l2_rxdatak;
  output o_dbg_l2_rxvalid;
  output [2:0]o_dbg_l2_rxstatus;
  output o_dbg_l2_rxelecidle;
  output o_dbg_l2_rstb;
  output [19:0]o_dbg_l2_txdata;
  output [1:0]o_dbg_l2_txdatak;
  output [1:0]o_dbg_l2_rate;
  output [1:0]o_dbg_l2_powerdown;
  output o_dbg_l2_txelecidle;
  output o_dbg_l2_txdetrx_lpback;
  output o_dbg_l2_rxpolarity;
  output o_dbg_l2_tx_sgmii_ewrap;
  output o_dbg_l2_rx_sgmii_en_cdet;
  output [19:0]o_dbg_l2_sata_corerxdata;
  output [1:0]o_dbg_l2_sata_corerxdatavalid;
  output o_dbg_l2_sata_coreready;
  output o_dbg_l2_sata_coreclockready;
  output o_dbg_l2_sata_corerxsignaldet;
  output [19:0]o_dbg_l2_sata_phyctrltxdata;
  output o_dbg_l2_sata_phyctrltxidle;
  output [1:0]o_dbg_l2_sata_phyctrltxrate;
  output [1:0]o_dbg_l2_sata_phyctrlrxrate;
  output o_dbg_l2_sata_phyctrltxrst;
  output o_dbg_l2_sata_phyctrlrxrst;
  output o_dbg_l2_sata_phyctrlreset;
  output o_dbg_l2_sata_phyctrlpartial;
  output o_dbg_l2_sata_phyctrlslumber;
  output o_dbg_l3_phystatus;
  output [19:0]o_dbg_l3_rxdata;
  output [1:0]o_dbg_l3_rxdatak;
  output o_dbg_l3_rxvalid;
  output [2:0]o_dbg_l3_rxstatus;
  output o_dbg_l3_rxelecidle;
  output o_dbg_l3_rstb;
  output [19:0]o_dbg_l3_txdata;
  output [1:0]o_dbg_l3_txdatak;
  output [1:0]o_dbg_l3_rate;
  output [1:0]o_dbg_l3_powerdown;
  output o_dbg_l3_txelecidle;
  output o_dbg_l3_txdetrx_lpback;
  output o_dbg_l3_rxpolarity;
  output o_dbg_l3_tx_sgmii_ewrap;
  output o_dbg_l3_rx_sgmii_en_cdet;
  output [19:0]o_dbg_l3_sata_corerxdata;
  output [1:0]o_dbg_l3_sata_corerxdatavalid;
  output o_dbg_l3_sata_coreready;
  output o_dbg_l3_sata_coreclockready;
  output o_dbg_l3_sata_corerxsignaldet;
  output [19:0]o_dbg_l3_sata_phyctrltxdata;
  output o_dbg_l3_sata_phyctrltxidle;
  output [1:0]o_dbg_l3_sata_phyctrltxrate;
  output [1:0]o_dbg_l3_sata_phyctrlrxrate;
  output o_dbg_l3_sata_phyctrltxrst;
  output o_dbg_l3_sata_phyctrlrxrst;
  output o_dbg_l3_sata_phyctrlreset;
  output o_dbg_l3_sata_phyctrlpartial;
  output o_dbg_l3_sata_phyctrlslumber;
  output dbg_path_fifo_bypass;
  input i_afe_pll_pd_hs_clock_r;
  input i_afe_mode;
  input i_bgcal_afe_mode;
  output o_afe_cmn_calib_comp_out;
  input i_afe_cmn_bg_enable_low_leakage;
  input i_afe_cmn_bg_iso_ctrl_bar;
  input i_afe_cmn_bg_pd;
  input i_afe_cmn_bg_pd_bg_ok;
  input i_afe_cmn_bg_pd_ptat;
  input i_afe_cmn_calib_en_iconst;
  input i_afe_cmn_calib_enable_low_leakage;
  input i_afe_cmn_calib_iso_ctrl_bar;
  output [12:0]o_afe_pll_dco_count;
  output o_afe_pll_clk_sym_hs;
  output o_afe_pll_fbclk_frac;
  output o_afe_rx_pipe_lfpsbcn_rxelecidle;
  output o_afe_rx_pipe_sigdet;
  output [19:0]o_afe_rx_symbol;
  output o_afe_rx_symbol_clk_by_2;
  output o_afe_rx_uphy_save_calcode;
  output o_afe_rx_uphy_startloop_buf;
  output o_afe_rx_uphy_rx_calib_done;
  input i_afe_rx_rxpma_rstb;
  input [7:0]i_afe_rx_uphy_restore_calcode_data;
  input i_afe_rx_pipe_rxeqtraining;
  input i_afe_rx_iso_hsrx_ctrl_bar;
  input i_afe_rx_iso_lfps_ctrl_bar;
  input i_afe_rx_iso_sigdet_ctrl_bar;
  input i_afe_rx_hsrx_clock_stop_req;
  output [7:0]o_afe_rx_uphy_save_calcode_data;
  output o_afe_rx_hsrx_clock_stop_ack;
  output o_afe_pg_avddcr;
  output o_afe_pg_avddio;
  output o_afe_pg_dvddcr;
  output o_afe_pg_static_avddcr;
  output o_afe_pg_static_avddio;
  input i_pll_afe_mode;
  input [10:0]i_afe_pll_coarse_code;
  input i_afe_pll_en_clock_hs_div2;
  input [15:0]i_afe_pll_fbdiv;
  input i_afe_pll_load_fbdiv;
  input i_afe_pll_pd;
  input i_afe_pll_pd_pfd;
  input i_afe_pll_rst_fdbk_div;
  input i_afe_pll_startloop;
  input [5:0]i_afe_pll_v2i_code;
  input [4:0]i_afe_pll_v2i_prog;
  input i_afe_pll_vco_cnt_window;
  input i_afe_rx_mphy_gate_symbol_clk;
  input i_afe_rx_mphy_mux_hsb_ls;
  input i_afe_rx_pipe_rx_term_enable;
  input i_afe_rx_uphy_biasgen_iconst_core_mirror_enable;
  input i_afe_rx_uphy_biasgen_iconst_io_mirror_enable;
  input i_afe_rx_uphy_biasgen_irconst_core_mirror_enable;
  input i_afe_rx_uphy_enable_cdr;
  input i_afe_rx_uphy_enable_low_leakage;
  input i_afe_rx_rxpma_refclk_dig;
  input i_afe_rx_uphy_hsrx_rstb;
  input i_afe_rx_uphy_pdn_hs_des;
  input i_afe_rx_uphy_pd_samp_c2c;
  input i_afe_rx_uphy_pd_samp_c2c_eclk;
  input i_afe_rx_uphy_pso_clk_lane;
  input i_afe_rx_uphy_pso_eq;
  input i_afe_rx_uphy_pso_hsrxdig;
  input i_afe_rx_uphy_pso_iqpi;
  input i_afe_rx_uphy_pso_lfpsbcn;
  input i_afe_rx_uphy_pso_samp_flops;
  input i_afe_rx_uphy_pso_sigdet;
  input i_afe_rx_uphy_restore_calcode;
  input i_afe_rx_uphy_run_calib;
  input i_afe_rx_uphy_rx_lane_polarity_swap;
  input i_afe_rx_uphy_startloop_pll;
  input [1:0]i_afe_rx_uphy_hsclk_division_factor;
  input [7:0]i_afe_rx_uphy_rx_pma_opmode;
  input [1:0]i_afe_tx_enable_hsclk_division;
  input i_afe_tx_enable_ldo;
  input i_afe_tx_enable_ref;
  input i_afe_tx_enable_supply_hsclk;
  input i_afe_tx_enable_supply_pipe;
  input i_afe_tx_enable_supply_serializer;
  input i_afe_tx_enable_supply_uphy;
  input i_afe_tx_hs_ser_rstb;
  input [19:0]i_afe_tx_hs_symbol;
  input i_afe_tx_mphy_tx_ls_data;
  input [1:0]i_afe_tx_pipe_tx_enable_idle_mode;
  input [1:0]i_afe_tx_pipe_tx_enable_lfps;
  input i_afe_tx_pipe_tx_enable_rxdet;
  input [7:0]i_afe_TX_uphy_txpma_opmode;
  input i_afe_TX_pmadig_digital_reset_n;
  input i_afe_TX_serializer_rst_rel;
  input i_afe_TX_pll_symb_clk_2;
  input [1:0]i_afe_TX_ana_if_rate;
  input i_afe_TX_en_dig_sublp_mode;
  input [2:0]i_afe_TX_LPBK_SEL;
  input i_afe_TX_iso_ctrl_bar;
  input i_afe_TX_ser_iso_ctrl_bar;
  input i_afe_TX_lfps_clk;
  input i_afe_TX_serializer_rstb;
  output o_afe_TX_dig_reset_rel_ack;
  output o_afe_TX_pipe_TX_dn_rxdet;
  output o_afe_TX_pipe_TX_dp_rxdet;
  input i_afe_tx_pipe_tx_fast_est_common_mode;
  output o_dbg_l0_txclk;
  output o_dbg_l0_rxclk;
  output o_dbg_l1_txclk;
  output o_dbg_l1_rxclk;
  output o_dbg_l2_txclk;
  output o_dbg_l2_rxclk;
  output o_dbg_l3_txclk;
  output o_dbg_l3_rxclk;

  wire [37:0]emio_gpio_i;
  wire [37:0]emio_gpio_o;
  (* MAX_PROG_DELAY = "0" *) wire pl_clk0;
  wire [0:0]pl_clk_unbuffered;
  wire [0:0]pl_ps_irq0;
  wire pl_resetn0;
  wire NLW_PS8_i_DPAUDIOREFCLK_UNCONNECTED;
  wire NLW_PS8_i_DPAUXDATAOEN_UNCONNECTED;
  wire NLW_PS8_i_DPAUXDATAOUT_UNCONNECTED;
  wire NLW_PS8_i_DPLIVEVIDEODEOUT_UNCONNECTED;
  wire NLW_PS8_i_DPMAXISMIXEDAUDIOTID_UNCONNECTED;
  wire NLW_PS8_i_DPMAXISMIXEDAUDIOTVALID_UNCONNECTED;
  wire NLW_PS8_i_DPSAXISAUDIOTREADY_UNCONNECTED;
  wire NLW_PS8_i_DPVIDEOOUTHSYNC_UNCONNECTED;
  wire NLW_PS8_i_DPVIDEOOUTVSYNC_UNCONNECTED;
  wire NLW_PS8_i_DPVIDEOREFCLK_UNCONNECTED;
  wire NLW_PS8_i_EMIOCAN0PHYTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOCAN1PHYTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0DMATXENDTOG_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0MDIOMDC_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0MDIOO_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0MDIOTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0RXWEOP_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0RXWERR_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0RXWFLUSH_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0RXWSOP_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0RXWWR_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET0TXRRD_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1DMATXENDTOG_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1MDIOMDC_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1MDIOO_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1MDIOTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1RXWEOP_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1RXWERR_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1RXWFLUSH_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1RXWSOP_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1RXWWR_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET1TXRRD_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2DMATXENDTOG_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2GMIITXEN_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2GMIITXER_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2MDIOMDC_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2MDIOO_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2MDIOTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2RXWEOP_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2RXWERR_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2RXWFLUSH_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2RXWSOP_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2RXWWR_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET2TXRRD_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3DMATXENDTOG_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3GMIITXEN_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3GMIITXER_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3MDIOMDC_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3MDIOO_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3MDIOTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3RXWEOP_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3RXWERR_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3RXWFLUSH_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3RXWSOP_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3RXWWR_UNCONNECTED;
  wire NLW_PS8_i_EMIOENET3TXRRD_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0DELAYREQRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0DELAYREQTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0PDELAYREQRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0PDELAYREQTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0PDELAYRESPRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0PDELAYRESPTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0RXSOF_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0SYNCFRAMERX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0SYNCFRAMETX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0TSUTIMERCMPVAL_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0TXRFIXEDLAT_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM0TXSOF_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1DELAYREQRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1DELAYREQTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1PDELAYREQRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1PDELAYREQTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1PDELAYRESPRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1PDELAYRESPTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1RXSOF_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1SYNCFRAMERX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1SYNCFRAMETX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1TSUTIMERCMPVAL_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1TXRFIXEDLAT_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM1TXSOF_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2DELAYREQRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2DELAYREQTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2PDELAYREQRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2PDELAYREQTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2PDELAYRESPRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2PDELAYRESPTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2RXSOF_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2SYNCFRAMERX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2SYNCFRAMETX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2TSUTIMERCMPVAL_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2TXRFIXEDLAT_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM2TXSOF_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3DELAYREQRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3DELAYREQTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3PDELAYREQRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3PDELAYREQTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3PDELAYRESPRX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3PDELAYRESPTX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3RXSOF_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3SYNCFRAMERX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3SYNCFRAMETX_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3TSUTIMERCMPVAL_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3TXRFIXEDLAT_UNCONNECTED;
  wire NLW_PS8_i_EMIOGEM3TXSOF_UNCONNECTED;
  wire NLW_PS8_i_EMIOI2C0SCLO_UNCONNECTED;
  wire NLW_PS8_i_EMIOI2C0SCLTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOI2C0SDAO_UNCONNECTED;
  wire NLW_PS8_i_EMIOI2C0SDATN_UNCONNECTED;
  wire NLW_PS8_i_EMIOI2C1SCLO_UNCONNECTED;
  wire NLW_PS8_i_EMIOI2C1SCLTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOI2C1SDAO_UNCONNECTED;
  wire NLW_PS8_i_EMIOI2C1SDATN_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO0BUSPOWER_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO0CLKOUT_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO0CMDENA_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO0CMDOUT_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO0LEDCONTROL_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO1BUSPOWER_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO1CLKOUT_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO1CMDENA_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO1CMDOUT_UNCONNECTED;
  wire NLW_PS8_i_EMIOSDIO1LEDCONTROL_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI0MO_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI0MOTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI0SCLKO_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI0SCLKTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI0SO_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI0SSNTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI0STN_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI1MO_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI1MOTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI1SCLKO_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI1SCLKTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI1SO_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI1SSNTN_UNCONNECTED;
  wire NLW_PS8_i_EMIOSPI1STN_UNCONNECTED;
  wire NLW_PS8_i_EMIOU2DSPORTVBUSCTRLUSB30_UNCONNECTED;
  wire NLW_PS8_i_EMIOU2DSPORTVBUSCTRLUSB31_UNCONNECTED;
  wire NLW_PS8_i_EMIOU3DSPORTVBUSCTRLUSB30_UNCONNECTED;
  wire NLW_PS8_i_EMIOU3DSPORTVBUSCTRLUSB31_UNCONNECTED;
  wire NLW_PS8_i_EMIOUART0DTRN_UNCONNECTED;
  wire NLW_PS8_i_EMIOUART0RTSN_UNCONNECTED;
  wire NLW_PS8_i_EMIOUART0TX_UNCONNECTED;
  wire NLW_PS8_i_EMIOUART1DTRN_UNCONNECTED;
  wire NLW_PS8_i_EMIOUART1RTSN_UNCONNECTED;
  wire NLW_PS8_i_EMIOUART1TX_UNCONNECTED;
  wire NLW_PS8_i_EMIOWDT0RSTO_UNCONNECTED;
  wire NLW_PS8_i_EMIOWDT1RSTO_UNCONNECTED;
  wire NLW_PS8_i_FMIOGEM0FIFORXCLKTOPLBUFG_UNCONNECTED;
  wire NLW_PS8_i_FMIOGEM0FIFOTXCLKTOPLBUFG_UNCONNECTED;
  wire NLW_PS8_i_FMIOGEM1FIFORXCLKTOPLBUFG_UNCONNECTED;
  wire NLW_PS8_i_FMIOGEM1FIFOTXCLKTOPLBUFG_UNCONNECTED;
  wire NLW_PS8_i_FMIOGEM2FIFORXCLKTOPLBUFG_UNCONNECTED;
  wire NLW_PS8_i_FMIOGEM2FIFOTXCLKTOPLBUFG_UNCONNECTED;
  wire NLW_PS8_i_FMIOGEM3FIFORXCLKTOPLBUFG_UNCONNECTED;
  wire NLW_PS8_i_FMIOGEM3FIFOTXCLKTOPLBUFG_UNCONNECTED;
  wire NLW_PS8_i_FMIOGEMTSUCLKTOPLBUFG_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP0ARLOCK_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP0ARVALID_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP0AWLOCK_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP0AWVALID_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP0BREADY_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP0RREADY_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP0WLAST_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP0WVALID_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP1ARLOCK_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP1ARVALID_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP1AWLOCK_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP1AWVALID_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP1BREADY_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP1RREADY_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP1WLAST_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP1WVALID_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP2ARLOCK_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP2ARVALID_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP2AWLOCK_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP2AWVALID_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP2BREADY_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP2RREADY_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP2WLAST_UNCONNECTED;
  wire NLW_PS8_i_MAXIGP2WVALID_UNCONNECTED;
  wire NLW_PS8_i_OSCRTCCLK_UNCONNECTED;
  wire NLW_PS8_i_PMUAIBAFIFMFPDREQ_UNCONNECTED;
  wire NLW_PS8_i_PMUAIBAFIFMLPDREQ_UNCONNECTED;
  wire NLW_PS8_i_PSPLEVENTO_UNCONNECTED;
  wire NLW_PS8_i_PSPLTRACECTL_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_CLK_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_DONEB_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMACTN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMALERTN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMPARITY_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMRAMRSTN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_ERROROUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_ERRORSTATUS_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_INITB_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_JTAGTCK_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_JTAGTDI_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_JTAGTDO_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_JTAGTMS_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXN0IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXN1IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXN2IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXN3IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXP0IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXP1IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXP2IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXP3IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXN0OUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXN1OUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXN2OUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXN3OUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXP0OUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXP1OUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXP2OUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXP3OUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_PADI_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_PADO_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_PORB_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_PROGB_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_RCALIBINOUT_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_REFN0IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_REFN1IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_REFN2IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_REFN3IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_REFP0IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_REFP1IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_REFP2IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_REFP3IN_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_SRSTB_UNCONNECTED;
  wire NLW_PS8_i_PSS_ALTO_CORE_PAD_ZQ_UNCONNECTED;
  wire NLW_PS8_i_RPUEVENTO0_UNCONNECTED;
  wire NLW_PS8_i_RPUEVENTO1_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDACVALID_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDARREADY_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDAWREADY_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDBUSER_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDBVALID_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDCDREADY_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDCRREADY_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDRLAST_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDRUSER_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDRVALID_UNCONNECTED;
  wire NLW_PS8_i_SACEFPDWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIACPARREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIACPAWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIACPBVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIACPRLAST_UNCONNECTED;
  wire NLW_PS8_i_SAXIACPRVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIACPWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP0ARREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP0AWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP0BVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP0RLAST_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP0RVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP0WREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP1ARREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP1AWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP1BVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP1RLAST_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP1RVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP1WREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP2ARREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP2AWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP2BVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP2RLAST_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP2RVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP2WREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP3ARREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP3AWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP3BVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP3RLAST_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP3RVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP3WREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP4ARREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP4AWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP4BVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP4RLAST_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP4RVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP4WREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP5ARREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP5AWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP5BVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP5RLAST_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP5RVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP5WREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP6ARREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP6AWREADY_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP6BVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP6RLAST_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP6RVALID_UNCONNECTED;
  wire NLW_PS8_i_SAXIGP6WREADY_UNCONNECTED;
  wire [7:0]NLW_PS8_i_ADMA2PLCACK_UNCONNECTED;
  wire [7:0]NLW_PS8_i_ADMA2PLTVLD_UNCONNECTED;
  wire [31:0]NLW_PS8_i_DPMAXISMIXEDAUDIOTDATA_UNCONNECTED;
  wire [35:0]NLW_PS8_i_DPVIDEOOUTPIXEL1_UNCONNECTED;
  wire [1:0]NLW_PS8_i_EMIOENET0DMABUSWIDTH_UNCONNECTED;
  wire [93:0]NLW_PS8_i_EMIOENET0GEMTSUTIMERCNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOENET0RXWDATA_UNCONNECTED;
  wire [44:0]NLW_PS8_i_EMIOENET0RXWSTATUS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOENET0SPEEDMODE_UNCONNECTED;
  wire [3:0]NLW_PS8_i_EMIOENET0TXRSTATUS_UNCONNECTED;
  wire [1:0]NLW_PS8_i_EMIOENET1DMABUSWIDTH_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOENET1RXWDATA_UNCONNECTED;
  wire [44:0]NLW_PS8_i_EMIOENET1RXWSTATUS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOENET1SPEEDMODE_UNCONNECTED;
  wire [3:0]NLW_PS8_i_EMIOENET1TXRSTATUS_UNCONNECTED;
  wire [1:0]NLW_PS8_i_EMIOENET2DMABUSWIDTH_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOENET2GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOENET2RXWDATA_UNCONNECTED;
  wire [44:0]NLW_PS8_i_EMIOENET2RXWSTATUS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOENET2SPEEDMODE_UNCONNECTED;
  wire [3:0]NLW_PS8_i_EMIOENET2TXRSTATUS_UNCONNECTED;
  wire [1:0]NLW_PS8_i_EMIOENET3DMABUSWIDTH_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOENET3GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOENET3RXWDATA_UNCONNECTED;
  wire [44:0]NLW_PS8_i_EMIOENET3RXWSTATUS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOENET3SPEEDMODE_UNCONNECTED;
  wire [3:0]NLW_PS8_i_EMIOENET3TXRSTATUS_UNCONNECTED;
  wire [94:38]NLW_PS8_i_EMIOGPIOO_UNCONNECTED;
  wire [95:0]NLW_PS8_i_EMIOGPIOTN_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOSDIO0BUSVOLT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOSDIO0DATAENA_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOSDIO0DATAOUT_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOSDIO1BUSVOLT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOSDIO1DATAENA_UNCONNECTED;
  wire [7:0]NLW_PS8_i_EMIOSDIO1DATAOUT_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOSPI0SSON_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOSPI1SSON_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOTTC0WAVEO_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOTTC1WAVEO_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOTTC2WAVEO_UNCONNECTED;
  wire [2:0]NLW_PS8_i_EMIOTTC3WAVEO_UNCONNECTED;
  wire [31:0]NLW_PS8_i_FTMGPO_UNCONNECTED;
  wire [7:0]NLW_PS8_i_GDMA2PLCACK_UNCONNECTED;
  wire [7:0]NLW_PS8_i_GDMA2PLTVLD_UNCONNECTED;
  wire [39:0]NLW_PS8_i_MAXIGP0ARADDR_UNCONNECTED;
  wire [1:0]NLW_PS8_i_MAXIGP0ARBURST_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP0ARCACHE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP0ARID_UNCONNECTED;
  wire [7:0]NLW_PS8_i_MAXIGP0ARLEN_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP0ARPROT_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP0ARQOS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP0ARSIZE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP0ARUSER_UNCONNECTED;
  wire [39:0]NLW_PS8_i_MAXIGP0AWADDR_UNCONNECTED;
  wire [1:0]NLW_PS8_i_MAXIGP0AWBURST_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP0AWCACHE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP0AWID_UNCONNECTED;
  wire [7:0]NLW_PS8_i_MAXIGP0AWLEN_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP0AWPROT_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP0AWQOS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP0AWSIZE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP0AWUSER_UNCONNECTED;
  wire [127:0]NLW_PS8_i_MAXIGP0WDATA_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP0WSTRB_UNCONNECTED;
  wire [39:0]NLW_PS8_i_MAXIGP1ARADDR_UNCONNECTED;
  wire [1:0]NLW_PS8_i_MAXIGP1ARBURST_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP1ARCACHE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP1ARID_UNCONNECTED;
  wire [7:0]NLW_PS8_i_MAXIGP1ARLEN_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP1ARPROT_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP1ARQOS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP1ARSIZE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP1ARUSER_UNCONNECTED;
  wire [39:0]NLW_PS8_i_MAXIGP1AWADDR_UNCONNECTED;
  wire [1:0]NLW_PS8_i_MAXIGP1AWBURST_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP1AWCACHE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP1AWID_UNCONNECTED;
  wire [7:0]NLW_PS8_i_MAXIGP1AWLEN_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP1AWPROT_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP1AWQOS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP1AWSIZE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP1AWUSER_UNCONNECTED;
  wire [127:0]NLW_PS8_i_MAXIGP1WDATA_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP1WSTRB_UNCONNECTED;
  wire [39:0]NLW_PS8_i_MAXIGP2ARADDR_UNCONNECTED;
  wire [1:0]NLW_PS8_i_MAXIGP2ARBURST_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP2ARCACHE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP2ARID_UNCONNECTED;
  wire [7:0]NLW_PS8_i_MAXIGP2ARLEN_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP2ARPROT_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP2ARQOS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP2ARSIZE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP2ARUSER_UNCONNECTED;
  wire [39:0]NLW_PS8_i_MAXIGP2AWADDR_UNCONNECTED;
  wire [1:0]NLW_PS8_i_MAXIGP2AWBURST_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP2AWCACHE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP2AWID_UNCONNECTED;
  wire [7:0]NLW_PS8_i_MAXIGP2AWLEN_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP2AWPROT_UNCONNECTED;
  wire [3:0]NLW_PS8_i_MAXIGP2AWQOS_UNCONNECTED;
  wire [2:0]NLW_PS8_i_MAXIGP2AWSIZE_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP2AWUSER_UNCONNECTED;
  wire [127:0]NLW_PS8_i_MAXIGP2WDATA_UNCONNECTED;
  wire [15:0]NLW_PS8_i_MAXIGP2WSTRB_UNCONNECTED;
  wire [3:1]NLW_PS8_i_PLCLK_UNCONNECTED;
  wire [46:0]NLW_PS8_i_PMUERRORTOPL_UNCONNECTED;
  wire [31:0]NLW_PS8_i_PMUPLGPO_UNCONNECTED;
  wire [63:0]NLW_PS8_i_PSPLIRQFPD_UNCONNECTED;
  wire [99:0]NLW_PS8_i_PSPLIRQLPD_UNCONNECTED;
  wire [3:0]NLW_PS8_i_PSPLSTANDBYWFE_UNCONNECTED;
  wire [3:0]NLW_PS8_i_PSPLSTANDBYWFI_UNCONNECTED;
  wire [31:0]NLW_PS8_i_PSPLTRACEDATA_UNCONNECTED;
  wire [3:0]NLW_PS8_i_PSPLTRIGACK_UNCONNECTED;
  wire [3:0]NLW_PS8_i_PSPLTRIGGER_UNCONNECTED;
  wire [3:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_BOOTMODE_UNCONNECTED;
  wire [17:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMA_UNCONNECTED;
  wire [1:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMBA_UNCONNECTED;
  wire [1:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMBG_UNCONNECTED;
  wire [1:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMCK_UNCONNECTED;
  wire [1:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMCKE_UNCONNECTED;
  wire [1:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMCKN_UNCONNECTED;
  wire [1:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMCSN_UNCONNECTED;
  wire [8:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMDM_UNCONNECTED;
  wire [71:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMDQ_UNCONNECTED;
  wire [8:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMDQS_UNCONNECTED;
  wire [8:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMDQSN_UNCONNECTED;
  wire [1:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMODT_UNCONNECTED;
  wire [77:0]NLW_PS8_i_PSS_ALTO_CORE_PAD_MIO_UNCONNECTED;
  wire [43:0]NLW_PS8_i_SACEFPDACADDR_UNCONNECTED;
  wire [2:0]NLW_PS8_i_SACEFPDACPROT_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SACEFPDACSNOOP_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SACEFPDBID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SACEFPDBRESP_UNCONNECTED;
  wire [127:0]NLW_PS8_i_SACEFPDRDATA_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SACEFPDRID_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SACEFPDRRESP_UNCONNECTED;
  wire [4:0]NLW_PS8_i_SAXIACPBID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIACPBRESP_UNCONNECTED;
  wire [127:0]NLW_PS8_i_SAXIACPRDATA_UNCONNECTED;
  wire [4:0]NLW_PS8_i_SAXIACPRID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIACPRRESP_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP0BID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP0BRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP0RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP0RCOUNT_UNCONNECTED;
  wire [127:0]NLW_PS8_i_SAXIGP0RDATA_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP0RID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP0RRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP0WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP0WCOUNT_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP1BID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP1BRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP1RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP1RCOUNT_UNCONNECTED;
  wire [127:0]NLW_PS8_i_SAXIGP1RDATA_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP1RID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP1RRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP1WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP1WCOUNT_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP2BID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP2BRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP2RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP2RCOUNT_UNCONNECTED;
  wire [127:0]NLW_PS8_i_SAXIGP2RDATA_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP2RID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP2RRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP2WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP2WCOUNT_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP3BID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP3BRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP3RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP3RCOUNT_UNCONNECTED;
  wire [127:0]NLW_PS8_i_SAXIGP3RDATA_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP3RID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP3RRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP3WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP3WCOUNT_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP4BID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP4BRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP4RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP4RCOUNT_UNCONNECTED;
  wire [127:0]NLW_PS8_i_SAXIGP4RDATA_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP4RID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP4RRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP4WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP4WCOUNT_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP5BID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP5BRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP5RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP5RCOUNT_UNCONNECTED;
  wire [127:0]NLW_PS8_i_SAXIGP5RDATA_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP5RID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP5RRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP5WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP5WCOUNT_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP6BID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP6BRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP6RACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP6RCOUNT_UNCONNECTED;
  wire [127:0]NLW_PS8_i_SAXIGP6RDATA_UNCONNECTED;
  wire [5:0]NLW_PS8_i_SAXIGP6RID_UNCONNECTED;
  wire [1:0]NLW_PS8_i_SAXIGP6RRESP_UNCONNECTED;
  wire [3:0]NLW_PS8_i_SAXIGP6WACOUNT_UNCONNECTED;
  wire [7:0]NLW_PS8_i_SAXIGP6WCOUNT_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  PS8 PS8_i
       (.ADMA2PLCACK(NLW_PS8_i_ADMA2PLCACK_UNCONNECTED[7:0]),
        .ADMA2PLTVLD(NLW_PS8_i_ADMA2PLTVLD_UNCONNECTED[7:0]),
        .ADMAFCICLK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AIBPMUAFIFMFPDACK(1'b0),
        .AIBPMUAFIFMLPDACK(1'b0),
        .DDRCEXTREFRESHRANK0REQ(1'b0),
        .DDRCEXTREFRESHRANK1REQ(1'b0),
        .DDRCREFRESHPLCLK(1'b0),
        .DPAUDIOREFCLK(NLW_PS8_i_DPAUDIOREFCLK_UNCONNECTED),
        .DPAUXDATAIN(1'b0),
        .DPAUXDATAOEN(NLW_PS8_i_DPAUXDATAOEN_UNCONNECTED),
        .DPAUXDATAOUT(NLW_PS8_i_DPAUXDATAOUT_UNCONNECTED),
        .DPEXTERNALCUSTOMEVENT1(1'b0),
        .DPEXTERNALCUSTOMEVENT2(1'b0),
        .DPEXTERNALVSYNCEVENT(1'b0),
        .DPHOTPLUGDETECT(1'b0),
        .DPLIVEGFXALPHAIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DPLIVEGFXPIXEL1IN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DPLIVEVIDEODEOUT(NLW_PS8_i_DPLIVEVIDEODEOUT_UNCONNECTED),
        .DPLIVEVIDEOINDE(1'b0),
        .DPLIVEVIDEOINHSYNC(1'b0),
        .DPLIVEVIDEOINPIXEL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DPLIVEVIDEOINVSYNC(1'b0),
        .DPMAXISMIXEDAUDIOTDATA(NLW_PS8_i_DPMAXISMIXEDAUDIOTDATA_UNCONNECTED[31:0]),
        .DPMAXISMIXEDAUDIOTID(NLW_PS8_i_DPMAXISMIXEDAUDIOTID_UNCONNECTED),
        .DPMAXISMIXEDAUDIOTREADY(1'b0),
        .DPMAXISMIXEDAUDIOTVALID(NLW_PS8_i_DPMAXISMIXEDAUDIOTVALID_UNCONNECTED),
        .DPSAXISAUDIOCLK(1'b0),
        .DPSAXISAUDIOTDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DPSAXISAUDIOTID(1'b0),
        .DPSAXISAUDIOTREADY(NLW_PS8_i_DPSAXISAUDIOTREADY_UNCONNECTED),
        .DPSAXISAUDIOTVALID(1'b0),
        .DPVIDEOINCLK(1'b0),
        .DPVIDEOOUTHSYNC(NLW_PS8_i_DPVIDEOOUTHSYNC_UNCONNECTED),
        .DPVIDEOOUTPIXEL1(NLW_PS8_i_DPVIDEOOUTPIXEL1_UNCONNECTED[35:0]),
        .DPVIDEOOUTVSYNC(NLW_PS8_i_DPVIDEOOUTVSYNC_UNCONNECTED),
        .DPVIDEOREFCLK(NLW_PS8_i_DPVIDEOREFCLK_UNCONNECTED),
        .EMIOCAN0PHYRX(1'b0),
        .EMIOCAN0PHYTX(NLW_PS8_i_EMIOCAN0PHYTX_UNCONNECTED),
        .EMIOCAN1PHYRX(1'b0),
        .EMIOCAN1PHYTX(NLW_PS8_i_EMIOCAN1PHYTX_UNCONNECTED),
        .EMIOENET0DMABUSWIDTH(NLW_PS8_i_EMIOENET0DMABUSWIDTH_UNCONNECTED[1:0]),
        .EMIOENET0DMATXENDTOG(NLW_PS8_i_EMIOENET0DMATXENDTOG_UNCONNECTED),
        .EMIOENET0DMATXSTATUSTOG(1'b0),
        .EMIOENET0EXTINTIN(1'b0),
        .EMIOENET0GEMTSUTIMERCNT(NLW_PS8_i_EMIOENET0GEMTSUTIMERCNT_UNCONNECTED[93:0]),
        .EMIOENET0GMIICOL(1'b0),
        .EMIOENET0GMIICRS(1'b0),
        .EMIOENET0GMIIRXCLK(1'b0),
        .EMIOENET0GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0GMIIRXDV(1'b0),
        .EMIOENET0GMIIRXER(1'b0),
        .EMIOENET0GMIITXCLK(1'b0),
        .EMIOENET0GMIITXD(NLW_PS8_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS8_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS8_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(1'b0),
        .EMIOENET0MDIOMDC(NLW_PS8_i_EMIOENET0MDIOMDC_UNCONNECTED),
        .EMIOENET0MDIOO(NLW_PS8_i_EMIOENET0MDIOO_UNCONNECTED),
        .EMIOENET0MDIOTN(NLW_PS8_i_EMIOENET0MDIOTN_UNCONNECTED),
        .EMIOENET0RXWDATA(NLW_PS8_i_EMIOENET0RXWDATA_UNCONNECTED[7:0]),
        .EMIOENET0RXWEOP(NLW_PS8_i_EMIOENET0RXWEOP_UNCONNECTED),
        .EMIOENET0RXWERR(NLW_PS8_i_EMIOENET0RXWERR_UNCONNECTED),
        .EMIOENET0RXWFLUSH(NLW_PS8_i_EMIOENET0RXWFLUSH_UNCONNECTED),
        .EMIOENET0RXWOVERFLOW(1'b0),
        .EMIOENET0RXWSOP(NLW_PS8_i_EMIOENET0RXWSOP_UNCONNECTED),
        .EMIOENET0RXWSTATUS(NLW_PS8_i_EMIOENET0RXWSTATUS_UNCONNECTED[44:0]),
        .EMIOENET0RXWWR(NLW_PS8_i_EMIOENET0RXWWR_UNCONNECTED),
        .EMIOENET0SPEEDMODE(NLW_PS8_i_EMIOENET0SPEEDMODE_UNCONNECTED[2:0]),
        .EMIOENET0TXRCONTROL(1'b0),
        .EMIOENET0TXRDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0TXRDATARDY(1'b0),
        .EMIOENET0TXREOP(1'b1),
        .EMIOENET0TXRERR(1'b0),
        .EMIOENET0TXRFLUSHED(1'b0),
        .EMIOENET0TXRRD(NLW_PS8_i_EMIOENET0TXRRD_UNCONNECTED),
        .EMIOENET0TXRSOP(1'b1),
        .EMIOENET0TXRSTATUS(NLW_PS8_i_EMIOENET0TXRSTATUS_UNCONNECTED[3:0]),
        .EMIOENET0TXRUNDERFLOW(1'b0),
        .EMIOENET0TXRVALID(1'b0),
        .EMIOENET1DMABUSWIDTH(NLW_PS8_i_EMIOENET1DMABUSWIDTH_UNCONNECTED[1:0]),
        .EMIOENET1DMATXENDTOG(NLW_PS8_i_EMIOENET1DMATXENDTOG_UNCONNECTED),
        .EMIOENET1DMATXSTATUSTOG(1'b0),
        .EMIOENET1EXTINTIN(1'b0),
        .EMIOENET1GMIICOL(1'b0),
        .EMIOENET1GMIICRS(1'b0),
        .EMIOENET1GMIIRXCLK(1'b0),
        .EMIOENET1GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1GMIIRXDV(1'b0),
        .EMIOENET1GMIIRXER(1'b0),
        .EMIOENET1GMIITXCLK(1'b0),
        .EMIOENET1GMIITXD(NLW_PS8_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS8_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS8_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(1'b0),
        .EMIOENET1MDIOMDC(NLW_PS8_i_EMIOENET1MDIOMDC_UNCONNECTED),
        .EMIOENET1MDIOO(NLW_PS8_i_EMIOENET1MDIOO_UNCONNECTED),
        .EMIOENET1MDIOTN(NLW_PS8_i_EMIOENET1MDIOTN_UNCONNECTED),
        .EMIOENET1RXWDATA(NLW_PS8_i_EMIOENET1RXWDATA_UNCONNECTED[7:0]),
        .EMIOENET1RXWEOP(NLW_PS8_i_EMIOENET1RXWEOP_UNCONNECTED),
        .EMIOENET1RXWERR(NLW_PS8_i_EMIOENET1RXWERR_UNCONNECTED),
        .EMIOENET1RXWFLUSH(NLW_PS8_i_EMIOENET1RXWFLUSH_UNCONNECTED),
        .EMIOENET1RXWOVERFLOW(1'b0),
        .EMIOENET1RXWSOP(NLW_PS8_i_EMIOENET1RXWSOP_UNCONNECTED),
        .EMIOENET1RXWSTATUS(NLW_PS8_i_EMIOENET1RXWSTATUS_UNCONNECTED[44:0]),
        .EMIOENET1RXWWR(NLW_PS8_i_EMIOENET1RXWWR_UNCONNECTED),
        .EMIOENET1SPEEDMODE(NLW_PS8_i_EMIOENET1SPEEDMODE_UNCONNECTED[2:0]),
        .EMIOENET1TXRCONTROL(1'b0),
        .EMIOENET1TXRDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1TXRDATARDY(1'b0),
        .EMIOENET1TXREOP(1'b1),
        .EMIOENET1TXRERR(1'b0),
        .EMIOENET1TXRFLUSHED(1'b0),
        .EMIOENET1TXRRD(NLW_PS8_i_EMIOENET1TXRRD_UNCONNECTED),
        .EMIOENET1TXRSOP(1'b1),
        .EMIOENET1TXRSTATUS(NLW_PS8_i_EMIOENET1TXRSTATUS_UNCONNECTED[3:0]),
        .EMIOENET1TXRUNDERFLOW(1'b0),
        .EMIOENET1TXRVALID(1'b0),
        .EMIOENET2DMABUSWIDTH(NLW_PS8_i_EMIOENET2DMABUSWIDTH_UNCONNECTED[1:0]),
        .EMIOENET2DMATXENDTOG(NLW_PS8_i_EMIOENET2DMATXENDTOG_UNCONNECTED),
        .EMIOENET2DMATXSTATUSTOG(1'b0),
        .EMIOENET2EXTINTIN(1'b0),
        .EMIOENET2GMIICOL(1'b0),
        .EMIOENET2GMIICRS(1'b0),
        .EMIOENET2GMIIRXCLK(1'b0),
        .EMIOENET2GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET2GMIIRXDV(1'b0),
        .EMIOENET2GMIIRXER(1'b0),
        .EMIOENET2GMIITXCLK(1'b0),
        .EMIOENET2GMIITXD(NLW_PS8_i_EMIOENET2GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET2GMIITXEN(NLW_PS8_i_EMIOENET2GMIITXEN_UNCONNECTED),
        .EMIOENET2GMIITXER(NLW_PS8_i_EMIOENET2GMIITXER_UNCONNECTED),
        .EMIOENET2MDIOI(1'b0),
        .EMIOENET2MDIOMDC(NLW_PS8_i_EMIOENET2MDIOMDC_UNCONNECTED),
        .EMIOENET2MDIOO(NLW_PS8_i_EMIOENET2MDIOO_UNCONNECTED),
        .EMIOENET2MDIOTN(NLW_PS8_i_EMIOENET2MDIOTN_UNCONNECTED),
        .EMIOENET2RXWDATA(NLW_PS8_i_EMIOENET2RXWDATA_UNCONNECTED[7:0]),
        .EMIOENET2RXWEOP(NLW_PS8_i_EMIOENET2RXWEOP_UNCONNECTED),
        .EMIOENET2RXWERR(NLW_PS8_i_EMIOENET2RXWERR_UNCONNECTED),
        .EMIOENET2RXWFLUSH(NLW_PS8_i_EMIOENET2RXWFLUSH_UNCONNECTED),
        .EMIOENET2RXWOVERFLOW(1'b0),
        .EMIOENET2RXWSOP(NLW_PS8_i_EMIOENET2RXWSOP_UNCONNECTED),
        .EMIOENET2RXWSTATUS(NLW_PS8_i_EMIOENET2RXWSTATUS_UNCONNECTED[44:0]),
        .EMIOENET2RXWWR(NLW_PS8_i_EMIOENET2RXWWR_UNCONNECTED),
        .EMIOENET2SPEEDMODE(NLW_PS8_i_EMIOENET2SPEEDMODE_UNCONNECTED[2:0]),
        .EMIOENET2TXRCONTROL(1'b0),
        .EMIOENET2TXRDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET2TXRDATARDY(1'b0),
        .EMIOENET2TXREOP(1'b1),
        .EMIOENET2TXRERR(1'b0),
        .EMIOENET2TXRFLUSHED(1'b0),
        .EMIOENET2TXRRD(NLW_PS8_i_EMIOENET2TXRRD_UNCONNECTED),
        .EMIOENET2TXRSOP(1'b1),
        .EMIOENET2TXRSTATUS(NLW_PS8_i_EMIOENET2TXRSTATUS_UNCONNECTED[3:0]),
        .EMIOENET2TXRUNDERFLOW(1'b0),
        .EMIOENET2TXRVALID(1'b0),
        .EMIOENET3DMABUSWIDTH(NLW_PS8_i_EMIOENET3DMABUSWIDTH_UNCONNECTED[1:0]),
        .EMIOENET3DMATXENDTOG(NLW_PS8_i_EMIOENET3DMATXENDTOG_UNCONNECTED),
        .EMIOENET3DMATXSTATUSTOG(1'b0),
        .EMIOENET3EXTINTIN(1'b0),
        .EMIOENET3GMIICOL(1'b0),
        .EMIOENET3GMIICRS(1'b0),
        .EMIOENET3GMIIRXCLK(1'b0),
        .EMIOENET3GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET3GMIIRXDV(1'b0),
        .EMIOENET3GMIIRXER(1'b0),
        .EMIOENET3GMIITXCLK(1'b0),
        .EMIOENET3GMIITXD(NLW_PS8_i_EMIOENET3GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET3GMIITXEN(NLW_PS8_i_EMIOENET3GMIITXEN_UNCONNECTED),
        .EMIOENET3GMIITXER(NLW_PS8_i_EMIOENET3GMIITXER_UNCONNECTED),
        .EMIOENET3MDIOI(1'b0),
        .EMIOENET3MDIOMDC(NLW_PS8_i_EMIOENET3MDIOMDC_UNCONNECTED),
        .EMIOENET3MDIOO(NLW_PS8_i_EMIOENET3MDIOO_UNCONNECTED),
        .EMIOENET3MDIOTN(NLW_PS8_i_EMIOENET3MDIOTN_UNCONNECTED),
        .EMIOENET3RXWDATA(NLW_PS8_i_EMIOENET3RXWDATA_UNCONNECTED[7:0]),
        .EMIOENET3RXWEOP(NLW_PS8_i_EMIOENET3RXWEOP_UNCONNECTED),
        .EMIOENET3RXWERR(NLW_PS8_i_EMIOENET3RXWERR_UNCONNECTED),
        .EMIOENET3RXWFLUSH(NLW_PS8_i_EMIOENET3RXWFLUSH_UNCONNECTED),
        .EMIOENET3RXWOVERFLOW(1'b0),
        .EMIOENET3RXWSOP(NLW_PS8_i_EMIOENET3RXWSOP_UNCONNECTED),
        .EMIOENET3RXWSTATUS(NLW_PS8_i_EMIOENET3RXWSTATUS_UNCONNECTED[44:0]),
        .EMIOENET3RXWWR(NLW_PS8_i_EMIOENET3RXWWR_UNCONNECTED),
        .EMIOENET3SPEEDMODE(NLW_PS8_i_EMIOENET3SPEEDMODE_UNCONNECTED[2:0]),
        .EMIOENET3TXRCONTROL(1'b0),
        .EMIOENET3TXRDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET3TXRDATARDY(1'b0),
        .EMIOENET3TXREOP(1'b1),
        .EMIOENET3TXRERR(1'b0),
        .EMIOENET3TXRFLUSHED(1'b0),
        .EMIOENET3TXRRD(NLW_PS8_i_EMIOENET3TXRRD_UNCONNECTED),
        .EMIOENET3TXRSOP(1'b1),
        .EMIOENET3TXRSTATUS(NLW_PS8_i_EMIOENET3TXRSTATUS_UNCONNECTED[3:0]),
        .EMIOENET3TXRUNDERFLOW(1'b0),
        .EMIOENET3TXRVALID(1'b0),
        .EMIOENETTSUCLK(1'b0),
        .EMIOGEM0DELAYREQRX(NLW_PS8_i_EMIOGEM0DELAYREQRX_UNCONNECTED),
        .EMIOGEM0DELAYREQTX(NLW_PS8_i_EMIOGEM0DELAYREQTX_UNCONNECTED),
        .EMIOGEM0PDELAYREQRX(NLW_PS8_i_EMIOGEM0PDELAYREQRX_UNCONNECTED),
        .EMIOGEM0PDELAYREQTX(NLW_PS8_i_EMIOGEM0PDELAYREQTX_UNCONNECTED),
        .EMIOGEM0PDELAYRESPRX(NLW_PS8_i_EMIOGEM0PDELAYRESPRX_UNCONNECTED),
        .EMIOGEM0PDELAYRESPTX(NLW_PS8_i_EMIOGEM0PDELAYRESPTX_UNCONNECTED),
        .EMIOGEM0RXSOF(NLW_PS8_i_EMIOGEM0RXSOF_UNCONNECTED),
        .EMIOGEM0SYNCFRAMERX(NLW_PS8_i_EMIOGEM0SYNCFRAMERX_UNCONNECTED),
        .EMIOGEM0SYNCFRAMETX(NLW_PS8_i_EMIOGEM0SYNCFRAMETX_UNCONNECTED),
        .EMIOGEM0TSUINCCTRL({1'b0,1'b0}),
        .EMIOGEM0TSUTIMERCMPVAL(NLW_PS8_i_EMIOGEM0TSUTIMERCMPVAL_UNCONNECTED),
        .EMIOGEM0TXRFIXEDLAT(NLW_PS8_i_EMIOGEM0TXRFIXEDLAT_UNCONNECTED),
        .EMIOGEM0TXSOF(NLW_PS8_i_EMIOGEM0TXSOF_UNCONNECTED),
        .EMIOGEM1DELAYREQRX(NLW_PS8_i_EMIOGEM1DELAYREQRX_UNCONNECTED),
        .EMIOGEM1DELAYREQTX(NLW_PS8_i_EMIOGEM1DELAYREQTX_UNCONNECTED),
        .EMIOGEM1PDELAYREQRX(NLW_PS8_i_EMIOGEM1PDELAYREQRX_UNCONNECTED),
        .EMIOGEM1PDELAYREQTX(NLW_PS8_i_EMIOGEM1PDELAYREQTX_UNCONNECTED),
        .EMIOGEM1PDELAYRESPRX(NLW_PS8_i_EMIOGEM1PDELAYRESPRX_UNCONNECTED),
        .EMIOGEM1PDELAYRESPTX(NLW_PS8_i_EMIOGEM1PDELAYRESPTX_UNCONNECTED),
        .EMIOGEM1RXSOF(NLW_PS8_i_EMIOGEM1RXSOF_UNCONNECTED),
        .EMIOGEM1SYNCFRAMERX(NLW_PS8_i_EMIOGEM1SYNCFRAMERX_UNCONNECTED),
        .EMIOGEM1SYNCFRAMETX(NLW_PS8_i_EMIOGEM1SYNCFRAMETX_UNCONNECTED),
        .EMIOGEM1TSUINCCTRL({1'b0,1'b0}),
        .EMIOGEM1TSUTIMERCMPVAL(NLW_PS8_i_EMIOGEM1TSUTIMERCMPVAL_UNCONNECTED),
        .EMIOGEM1TXRFIXEDLAT(NLW_PS8_i_EMIOGEM1TXRFIXEDLAT_UNCONNECTED),
        .EMIOGEM1TXSOF(NLW_PS8_i_EMIOGEM1TXSOF_UNCONNECTED),
        .EMIOGEM2DELAYREQRX(NLW_PS8_i_EMIOGEM2DELAYREQRX_UNCONNECTED),
        .EMIOGEM2DELAYREQTX(NLW_PS8_i_EMIOGEM2DELAYREQTX_UNCONNECTED),
        .EMIOGEM2PDELAYREQRX(NLW_PS8_i_EMIOGEM2PDELAYREQRX_UNCONNECTED),
        .EMIOGEM2PDELAYREQTX(NLW_PS8_i_EMIOGEM2PDELAYREQTX_UNCONNECTED),
        .EMIOGEM2PDELAYRESPRX(NLW_PS8_i_EMIOGEM2PDELAYRESPRX_UNCONNECTED),
        .EMIOGEM2PDELAYRESPTX(NLW_PS8_i_EMIOGEM2PDELAYRESPTX_UNCONNECTED),
        .EMIOGEM2RXSOF(NLW_PS8_i_EMIOGEM2RXSOF_UNCONNECTED),
        .EMIOGEM2SYNCFRAMERX(NLW_PS8_i_EMIOGEM2SYNCFRAMERX_UNCONNECTED),
        .EMIOGEM2SYNCFRAMETX(NLW_PS8_i_EMIOGEM2SYNCFRAMETX_UNCONNECTED),
        .EMIOGEM2TSUINCCTRL({1'b0,1'b0}),
        .EMIOGEM2TSUTIMERCMPVAL(NLW_PS8_i_EMIOGEM2TSUTIMERCMPVAL_UNCONNECTED),
        .EMIOGEM2TXRFIXEDLAT(NLW_PS8_i_EMIOGEM2TXRFIXEDLAT_UNCONNECTED),
        .EMIOGEM2TXSOF(NLW_PS8_i_EMIOGEM2TXSOF_UNCONNECTED),
        .EMIOGEM3DELAYREQRX(NLW_PS8_i_EMIOGEM3DELAYREQRX_UNCONNECTED),
        .EMIOGEM3DELAYREQTX(NLW_PS8_i_EMIOGEM3DELAYREQTX_UNCONNECTED),
        .EMIOGEM3PDELAYREQRX(NLW_PS8_i_EMIOGEM3PDELAYREQRX_UNCONNECTED),
        .EMIOGEM3PDELAYREQTX(NLW_PS8_i_EMIOGEM3PDELAYREQTX_UNCONNECTED),
        .EMIOGEM3PDELAYRESPRX(NLW_PS8_i_EMIOGEM3PDELAYRESPRX_UNCONNECTED),
        .EMIOGEM3PDELAYRESPTX(NLW_PS8_i_EMIOGEM3PDELAYRESPTX_UNCONNECTED),
        .EMIOGEM3RXSOF(NLW_PS8_i_EMIOGEM3RXSOF_UNCONNECTED),
        .EMIOGEM3SYNCFRAMERX(NLW_PS8_i_EMIOGEM3SYNCFRAMERX_UNCONNECTED),
        .EMIOGEM3SYNCFRAMETX(NLW_PS8_i_EMIOGEM3SYNCFRAMETX_UNCONNECTED),
        .EMIOGEM3TSUINCCTRL({1'b0,1'b0}),
        .EMIOGEM3TSUTIMERCMPVAL(NLW_PS8_i_EMIOGEM3TSUTIMERCMPVAL_UNCONNECTED),
        .EMIOGEM3TXRFIXEDLAT(NLW_PS8_i_EMIOGEM3TXRFIXEDLAT_UNCONNECTED),
        .EMIOGEM3TXSOF(NLW_PS8_i_EMIOGEM3TXSOF_UNCONNECTED),
        .EMIOGPIOI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,emio_gpio_i}),
        .EMIOGPIOO({pl_resetn0,NLW_PS8_i_EMIOGPIOO_UNCONNECTED[94:38],emio_gpio_o}),
        .EMIOGPIOTN(NLW_PS8_i_EMIOGPIOTN_UNCONNECTED[95:0]),
        .EMIOHUBPORTOVERCRNTUSB20(1'b0),
        .EMIOHUBPORTOVERCRNTUSB21(1'b0),
        .EMIOHUBPORTOVERCRNTUSB30(1'b0),
        .EMIOHUBPORTOVERCRNTUSB31(1'b0),
        .EMIOI2C0SCLI(1'b0),
        .EMIOI2C0SCLO(NLW_PS8_i_EMIOI2C0SCLO_UNCONNECTED),
        .EMIOI2C0SCLTN(NLW_PS8_i_EMIOI2C0SCLTN_UNCONNECTED),
        .EMIOI2C0SDAI(1'b0),
        .EMIOI2C0SDAO(NLW_PS8_i_EMIOI2C0SDAO_UNCONNECTED),
        .EMIOI2C0SDATN(NLW_PS8_i_EMIOI2C0SDATN_UNCONNECTED),
        .EMIOI2C1SCLI(1'b0),
        .EMIOI2C1SCLO(NLW_PS8_i_EMIOI2C1SCLO_UNCONNECTED),
        .EMIOI2C1SCLTN(NLW_PS8_i_EMIOI2C1SCLTN_UNCONNECTED),
        .EMIOI2C1SDAI(1'b0),
        .EMIOI2C1SDAO(NLW_PS8_i_EMIOI2C1SDAO_UNCONNECTED),
        .EMIOI2C1SDATN(NLW_PS8_i_EMIOI2C1SDATN_UNCONNECTED),
        .EMIOSDIO0BUSPOWER(NLW_PS8_i_EMIOSDIO0BUSPOWER_UNCONNECTED),
        .EMIOSDIO0BUSVOLT(NLW_PS8_i_EMIOSDIO0BUSVOLT_UNCONNECTED[2:0]),
        .EMIOSDIO0CDN(1'b0),
        .EMIOSDIO0CLKOUT(NLW_PS8_i_EMIOSDIO0CLKOUT_UNCONNECTED),
        .EMIOSDIO0CMDENA(NLW_PS8_i_EMIOSDIO0CMDENA_UNCONNECTED),
        .EMIOSDIO0CMDIN(1'b0),
        .EMIOSDIO0CMDOUT(NLW_PS8_i_EMIOSDIO0CMDOUT_UNCONNECTED),
        .EMIOSDIO0DATAENA(NLW_PS8_i_EMIOSDIO0DATAENA_UNCONNECTED[7:0]),
        .EMIOSDIO0DATAIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOSDIO0DATAOUT(NLW_PS8_i_EMIOSDIO0DATAOUT_UNCONNECTED[7:0]),
        .EMIOSDIO0FBCLKIN(1'b0),
        .EMIOSDIO0LEDCONTROL(NLW_PS8_i_EMIOSDIO0LEDCONTROL_UNCONNECTED),
        .EMIOSDIO0WP(1'b1),
        .EMIOSDIO1BUSPOWER(NLW_PS8_i_EMIOSDIO1BUSPOWER_UNCONNECTED),
        .EMIOSDIO1BUSVOLT(NLW_PS8_i_EMIOSDIO1BUSVOLT_UNCONNECTED[2:0]),
        .EMIOSDIO1CDN(1'b0),
        .EMIOSDIO1CLKOUT(NLW_PS8_i_EMIOSDIO1CLKOUT_UNCONNECTED),
        .EMIOSDIO1CMDENA(NLW_PS8_i_EMIOSDIO1CMDENA_UNCONNECTED),
        .EMIOSDIO1CMDIN(1'b0),
        .EMIOSDIO1CMDOUT(NLW_PS8_i_EMIOSDIO1CMDOUT_UNCONNECTED),
        .EMIOSDIO1DATAENA(NLW_PS8_i_EMIOSDIO1DATAENA_UNCONNECTED[7:0]),
        .EMIOSDIO1DATAIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOSDIO1DATAOUT(NLW_PS8_i_EMIOSDIO1DATAOUT_UNCONNECTED[7:0]),
        .EMIOSDIO1FBCLKIN(1'b0),
        .EMIOSDIO1LEDCONTROL(NLW_PS8_i_EMIOSDIO1LEDCONTROL_UNCONNECTED),
        .EMIOSDIO1WP(1'b1),
        .EMIOSPI0MI(1'b0),
        .EMIOSPI0MO(NLW_PS8_i_EMIOSPI0MO_UNCONNECTED),
        .EMIOSPI0MOTN(NLW_PS8_i_EMIOSPI0MOTN_UNCONNECTED),
        .EMIOSPI0SCLKI(1'b0),
        .EMIOSPI0SCLKO(NLW_PS8_i_EMIOSPI0SCLKO_UNCONNECTED),
        .EMIOSPI0SCLKTN(NLW_PS8_i_EMIOSPI0SCLKTN_UNCONNECTED),
        .EMIOSPI0SI(1'b0),
        .EMIOSPI0SO(NLW_PS8_i_EMIOSPI0SO_UNCONNECTED),
        .EMIOSPI0SSIN(1'b1),
        .EMIOSPI0SSNTN(NLW_PS8_i_EMIOSPI0SSNTN_UNCONNECTED),
        .EMIOSPI0SSON(NLW_PS8_i_EMIOSPI0SSON_UNCONNECTED[2:0]),
        .EMIOSPI0STN(NLW_PS8_i_EMIOSPI0STN_UNCONNECTED),
        .EMIOSPI1MI(1'b0),
        .EMIOSPI1MO(NLW_PS8_i_EMIOSPI1MO_UNCONNECTED),
        .EMIOSPI1MOTN(NLW_PS8_i_EMIOSPI1MOTN_UNCONNECTED),
        .EMIOSPI1SCLKI(1'b0),
        .EMIOSPI1SCLKO(NLW_PS8_i_EMIOSPI1SCLKO_UNCONNECTED),
        .EMIOSPI1SCLKTN(NLW_PS8_i_EMIOSPI1SCLKTN_UNCONNECTED),
        .EMIOSPI1SI(1'b0),
        .EMIOSPI1SO(NLW_PS8_i_EMIOSPI1SO_UNCONNECTED),
        .EMIOSPI1SSIN(1'b1),
        .EMIOSPI1SSNTN(NLW_PS8_i_EMIOSPI1SSNTN_UNCONNECTED),
        .EMIOSPI1SSON(NLW_PS8_i_EMIOSPI1SSON_UNCONNECTED[2:0]),
        .EMIOSPI1STN(NLW_PS8_i_EMIOSPI1STN_UNCONNECTED),
        .EMIOTTC0CLKI({1'b0,1'b0,1'b0}),
        .EMIOTTC0WAVEO(NLW_PS8_i_EMIOTTC0WAVEO_UNCONNECTED[2:0]),
        .EMIOTTC1CLKI({1'b0,1'b0,1'b0}),
        .EMIOTTC1WAVEO(NLW_PS8_i_EMIOTTC1WAVEO_UNCONNECTED[2:0]),
        .EMIOTTC2CLKI({1'b0,1'b0,1'b0}),
        .EMIOTTC2WAVEO(NLW_PS8_i_EMIOTTC2WAVEO_UNCONNECTED[2:0]),
        .EMIOTTC3CLKI({1'b0,1'b0,1'b0}),
        .EMIOTTC3WAVEO(NLW_PS8_i_EMIOTTC3WAVEO_UNCONNECTED[2:0]),
        .EMIOU2DSPORTVBUSCTRLUSB30(NLW_PS8_i_EMIOU2DSPORTVBUSCTRLUSB30_UNCONNECTED),
        .EMIOU2DSPORTVBUSCTRLUSB31(NLW_PS8_i_EMIOU2DSPORTVBUSCTRLUSB31_UNCONNECTED),
        .EMIOU3DSPORTVBUSCTRLUSB30(NLW_PS8_i_EMIOU3DSPORTVBUSCTRLUSB30_UNCONNECTED),
        .EMIOU3DSPORTVBUSCTRLUSB31(NLW_PS8_i_EMIOU3DSPORTVBUSCTRLUSB31_UNCONNECTED),
        .EMIOUART0CTSN(1'b0),
        .EMIOUART0DCDN(1'b0),
        .EMIOUART0DSRN(1'b0),
        .EMIOUART0DTRN(NLW_PS8_i_EMIOUART0DTRN_UNCONNECTED),
        .EMIOUART0RIN(1'b0),
        .EMIOUART0RTSN(NLW_PS8_i_EMIOUART0RTSN_UNCONNECTED),
        .EMIOUART0RX(1'b0),
        .EMIOUART0TX(NLW_PS8_i_EMIOUART0TX_UNCONNECTED),
        .EMIOUART1CTSN(1'b0),
        .EMIOUART1DCDN(1'b0),
        .EMIOUART1DSRN(1'b0),
        .EMIOUART1DTRN(NLW_PS8_i_EMIOUART1DTRN_UNCONNECTED),
        .EMIOUART1RIN(1'b0),
        .EMIOUART1RTSN(NLW_PS8_i_EMIOUART1RTSN_UNCONNECTED),
        .EMIOUART1RX(1'b0),
        .EMIOUART1TX(NLW_PS8_i_EMIOUART1TX_UNCONNECTED),
        .EMIOWDT0CLKI(1'b0),
        .EMIOWDT0RSTO(NLW_PS8_i_EMIOWDT0RSTO_UNCONNECTED),
        .EMIOWDT1CLKI(1'b0),
        .EMIOWDT1RSTO(NLW_PS8_i_EMIOWDT1RSTO_UNCONNECTED),
        .FMIOGEM0FIFORXCLKFROMPL(1'b0),
        .FMIOGEM0FIFORXCLKTOPLBUFG(NLW_PS8_i_FMIOGEM0FIFORXCLKTOPLBUFG_UNCONNECTED),
        .FMIOGEM0FIFOTXCLKFROMPL(1'b0),
        .FMIOGEM0FIFOTXCLKTOPLBUFG(NLW_PS8_i_FMIOGEM0FIFOTXCLKTOPLBUFG_UNCONNECTED),
        .FMIOGEM0SIGNALDETECT(1'b0),
        .FMIOGEM1FIFORXCLKFROMPL(1'b0),
        .FMIOGEM1FIFORXCLKTOPLBUFG(NLW_PS8_i_FMIOGEM1FIFORXCLKTOPLBUFG_UNCONNECTED),
        .FMIOGEM1FIFOTXCLKFROMPL(1'b0),
        .FMIOGEM1FIFOTXCLKTOPLBUFG(NLW_PS8_i_FMIOGEM1FIFOTXCLKTOPLBUFG_UNCONNECTED),
        .FMIOGEM1SIGNALDETECT(1'b0),
        .FMIOGEM2FIFORXCLKFROMPL(1'b0),
        .FMIOGEM2FIFORXCLKTOPLBUFG(NLW_PS8_i_FMIOGEM2FIFORXCLKTOPLBUFG_UNCONNECTED),
        .FMIOGEM2FIFOTXCLKFROMPL(1'b0),
        .FMIOGEM2FIFOTXCLKTOPLBUFG(NLW_PS8_i_FMIOGEM2FIFOTXCLKTOPLBUFG_UNCONNECTED),
        .FMIOGEM2SIGNALDETECT(1'b0),
        .FMIOGEM3FIFORXCLKFROMPL(1'b0),
        .FMIOGEM3FIFORXCLKTOPLBUFG(NLW_PS8_i_FMIOGEM3FIFORXCLKTOPLBUFG_UNCONNECTED),
        .FMIOGEM3FIFOTXCLKFROMPL(1'b0),
        .FMIOGEM3FIFOTXCLKTOPLBUFG(NLW_PS8_i_FMIOGEM3FIFOTXCLKTOPLBUFG_UNCONNECTED),
        .FMIOGEM3SIGNALDETECT(1'b0),
        .FMIOGEMTSUCLKFROMPL(1'b0),
        .FMIOGEMTSUCLKTOPLBUFG(NLW_PS8_i_FMIOGEMTSUCLKTOPLBUFG_UNCONNECTED),
        .FTMGPI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMGPO(NLW_PS8_i_FTMGPO_UNCONNECTED[31:0]),
        .GDMA2PLCACK(NLW_PS8_i_GDMA2PLCACK_UNCONNECTED[7:0]),
        .GDMA2PLTVLD(NLW_PS8_i_GDMA2PLTVLD_UNCONNECTED[7:0]),
        .GDMAFCICLK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP0ACLK(1'b0),
        .MAXIGP0ARADDR(NLW_PS8_i_MAXIGP0ARADDR_UNCONNECTED[39:0]),
        .MAXIGP0ARBURST(NLW_PS8_i_MAXIGP0ARBURST_UNCONNECTED[1:0]),
        .MAXIGP0ARCACHE(NLW_PS8_i_MAXIGP0ARCACHE_UNCONNECTED[3:0]),
        .MAXIGP0ARID(NLW_PS8_i_MAXIGP0ARID_UNCONNECTED[15:0]),
        .MAXIGP0ARLEN(NLW_PS8_i_MAXIGP0ARLEN_UNCONNECTED[7:0]),
        .MAXIGP0ARLOCK(NLW_PS8_i_MAXIGP0ARLOCK_UNCONNECTED),
        .MAXIGP0ARPROT(NLW_PS8_i_MAXIGP0ARPROT_UNCONNECTED[2:0]),
        .MAXIGP0ARQOS(NLW_PS8_i_MAXIGP0ARQOS_UNCONNECTED[3:0]),
        .MAXIGP0ARREADY(1'b0),
        .MAXIGP0ARSIZE(NLW_PS8_i_MAXIGP0ARSIZE_UNCONNECTED[2:0]),
        .MAXIGP0ARUSER(NLW_PS8_i_MAXIGP0ARUSER_UNCONNECTED[15:0]),
        .MAXIGP0ARVALID(NLW_PS8_i_MAXIGP0ARVALID_UNCONNECTED),
        .MAXIGP0AWADDR(NLW_PS8_i_MAXIGP0AWADDR_UNCONNECTED[39:0]),
        .MAXIGP0AWBURST(NLW_PS8_i_MAXIGP0AWBURST_UNCONNECTED[1:0]),
        .MAXIGP0AWCACHE(NLW_PS8_i_MAXIGP0AWCACHE_UNCONNECTED[3:0]),
        .MAXIGP0AWID(NLW_PS8_i_MAXIGP0AWID_UNCONNECTED[15:0]),
        .MAXIGP0AWLEN(NLW_PS8_i_MAXIGP0AWLEN_UNCONNECTED[7:0]),
        .MAXIGP0AWLOCK(NLW_PS8_i_MAXIGP0AWLOCK_UNCONNECTED),
        .MAXIGP0AWPROT(NLW_PS8_i_MAXIGP0AWPROT_UNCONNECTED[2:0]),
        .MAXIGP0AWQOS(NLW_PS8_i_MAXIGP0AWQOS_UNCONNECTED[3:0]),
        .MAXIGP0AWREADY(1'b0),
        .MAXIGP0AWSIZE(NLW_PS8_i_MAXIGP0AWSIZE_UNCONNECTED[2:0]),
        .MAXIGP0AWUSER(NLW_PS8_i_MAXIGP0AWUSER_UNCONNECTED[15:0]),
        .MAXIGP0AWVALID(NLW_PS8_i_MAXIGP0AWVALID_UNCONNECTED),
        .MAXIGP0BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP0BREADY(NLW_PS8_i_MAXIGP0BREADY_UNCONNECTED),
        .MAXIGP0BRESP({1'b0,1'b0}),
        .MAXIGP0BVALID(1'b0),
        .MAXIGP0RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP0RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP0RLAST(1'b0),
        .MAXIGP0RREADY(NLW_PS8_i_MAXIGP0RREADY_UNCONNECTED),
        .MAXIGP0RRESP({1'b0,1'b0}),
        .MAXIGP0RVALID(1'b0),
        .MAXIGP0WDATA(NLW_PS8_i_MAXIGP0WDATA_UNCONNECTED[127:0]),
        .MAXIGP0WLAST(NLW_PS8_i_MAXIGP0WLAST_UNCONNECTED),
        .MAXIGP0WREADY(1'b0),
        .MAXIGP0WSTRB(NLW_PS8_i_MAXIGP0WSTRB_UNCONNECTED[15:0]),
        .MAXIGP0WVALID(NLW_PS8_i_MAXIGP0WVALID_UNCONNECTED),
        .MAXIGP1ACLK(1'b0),
        .MAXIGP1ARADDR(NLW_PS8_i_MAXIGP1ARADDR_UNCONNECTED[39:0]),
        .MAXIGP1ARBURST(NLW_PS8_i_MAXIGP1ARBURST_UNCONNECTED[1:0]),
        .MAXIGP1ARCACHE(NLW_PS8_i_MAXIGP1ARCACHE_UNCONNECTED[3:0]),
        .MAXIGP1ARID(NLW_PS8_i_MAXIGP1ARID_UNCONNECTED[15:0]),
        .MAXIGP1ARLEN(NLW_PS8_i_MAXIGP1ARLEN_UNCONNECTED[7:0]),
        .MAXIGP1ARLOCK(NLW_PS8_i_MAXIGP1ARLOCK_UNCONNECTED),
        .MAXIGP1ARPROT(NLW_PS8_i_MAXIGP1ARPROT_UNCONNECTED[2:0]),
        .MAXIGP1ARQOS(NLW_PS8_i_MAXIGP1ARQOS_UNCONNECTED[3:0]),
        .MAXIGP1ARREADY(1'b0),
        .MAXIGP1ARSIZE(NLW_PS8_i_MAXIGP1ARSIZE_UNCONNECTED[2:0]),
        .MAXIGP1ARUSER(NLW_PS8_i_MAXIGP1ARUSER_UNCONNECTED[15:0]),
        .MAXIGP1ARVALID(NLW_PS8_i_MAXIGP1ARVALID_UNCONNECTED),
        .MAXIGP1AWADDR(NLW_PS8_i_MAXIGP1AWADDR_UNCONNECTED[39:0]),
        .MAXIGP1AWBURST(NLW_PS8_i_MAXIGP1AWBURST_UNCONNECTED[1:0]),
        .MAXIGP1AWCACHE(NLW_PS8_i_MAXIGP1AWCACHE_UNCONNECTED[3:0]),
        .MAXIGP1AWID(NLW_PS8_i_MAXIGP1AWID_UNCONNECTED[15:0]),
        .MAXIGP1AWLEN(NLW_PS8_i_MAXIGP1AWLEN_UNCONNECTED[7:0]),
        .MAXIGP1AWLOCK(NLW_PS8_i_MAXIGP1AWLOCK_UNCONNECTED),
        .MAXIGP1AWPROT(NLW_PS8_i_MAXIGP1AWPROT_UNCONNECTED[2:0]),
        .MAXIGP1AWQOS(NLW_PS8_i_MAXIGP1AWQOS_UNCONNECTED[3:0]),
        .MAXIGP1AWREADY(1'b0),
        .MAXIGP1AWSIZE(NLW_PS8_i_MAXIGP1AWSIZE_UNCONNECTED[2:0]),
        .MAXIGP1AWUSER(NLW_PS8_i_MAXIGP1AWUSER_UNCONNECTED[15:0]),
        .MAXIGP1AWVALID(NLW_PS8_i_MAXIGP1AWVALID_UNCONNECTED),
        .MAXIGP1BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP1BREADY(NLW_PS8_i_MAXIGP1BREADY_UNCONNECTED),
        .MAXIGP1BRESP({1'b0,1'b0}),
        .MAXIGP1BVALID(1'b0),
        .MAXIGP1RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP1RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP1RLAST(1'b0),
        .MAXIGP1RREADY(NLW_PS8_i_MAXIGP1RREADY_UNCONNECTED),
        .MAXIGP1RRESP({1'b0,1'b0}),
        .MAXIGP1RVALID(1'b0),
        .MAXIGP1WDATA(NLW_PS8_i_MAXIGP1WDATA_UNCONNECTED[127:0]),
        .MAXIGP1WLAST(NLW_PS8_i_MAXIGP1WLAST_UNCONNECTED),
        .MAXIGP1WREADY(1'b0),
        .MAXIGP1WSTRB(NLW_PS8_i_MAXIGP1WSTRB_UNCONNECTED[15:0]),
        .MAXIGP1WVALID(NLW_PS8_i_MAXIGP1WVALID_UNCONNECTED),
        .MAXIGP2ACLK(1'b0),
        .MAXIGP2ARADDR(NLW_PS8_i_MAXIGP2ARADDR_UNCONNECTED[39:0]),
        .MAXIGP2ARBURST(NLW_PS8_i_MAXIGP2ARBURST_UNCONNECTED[1:0]),
        .MAXIGP2ARCACHE(NLW_PS8_i_MAXIGP2ARCACHE_UNCONNECTED[3:0]),
        .MAXIGP2ARID(NLW_PS8_i_MAXIGP2ARID_UNCONNECTED[15:0]),
        .MAXIGP2ARLEN(NLW_PS8_i_MAXIGP2ARLEN_UNCONNECTED[7:0]),
        .MAXIGP2ARLOCK(NLW_PS8_i_MAXIGP2ARLOCK_UNCONNECTED),
        .MAXIGP2ARPROT(NLW_PS8_i_MAXIGP2ARPROT_UNCONNECTED[2:0]),
        .MAXIGP2ARQOS(NLW_PS8_i_MAXIGP2ARQOS_UNCONNECTED[3:0]),
        .MAXIGP2ARREADY(1'b0),
        .MAXIGP2ARSIZE(NLW_PS8_i_MAXIGP2ARSIZE_UNCONNECTED[2:0]),
        .MAXIGP2ARUSER(NLW_PS8_i_MAXIGP2ARUSER_UNCONNECTED[15:0]),
        .MAXIGP2ARVALID(NLW_PS8_i_MAXIGP2ARVALID_UNCONNECTED),
        .MAXIGP2AWADDR(NLW_PS8_i_MAXIGP2AWADDR_UNCONNECTED[39:0]),
        .MAXIGP2AWBURST(NLW_PS8_i_MAXIGP2AWBURST_UNCONNECTED[1:0]),
        .MAXIGP2AWCACHE(NLW_PS8_i_MAXIGP2AWCACHE_UNCONNECTED[3:0]),
        .MAXIGP2AWID(NLW_PS8_i_MAXIGP2AWID_UNCONNECTED[15:0]),
        .MAXIGP2AWLEN(NLW_PS8_i_MAXIGP2AWLEN_UNCONNECTED[7:0]),
        .MAXIGP2AWLOCK(NLW_PS8_i_MAXIGP2AWLOCK_UNCONNECTED),
        .MAXIGP2AWPROT(NLW_PS8_i_MAXIGP2AWPROT_UNCONNECTED[2:0]),
        .MAXIGP2AWQOS(NLW_PS8_i_MAXIGP2AWQOS_UNCONNECTED[3:0]),
        .MAXIGP2AWREADY(1'b0),
        .MAXIGP2AWSIZE(NLW_PS8_i_MAXIGP2AWSIZE_UNCONNECTED[2:0]),
        .MAXIGP2AWUSER(NLW_PS8_i_MAXIGP2AWUSER_UNCONNECTED[15:0]),
        .MAXIGP2AWVALID(NLW_PS8_i_MAXIGP2AWVALID_UNCONNECTED),
        .MAXIGP2BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP2BREADY(NLW_PS8_i_MAXIGP2BREADY_UNCONNECTED),
        .MAXIGP2BRESP({1'b0,1'b0}),
        .MAXIGP2BVALID(1'b0),
        .MAXIGP2RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP2RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MAXIGP2RLAST(1'b0),
        .MAXIGP2RREADY(NLW_PS8_i_MAXIGP2RREADY_UNCONNECTED),
        .MAXIGP2RRESP({1'b0,1'b0}),
        .MAXIGP2RVALID(1'b0),
        .MAXIGP2WDATA(NLW_PS8_i_MAXIGP2WDATA_UNCONNECTED[127:0]),
        .MAXIGP2WLAST(NLW_PS8_i_MAXIGP2WLAST_UNCONNECTED),
        .MAXIGP2WREADY(1'b0),
        .MAXIGP2WSTRB(NLW_PS8_i_MAXIGP2WSTRB_UNCONNECTED[15:0]),
        .MAXIGP2WVALID(NLW_PS8_i_MAXIGP2WVALID_UNCONNECTED),
        .NFIQ0LPDRPU(1'b1),
        .NFIQ1LPDRPU(1'b1),
        .NIRQ0LPDRPU(1'b1),
        .NIRQ1LPDRPU(1'b1),
        .OSCRTCCLK(NLW_PS8_i_OSCRTCCLK_UNCONNECTED),
        .PL2ADMACVLD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PL2ADMATACK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PL2GDMACVLD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PL2GDMATACK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PLACECLK(1'b0),
        .PLACPINACT(1'b0),
        .PLCLK({NLW_PS8_i_PLCLK_UNCONNECTED[3:1],pl_clk_unbuffered}),
        .PLFPGASTOP({1'b0,1'b0,1'b0,1'b0}),
        .PLLAUXREFCLKFPD({1'b0,1'b0,1'b0}),
        .PLLAUXREFCLKLPD({1'b0,1'b0}),
        .PLPMUGPI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PLPSAPUGICFIQ({1'b0,1'b0,1'b0,1'b0}),
        .PLPSAPUGICIRQ({1'b0,1'b0,1'b0,1'b0}),
        .PLPSEVENTI(1'b0),
        .PLPSIRQ0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pl_ps_irq0}),
        .PLPSIRQ1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PLPSTRACECLK(1'b0),
        .PLPSTRIGACK({1'b0,1'b0,1'b0,1'b0}),
        .PLPSTRIGGER({1'b0,1'b0,1'b0,1'b0}),
        .PMUAIBAFIFMFPDREQ(NLW_PS8_i_PMUAIBAFIFMFPDREQ_UNCONNECTED),
        .PMUAIBAFIFMLPDREQ(NLW_PS8_i_PMUAIBAFIFMLPDREQ_UNCONNECTED),
        .PMUERRORFROMPL({1'b0,1'b0,1'b0,1'b0}),
        .PMUERRORTOPL(NLW_PS8_i_PMUERRORTOPL_UNCONNECTED[46:0]),
        .PMUPLGPO(NLW_PS8_i_PMUPLGPO_UNCONNECTED[31:0]),
        .PSPLEVENTO(NLW_PS8_i_PSPLEVENTO_UNCONNECTED),
        .PSPLIRQFPD(NLW_PS8_i_PSPLIRQFPD_UNCONNECTED[63:0]),
        .PSPLIRQLPD(NLW_PS8_i_PSPLIRQLPD_UNCONNECTED[99:0]),
        .PSPLSTANDBYWFE(NLW_PS8_i_PSPLSTANDBYWFE_UNCONNECTED[3:0]),
        .PSPLSTANDBYWFI(NLW_PS8_i_PSPLSTANDBYWFI_UNCONNECTED[3:0]),
        .PSPLTRACECTL(NLW_PS8_i_PSPLTRACECTL_UNCONNECTED),
        .PSPLTRACEDATA(NLW_PS8_i_PSPLTRACEDATA_UNCONNECTED[31:0]),
        .PSPLTRIGACK(NLW_PS8_i_PSPLTRIGACK_UNCONNECTED[3:0]),
        .PSPLTRIGGER(NLW_PS8_i_PSPLTRIGGER_UNCONNECTED[3:0]),
        .PSS_ALTO_CORE_PAD_BOOTMODE(NLW_PS8_i_PSS_ALTO_CORE_PAD_BOOTMODE_UNCONNECTED[3:0]),
        .PSS_ALTO_CORE_PAD_CLK(NLW_PS8_i_PSS_ALTO_CORE_PAD_CLK_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_DONEB(NLW_PS8_i_PSS_ALTO_CORE_PAD_DONEB_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_DRAMA(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMA_UNCONNECTED[17:0]),
        .PSS_ALTO_CORE_PAD_DRAMACTN(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMACTN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_DRAMALERTN(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMALERTN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_DRAMBA(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMBA_UNCONNECTED[1:0]),
        .PSS_ALTO_CORE_PAD_DRAMBG(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMBG_UNCONNECTED[1:0]),
        .PSS_ALTO_CORE_PAD_DRAMCK(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMCK_UNCONNECTED[1:0]),
        .PSS_ALTO_CORE_PAD_DRAMCKE(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMCKE_UNCONNECTED[1:0]),
        .PSS_ALTO_CORE_PAD_DRAMCKN(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMCKN_UNCONNECTED[1:0]),
        .PSS_ALTO_CORE_PAD_DRAMCSN(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMCSN_UNCONNECTED[1:0]),
        .PSS_ALTO_CORE_PAD_DRAMDM(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMDM_UNCONNECTED[8:0]),
        .PSS_ALTO_CORE_PAD_DRAMDQ(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMDQ_UNCONNECTED[71:0]),
        .PSS_ALTO_CORE_PAD_DRAMDQS(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMDQS_UNCONNECTED[8:0]),
        .PSS_ALTO_CORE_PAD_DRAMDQSN(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMDQSN_UNCONNECTED[8:0]),
        .PSS_ALTO_CORE_PAD_DRAMODT(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMODT_UNCONNECTED[1:0]),
        .PSS_ALTO_CORE_PAD_DRAMPARITY(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMPARITY_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_DRAMRAMRSTN(NLW_PS8_i_PSS_ALTO_CORE_PAD_DRAMRAMRSTN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_ERROROUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_ERROROUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_ERRORSTATUS(NLW_PS8_i_PSS_ALTO_CORE_PAD_ERRORSTATUS_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_INITB(NLW_PS8_i_PSS_ALTO_CORE_PAD_INITB_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_JTAGTCK(NLW_PS8_i_PSS_ALTO_CORE_PAD_JTAGTCK_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_JTAGTDI(NLW_PS8_i_PSS_ALTO_CORE_PAD_JTAGTDI_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_JTAGTDO(NLW_PS8_i_PSS_ALTO_CORE_PAD_JTAGTDO_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_JTAGTMS(NLW_PS8_i_PSS_ALTO_CORE_PAD_JTAGTMS_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTRXN0IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXN0IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTRXN1IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXN1IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTRXN2IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXN2IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTRXN3IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXN3IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTRXP0IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXP0IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTRXP1IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXP1IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTRXP2IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXP2IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTRXP3IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTRXP3IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTTXN0OUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXN0OUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTTXN1OUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXN1OUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTTXN2OUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXN2OUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTTXN3OUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXN3OUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTTXP0OUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXP0OUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTTXP1OUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXP1OUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTTXP2OUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXP2OUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MGTTXP3OUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_MGTTXP3OUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_MIO(NLW_PS8_i_PSS_ALTO_CORE_PAD_MIO_UNCONNECTED[77:0]),
        .PSS_ALTO_CORE_PAD_PADI(NLW_PS8_i_PSS_ALTO_CORE_PAD_PADI_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_PADO(NLW_PS8_i_PSS_ALTO_CORE_PAD_PADO_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_PORB(NLW_PS8_i_PSS_ALTO_CORE_PAD_PORB_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_PROGB(NLW_PS8_i_PSS_ALTO_CORE_PAD_PROGB_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_RCALIBINOUT(NLW_PS8_i_PSS_ALTO_CORE_PAD_RCALIBINOUT_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_REFN0IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_REFN0IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_REFN1IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_REFN1IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_REFN2IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_REFN2IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_REFN3IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_REFN3IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_REFP0IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_REFP0IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_REFP1IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_REFP1IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_REFP2IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_REFP2IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_REFP3IN(NLW_PS8_i_PSS_ALTO_CORE_PAD_REFP3IN_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_SRSTB(NLW_PS8_i_PSS_ALTO_CORE_PAD_SRSTB_UNCONNECTED),
        .PSS_ALTO_CORE_PAD_ZQ(NLW_PS8_i_PSS_ALTO_CORE_PAD_ZQ_UNCONNECTED),
        .RPUEVENTI0(1'b0),
        .RPUEVENTI1(1'b0),
        .RPUEVENTO0(NLW_PS8_i_RPUEVENTO0_UNCONNECTED),
        .RPUEVENTO1(NLW_PS8_i_RPUEVENTO1_UNCONNECTED),
        .SACEFPDACADDR(NLW_PS8_i_SACEFPDACADDR_UNCONNECTED[43:0]),
        .SACEFPDACPROT(NLW_PS8_i_SACEFPDACPROT_UNCONNECTED[2:0]),
        .SACEFPDACREADY(1'b0),
        .SACEFPDACSNOOP(NLW_PS8_i_SACEFPDACSNOOP_UNCONNECTED[3:0]),
        .SACEFPDACVALID(NLW_PS8_i_SACEFPDACVALID_UNCONNECTED),
        .SACEFPDARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDARBAR({1'b0,1'b0}),
        .SACEFPDARBURST({1'b0,1'b0}),
        .SACEFPDARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDARDOMAIN({1'b0,1'b0}),
        .SACEFPDARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDARLOCK(1'b0),
        .SACEFPDARPROT({1'b0,1'b0,1'b0}),
        .SACEFPDARQOS({1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDARREADY(NLW_PS8_i_SACEFPDARREADY_UNCONNECTED),
        .SACEFPDARREGION({1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDARSIZE({1'b0,1'b0,1'b0}),
        .SACEFPDARSNOOP({1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDARUSER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDARVALID(1'b0),
        .SACEFPDAWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDAWBAR({1'b0,1'b0}),
        .SACEFPDAWBURST({1'b0,1'b0}),
        .SACEFPDAWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDAWDOMAIN({1'b0,1'b0}),
        .SACEFPDAWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDAWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDAWLOCK(1'b0),
        .SACEFPDAWPROT({1'b0,1'b0,1'b0}),
        .SACEFPDAWQOS({1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDAWREADY(NLW_PS8_i_SACEFPDAWREADY_UNCONNECTED),
        .SACEFPDAWREGION({1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDAWSIZE({1'b0,1'b0,1'b0}),
        .SACEFPDAWSNOOP({1'b0,1'b0,1'b0}),
        .SACEFPDAWUSER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDAWVALID(1'b0),
        .SACEFPDBID(NLW_PS8_i_SACEFPDBID_UNCONNECTED[5:0]),
        .SACEFPDBREADY(1'b0),
        .SACEFPDBRESP(NLW_PS8_i_SACEFPDBRESP_UNCONNECTED[1:0]),
        .SACEFPDBUSER(NLW_PS8_i_SACEFPDBUSER_UNCONNECTED),
        .SACEFPDBVALID(NLW_PS8_i_SACEFPDBVALID_UNCONNECTED),
        .SACEFPDCDDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDCDLAST(1'b0),
        .SACEFPDCDREADY(NLW_PS8_i_SACEFPDCDREADY_UNCONNECTED),
        .SACEFPDCDVALID(1'b0),
        .SACEFPDCRREADY(NLW_PS8_i_SACEFPDCRREADY_UNCONNECTED),
        .SACEFPDCRRESP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDCRVALID(1'b0),
        .SACEFPDRACK(1'b0),
        .SACEFPDRDATA(NLW_PS8_i_SACEFPDRDATA_UNCONNECTED[127:0]),
        .SACEFPDRID(NLW_PS8_i_SACEFPDRID_UNCONNECTED[5:0]),
        .SACEFPDRLAST(NLW_PS8_i_SACEFPDRLAST_UNCONNECTED),
        .SACEFPDRREADY(1'b0),
        .SACEFPDRRESP(NLW_PS8_i_SACEFPDRRESP_UNCONNECTED[3:0]),
        .SACEFPDRUSER(NLW_PS8_i_SACEFPDRUSER_UNCONNECTED),
        .SACEFPDRVALID(NLW_PS8_i_SACEFPDRVALID_UNCONNECTED),
        .SACEFPDWACK(1'b0),
        .SACEFPDWDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDWLAST(1'b0),
        .SACEFPDWREADY(NLW_PS8_i_SACEFPDWREADY_UNCONNECTED),
        .SACEFPDWSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SACEFPDWUSER(1'b0),
        .SACEFPDWVALID(1'b0),
        .SAXIACPACLK(1'b0),
        .SAXIACPARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPARBURST({1'b0,1'b0}),
        .SAXIACPARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPARID({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPARLOCK(1'b0),
        .SAXIACPARPROT({1'b0,1'b0,1'b0}),
        .SAXIACPARQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPARREADY(NLW_PS8_i_SAXIACPARREADY_UNCONNECTED),
        .SAXIACPARSIZE({1'b0,1'b0,1'b0}),
        .SAXIACPARUSER({1'b0,1'b0}),
        .SAXIACPARVALID(1'b0),
        .SAXIACPAWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPAWBURST({1'b0,1'b0}),
        .SAXIACPAWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPAWID({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPAWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPAWLOCK(1'b0),
        .SAXIACPAWPROT({1'b0,1'b0,1'b0}),
        .SAXIACPAWQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPAWREADY(NLW_PS8_i_SAXIACPAWREADY_UNCONNECTED),
        .SAXIACPAWSIZE({1'b0,1'b0,1'b0}),
        .SAXIACPAWUSER({1'b0,1'b0}),
        .SAXIACPAWVALID(1'b0),
        .SAXIACPBID(NLW_PS8_i_SAXIACPBID_UNCONNECTED[4:0]),
        .SAXIACPBREADY(1'b0),
        .SAXIACPBRESP(NLW_PS8_i_SAXIACPBRESP_UNCONNECTED[1:0]),
        .SAXIACPBVALID(NLW_PS8_i_SAXIACPBVALID_UNCONNECTED),
        .SAXIACPRDATA(NLW_PS8_i_SAXIACPRDATA_UNCONNECTED[127:0]),
        .SAXIACPRID(NLW_PS8_i_SAXIACPRID_UNCONNECTED[4:0]),
        .SAXIACPRLAST(NLW_PS8_i_SAXIACPRLAST_UNCONNECTED),
        .SAXIACPRREADY(1'b0),
        .SAXIACPRRESP(NLW_PS8_i_SAXIACPRRESP_UNCONNECTED[1:0]),
        .SAXIACPRVALID(NLW_PS8_i_SAXIACPRVALID_UNCONNECTED),
        .SAXIACPWDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPWLAST(1'b0),
        .SAXIACPWREADY(NLW_PS8_i_SAXIACPWREADY_UNCONNECTED),
        .SAXIACPWSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIACPWVALID(1'b0),
        .SAXIGP0ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0ARBURST({1'b0,1'b0}),
        .SAXIGP0ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0ARLOCK(1'b0),
        .SAXIGP0ARPROT({1'b0,1'b0,1'b0}),
        .SAXIGP0ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0ARREADY(NLW_PS8_i_SAXIGP0ARREADY_UNCONNECTED),
        .SAXIGP0ARSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP0ARUSER(1'b0),
        .SAXIGP0ARVALID(1'b0),
        .SAXIGP0AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0AWBURST({1'b0,1'b0}),
        .SAXIGP0AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0AWLOCK(1'b0),
        .SAXIGP0AWPROT({1'b0,1'b0,1'b0}),
        .SAXIGP0AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0AWREADY(NLW_PS8_i_SAXIGP0AWREADY_UNCONNECTED),
        .SAXIGP0AWSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP0AWUSER(1'b0),
        .SAXIGP0AWVALID(1'b0),
        .SAXIGP0BID(NLW_PS8_i_SAXIGP0BID_UNCONNECTED[5:0]),
        .SAXIGP0BREADY(1'b0),
        .SAXIGP0BRESP(NLW_PS8_i_SAXIGP0BRESP_UNCONNECTED[1:0]),
        .SAXIGP0BVALID(NLW_PS8_i_SAXIGP0BVALID_UNCONNECTED),
        .SAXIGP0RACOUNT(NLW_PS8_i_SAXIGP0RACOUNT_UNCONNECTED[3:0]),
        .SAXIGP0RCLK(1'b0),
        .SAXIGP0RCOUNT(NLW_PS8_i_SAXIGP0RCOUNT_UNCONNECTED[7:0]),
        .SAXIGP0RDATA(NLW_PS8_i_SAXIGP0RDATA_UNCONNECTED[127:0]),
        .SAXIGP0RID(NLW_PS8_i_SAXIGP0RID_UNCONNECTED[5:0]),
        .SAXIGP0RLAST(NLW_PS8_i_SAXIGP0RLAST_UNCONNECTED),
        .SAXIGP0RREADY(1'b0),
        .SAXIGP0RRESP(NLW_PS8_i_SAXIGP0RRESP_UNCONNECTED[1:0]),
        .SAXIGP0RVALID(NLW_PS8_i_SAXIGP0RVALID_UNCONNECTED),
        .SAXIGP0WACOUNT(NLW_PS8_i_SAXIGP0WACOUNT_UNCONNECTED[3:0]),
        .SAXIGP0WCLK(1'b0),
        .SAXIGP0WCOUNT(NLW_PS8_i_SAXIGP0WCOUNT_UNCONNECTED[7:0]),
        .SAXIGP0WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0WLAST(1'b0),
        .SAXIGP0WREADY(NLW_PS8_i_SAXIGP0WREADY_UNCONNECTED),
        .SAXIGP0WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP0WVALID(1'b0),
        .SAXIGP1ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1ARBURST({1'b0,1'b0}),
        .SAXIGP1ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1ARLOCK(1'b0),
        .SAXIGP1ARPROT({1'b0,1'b0,1'b0}),
        .SAXIGP1ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1ARREADY(NLW_PS8_i_SAXIGP1ARREADY_UNCONNECTED),
        .SAXIGP1ARSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP1ARUSER(1'b0),
        .SAXIGP1ARVALID(1'b0),
        .SAXIGP1AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1AWBURST({1'b0,1'b0}),
        .SAXIGP1AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1AWLOCK(1'b0),
        .SAXIGP1AWPROT({1'b0,1'b0,1'b0}),
        .SAXIGP1AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1AWREADY(NLW_PS8_i_SAXIGP1AWREADY_UNCONNECTED),
        .SAXIGP1AWSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP1AWUSER(1'b0),
        .SAXIGP1AWVALID(1'b0),
        .SAXIGP1BID(NLW_PS8_i_SAXIGP1BID_UNCONNECTED[5:0]),
        .SAXIGP1BREADY(1'b0),
        .SAXIGP1BRESP(NLW_PS8_i_SAXIGP1BRESP_UNCONNECTED[1:0]),
        .SAXIGP1BVALID(NLW_PS8_i_SAXIGP1BVALID_UNCONNECTED),
        .SAXIGP1RACOUNT(NLW_PS8_i_SAXIGP1RACOUNT_UNCONNECTED[3:0]),
        .SAXIGP1RCLK(1'b0),
        .SAXIGP1RCOUNT(NLW_PS8_i_SAXIGP1RCOUNT_UNCONNECTED[7:0]),
        .SAXIGP1RDATA(NLW_PS8_i_SAXIGP1RDATA_UNCONNECTED[127:0]),
        .SAXIGP1RID(NLW_PS8_i_SAXIGP1RID_UNCONNECTED[5:0]),
        .SAXIGP1RLAST(NLW_PS8_i_SAXIGP1RLAST_UNCONNECTED),
        .SAXIGP1RREADY(1'b0),
        .SAXIGP1RRESP(NLW_PS8_i_SAXIGP1RRESP_UNCONNECTED[1:0]),
        .SAXIGP1RVALID(NLW_PS8_i_SAXIGP1RVALID_UNCONNECTED),
        .SAXIGP1WACOUNT(NLW_PS8_i_SAXIGP1WACOUNT_UNCONNECTED[3:0]),
        .SAXIGP1WCLK(1'b0),
        .SAXIGP1WCOUNT(NLW_PS8_i_SAXIGP1WCOUNT_UNCONNECTED[7:0]),
        .SAXIGP1WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1WLAST(1'b0),
        .SAXIGP1WREADY(NLW_PS8_i_SAXIGP1WREADY_UNCONNECTED),
        .SAXIGP1WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP1WVALID(1'b0),
        .SAXIGP2ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2ARBURST({1'b0,1'b0}),
        .SAXIGP2ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2ARLOCK(1'b0),
        .SAXIGP2ARPROT({1'b0,1'b0,1'b0}),
        .SAXIGP2ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2ARREADY(NLW_PS8_i_SAXIGP2ARREADY_UNCONNECTED),
        .SAXIGP2ARSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP2ARUSER(1'b0),
        .SAXIGP2ARVALID(1'b0),
        .SAXIGP2AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2AWBURST({1'b0,1'b0}),
        .SAXIGP2AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2AWLOCK(1'b0),
        .SAXIGP2AWPROT({1'b0,1'b0,1'b0}),
        .SAXIGP2AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2AWREADY(NLW_PS8_i_SAXIGP2AWREADY_UNCONNECTED),
        .SAXIGP2AWSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP2AWUSER(1'b0),
        .SAXIGP2AWVALID(1'b0),
        .SAXIGP2BID(NLW_PS8_i_SAXIGP2BID_UNCONNECTED[5:0]),
        .SAXIGP2BREADY(1'b0),
        .SAXIGP2BRESP(NLW_PS8_i_SAXIGP2BRESP_UNCONNECTED[1:0]),
        .SAXIGP2BVALID(NLW_PS8_i_SAXIGP2BVALID_UNCONNECTED),
        .SAXIGP2RACOUNT(NLW_PS8_i_SAXIGP2RACOUNT_UNCONNECTED[3:0]),
        .SAXIGP2RCLK(1'b0),
        .SAXIGP2RCOUNT(NLW_PS8_i_SAXIGP2RCOUNT_UNCONNECTED[7:0]),
        .SAXIGP2RDATA(NLW_PS8_i_SAXIGP2RDATA_UNCONNECTED[127:0]),
        .SAXIGP2RID(NLW_PS8_i_SAXIGP2RID_UNCONNECTED[5:0]),
        .SAXIGP2RLAST(NLW_PS8_i_SAXIGP2RLAST_UNCONNECTED),
        .SAXIGP2RREADY(1'b0),
        .SAXIGP2RRESP(NLW_PS8_i_SAXIGP2RRESP_UNCONNECTED[1:0]),
        .SAXIGP2RVALID(NLW_PS8_i_SAXIGP2RVALID_UNCONNECTED),
        .SAXIGP2WACOUNT(NLW_PS8_i_SAXIGP2WACOUNT_UNCONNECTED[3:0]),
        .SAXIGP2WCLK(1'b0),
        .SAXIGP2WCOUNT(NLW_PS8_i_SAXIGP2WCOUNT_UNCONNECTED[7:0]),
        .SAXIGP2WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2WLAST(1'b0),
        .SAXIGP2WREADY(NLW_PS8_i_SAXIGP2WREADY_UNCONNECTED),
        .SAXIGP2WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP2WVALID(1'b0),
        .SAXIGP3ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3ARBURST({1'b0,1'b0}),
        .SAXIGP3ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3ARLOCK(1'b0),
        .SAXIGP3ARPROT({1'b0,1'b0,1'b0}),
        .SAXIGP3ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3ARREADY(NLW_PS8_i_SAXIGP3ARREADY_UNCONNECTED),
        .SAXIGP3ARSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP3ARUSER(1'b0),
        .SAXIGP3ARVALID(1'b0),
        .SAXIGP3AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3AWBURST({1'b0,1'b0}),
        .SAXIGP3AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3AWLOCK(1'b0),
        .SAXIGP3AWPROT({1'b0,1'b0,1'b0}),
        .SAXIGP3AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3AWREADY(NLW_PS8_i_SAXIGP3AWREADY_UNCONNECTED),
        .SAXIGP3AWSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP3AWUSER(1'b0),
        .SAXIGP3AWVALID(1'b0),
        .SAXIGP3BID(NLW_PS8_i_SAXIGP3BID_UNCONNECTED[5:0]),
        .SAXIGP3BREADY(1'b0),
        .SAXIGP3BRESP(NLW_PS8_i_SAXIGP3BRESP_UNCONNECTED[1:0]),
        .SAXIGP3BVALID(NLW_PS8_i_SAXIGP3BVALID_UNCONNECTED),
        .SAXIGP3RACOUNT(NLW_PS8_i_SAXIGP3RACOUNT_UNCONNECTED[3:0]),
        .SAXIGP3RCLK(1'b0),
        .SAXIGP3RCOUNT(NLW_PS8_i_SAXIGP3RCOUNT_UNCONNECTED[7:0]),
        .SAXIGP3RDATA(NLW_PS8_i_SAXIGP3RDATA_UNCONNECTED[127:0]),
        .SAXIGP3RID(NLW_PS8_i_SAXIGP3RID_UNCONNECTED[5:0]),
        .SAXIGP3RLAST(NLW_PS8_i_SAXIGP3RLAST_UNCONNECTED),
        .SAXIGP3RREADY(1'b0),
        .SAXIGP3RRESP(NLW_PS8_i_SAXIGP3RRESP_UNCONNECTED[1:0]),
        .SAXIGP3RVALID(NLW_PS8_i_SAXIGP3RVALID_UNCONNECTED),
        .SAXIGP3WACOUNT(NLW_PS8_i_SAXIGP3WACOUNT_UNCONNECTED[3:0]),
        .SAXIGP3WCLK(1'b0),
        .SAXIGP3WCOUNT(NLW_PS8_i_SAXIGP3WCOUNT_UNCONNECTED[7:0]),
        .SAXIGP3WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3WLAST(1'b0),
        .SAXIGP3WREADY(NLW_PS8_i_SAXIGP3WREADY_UNCONNECTED),
        .SAXIGP3WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP3WVALID(1'b0),
        .SAXIGP4ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4ARBURST({1'b0,1'b0}),
        .SAXIGP4ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4ARLOCK(1'b0),
        .SAXIGP4ARPROT({1'b0,1'b0,1'b0}),
        .SAXIGP4ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4ARREADY(NLW_PS8_i_SAXIGP4ARREADY_UNCONNECTED),
        .SAXIGP4ARSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP4ARUSER(1'b0),
        .SAXIGP4ARVALID(1'b0),
        .SAXIGP4AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4AWBURST({1'b0,1'b0}),
        .SAXIGP4AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4AWLOCK(1'b0),
        .SAXIGP4AWPROT({1'b0,1'b0,1'b0}),
        .SAXIGP4AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4AWREADY(NLW_PS8_i_SAXIGP4AWREADY_UNCONNECTED),
        .SAXIGP4AWSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP4AWUSER(1'b0),
        .SAXIGP4AWVALID(1'b0),
        .SAXIGP4BID(NLW_PS8_i_SAXIGP4BID_UNCONNECTED[5:0]),
        .SAXIGP4BREADY(1'b0),
        .SAXIGP4BRESP(NLW_PS8_i_SAXIGP4BRESP_UNCONNECTED[1:0]),
        .SAXIGP4BVALID(NLW_PS8_i_SAXIGP4BVALID_UNCONNECTED),
        .SAXIGP4RACOUNT(NLW_PS8_i_SAXIGP4RACOUNT_UNCONNECTED[3:0]),
        .SAXIGP4RCLK(1'b0),
        .SAXIGP4RCOUNT(NLW_PS8_i_SAXIGP4RCOUNT_UNCONNECTED[7:0]),
        .SAXIGP4RDATA(NLW_PS8_i_SAXIGP4RDATA_UNCONNECTED[127:0]),
        .SAXIGP4RID(NLW_PS8_i_SAXIGP4RID_UNCONNECTED[5:0]),
        .SAXIGP4RLAST(NLW_PS8_i_SAXIGP4RLAST_UNCONNECTED),
        .SAXIGP4RREADY(1'b0),
        .SAXIGP4RRESP(NLW_PS8_i_SAXIGP4RRESP_UNCONNECTED[1:0]),
        .SAXIGP4RVALID(NLW_PS8_i_SAXIGP4RVALID_UNCONNECTED),
        .SAXIGP4WACOUNT(NLW_PS8_i_SAXIGP4WACOUNT_UNCONNECTED[3:0]),
        .SAXIGP4WCLK(1'b0),
        .SAXIGP4WCOUNT(NLW_PS8_i_SAXIGP4WCOUNT_UNCONNECTED[7:0]),
        .SAXIGP4WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4WLAST(1'b0),
        .SAXIGP4WREADY(NLW_PS8_i_SAXIGP4WREADY_UNCONNECTED),
        .SAXIGP4WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP4WVALID(1'b0),
        .SAXIGP5ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5ARBURST({1'b0,1'b0}),
        .SAXIGP5ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5ARLOCK(1'b0),
        .SAXIGP5ARPROT({1'b0,1'b0,1'b0}),
        .SAXIGP5ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5ARREADY(NLW_PS8_i_SAXIGP5ARREADY_UNCONNECTED),
        .SAXIGP5ARSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP5ARUSER(1'b0),
        .SAXIGP5ARVALID(1'b0),
        .SAXIGP5AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5AWBURST({1'b0,1'b0}),
        .SAXIGP5AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5AWLOCK(1'b0),
        .SAXIGP5AWPROT({1'b0,1'b0,1'b0}),
        .SAXIGP5AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5AWREADY(NLW_PS8_i_SAXIGP5AWREADY_UNCONNECTED),
        .SAXIGP5AWSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP5AWUSER(1'b0),
        .SAXIGP5AWVALID(1'b0),
        .SAXIGP5BID(NLW_PS8_i_SAXIGP5BID_UNCONNECTED[5:0]),
        .SAXIGP5BREADY(1'b0),
        .SAXIGP5BRESP(NLW_PS8_i_SAXIGP5BRESP_UNCONNECTED[1:0]),
        .SAXIGP5BVALID(NLW_PS8_i_SAXIGP5BVALID_UNCONNECTED),
        .SAXIGP5RACOUNT(NLW_PS8_i_SAXIGP5RACOUNT_UNCONNECTED[3:0]),
        .SAXIGP5RCLK(1'b0),
        .SAXIGP5RCOUNT(NLW_PS8_i_SAXIGP5RCOUNT_UNCONNECTED[7:0]),
        .SAXIGP5RDATA(NLW_PS8_i_SAXIGP5RDATA_UNCONNECTED[127:0]),
        .SAXIGP5RID(NLW_PS8_i_SAXIGP5RID_UNCONNECTED[5:0]),
        .SAXIGP5RLAST(NLW_PS8_i_SAXIGP5RLAST_UNCONNECTED),
        .SAXIGP5RREADY(1'b0),
        .SAXIGP5RRESP(NLW_PS8_i_SAXIGP5RRESP_UNCONNECTED[1:0]),
        .SAXIGP5RVALID(NLW_PS8_i_SAXIGP5RVALID_UNCONNECTED),
        .SAXIGP5WACOUNT(NLW_PS8_i_SAXIGP5WACOUNT_UNCONNECTED[3:0]),
        .SAXIGP5WCLK(1'b0),
        .SAXIGP5WCOUNT(NLW_PS8_i_SAXIGP5WCOUNT_UNCONNECTED[7:0]),
        .SAXIGP5WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5WLAST(1'b0),
        .SAXIGP5WREADY(NLW_PS8_i_SAXIGP5WREADY_UNCONNECTED),
        .SAXIGP5WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP5WVALID(1'b0),
        .SAXIGP6ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6ARBURST({1'b0,1'b0}),
        .SAXIGP6ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6ARLOCK(1'b0),
        .SAXIGP6ARPROT({1'b0,1'b0,1'b0}),
        .SAXIGP6ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6ARREADY(NLW_PS8_i_SAXIGP6ARREADY_UNCONNECTED),
        .SAXIGP6ARSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP6ARUSER(1'b0),
        .SAXIGP6ARVALID(1'b0),
        .SAXIGP6AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6AWBURST({1'b0,1'b0}),
        .SAXIGP6AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6AWLOCK(1'b0),
        .SAXIGP6AWPROT({1'b0,1'b0,1'b0}),
        .SAXIGP6AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6AWREADY(NLW_PS8_i_SAXIGP6AWREADY_UNCONNECTED),
        .SAXIGP6AWSIZE({1'b0,1'b0,1'b0}),
        .SAXIGP6AWUSER(1'b0),
        .SAXIGP6AWVALID(1'b0),
        .SAXIGP6BID(NLW_PS8_i_SAXIGP6BID_UNCONNECTED[5:0]),
        .SAXIGP6BREADY(1'b0),
        .SAXIGP6BRESP(NLW_PS8_i_SAXIGP6BRESP_UNCONNECTED[1:0]),
        .SAXIGP6BVALID(NLW_PS8_i_SAXIGP6BVALID_UNCONNECTED),
        .SAXIGP6RACOUNT(NLW_PS8_i_SAXIGP6RACOUNT_UNCONNECTED[3:0]),
        .SAXIGP6RCLK(1'b0),
        .SAXIGP6RCOUNT(NLW_PS8_i_SAXIGP6RCOUNT_UNCONNECTED[7:0]),
        .SAXIGP6RDATA(NLW_PS8_i_SAXIGP6RDATA_UNCONNECTED[127:0]),
        .SAXIGP6RID(NLW_PS8_i_SAXIGP6RID_UNCONNECTED[5:0]),
        .SAXIGP6RLAST(NLW_PS8_i_SAXIGP6RLAST_UNCONNECTED),
        .SAXIGP6RREADY(1'b0),
        .SAXIGP6RRESP(NLW_PS8_i_SAXIGP6RRESP_UNCONNECTED[1:0]),
        .SAXIGP6RVALID(NLW_PS8_i_SAXIGP6RVALID_UNCONNECTED),
        .SAXIGP6WACOUNT(NLW_PS8_i_SAXIGP6WACOUNT_UNCONNECTED[3:0]),
        .SAXIGP6WCLK(1'b0),
        .SAXIGP6WCOUNT(NLW_PS8_i_SAXIGP6WCOUNT_UNCONNECTED[7:0]),
        .SAXIGP6WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6WLAST(1'b0),
        .SAXIGP6WREADY(NLW_PS8_i_SAXIGP6WREADY_UNCONNECTED),
        .SAXIGP6WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SAXIGP6WVALID(1'b0),
        .STMEVENT({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_PS #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .STARTUP_SYNC("FALSE")) 
    \buffer_pl_clk_0.PL_CLK_0_BUFG 
       (.I(pl_clk_unbuffered),
        .O(pl_clk0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
