###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-13.ucsd.edu)
#  Generated on:      Fri Mar  7 16:13:08 2025
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[32]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_32_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.179
= Slack Time                   -0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.994
     = Beginpoint Arrival Time       0.994
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_32_ | CP ^        |        |       |   0.994 |    0.714 | 
     | core_instance/psum_mem_instance/Q_reg_32_ | CP ^ -> Q v | EDFQD2 | 0.184 |   1.178 |    0.898 | 
     |                                           | out[32] v   |        | 0.002 |   1.179 |    0.900 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[39]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_39_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.179
= Slack Time                   -0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.997
     = Beginpoint Arrival Time       0.997
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_39_ | CP ^        |        |       |   0.997 |    0.718 | 
     | core_instance/psum_mem_instance/Q_reg_39_ | CP ^ -> Q v | EDFQD2 | 0.180 |   1.178 |    0.899 | 
     |                                           | out[39] v   |        | 0.001 |   1.179 |    0.900 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[37]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_37_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.154
= Slack Time                   -0.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.997
     = Beginpoint Arrival Time       0.997
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_37_ | CP ^        |        |       |   0.997 |    0.743 | 
     | core_instance/psum_mem_instance/Q_reg_37_ | CP ^ -> Q v | EDFQD4 | 0.155 |   1.152 |    0.898 | 
     |                                           | out[37] v   |        | 0.002 |   1.154 |    0.900 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[25]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_25_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.153
= Slack Time                   -0.253
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.997
     = Beginpoint Arrival Time       0.997
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_25_ | CP ^        |        |       |   0.997 |    0.744 | 
     | core_instance/psum_mem_instance/Q_reg_25_ | CP ^ -> Q v | EDFQD4 | 0.154 |   1.151 |    0.898 | 
     |                                           | out[25] v   |        | 0.002 |   1.153 |    0.900 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[72]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_72_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.153
= Slack Time                   -0.252
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.998
     = Beginpoint Arrival Time       0.998
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_72_ | CP ^        |        |       |   0.998 |    0.745 | 
     | core_instance/psum_mem_instance/Q_reg_72_ | CP ^ -> Q v | EDFQD4 | 0.153 |   1.151 |    0.899 | 
     |                                           | out[72] v   |        | 0.002 |   1.153 |    0.900 | 
     +-----------------------------------------------------------------------------------------------+ 

