;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; poti
poti__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
poti__0__MASK EQU 0x20
poti__0__PC EQU CYREG_PRT6_PC5
poti__0__PORT EQU 6
poti__0__SHIFT EQU 5
poti__AG EQU CYREG_PRT6_AG
poti__AMUX EQU CYREG_PRT6_AMUX
poti__BIE EQU CYREG_PRT6_BIE
poti__BIT_MASK EQU CYREG_PRT6_BIT_MASK
poti__BYP EQU CYREG_PRT6_BYP
poti__CTL EQU CYREG_PRT6_CTL
poti__DM0 EQU CYREG_PRT6_DM0
poti__DM1 EQU CYREG_PRT6_DM1
poti__DM2 EQU CYREG_PRT6_DM2
poti__DR EQU CYREG_PRT6_DR
poti__INP_DIS EQU CYREG_PRT6_INP_DIS
poti__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
poti__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
poti__LCD_EN EQU CYREG_PRT6_LCD_EN
poti__MASK EQU 0x20
poti__PORT EQU 6
poti__PRT EQU CYREG_PRT6_PRT
poti__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
poti__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
poti__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
poti__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
poti__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
poti__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
poti__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
poti__PS EQU CYREG_PRT6_PS
poti__SHIFT EQU 5
poti__SLW EQU CYREG_PRT6_SLW

; BLED3
BLED3__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
BLED3__0__MASK EQU 0x08
BLED3__0__PC EQU CYREG_PRT6_PC3
BLED3__0__PORT EQU 6
BLED3__0__SHIFT EQU 3
BLED3__AG EQU CYREG_PRT6_AG
BLED3__AMUX EQU CYREG_PRT6_AMUX
BLED3__BIE EQU CYREG_PRT6_BIE
BLED3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BLED3__BYP EQU CYREG_PRT6_BYP
BLED3__CTL EQU CYREG_PRT6_CTL
BLED3__DM0 EQU CYREG_PRT6_DM0
BLED3__DM1 EQU CYREG_PRT6_DM1
BLED3__DM2 EQU CYREG_PRT6_DM2
BLED3__DR EQU CYREG_PRT6_DR
BLED3__INP_DIS EQU CYREG_PRT6_INP_DIS
BLED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
BLED3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BLED3__LCD_EN EQU CYREG_PRT6_LCD_EN
BLED3__MASK EQU 0x08
BLED3__PORT EQU 6
BLED3__PRT EQU CYREG_PRT6_PRT
BLED3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BLED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BLED3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BLED3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BLED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BLED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BLED3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BLED3__PS EQU CYREG_PRT6_PS
BLED3__SHIFT EQU 3
BLED3__SLW EQU CYREG_PRT6_SLW

; IR_BBA
IR_BBA__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
IR_BBA__0__MASK EQU 0x02
IR_BBA__0__PC EQU CYREG_PRT5_PC1
IR_BBA__0__PORT EQU 5
IR_BBA__0__SHIFT EQU 1
IR_BBA__AG EQU CYREG_PRT5_AG
IR_BBA__AMUX EQU CYREG_PRT5_AMUX
IR_BBA__BIE EQU CYREG_PRT5_BIE
IR_BBA__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IR_BBA__BYP EQU CYREG_PRT5_BYP
IR_BBA__CTL EQU CYREG_PRT5_CTL
IR_BBA__DM0 EQU CYREG_PRT5_DM0
IR_BBA__DM1 EQU CYREG_PRT5_DM1
IR_BBA__DM2 EQU CYREG_PRT5_DM2
IR_BBA__DR EQU CYREG_PRT5_DR
IR_BBA__INP_DIS EQU CYREG_PRT5_INP_DIS
IR_BBA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IR_BBA__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IR_BBA__LCD_EN EQU CYREG_PRT5_LCD_EN
IR_BBA__MASK EQU 0x02
IR_BBA__PORT EQU 5
IR_BBA__PRT EQU CYREG_PRT5_PRT
IR_BBA__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IR_BBA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IR_BBA__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IR_BBA__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IR_BBA__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IR_BBA__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IR_BBA__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IR_BBA__PS EQU CYREG_PRT5_PS
IR_BBA__SHIFT EQU 1
IR_BBA__SLW EQU CYREG_PRT5_SLW

; IR_BLA
IR_BLA__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
IR_BLA__0__MASK EQU 0x01
IR_BLA__0__PC EQU CYREG_PRT5_PC0
IR_BLA__0__PORT EQU 5
IR_BLA__0__SHIFT EQU 0
IR_BLA__AG EQU CYREG_PRT5_AG
IR_BLA__AMUX EQU CYREG_PRT5_AMUX
IR_BLA__BIE EQU CYREG_PRT5_BIE
IR_BLA__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IR_BLA__BYP EQU CYREG_PRT5_BYP
IR_BLA__CTL EQU CYREG_PRT5_CTL
IR_BLA__DM0 EQU CYREG_PRT5_DM0
IR_BLA__DM1 EQU CYREG_PRT5_DM1
IR_BLA__DM2 EQU CYREG_PRT5_DM2
IR_BLA__DR EQU CYREG_PRT5_DR
IR_BLA__INP_DIS EQU CYREG_PRT5_INP_DIS
IR_BLA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IR_BLA__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IR_BLA__LCD_EN EQU CYREG_PRT5_LCD_EN
IR_BLA__MASK EQU 0x01
IR_BLA__PORT EQU 5
IR_BLA__PRT EQU CYREG_PRT5_PRT
IR_BLA__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IR_BLA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IR_BLA__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IR_BLA__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IR_BLA__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IR_BLA__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IR_BLA__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IR_BLA__PS EQU CYREG_PRT5_PS
IR_BLA__SHIFT EQU 0
IR_BLA__SLW EQU CYREG_PRT5_SLW

; IR_BRA
IR_BRA__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
IR_BRA__0__MASK EQU 0x04
IR_BRA__0__PC EQU CYREG_PRT5_PC2
IR_BRA__0__PORT EQU 5
IR_BRA__0__SHIFT EQU 2
IR_BRA__AG EQU CYREG_PRT5_AG
IR_BRA__AMUX EQU CYREG_PRT5_AMUX
IR_BRA__BIE EQU CYREG_PRT5_BIE
IR_BRA__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IR_BRA__BYP EQU CYREG_PRT5_BYP
IR_BRA__CTL EQU CYREG_PRT5_CTL
IR_BRA__DM0 EQU CYREG_PRT5_DM0
IR_BRA__DM1 EQU CYREG_PRT5_DM1
IR_BRA__DM2 EQU CYREG_PRT5_DM2
IR_BRA__DR EQU CYREG_PRT5_DR
IR_BRA__INP_DIS EQU CYREG_PRT5_INP_DIS
IR_BRA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IR_BRA__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IR_BRA__LCD_EN EQU CYREG_PRT5_LCD_EN
IR_BRA__MASK EQU 0x04
IR_BRA__PORT EQU 5
IR_BRA__PRT EQU CYREG_PRT5_PRT
IR_BRA__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IR_BRA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IR_BRA__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IR_BRA__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IR_BRA__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IR_BRA__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IR_BRA__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IR_BRA__PS EQU CYREG_PRT5_PS
IR_BRA__SHIFT EQU 2
IR_BRA__SLW EQU CYREG_PRT5_SLW

; IR_FFA
IR_FFA__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
IR_FFA__0__MASK EQU 0x20
IR_FFA__0__PC EQU CYREG_PRT4_PC5
IR_FFA__0__PORT EQU 4
IR_FFA__0__SHIFT EQU 5
IR_FFA__AG EQU CYREG_PRT4_AG
IR_FFA__AMUX EQU CYREG_PRT4_AMUX
IR_FFA__BIE EQU CYREG_PRT4_BIE
IR_FFA__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IR_FFA__BYP EQU CYREG_PRT4_BYP
IR_FFA__CTL EQU CYREG_PRT4_CTL
IR_FFA__DM0 EQU CYREG_PRT4_DM0
IR_FFA__DM1 EQU CYREG_PRT4_DM1
IR_FFA__DM2 EQU CYREG_PRT4_DM2
IR_FFA__DR EQU CYREG_PRT4_DR
IR_FFA__INP_DIS EQU CYREG_PRT4_INP_DIS
IR_FFA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IR_FFA__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IR_FFA__LCD_EN EQU CYREG_PRT4_LCD_EN
IR_FFA__MASK EQU 0x20
IR_FFA__PORT EQU 4
IR_FFA__PRT EQU CYREG_PRT4_PRT
IR_FFA__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IR_FFA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IR_FFA__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IR_FFA__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IR_FFA__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IR_FFA__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IR_FFA__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IR_FFA__PS EQU CYREG_PRT4_PS
IR_FFA__SHIFT EQU 5
IR_FFA__SLW EQU CYREG_PRT4_SLW

; IR_FL1
IR_FL1__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
IR_FL1__0__MASK EQU 0x40
IR_FL1__0__PC EQU CYREG_PRT5_PC6
IR_FL1__0__PORT EQU 5
IR_FL1__0__SHIFT EQU 6
IR_FL1__AG EQU CYREG_PRT5_AG
IR_FL1__AMUX EQU CYREG_PRT5_AMUX
IR_FL1__BIE EQU CYREG_PRT5_BIE
IR_FL1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IR_FL1__BYP EQU CYREG_PRT5_BYP
IR_FL1__CTL EQU CYREG_PRT5_CTL
IR_FL1__DM0 EQU CYREG_PRT5_DM0
IR_FL1__DM1 EQU CYREG_PRT5_DM1
IR_FL1__DM2 EQU CYREG_PRT5_DM2
IR_FL1__DR EQU CYREG_PRT5_DR
IR_FL1__INP_DIS EQU CYREG_PRT5_INP_DIS
IR_FL1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IR_FL1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IR_FL1__LCD_EN EQU CYREG_PRT5_LCD_EN
IR_FL1__MASK EQU 0x40
IR_FL1__PORT EQU 5
IR_FL1__PRT EQU CYREG_PRT5_PRT
IR_FL1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IR_FL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IR_FL1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IR_FL1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IR_FL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IR_FL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IR_FL1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IR_FL1__PS EQU CYREG_PRT5_PS
IR_FL1__SHIFT EQU 6
IR_FL1__SLW EQU CYREG_PRT5_SLW

; IR_FLA
IR_FLA__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
IR_FLA__0__MASK EQU 0x10
IR_FLA__0__PC EQU CYREG_PRT4_PC4
IR_FLA__0__PORT EQU 4
IR_FLA__0__SHIFT EQU 4
IR_FLA__AG EQU CYREG_PRT4_AG
IR_FLA__AMUX EQU CYREG_PRT4_AMUX
IR_FLA__BIE EQU CYREG_PRT4_BIE
IR_FLA__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IR_FLA__BYP EQU CYREG_PRT4_BYP
IR_FLA__CTL EQU CYREG_PRT4_CTL
IR_FLA__DM0 EQU CYREG_PRT4_DM0
IR_FLA__DM1 EQU CYREG_PRT4_DM1
IR_FLA__DM2 EQU CYREG_PRT4_DM2
IR_FLA__DR EQU CYREG_PRT4_DR
IR_FLA__INP_DIS EQU CYREG_PRT4_INP_DIS
IR_FLA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IR_FLA__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IR_FLA__LCD_EN EQU CYREG_PRT4_LCD_EN
IR_FLA__MASK EQU 0x10
IR_FLA__PORT EQU 4
IR_FLA__PRT EQU CYREG_PRT4_PRT
IR_FLA__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IR_FLA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IR_FLA__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IR_FLA__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IR_FLA__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IR_FLA__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IR_FLA__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IR_FLA__PS EQU CYREG_PRT4_PS
IR_FLA__SHIFT EQU 4
IR_FLA__SLW EQU CYREG_PRT4_SLW

; IR_FR2
IR_FR2__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
IR_FR2__0__MASK EQU 0x80
IR_FR2__0__PC EQU CYREG_PRT5_PC7
IR_FR2__0__PORT EQU 5
IR_FR2__0__SHIFT EQU 7
IR_FR2__AG EQU CYREG_PRT5_AG
IR_FR2__AMUX EQU CYREG_PRT5_AMUX
IR_FR2__BIE EQU CYREG_PRT5_BIE
IR_FR2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IR_FR2__BYP EQU CYREG_PRT5_BYP
IR_FR2__CTL EQU CYREG_PRT5_CTL
IR_FR2__DM0 EQU CYREG_PRT5_DM0
IR_FR2__DM1 EQU CYREG_PRT5_DM1
IR_FR2__DM2 EQU CYREG_PRT5_DM2
IR_FR2__DR EQU CYREG_PRT5_DR
IR_FR2__INP_DIS EQU CYREG_PRT5_INP_DIS
IR_FR2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IR_FR2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IR_FR2__LCD_EN EQU CYREG_PRT5_LCD_EN
IR_FR2__MASK EQU 0x80
IR_FR2__PORT EQU 5
IR_FR2__PRT EQU CYREG_PRT5_PRT
IR_FR2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IR_FR2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IR_FR2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IR_FR2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IR_FR2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IR_FR2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IR_FR2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IR_FR2__PS EQU CYREG_PRT5_PS
IR_FR2__SHIFT EQU 7
IR_FR2__SLW EQU CYREG_PRT5_SLW

; IR_FRA
IR_FRA__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
IR_FRA__0__MASK EQU 0x40
IR_FRA__0__PC EQU CYREG_PRT4_PC6
IR_FRA__0__PORT EQU 4
IR_FRA__0__SHIFT EQU 6
IR_FRA__AG EQU CYREG_PRT4_AG
IR_FRA__AMUX EQU CYREG_PRT4_AMUX
IR_FRA__BIE EQU CYREG_PRT4_BIE
IR_FRA__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IR_FRA__BYP EQU CYREG_PRT4_BYP
IR_FRA__CTL EQU CYREG_PRT4_CTL
IR_FRA__DM0 EQU CYREG_PRT4_DM0
IR_FRA__DM1 EQU CYREG_PRT4_DM1
IR_FRA__DM2 EQU CYREG_PRT4_DM2
IR_FRA__DR EQU CYREG_PRT4_DR
IR_FRA__INP_DIS EQU CYREG_PRT4_INP_DIS
IR_FRA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IR_FRA__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IR_FRA__LCD_EN EQU CYREG_PRT4_LCD_EN
IR_FRA__MASK EQU 0x40
IR_FRA__PORT EQU 4
IR_FRA__PRT EQU CYREG_PRT4_PRT
IR_FRA__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IR_FRA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IR_FRA__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IR_FRA__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IR_FRA__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IR_FRA__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IR_FRA__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IR_FRA__PS EQU CYREG_PRT4_PS
IR_FRA__SHIFT EQU 6
IR_FRA__SLW EQU CYREG_PRT4_SLW

; ADC_pot
ADC_pot_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_pot_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_pot_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_pot_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_pot_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_pot_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_pot_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_pot_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_pot_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_pot_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_pot_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_pot_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_pot_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_pot_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_pot_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_pot_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_pot_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_pot_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_pot_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_pot_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_pot_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_pot_Bypass__0__MASK EQU 0x04
ADC_pot_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_pot_Bypass__0__PORT EQU 0
ADC_pot_Bypass__0__SHIFT EQU 2
ADC_pot_Bypass__AG EQU CYREG_PRT0_AG
ADC_pot_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_pot_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_pot_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_pot_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_pot_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_pot_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_pot_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_pot_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_pot_Bypass__DR EQU CYREG_PRT0_DR
ADC_pot_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_pot_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_pot_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_pot_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_pot_Bypass__MASK EQU 0x04
ADC_pot_Bypass__PORT EQU 0
ADC_pot_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_pot_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_pot_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_pot_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_pot_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_pot_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_pot_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_pot_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_pot_Bypass__PS EQU CYREG_PRT0_PS
ADC_pot_Bypass__SHIFT EQU 2
ADC_pot_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_pot_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_pot_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_pot_IRQ__INTC_MASK EQU 0x02
ADC_pot_IRQ__INTC_NUMBER EQU 1
ADC_pot_IRQ__INTC_PRIOR_NUM EQU 7
ADC_pot_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_pot_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_pot_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_pot_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_pot_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_pot_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_pot_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_pot_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_pot_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_pot_theACLK__INDEX EQU 0x00
ADC_pot_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_pot_theACLK__PM_ACT_MSK EQU 0x01
ADC_pot_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_pot_theACLK__PM_STBY_MSK EQU 0x01

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; LEFT_PWM
LEFT_PWM_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
LEFT_PWM_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
LEFT_PWM_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
LEFT_PWM_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
LEFT_PWM_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
LEFT_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
LEFT_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
LEFT_PWM_PWMHW__PER0 EQU CYREG_TMR0_PER0
LEFT_PWM_PWMHW__PER1 EQU CYREG_TMR0_PER1
LEFT_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
LEFT_PWM_PWMHW__PM_ACT_MSK EQU 0x01
LEFT_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
LEFT_PWM_PWMHW__PM_STBY_MSK EQU 0x01
LEFT_PWM_PWMHW__RT0 EQU CYREG_TMR0_RT0
LEFT_PWM_PWMHW__RT1 EQU CYREG_TMR0_RT1
LEFT_PWM_PWMHW__SR0 EQU CYREG_TMR0_SR0

; BSTOPGOMB
BSTOPGOMB__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
BSTOPGOMB__0__MASK EQU 0x10
BSTOPGOMB__0__PC EQU CYREG_PRT6_PC4
BSTOPGOMB__0__PORT EQU 6
BSTOPGOMB__0__SHIFT EQU 4
BSTOPGOMB__AG EQU CYREG_PRT6_AG
BSTOPGOMB__AMUX EQU CYREG_PRT6_AMUX
BSTOPGOMB__BIE EQU CYREG_PRT6_BIE
BSTOPGOMB__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BSTOPGOMB__BYP EQU CYREG_PRT6_BYP
BSTOPGOMB__CTL EQU CYREG_PRT6_CTL
BSTOPGOMB__DM0 EQU CYREG_PRT6_DM0
BSTOPGOMB__DM1 EQU CYREG_PRT6_DM1
BSTOPGOMB__DM2 EQU CYREG_PRT6_DM2
BSTOPGOMB__DR EQU CYREG_PRT6_DR
BSTOPGOMB__INP_DIS EQU CYREG_PRT6_INP_DIS
BSTOPGOMB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
BSTOPGOMB__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BSTOPGOMB__LCD_EN EQU CYREG_PRT6_LCD_EN
BSTOPGOMB__MASK EQU 0x10
BSTOPGOMB__PORT EQU 6
BSTOPGOMB__PRT EQU CYREG_PRT6_PRT
BSTOPGOMB__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BSTOPGOMB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BSTOPGOMB__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BSTOPGOMB__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BSTOPGOMB__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BSTOPGOMB__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BSTOPGOMB__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BSTOPGOMB__PS EQU CYREG_PRT6_PS
BSTOPGOMB__SHIFT EQU 4
BSTOPGOMB__SLW EQU CYREG_PRT6_SLW

; RIGHT_PWM
RIGHT_PWM_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
RIGHT_PWM_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
RIGHT_PWM_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
RIGHT_PWM_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
RIGHT_PWM_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
RIGHT_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
RIGHT_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
RIGHT_PWM_PWMHW__PER0 EQU CYREG_TMR1_PER0
RIGHT_PWM_PWMHW__PER1 EQU CYREG_TMR1_PER1
RIGHT_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
RIGHT_PWM_PWMHW__PM_ACT_MSK EQU 0x02
RIGHT_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
RIGHT_PWM_PWMHW__PM_STBY_MSK EQU 0x02
RIGHT_PWM_PWMHW__RT0 EQU CYREG_TMR1_RT0
RIGHT_PWM_PWMHW__RT1 EQU CYREG_TMR1_RT1
RIGHT_PWM_PWMHW__SR0 EQU CYREG_TMR1_SR0

; BSTARTGOMB
BSTARTGOMB__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
BSTARTGOMB__0__MASK EQU 0x02
BSTARTGOMB__0__PC EQU CYREG_PRT6_PC1
BSTARTGOMB__0__PORT EQU 6
BSTARTGOMB__0__SHIFT EQU 1
BSTARTGOMB__AG EQU CYREG_PRT6_AG
BSTARTGOMB__AMUX EQU CYREG_PRT6_AMUX
BSTARTGOMB__BIE EQU CYREG_PRT6_BIE
BSTARTGOMB__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BSTARTGOMB__BYP EQU CYREG_PRT6_BYP
BSTARTGOMB__CTL EQU CYREG_PRT6_CTL
BSTARTGOMB__DM0 EQU CYREG_PRT6_DM0
BSTARTGOMB__DM1 EQU CYREG_PRT6_DM1
BSTARTGOMB__DM2 EQU CYREG_PRT6_DM2
BSTARTGOMB__DR EQU CYREG_PRT6_DR
BSTARTGOMB__INP_DIS EQU CYREG_PRT6_INP_DIS
BSTARTGOMB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
BSTARTGOMB__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BSTARTGOMB__LCD_EN EQU CYREG_PRT6_LCD_EN
BSTARTGOMB__MASK EQU 0x02
BSTARTGOMB__PORT EQU 6
BSTARTGOMB__PRT EQU CYREG_PRT6_PRT
BSTARTGOMB__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BSTARTGOMB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BSTARTGOMB__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BSTARTGOMB__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BSTARTGOMB__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BSTARTGOMB__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BSTARTGOMB__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BSTARTGOMB__PS EQU CYREG_PRT6_PS
BSTARTGOMB__SHIFT EQU 1
BSTARTGOMB__SLW EQU CYREG_PRT6_SLW

; ADC_SARANAL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SARANAL_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
ADC_SARANAL_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SARANAL_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SARANAL_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SARANAL_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SARANAL_bSAR_SEQ_CtrlReg__2__MASK EQU 0x04
ADC_SARANAL_bSAR_SEQ_CtrlReg__2__POS EQU 2
ADC_SARANAL_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__MASK EQU 0x07
ADC_SARANAL_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SARANAL_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
ADC_SARANAL_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SARANAL_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SARANAL_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ADC_SARANAL_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
ADC_SARANAL_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SARANAL_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB01_MSK
ADC_SARANAL_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ADC_SARANAL_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB01_ST
ADC_SARANAL_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SARANAL_FinalBuf__DRQ_NUMBER EQU 0
ADC_SARANAL_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SARANAL_FinalBuf__PRIORITY EQU 2
ADC_SARANAL_FinalBuf__TERMIN_EN EQU 0
ADC_SARANAL_FinalBuf__TERMIN_SEL EQU 0
ADC_SARANAL_FinalBuf__TERMOUT0_EN EQU 1
ADC_SARANAL_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SARANAL_FinalBuf__TERMOUT1_EN EQU 0
ADC_SARANAL_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SARANAL_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SARANAL_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SARANAL_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SARANAL_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SARANAL_IntClock__INDEX EQU 0x01
ADC_SARANAL_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SARANAL_IntClock__PM_ACT_MSK EQU 0x02
ADC_SARANAL_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SARANAL_IntClock__PM_STBY_MSK EQU 0x02
ADC_SARANAL_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SARANAL_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SARANAL_IRQ__INTC_MASK EQU 0x01
ADC_SARANAL_IRQ__INTC_NUMBER EQU 0
ADC_SARANAL_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SARANAL_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SARANAL_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SARANAL_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SARANAL_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SARANAL_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SARANAL_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SARANAL_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SARANAL_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SARANAL_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SARANAL_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SARANAL_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SARANAL_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SARANAL_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SARANAL_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SARANAL_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SARANAL_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SARANAL_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SARANAL_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SARANAL_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SARANAL_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SARANAL_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SARANAL_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SARANAL_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SARANAL_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SARANAL_TempBuf__DRQ_NUMBER EQU 1
ADC_SARANAL_TempBuf__NUMBEROF_TDS EQU 0
ADC_SARANAL_TempBuf__PRIORITY EQU 2
ADC_SARANAL_TempBuf__TERMIN_EN EQU 0
ADC_SARANAL_TempBuf__TERMIN_SEL EQU 0
ADC_SARANAL_TempBuf__TERMOUT0_EN EQU 1
ADC_SARANAL_TempBuf__TERMOUT0_SEL EQU 1
ADC_SARANAL_TempBuf__TERMOUT1_EN EQU 0
ADC_SARANAL_TempBuf__TERMOUT1_SEL EQU 0

; LEFT_MOTOR_DIR
LEFT_MOTOR_DIR__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
LEFT_MOTOR_DIR__0__MASK EQU 0x01
LEFT_MOTOR_DIR__0__PC EQU CYREG_PRT4_PC0
LEFT_MOTOR_DIR__0__PORT EQU 4
LEFT_MOTOR_DIR__0__SHIFT EQU 0
LEFT_MOTOR_DIR__AG EQU CYREG_PRT4_AG
LEFT_MOTOR_DIR__AMUX EQU CYREG_PRT4_AMUX
LEFT_MOTOR_DIR__BIE EQU CYREG_PRT4_BIE
LEFT_MOTOR_DIR__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LEFT_MOTOR_DIR__BYP EQU CYREG_PRT4_BYP
LEFT_MOTOR_DIR__CTL EQU CYREG_PRT4_CTL
LEFT_MOTOR_DIR__DM0 EQU CYREG_PRT4_DM0
LEFT_MOTOR_DIR__DM1 EQU CYREG_PRT4_DM1
LEFT_MOTOR_DIR__DM2 EQU CYREG_PRT4_DM2
LEFT_MOTOR_DIR__DR EQU CYREG_PRT4_DR
LEFT_MOTOR_DIR__INP_DIS EQU CYREG_PRT4_INP_DIS
LEFT_MOTOR_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LEFT_MOTOR_DIR__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LEFT_MOTOR_DIR__LCD_EN EQU CYREG_PRT4_LCD_EN
LEFT_MOTOR_DIR__MASK EQU 0x01
LEFT_MOTOR_DIR__PORT EQU 4
LEFT_MOTOR_DIR__PRT EQU CYREG_PRT4_PRT
LEFT_MOTOR_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LEFT_MOTOR_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LEFT_MOTOR_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LEFT_MOTOR_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LEFT_MOTOR_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LEFT_MOTOR_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LEFT_MOTOR_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LEFT_MOTOR_DIR__PS EQU CYREG_PRT4_PS
LEFT_MOTOR_DIR__SHIFT EQU 0
LEFT_MOTOR_DIR__SLW EQU CYREG_PRT4_SLW

; RIGHT_MOTOR_DIR
RIGHT_MOTOR_DIR__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
RIGHT_MOTOR_DIR__0__MASK EQU 0x08
RIGHT_MOTOR_DIR__0__PC EQU CYREG_PRT4_PC3
RIGHT_MOTOR_DIR__0__PORT EQU 4
RIGHT_MOTOR_DIR__0__SHIFT EQU 3
RIGHT_MOTOR_DIR__AG EQU CYREG_PRT4_AG
RIGHT_MOTOR_DIR__AMUX EQU CYREG_PRT4_AMUX
RIGHT_MOTOR_DIR__BIE EQU CYREG_PRT4_BIE
RIGHT_MOTOR_DIR__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RIGHT_MOTOR_DIR__BYP EQU CYREG_PRT4_BYP
RIGHT_MOTOR_DIR__CTL EQU CYREG_PRT4_CTL
RIGHT_MOTOR_DIR__DM0 EQU CYREG_PRT4_DM0
RIGHT_MOTOR_DIR__DM1 EQU CYREG_PRT4_DM1
RIGHT_MOTOR_DIR__DM2 EQU CYREG_PRT4_DM2
RIGHT_MOTOR_DIR__DR EQU CYREG_PRT4_DR
RIGHT_MOTOR_DIR__INP_DIS EQU CYREG_PRT4_INP_DIS
RIGHT_MOTOR_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RIGHT_MOTOR_DIR__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RIGHT_MOTOR_DIR__LCD_EN EQU CYREG_PRT4_LCD_EN
RIGHT_MOTOR_DIR__MASK EQU 0x08
RIGHT_MOTOR_DIR__PORT EQU 4
RIGHT_MOTOR_DIR__PRT EQU CYREG_PRT4_PRT
RIGHT_MOTOR_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RIGHT_MOTOR_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RIGHT_MOTOR_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RIGHT_MOTOR_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RIGHT_MOTOR_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RIGHT_MOTOR_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RIGHT_MOTOR_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RIGHT_MOTOR_DIR__PS EQU CYREG_PRT4_PS
RIGHT_MOTOR_DIR__SHIFT EQU 3
RIGHT_MOTOR_DIR__SLW EQU CYREG_PRT4_SLW

; LEFT_MOTOR_CONTROL
LEFT_MOTOR_CONTROL__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
LEFT_MOTOR_CONTROL__0__MASK EQU 0x04
LEFT_MOTOR_CONTROL__0__PC EQU CYREG_PRT4_PC2
LEFT_MOTOR_CONTROL__0__PORT EQU 4
LEFT_MOTOR_CONTROL__0__SHIFT EQU 2
LEFT_MOTOR_CONTROL__AG EQU CYREG_PRT4_AG
LEFT_MOTOR_CONTROL__AMUX EQU CYREG_PRT4_AMUX
LEFT_MOTOR_CONTROL__BIE EQU CYREG_PRT4_BIE
LEFT_MOTOR_CONTROL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LEFT_MOTOR_CONTROL__BYP EQU CYREG_PRT4_BYP
LEFT_MOTOR_CONTROL__CTL EQU CYREG_PRT4_CTL
LEFT_MOTOR_CONTROL__DM0 EQU CYREG_PRT4_DM0
LEFT_MOTOR_CONTROL__DM1 EQU CYREG_PRT4_DM1
LEFT_MOTOR_CONTROL__DM2 EQU CYREG_PRT4_DM2
LEFT_MOTOR_CONTROL__DR EQU CYREG_PRT4_DR
LEFT_MOTOR_CONTROL__INP_DIS EQU CYREG_PRT4_INP_DIS
LEFT_MOTOR_CONTROL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LEFT_MOTOR_CONTROL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LEFT_MOTOR_CONTROL__LCD_EN EQU CYREG_PRT4_LCD_EN
LEFT_MOTOR_CONTROL__MASK EQU 0x04
LEFT_MOTOR_CONTROL__PORT EQU 4
LEFT_MOTOR_CONTROL__PRT EQU CYREG_PRT4_PRT
LEFT_MOTOR_CONTROL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LEFT_MOTOR_CONTROL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LEFT_MOTOR_CONTROL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LEFT_MOTOR_CONTROL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LEFT_MOTOR_CONTROL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LEFT_MOTOR_CONTROL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LEFT_MOTOR_CONTROL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LEFT_MOTOR_CONTROL__PS EQU CYREG_PRT4_PS
LEFT_MOTOR_CONTROL__SHIFT EQU 2
LEFT_MOTOR_CONTROL__SLW EQU CYREG_PRT4_SLW

; Right_MOTOR_CONTROL
Right_MOTOR_CONTROL__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Right_MOTOR_CONTROL__0__MASK EQU 0x02
Right_MOTOR_CONTROL__0__PC EQU CYREG_PRT4_PC1
Right_MOTOR_CONTROL__0__PORT EQU 4
Right_MOTOR_CONTROL__0__SHIFT EQU 1
Right_MOTOR_CONTROL__AG EQU CYREG_PRT4_AG
Right_MOTOR_CONTROL__AMUX EQU CYREG_PRT4_AMUX
Right_MOTOR_CONTROL__BIE EQU CYREG_PRT4_BIE
Right_MOTOR_CONTROL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Right_MOTOR_CONTROL__BYP EQU CYREG_PRT4_BYP
Right_MOTOR_CONTROL__CTL EQU CYREG_PRT4_CTL
Right_MOTOR_CONTROL__DM0 EQU CYREG_PRT4_DM0
Right_MOTOR_CONTROL__DM1 EQU CYREG_PRT4_DM1
Right_MOTOR_CONTROL__DM2 EQU CYREG_PRT4_DM2
Right_MOTOR_CONTROL__DR EQU CYREG_PRT4_DR
Right_MOTOR_CONTROL__INP_DIS EQU CYREG_PRT4_INP_DIS
Right_MOTOR_CONTROL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Right_MOTOR_CONTROL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Right_MOTOR_CONTROL__LCD_EN EQU CYREG_PRT4_LCD_EN
Right_MOTOR_CONTROL__MASK EQU 0x02
Right_MOTOR_CONTROL__PORT EQU 4
Right_MOTOR_CONTROL__PRT EQU CYREG_PRT4_PRT
Right_MOTOR_CONTROL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Right_MOTOR_CONTROL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Right_MOTOR_CONTROL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Right_MOTOR_CONTROL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Right_MOTOR_CONTROL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Right_MOTOR_CONTROL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Right_MOTOR_CONTROL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Right_MOTOR_CONTROL__PS EQU CYREG_PRT4_PS
Right_MOTOR_CONTROL__SHIFT EQU 1
Right_MOTOR_CONTROL__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
