

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Jul 10 12:43:29 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.857 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28843|    28843|  0.144 ms|  0.144 ms|  28844|  28844|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_reduce_basic_ii_is_3_fu_41   |reduce_basic_ii_is_3   |     8196|     8196|  40.980 us|  40.980 us|  8196|  8196|       no|
        |grp_reduce_accum2_ii_is_4_fu_47  |reduce_accum2_ii_is_4  |     9234|     9234|  46.170 us|  46.170 us|  9234|  9234|       no|
        |grp_reduce_accum4_ii_is_3_fu_53  |reduce_accum4_ii_is_3  |     9252|     9252|  46.260 us|  46.260 us|  9252|  9252|       no|
        |grp_reduce_accum8_ii_is_1_fu_59  |reduce_accum8_ii_is_1  |     2129|     2129|  10.645 us|  10.645 us|  2129|  2129|       no|
        +---------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     4|    2068|    2372|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     325|    -|
|Register         |        -|     -|     165|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|    2233|    2697|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_8_full_dsp_1_U46  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|  296|  239|    0|
    |fadd_32ns_32ns_32_8_full_dsp_1_U47  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|  296|  239|    0|
    |grp_reduce_accum2_ii_is_4_fu_47     |reduce_accum2_ii_is_4           |        0|   0|  364|  491|    0|
    |grp_reduce_accum4_ii_is_3_fu_53     |reduce_accum4_ii_is_3           |        0|   0|  479|  523|    0|
    |grp_reduce_accum8_ii_is_1_fu_59     |reduce_accum8_ii_is_1           |        0|   0|  514|  718|    0|
    |grp_reduce_basic_ii_is_3_fu_41      |reduce_basic_ii_is_3            |        0|   0|  119|  162|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   4| 2068| 2372|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |A_address0     |   26|          5|   10|         50|
    |A_ce0          |   26|          5|    1|          5|
    |ap_NS_fsm      |  155|         34|    1|         34|
    |grp_fu_101_ce  |   26|          5|    1|          5|
    |grp_fu_101_p0  |   26|          5|   32|        160|
    |grp_fu_101_p1  |   26|          5|   32|        160|
    |grp_fu_65_p0   |   14|          3|   32|         96|
    |grp_fu_65_p1   |   26|          5|   32|        160|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  325|         67|  141|        670|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  33|   0|   33|          0|
    |grp_reduce_accum2_ii_is_4_fu_47_ap_start_reg  |   1|   0|    1|          0|
    |grp_reduce_accum4_ii_is_3_fu_53_ap_start_reg  |   1|   0|    1|          0|
    |grp_reduce_accum8_ii_is_1_fu_59_ap_start_reg  |   1|   0|    1|          0|
    |grp_reduce_basic_ii_is_3_fu_41_ap_start_reg   |   1|   0|    1|          0|
    |reg_71                                        |  32|   0|   32|          0|
    |tmp_1_reg_86                                  |  32|   0|   32|          0|
    |tmp_2_reg_91                                  |  32|   0|   32|          0|
    |tmp_3_reg_96                                  |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 165|   0|  165|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           top|  return value|
|A_address0         |  out|   10|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|   32|   ap_memory|             A|         array|
|B                  |  out|   32|      ap_vld|             B|       pointer|
|B_ap_vld           |  out|    1|      ap_vld|             B|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.00ns)   --->   "%tmp = call i32 @reduce_basic_ii_is_3, i32 %A" [reduce.cpp:64]   --->   Operation 34 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%tmp = call i32 @reduce_basic_ii_is_3, i32 %A" [reduce.cpp:64]   --->   Operation 35 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [8/8] (3.45ns)   --->   "%accum = fadd i32 %tmp, i32 0" [reduce.cpp:64]   --->   Operation 36 'fadd' 'accum' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 37 [7/8] (3.45ns)   --->   "%accum = fadd i32 %tmp, i32 0" [reduce.cpp:64]   --->   Operation 37 'fadd' 'accum' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 38 [6/8] (3.45ns)   --->   "%accum = fadd i32 %tmp, i32 0" [reduce.cpp:64]   --->   Operation 38 'fadd' 'accum' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 39 [5/8] (3.45ns)   --->   "%accum = fadd i32 %tmp, i32 0" [reduce.cpp:64]   --->   Operation 39 'fadd' 'accum' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 40 [4/8] (3.45ns)   --->   "%accum = fadd i32 %tmp, i32 0" [reduce.cpp:64]   --->   Operation 40 'fadd' 'accum' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 41 [3/8] (3.45ns)   --->   "%accum = fadd i32 %tmp, i32 0" [reduce.cpp:64]   --->   Operation 41 'fadd' 'accum' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 42 [2/8] (3.45ns)   --->   "%accum = fadd i32 %tmp, i32 0" [reduce.cpp:64]   --->   Operation 42 'fadd' 'accum' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [2/2] (0.00ns)   --->   "%tmp_1 = call i32 @reduce_accum2_ii_is_4, i32 %A" [reduce.cpp:66]   --->   Operation 43 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 44 [1/8] (3.45ns)   --->   "%accum = fadd i32 %tmp, i32 0" [reduce.cpp:64]   --->   Operation 44 'fadd' 'accum' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/2] (3.45ns)   --->   "%tmp_1 = call i32 @reduce_accum2_ii_is_4, i32 %A" [reduce.cpp:66]   --->   Operation 45 'call' 'tmp_1' <Predicate = true> <Delay = 3.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 46 [8/8] (3.45ns)   --->   "%accum_1 = fadd i32 %accum, i32 %tmp_1" [reduce.cpp:66]   --->   Operation 46 'fadd' 'accum_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 47 [7/8] (3.45ns)   --->   "%accum_1 = fadd i32 %accum, i32 %tmp_1" [reduce.cpp:66]   --->   Operation 47 'fadd' 'accum_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 48 [6/8] (3.45ns)   --->   "%accum_1 = fadd i32 %accum, i32 %tmp_1" [reduce.cpp:66]   --->   Operation 48 'fadd' 'accum_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 49 [5/8] (3.45ns)   --->   "%accum_1 = fadd i32 %accum, i32 %tmp_1" [reduce.cpp:66]   --->   Operation 49 'fadd' 'accum_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 50 [4/8] (3.45ns)   --->   "%accum_1 = fadd i32 %accum, i32 %tmp_1" [reduce.cpp:66]   --->   Operation 50 'fadd' 'accum_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.45>
ST_15 : Operation 51 [3/8] (3.45ns)   --->   "%accum_1 = fadd i32 %accum, i32 %tmp_1" [reduce.cpp:66]   --->   Operation 51 'fadd' 'accum_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 52 [2/8] (3.45ns)   --->   "%accum_1 = fadd i32 %accum, i32 %tmp_1" [reduce.cpp:66]   --->   Operation 52 'fadd' 'accum_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 53 [2/2] (0.00ns)   --->   "%tmp_2 = call i32 @reduce_accum4_ii_is_3, i32 %A" [reduce.cpp:68]   --->   Operation 53 'call' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 54 [1/8] (3.45ns)   --->   "%accum_1 = fadd i32 %accum, i32 %tmp_1" [reduce.cpp:66]   --->   Operation 54 'fadd' 'accum_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 55 [1/2] (3.45ns)   --->   "%tmp_2 = call i32 @reduce_accum4_ii_is_3, i32 %A" [reduce.cpp:68]   --->   Operation 55 'call' 'tmp_2' <Predicate = true> <Delay = 3.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 56 [8/8] (3.45ns)   --->   "%accum_2 = fadd i32 %accum_1, i32 %tmp_2" [reduce.cpp:68]   --->   Operation 56 'fadd' 'accum_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 57 [7/8] (3.45ns)   --->   "%accum_2 = fadd i32 %accum_1, i32 %tmp_2" [reduce.cpp:68]   --->   Operation 57 'fadd' 'accum_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 58 [6/8] (3.45ns)   --->   "%accum_2 = fadd i32 %accum_1, i32 %tmp_2" [reduce.cpp:68]   --->   Operation 58 'fadd' 'accum_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 59 [5/8] (3.45ns)   --->   "%accum_2 = fadd i32 %accum_1, i32 %tmp_2" [reduce.cpp:68]   --->   Operation 59 'fadd' 'accum_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 60 [4/8] (3.45ns)   --->   "%accum_2 = fadd i32 %accum_1, i32 %tmp_2" [reduce.cpp:68]   --->   Operation 60 'fadd' 'accum_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.45>
ST_23 : Operation 61 [3/8] (3.45ns)   --->   "%accum_2 = fadd i32 %accum_1, i32 %tmp_2" [reduce.cpp:68]   --->   Operation 61 'fadd' 'accum_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.45>
ST_24 : Operation 62 [2/8] (3.45ns)   --->   "%accum_2 = fadd i32 %accum_1, i32 %tmp_2" [reduce.cpp:68]   --->   Operation 62 'fadd' 'accum_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 63 [2/2] (0.00ns)   --->   "%tmp_3 = call i32 @reduce_accum8_ii_is_1, i32 %A" [reduce.cpp:70]   --->   Operation 63 'call' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.45>
ST_25 : Operation 64 [1/8] (3.45ns)   --->   "%accum_2 = fadd i32 %accum_1, i32 %tmp_2" [reduce.cpp:68]   --->   Operation 64 'fadd' 'accum_2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 65 [1/2] (3.45ns)   --->   "%tmp_3 = call i32 @reduce_accum8_ii_is_1, i32 %A" [reduce.cpp:70]   --->   Operation 65 'call' 'tmp_3' <Predicate = true> <Delay = 3.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 3.45>
ST_26 : Operation 66 [8/8] (3.45ns)   --->   "%accum_3 = fadd i32 %accum_2, i32 %tmp_3" [reduce.cpp:70]   --->   Operation 66 'fadd' 'accum_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.45>
ST_27 : Operation 67 [7/8] (3.45ns)   --->   "%accum_3 = fadd i32 %accum_2, i32 %tmp_3" [reduce.cpp:70]   --->   Operation 67 'fadd' 'accum_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.45>
ST_28 : Operation 68 [6/8] (3.45ns)   --->   "%accum_3 = fadd i32 %accum_2, i32 %tmp_3" [reduce.cpp:70]   --->   Operation 68 'fadd' 'accum_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.45>
ST_29 : Operation 69 [5/8] (3.45ns)   --->   "%accum_3 = fadd i32 %accum_2, i32 %tmp_3" [reduce.cpp:70]   --->   Operation 69 'fadd' 'accum_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.45>
ST_30 : Operation 70 [4/8] (3.45ns)   --->   "%accum_3 = fadd i32 %accum_2, i32 %tmp_3" [reduce.cpp:70]   --->   Operation 70 'fadd' 'accum_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.45>
ST_31 : Operation 71 [3/8] (3.45ns)   --->   "%accum_3 = fadd i32 %accum_2, i32 %tmp_3" [reduce.cpp:70]   --->   Operation 71 'fadd' 'accum_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.45>
ST_32 : Operation 72 [2/8] (3.45ns)   --->   "%accum_3 = fadd i32 %accum_2, i32 %tmp_3" [reduce.cpp:70]   --->   Operation 72 'fadd' 'accum_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.45>
ST_33 : Operation 73 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 73 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 78 [1/8] (3.45ns)   --->   "%accum_3 = fadd i32 %accum_2, i32 %tmp_3" [reduce.cpp:70]   --->   Operation 78 'fadd' 'accum_3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i32 %accum_3" [reduce.cpp:72]   --->   Operation 79 'bitcast' 'bitcast_ln72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %B, i32 %bitcast_ln72" [reduce.cpp:72]   --->   Operation 80 'write' 'write_ln72' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [reduce.cpp:73]   --->   Operation 81 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp               (call         ) [ 0001111111000000000000000000000000]
accum             (fadd         ) [ 0000000000111111110000000000000000]
tmp_1             (call         ) [ 0000000000111111110000000000000000]
accum_1           (fadd         ) [ 0000000000000000001111111100000000]
tmp_2             (call         ) [ 0000000000000000001111111100000000]
accum_2           (fadd         ) [ 0000000000000000000000000011111111]
tmp_3             (call         ) [ 0000000000000000000000000011111111]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000]
accum_3           (fadd         ) [ 0000000000000000000000000000000000]
bitcast_ln72      (bitcast      ) [ 0000000000000000000000000000000000]
write_ln72        (write        ) [ 0000000000000000000000000000000000]
ret_ln73          (ret          ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_basic_ii_is_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_accum2_ii_is_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_accum4_ii_is_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_accum8_ii_is_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="write_ln72_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/33 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_reduce_basic_ii_is_3_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_reduce_accum2_ii_is_4_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_reduce_accum4_ii_is_3_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_reduce_accum8_ii_is_1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_3/24 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="accum/2 accum_1/10 accum_2/18 accum_3/26 "/>
</bind>
</comp>

<comp id="71" class="1005" name="reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="1"/>
<pin id="73" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum accum_1 accum_2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bitcast_ln72_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72/33 "/>
</bind>
</comp>

<comp id="81" class="1005" name="tmp_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="86" class="1005" name="tmp_1_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="91" class="1005" name="tmp_2_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="tmp_3_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="accum/3 add5/5 accum_0/3 add5/5 add7/13 add9/21 accum_1_9/3 add5/7 add7/15 add9/23 add1/31 add2/39 add3/47 add4/55 add/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="32" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="41" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="65" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="79"><net_src comp="65" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="84"><net_src comp="41" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="89"><net_src comp="47" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="94"><net_src comp="53" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="99"><net_src comp="59" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="65" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {33 }
 - Input state : 
	Port: top : A | {1 2 8 9 16 17 24 25 }
  - Chain level:
	State 1
	State 2
		accum : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		bitcast_ln72 : 1
		write_ln72 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_reduce_basic_ii_is_3_fu_41 |    0    |    2    |  1.281  |   478   |   295   |    0    |
|   call   | grp_reduce_accum2_ii_is_4_fu_47 |    0    |    4    |  0.854  |   1065  |   702   |    0    |
|          | grp_reduce_accum4_ii_is_3_fu_53 |    0    |    4    |  1.757  |   1675  |   586   |    0    |
|          | grp_reduce_accum8_ii_is_1_fu_59 |    0    |    4    |  4.004  |   933   |   672   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_65            |    0    |    2    |    0    |   296   |   239   |    0    |
|          |            grp_fu_101           |    0    |    2    |    0    |   296   |   239   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |      write_ln72_write_fu_34     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    18   |  7.896  |   4743  |   2733  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|   reg_71   |   32   |
|tmp_1_reg_86|   32   |
|tmp_2_reg_91|   32   |
|tmp_3_reg_96|   32   |
| tmp_reg_81 |   32   |
+------------+--------+
|    Total   |   160  |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_65 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_65 |  p1  |   4  |  32  |   128  ||    20   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   224  ||  1.001  ||    34   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   18   |    7   |  4743  |  2733  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   34   |    -   |
|  Register |    -   |    -   |    -   |   160  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   18   |    8   |  4903  |  2767  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
