# format of a line in this file:
# <enum group> <enum name> <enum value> "<enum description>"

# Types
type    none                 0       "None"
type    arg                  1       "Argument"
type    creg                 2       "Compressed Register"
type    ireg                 3       "Integer Register"
type    freg                 4       "Floating Point Register"
type    offset               5       "Signed Offset"
type    simm                 6       "Sign Extended Immediate"
type    uimm                 7       "Zero Extended Immediate"

# Round Mode
rm      rne                  0b000   "Round to Nearest, ties to Even"
rm      rtz                  0b001   "Round towards Zero"
rm      rdn                  0b010   "Round Down (towards -∞)"
rm      rup                  0b011   "Round Up (towards +∞)"
rm      rmm                  0b100   "Round to Nearest, ties to Max Magnitude"

# Memory order (AMO aqrl argument)
aqrl    relaxed              0       "Atomicity - no explicit synchronisation or ordering"
aqrl    acquire              2       "Acquire memory operation - prior writes from other harts visible"
aqrl    release              1       "Release memory operation - visible to other harts in subsequent reads"
aqrl    acq_rel              3       "Read-modify-write - global order of reads and writes"

# Floating Point Exception Register (fcsr)
fcsr    NV                   1       "Invalid Operation"
fcsr    DZ                   2       "Divide by Zero"
fcsr    OF                   4       "Overflow"
fcsr    UF                   8       "Underflow"
fcsr    NX                   16      "Inexact"

# CSR permissions
csr_perm urw                 0       "User Read-only"
csr_perm uro                 1       "User Read/write"
csr_perm srw                 2       "Supervisor Read-only"
csr_perm sro                 3       "Supervisor Read/write"
csr_perm hrw                 4       "Hypervisor Read-only"
csr_perm hro                 5       "Hypervisor Read/write"
csr_perm mrw                 6       "Machine Read-only"
csr_perm mro                 7       "Machine Read/write"

# Machine Cause Register faults (mcause), interrupt bit clear
cause   misaligned_fetch     0       "Instruction address misaligned"
cause   fault_fetch          1       "Instruction access fault"
cause   illegal_instruction  2       "Illegal instruction"
cause   breakpoint           3       "Breakpoint"
cause   misaligned_load      4       "Load address misaligned"
cause   fault_load           5       "Load access fault"
cause   misaligned_store     6       "Store/AMO address misaligned"
cause   fault_store          7       "Store/AMO access fault"
cause   user_ecall           8       "Environment call from U-mode"
cause   supervisor_ecall     9       "Environment call from S-mode"
cause   hypervisor_ecall     10      "Environment call from H-mode"
cause   machine_ecall        11      "Environment call from M-mode"

# Machine Cause Register interrupts (mcause) interrupt bit set
intr    software             0       "Software interrupt"
intr    timer                1       "Timer interrupt"