--Mux 256x1 16bits
Type BancoR is array (255 downto 0) of std_logic_vector (15 downto 0);

ENTITY Mux256x1_16bits IS
PORT(Dados: BancoR;
		D_rd : in std_logic;
		addr : in std_logic_vector(7 downto 0);
		Saida: out std_logic_vector (15 downto 0));
END;

ARCHITECTURE behav OF Mux256x1_16bits IS

BEGIN

	process (D_rd, addr)
		begin
			for i in 0 to 255 loop
            Saida(i) <= Dados(i) when (D_rd = '1' and addr = conv_std_logic_vector(i, 8)) else (others => '0');
			end loop;
	end process;
	
END;
