{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"Data",
				"DataOut"
			],
			[
				"c",
				"CLK"
			],
			[
				"e",
				"registerEnable"
			],
			[
				"r",
				"registerEnable"
			],
			[
				"da",
				"DataSize"
			]
		]
	},
	"buffers":
	[
		{
			"file": "ARMSIM/test_register_file.v",
			"settings":
			{
				"buffer_size": 1872,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/test_dec_4x16.v",
			"settings":
			{
				"buffer_size": 630,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/register_file.v",
			"settings":
			{
				"buffer_size": 2697,
				"line_ending": "Windows"
			}
		},
		{
			"contents": "module immediate_sign_extension (output reg [31:0] Out, input [31:0] In, input EN, input [1:0] SISE);\n	if (!EN)\n	begin\n		case (SISE)\n			2'b00:\n			begin\n				Out[7:0] <= In[7:0];\n				Out[31:8] <= {24{In[7]}};\n			end\n			2'b01:\n			begin\n				Out[11:0] <= In[11:0];\n				Out[31:12] <= {20{In[7]}};\n			end\n			2'b10:\n			begin\n				Out[7:0] <= {In[11:8], In[3:0]};\n				Out[31:8] <= {24{In[7]}};\n			end\n			default:\n			begin\n				Out[7:0] <= {In[11:8], In[3:0]};\n				Out[31:8] <= {24{In[7]}};\n			end\n		endcase\n	end\n	\n	else\n	begin\n		case (SISE)\n			2'b00:\n			begin\n				Out[7:0] <= In[7:0];\n				Out[31:8] <= 24'b000000000000000000000000;\n			end\n			2'b01:\n			begin\n				Out[11:0] <= In[11:0];\n				Out[31:12] <= 20'b00000000000000000000;\n			end\n			2'b10:\n			begin\n				Out[7:0] <= {In[11:8], In[3:0]};\n				Out[31:8] <= 24'b000000000000000000000000;\n			end\n			default:\n			begin\n				Out[7:0] <= {In[11:8], In[3:0]};\n				Out[31:8] <= 24'b000000000000000000000000;\n			end\n		endcase\n	end\nendmodule",
			"file": "ARMSIM/immediate_sign_extension.sv",
			"file_size": 1018,
			"file_write_time": 131042116501632436,
			"settings":
			{
				"buffer_size": 971,
				"line_ending": "Windows",
				"name": "// Sign Extension"
			}
		},
		{
			"file": "ARMSIM/ram_256.v",
			"settings":
			{
				"buffer_size": 2173,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/test_ram_256.v",
			"settings":
			{
				"buffer_size": 1839,
				"line_ending": "Windows"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 360.0,
		"last_filter": "Package Control: ",
		"selected_items":
		[
			[
				"Package Control: ",
				"Package Control: Enable Package"
			]
		],
		"width": 400.0
	},
	"console":
	{
		"height": 405.0,
		"history":
		[
			"import urllib.request,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)",
			"import urllib2,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); os.makedirs( ipp ) if not os.path.exists(ipp) else None; urllib2.install_opener( urllib2.build_opener( urllib2.ProxyHandler()) ); by = urllib2.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); open( os.path.join( ipp, pf), 'wb' ).write(by) if dh == h else None; print('Error validating download (got %s instead of %s), please try manual install' % (dh, h) if dh != h else 'Please restart Sublime Text to finish installation')",
			"import urllib.request,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/C/Development/ARMSIM/ARMSIM"
	],
	"file_history":
	[
		"/C/Development/ARMSIM/ARMSIM/test_immediate_sign_ext.v",
		"/C/Development/ARMSIM/ARMSIM/test_ram_256.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/decoder_4x16.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_register_file.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/register_32_bits.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/register_file.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/compiling scripts",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_dec_4x16.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/mux_4x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_ram_256.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/mux_2x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/mux_16x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_alu_arm.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_mux_4x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_dec_2x4.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/alu_arm.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_mux_16x1.v",
		"/C/Users/Abisai/Desktop/ARM-SIM/ARMSIM/mux_16x1.v",
		"/C/Users/Abisai/Desktop/ARM-SIM/ARMSIM/decoder_4x16.v",
		"/C/Users/Abisai/Downloads/Verilog.sublime-package"
	],
	"find":
	{
		"height": 23.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"=",
			"OUT",
			"Y",
			"signEN",
			"imme_SEL",
			"#99",
			".Y",
			"register",
			"regtb",
			"enbale"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"<=",
			"Out",
			"EN",
			"SISE",
			"#64",
			".Q",
			"R",
			"registerFile"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "ARMSIM/test_register_file.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1872,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 225.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "ARMSIM/test_dec_4x16.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 630,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "ARMSIM/register_file.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2697,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "ARMSIM/immediate_sign_extension.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 971,
						"regions":
						{
						},
						"selection":
						[
							[
								305,
								305
							]
						],
						"settings":
						{
							"auto_name": "// Sign Extension",
							"syntax": "Packages/Verilog/SystemVerilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "ARMSIM/ram_256.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2173,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 270.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "ARMSIM/test_ram_256.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1839,
						"regions":
						{
						},
						"selection":
						[
							[
								264,
								270
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 23.0
	},
	"input":
	{
		"height": 31.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "ARMSIM.sublime-project",
	"replace":
	{
		"height": 42.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 150.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
