;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME:   DUALADC.inc
;;  Version: 2.30, Updated on 2015/3/4 at 22:26:9
;;  Generated by PSoC Designer 5.4.3191
;;
;;  DESCRIPTION:  Assembler declarations for the DualADC User Module.
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************



;--------------------------------------------------
; Constants for DUALADC API's.
;--------------------------------------------------

; Counter1 Constants
DUALADC_bfCounter1_Mask:               equ   10h
DUALADC_bfCounter1_INT_REG:            equ   0e1h

; Counter2 Constants
DUALADC_bfCounter2_Mask:               equ   20h
DUALADC_bfCounter2_INT_REG:            equ   0e1h

; PWM Constants
DUALADC_bfPWM16_Mask:                  equ   80h
DUALADC_bfPWM16_INT_REG:               equ   0e1h

; Power Settings
DUALADC_bfPOWERMASK:                   equ   03h
DUALADC_OFF:                           equ   00h
DUALADC_LOWPOWER:                      equ   01h
DUALADC_MEDPOWER:                      equ   02h
DUALADC_HIGHPOWER:                     equ   03h

; Parameter Settings
DUALADC_bNUMBITS:                      equ   7h
DUALADC_bCALCTIME:                     equ   58h
DUALADC_bMAXRES:                       equ   0Dh      ; Max resolution 13 bits
DUALADC_bMINRES:                       equ   07h      ; Min resolution 7 bits
DUALADC_fCOMPARE_TRUE:                 equ   08h      ; Bit to enable compare True interrupts

; Functionality constants
DUALADC_fFSW0:                         equ   10h      ; Switch Cap FSW0 switch enable
DUALADC_NoAZ:                          equ   01h      ; Set if AutoZero is no enabled
DUALADC_fAutoZero:                     equ   20h      ; Switch Cap AutoZero switch enable
DUALADC_fDBLK_ENABLE:                  equ   01h      ; Digital block enable bit
DUALADC_fPULSE_WIDE:                   equ   04h      ; Enable wide terminal count pulse.

; fStatus definitions
DUALADC_fDATA_READY:                   equ   10h      ; This bit is set when data is available
DUALADC_bRES_MASK:                     equ   0Fh      ; This bit while in integrate cycle

; Data Format
DUALADC_DATA_FORMAT:                   equ   0

; Flag in CR2 register mask
DUALADC_fRES_SET:                      equ   01h

;--------------------------------------------------
; Register Address Contants for DUALADC
;--------------------------------------------------

; TriADC PSoC Block register Definitions
; Integrator1 Block Register Definitions
DUALADC_bfADC1cr0:  equ 90h
DUALADC_bfADC1cr1:  equ 91h
DUALADC_bfADC1cr2:  equ 92h
DUALADC_bfADC1cr3:  equ 93h
; Integrator2 Block Register Definitions
DUALADC_bfADC2cr0:  equ 98h
DUALADC_bfADC2cr1:  equ 99h
DUALADC_bfADC2cr2:  equ 9ah
DUALADC_bfADC2cr3:  equ 9bh

; Counter1 Block Register Definitions
DUALADC_fCounter1FN:    equ 30h
DUALADC_fCounter1SL:    equ 31h
DUALADC_fCounter1OS:    equ 32h
DUALADC_bCount1:    equ 30h
DUALADC_bPeriod1:   equ 31h
DUALADC_bCompare1:  equ 32h
DUALADC_bCounter1_CR0:  equ 33h

; Counter2 Block Register Definitions
DUALADC_fCounter2FN:    equ 34h
DUALADC_fCounter2SL:    equ 35h
DUALADC_fCounter2OS:    equ 36h
DUALADC_bCount2:    equ 34h
DUALADC_bPeriod2:   equ 35h
DUALADC_bCompare2:  equ 36h
DUALADC_bCounter2_CR0:  equ 37h


; PWM16 Block Register Definitions
DUALADC_bfPWM_LSB_FN:   equ 38h
DUALADC_bfPWM_MSB_FN:   equ 3ch
DUALADC_fPWM_LSB_CR0:   equ 3bh
DUALADC_fPWM_MSB_CR0:   equ 3fh
DUALADC_bPWM_Count_MSB: equ 3ch
DUALADC_bPWM_Count_LSB: equ 38h
DUALADC_bPWM_Period_MSB:    equ 3dh
DUALADC_bPWM_Period_LSB:    equ 39h
DUALADC_bPWM_IntTime_MSB:   equ 3eh
DUALADC_bPWM_IntTime_LSB:   equ 3ah
DUALADC_bfPWM_LSB_FN:   equ 38h
DUALADC_bfPWM_MSB_FN:   equ 3ch

; end of file DUALADC.inc

