# LIF Ensemble Processor V2 Raw Data

## 2 Neuron Ensemble Resource Utilization

### Slice Logic

|          Site Type         | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  206 |     0 |     53200 |  0.39 |
|   LUT as Logic             |  193 |     0 |     53200 |  0.36 |
|   LUT as Memory            |   13 |     0 |     17400 |  0.07 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            |  241 |     0 |    106400 |  0.23 |
|   Register as Flip Flop    |  203 |     0 |    106400 |  0.19 |
|   Register as Latch        |   38 |     0 |    106400 |  0.04 |
| F7 Muxes                   |    1 |     0 |     26600 | <0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 5 Neuron Ensemble Resource Utilization

### Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  214 |     0 |     53200 |  0.40 |
|   LUT as Logic             |  201 |     0 |     53200 |  0.38 |
|   LUT as Memory            |   13 |     0 |     17400 |  0.07 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            |  245 |     0 |    106400 |  0.23 |
|   Register as Flip Flop    |  207 |     0 |    106400 |  0.19 |
|   Register as Latch        |   38 |     0 |    106400 |  0.04 |
| F7 Muxes                   |    1 |     0 |     26600 | <0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 10 Neuron Ensemble Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  218 |     0 |     53200 |  0.41 |
|   LUT as Logic             |  205 |     0 |     53200 |  0.39 |
|   LUT as Memory            |   13 |     0 |     17400 |  0.07 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            |  249 |     0 |    106400 |  0.23 |
|   Register as Flip Flop    |  211 |     0 |    106400 |  0.20 |
|   Register as Latch        |   38 |     0 |    106400 |  0.04 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 100 Neuron Ensemble Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  374 |     0 |     53200 |  0.70 |
|   LUT as Logic             |  260 |     0 |     53200 |  0.49 |
|   LUT as Memory            |  114 |     0 |     17400 |  0.66 |
|     LUT as Distributed RAM |  110 |     0 |           |       |
|     LUT as Shift Register  |    4 |     0 |           |       |
| Slice Registers            |  265 |     0 |    106400 |  0.25 |
|   Register as Flip Flop    |  227 |     0 |    106400 |  0.21 |
|   Register as Latch        |   38 |     0 |    106400 |  0.04 |
| F7 Muxes                   |    3 |     0 |     26600 |  0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 1000 Neuron Ensemble Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 | 1582 |     0 |     53200 |  2.97 |
|   LUT as Logic             |  516 |     0 |     53200 |  0.97 |
|   LUT as Memory            | 1066 |     0 |     17400 |  6.13 |
|     LUT as Distributed RAM | 1034 |     0 |           |       |
|     LUT as Shift Register  |   32 |     0 |           |       |
| Slice Registers            |  299 |     0 |    106400 |  0.28 |
|   Register as Flip Flop    |  261 |     0 |    106400 |  0.25 |
|   Register as Latch        |   38 |     0 |    106400 |  0.04 |
| F7 Muxes                   |   99 |     0 |     26600 |  0.37 |
| F8 Muxes                   |   48 |     0 |     13300 |  0.36 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |
