{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548203002909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548203002925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 22 19:23:22 2019 " "Processing started: Tue Jan 22 19:23:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548203002925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203002925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep -c LogicalStep " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep -c LogicalStep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203002925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548203011355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/qd1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/qd1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QD1-rtl " "Found design unit 1: QD1-rtl" {  } { { "QD1/synthesis/QD1.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025193 ""} { "Info" "ISGN_ENTITY_NAME" "1 QD1 " "Found entity 1: QD1" {  } { { "QD1/synthesis/QD1.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/qd1_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/qd1_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qd1_rst_controller-rtl " "Found design unit 1: qd1_rst_controller-rtl" {  } { { "QD1/synthesis/qd1_rst_controller.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025240 ""} { "Info" "ISGN_ENTITY_NAME" "1 qd1_rst_controller " "Found entity 1: qd1_rst_controller" {  } { { "QD1/synthesis/qd1_rst_controller.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/qd1_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/qd1_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qd1_rst_controller_001-rtl " "Found design unit 1: qd1_rst_controller_001-rtl" {  } { { "QD1/synthesis/qd1_rst_controller_001.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025287 ""} { "Info" "ISGN_ENTITY_NAME" "1 qd1_rst_controller_001 " "Found entity 1: qd1_rst_controller_001" {  } { { "QD1/synthesis/qd1_rst_controller_001.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/qd1_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/qd1_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qd1_rst_controller_002-rtl " "Found design unit 1: qd1_rst_controller_002-rtl" {  } { { "QD1/synthesis/qd1_rst_controller_002.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025349 ""} { "Info" "ISGN_ENTITY_NAME" "1 qd1_rst_controller_002 " "Found entity 1: qd1_rst_controller_002" {  } { { "QD1/synthesis/qd1_rst_controller_002.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QD1/synthesis/submodules/altera_reset_controller.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QD1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "QD1/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_irq_mapper " "Found entity 1: QD1_irq_mapper" {  } { { "QD1/synthesis/submodules/QD1_irq_mapper.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_1 " "Found entity 1: QD1_mm_interconnect_1" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_1.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QD1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QD1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0 " "Found entity 1: QD1_mm_interconnect_0" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_004" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203025965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203025965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "QD1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "QD1/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "QD1/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "QD1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "QD1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QD1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026403 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QD1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_mux_002 " "Found entity 1: QD1_mm_interconnect_0_rsp_mux_002" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_002.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: QD1_mm_interconnect_0_rsp_mux_001" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_mux " "Found entity 1: QD1_mm_interconnect_0_rsp_mux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_demux_002 " "Found entity 1: QD1_mm_interconnect_0_rsp_demux_002" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux_002.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_rsp_demux " "Found entity 1: QD1_mm_interconnect_0_rsp_demux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_mux_002 " "Found entity 1: QD1_mm_interconnect_0_cmd_mux_002" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_002.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_mux " "Found entity 1: QD1_mm_interconnect_0_cmd_mux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_demux_002 " "Found entity 1: QD1_mm_interconnect_0_cmd_demux_002" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_002.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: QD1_mm_interconnect_0_cmd_demux_001" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_cmd_demux " "Found entity 1: QD1_mm_interconnect_0_cmd_demux" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203026981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203026981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027043 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027043 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027043 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027043 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "QD1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "QD1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "QD1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "QD1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "QD1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QD1/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027418 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QD1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_013_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_013_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027528 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_013 " "Found entity 2: QD1_mm_interconnect_0_router_013" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_009_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_009_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027575 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_009 " "Found entity 2: QD1_mm_interconnect_0_router_009" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_005_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_005_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027640 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_005 " "Found entity 2: QD1_mm_interconnect_0_router_005" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_003_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_003_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027671 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_003 " "Found entity 2: QD1_mm_interconnect_0_router_003" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_002_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_002_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027734 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_002 " "Found entity 2: QD1_mm_interconnect_0_router_002" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_001_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_001_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027781 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router_001 " "Found entity 2: QD1_mm_interconnect_0_router_001" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QD1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QD1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QD1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548203027828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_mm_interconnect_0_router_default_decode " "Found entity 1: QD1_mm_interconnect_0_router_default_decode" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027828 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_mm_interconnect_0_router " "Found entity 2: QD1_mm_interconnect_0_router" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QD1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203027953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203027953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QD1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file qd1/synthesis/submodules/vblox_orca/utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 utils (qd1) " "Found design unit 1: utils (qd1)" {  } { { "QD1/synthesis/submodules/vblox_orca/utils.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/utils.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028078 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 utils-body " "Found design unit 2: utils-body" {  } { { "QD1/synthesis/submodules/vblox_orca/utils.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/utils.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/constants_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file qd1/synthesis/submodules/vblox_orca/constants_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants_pkg (qd1) " "Found design unit 1: constants_pkg (qd1)" {  } { { "QD1/synthesis/submodules/vblox_orca/constants_pkg.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/constants_pkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants_pkg-body " "Found design unit 2: constants_pkg-body" {  } { { "QD1/synthesis/submodules/vblox_orca/constants_pkg.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/constants_pkg.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file qd1/synthesis/submodules/vblox_orca/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv_components (qd1) " "Found design unit 1: rv_components (qd1)" {  } { { "QD1/synthesis/submodules/vblox_orca/components.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/components.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/alu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file qd1/synthesis/submodules/vblox_orca/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_unit-rtl " "Found design unit 1: arithmetic_unit-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shifter-rtl " "Found design unit 2: shifter-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 564 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divider-rtl " "Found design unit 3: divider-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 708 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028281 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_unit " "Found entity 1: arithmetic_unit" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028281 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028281 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider " "Found entity 3: divider" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 692 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/branch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/branch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_unit-rtl " "Found design unit 1: branch_unit-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/branch_unit.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/branch_unit.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028343 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "QD1/synthesis/submodules/vblox_orca/branch_unit.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/branch_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-rtl " "Found design unit 1: decode-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/decode.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/decode.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028406 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "QD1/synthesis/submodules/vblox_orca/decode.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/decode.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-behavioural " "Found design unit 1: execute-behavioural" {  } { { "QD1/synthesis/submodules/vblox_orca/execute.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/execute.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028468 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "QD1/synthesis/submodules/vblox_orca/execute.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/execute.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_fetch-rtl " "Found design unit 1: instruction_fetch-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/instruction_fetch.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/instruction_fetch.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028547 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "QD1/synthesis/submodules/vblox_orca/instruction_fetch.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/instruction_fetch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/load_store_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/load_store_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_store_unit-rtl " "Found design unit 1: load_store_unit-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/load_store_unit.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/load_store_unit.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028609 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_store_unit " "Found entity 1: load_store_unit" {  } { { "QD1/synthesis/submodules/vblox_orca/load_store_unit.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/load_store_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/register_file.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/register_file.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028656 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "QD1/synthesis/submodules/vblox_orca/register_file.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/register_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/orca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/orca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orca-rtl " "Found design unit 1: orca-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/orca.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/orca.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028703 ""} { "Info" "ISGN_ENTITY_NAME" "1 orca " "Found entity 1: orca" {  } { { "QD1/synthesis/submodules/vblox_orca/orca.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/orca.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/orca_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/orca_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orca_core-rtl " "Found design unit 1: orca_core-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/orca_core.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/orca_core.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028750 ""} { "Info" "ISGN_ENTITY_NAME" "1 orca_core " "Found entity 1: orca_core" {  } { { "QD1/synthesis/submodules/vblox_orca/orca_core.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/orca_core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/sys_call.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/sys_call.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_call-rtl " "Found design unit 1: sys_call-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/sys_call.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/sys_call.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028812 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_call " "Found entity 1: sys_call" {  } { { "QD1/synthesis/submodules/vblox_orca/sys_call.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/sys_call.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/vcp_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/vcp_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vcp_handler-rtl " "Found design unit 1: vcp_handler-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/vcp_handler.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/vcp_handler.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028859 ""} { "Info" "ISGN_ENTITY_NAME" "1 vcp_handler " "Found entity 1: vcp_handler" {  } { { "QD1/synthesis/submodules/vblox_orca/vcp_handler.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/vcp_handler.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/a4l_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/a4l_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a4l_master-rtl " "Found design unit 1: a4l_master-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/a4l_master.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/a4l_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028937 ""} { "Info" "ISGN_ENTITY_NAME" "1 a4l_master " "Found entity 1: a4l_master" {  } { { "QD1/synthesis/submodules/vblox_orca/a4l_master.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/a4l_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/axi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/axi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_master-rtl " "Found design unit 1: axi_master-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/axi_master.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/axi_master.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028984 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi_master " "Found entity 1: axi_master" {  } { { "QD1/synthesis/submodules/vblox_orca/axi_master.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/axi_master.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203028984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203028984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/cache_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/cache_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_mux-rtl " "Found design unit 1: cache_mux-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029047 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_mux " "Found entity 1: cache_mux" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/oimm_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/oimm_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oimm_register-rtl " "Found design unit 1: oimm_register-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/oimm_register.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/oimm_register.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029093 ""} { "Info" "ISGN_ENTITY_NAME" "1 oimm_register " "Found entity 1: oimm_register" {  } { { "QD1/synthesis/submodules/vblox_orca/oimm_register.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/oimm_register.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/oimm_throttler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/oimm_throttler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oimm_throttler-rtl " "Found design unit 1: oimm_throttler-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/oimm_throttler.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/oimm_throttler.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029156 ""} { "Info" "ISGN_ENTITY_NAME" "1 oimm_throttler " "Found entity 1: oimm_throttler" {  } { { "QD1/synthesis/submodules/vblox_orca/oimm_throttler.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/oimm_throttler.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-rtl " "Found design unit 1: memory_interface-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 357 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029219 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/cache_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/cache_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_controller-rtl " "Found design unit 1: cache_controller-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_controller.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_controller.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029281 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_controller.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_controller.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-rtl " "Found design unit 1: cache-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/cache.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029328 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "QD1/synthesis/submodules/vblox_orca/cache.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/vblox_orca/bram_sdp_write_first.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/vblox_orca/bram_sdp_write_first.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_sdp_write_first-rtl " "Found design unit 1: bram_sdp_write_first-rtl" {  } { { "QD1/synthesis/submodules/vblox_orca/bram_sdp_write_first.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/bram_sdp_write_first.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029406 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_sdp_write_first " "Found entity 1: bram_sdp_write_first" {  } { { "QD1/synthesis/submodules/vblox_orca/bram_sdp_write_first.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/bram_sdp_write_first.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/orca-timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/orca-timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orca_timer-rtl " "Found design unit 1: orca_timer-rtl" {  } { { "QD1/synthesis/submodules/orca-timer.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/orca-timer.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029453 ""} { "Info" "ISGN_ENTITY_NAME" "1 orca_timer " "Found entity 1: orca_timer" {  } { { "QD1/synthesis/submodules/orca-timer.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/orca-timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_the_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_the_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_the_onchip_memory2 " "Found entity 1: QD1_the_onchip_memory2" {  } { { "QD1/synthesis/submodules/QD1_the_onchip_memory2.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "QD1/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "QD1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/memory_mapped_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/memory_mapped_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_mapped_reset-rtl " "Found design unit 1: memory_mapped_reset-rtl" {  } { { "QD1/synthesis/submodules/memory_mapped_reset.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/memory_mapped_reset.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029687 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_mapped_reset " "Found entity 1: memory_mapped_reset" {  } { { "QD1/synthesis/submodules/memory_mapped_reset.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/memory_mapped_reset.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_the_master.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_the_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_the_master " "Found entity 1: QD1_the_master" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_the_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_the_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_the_master_p2b_adapter " "Found entity 1: QD1_the_master_p2b_adapter" {  } { { "QD1/synthesis/submodules/QD1_the_master_p2b_adapter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_the_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_the_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_the_master_b2p_adapter " "Found entity 1: QD1_the_master_b2p_adapter" {  } { { "QD1/synthesis/submodules/QD1_the_master_b2p_adapter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file qd1/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "QD1/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029921 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "QD1/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029921 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "QD1/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029921 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "QD1/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029921 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "QD1/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029921 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "QD1/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029921 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "QD1/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "QD1/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203029968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203029968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "QD1/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_the_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_the_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_the_master_timing_adt " "Found entity 1: QD1_the_master_timing_adt" {  } { { "QD1/synthesis/submodules/QD1_the_master_timing_adt.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "QD1/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file qd1/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030187 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030187 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "QD1/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "QD1/synthesis/submodules/altera_jtag_streaming.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "QD1/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "QD1/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_the_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/qd1_the_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_the_jtag_uart_sim_scfifo_w " "Found entity 1: QD1_the_jtag_uart_sim_scfifo_w" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030437 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_the_jtag_uart_scfifo_w " "Found entity 2: QD1_the_jtag_uart_scfifo_w" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030437 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_the_jtag_uart_sim_scfifo_r " "Found entity 3: QD1_the_jtag_uart_sim_scfifo_r" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030437 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_the_jtag_uart_scfifo_r " "Found entity 4: QD1_the_jtag_uart_scfifo_r" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030437 ""} { "Info" "ISGN_ENTITY_NAME" "5 QD1_the_jtag_uart " "Found entity 5: QD1_the_jtag_uart" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_the_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file qd1/synthesis/submodules/qd1_the_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_the_altpll_dffpipe_l2c " "Found entity 1: QD1_the_altpll_dffpipe_l2c" {  } { { "QD1/synthesis/submodules/QD1_the_altpll.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030500 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_the_altpll_stdsync_sv6 " "Found entity 2: QD1_the_altpll_stdsync_sv6" {  } { { "QD1/synthesis/submodules/QD1_the_altpll.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030500 ""} { "Info" "ISGN_ENTITY_NAME" "3 QD1_the_altpll_altpll_6h92 " "Found entity 3: QD1_the_altpll_altpll_6h92" {  } { { "QD1/synthesis/submodules/QD1_the_altpll.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030500 ""} { "Info" "ISGN_ENTITY_NAME" "4 QD1_the_altpll " "Found entity 4: QD1_the_altpll" {  } { { "QD1/synthesis/submodules/QD1_the_altpll.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_switch_pio " "Found entity 1: QD1_switch_pio" {  } { { "QD1/synthesis/submodules/QD1_switch_pio.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_sdram_input_efifo_module " "Found entity 1: QD1_sdram_input_efifo_module" {  } { { "QD1/synthesis/submodules/QD1_sdram.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030609 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_sdram " "Found entity 2: QD1_sdram" {  } { { "QD1/synthesis/submodules/QD1_sdram.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "QD1_sdram_test_component.v(234) " "Verilog HDL warning at QD1_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "QD1/synthesis/submodules/QD1_sdram_test_component.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1548203030672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "QD1_sdram_test_component.v(235) " "Verilog HDL warning at QD1_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "QD1/synthesis/submodules/QD1_sdram_test_component.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1548203030672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_sdram_test_component_ram_module " "Found entity 1: QD1_sdram_test_component_ram_module" {  } { { "QD1/synthesis/submodules/QD1_sdram_test_component.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030672 ""} { "Info" "ISGN_ENTITY_NAME" "2 QD1_sdram_test_component " "Found entity 2: QD1_sdram_test_component" {  } { { "QD1/synthesis/submodules/QD1_sdram_test_component.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_led_pio " "Found entity 1: QD1_led_pio" {  } { { "QD1/synthesis/submodules/QD1_led_pio.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qd1/synthesis/submodules/qd1_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 QD1_button_pio " "Found entity 1: QD1_button_pio" {  } { { "QD1/synthesis/submodules/QD1_button_pio.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep-rtl " "Found design unit 1: LogicalStep-rtl" {  } { { "LogicalStep.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/LogicalStep.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030797 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep " "Found entity 1: LogicalStep" {  } { { "LogicalStep.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/LogicalStep.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203030797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203030797 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QD1_sdram.v(316) " "Verilog HDL or VHDL warning at QD1_sdram.v(316): conditional expression evaluates to a constant" {  } { { "QD1/synthesis/submodules/QD1_sdram.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1548203030859 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QD1_sdram.v(326) " "Verilog HDL or VHDL warning at QD1_sdram.v(326): conditional expression evaluates to a constant" {  } { { "QD1/synthesis/submodules/QD1_sdram.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1548203030859 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QD1_sdram.v(336) " "Verilog HDL or VHDL warning at QD1_sdram.v(336): conditional expression evaluates to a constant" {  } { { "QD1/synthesis/submodules/QD1_sdram.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1548203030859 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QD1_sdram.v(680) " "Verilog HDL or VHDL warning at QD1_sdram.v(680): conditional expression evaluates to a constant" {  } { { "QD1/synthesis/submodules/QD1_sdram.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1548203030875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep " "Elaborating entity \"LogicalStep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548203047079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1 QD1:rv " "Elaborating entity \"QD1\" for hierarchy \"QD1:rv\"" {  } { { "LogicalStep.vhd" "rv" { Text "P:/ECE-222/LogicalStep_RISCV_V3/LogicalStep.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203047329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_button_pio QD1:rv\|QD1_button_pio:button_pio " "Elaborating entity \"QD1_button_pio\" for hierarchy \"QD1:rv\|QD1_button_pio:button_pio\"" {  } { { "QD1/synthesis/QD1.vhd" "button_pio" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203047610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_led_pio QD1:rv\|QD1_led_pio:led_pio " "Elaborating entity \"QD1_led_pio\" for hierarchy \"QD1:rv\|QD1_led_pio:led_pio\"" {  } { { "QD1/synthesis/QD1.vhd" "led_pio" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203047876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_sdram QD1:rv\|QD1_sdram:sdram " "Elaborating entity \"QD1_sdram\" for hierarchy \"QD1:rv\|QD1_sdram:sdram\"" {  } { { "QD1/synthesis/QD1.vhd" "sdram" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203048157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_sdram_input_efifo_module QD1:rv\|QD1_sdram:sdram\|QD1_sdram_input_efifo_module:the_QD1_sdram_input_efifo_module " "Elaborating entity \"QD1_sdram_input_efifo_module\" for hierarchy \"QD1:rv\|QD1_sdram:sdram\|QD1_sdram_input_efifo_module:the_QD1_sdram_input_efifo_module\"" {  } { { "QD1/synthesis/submodules/QD1_sdram.v" "the_QD1_sdram_input_efifo_module" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203048439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_switch_pio QD1:rv\|QD1_switch_pio:switch_pio " "Elaborating entity \"QD1_switch_pio\" for hierarchy \"QD1:rv\|QD1_switch_pio:switch_pio\"" {  } { { "QD1/synthesis/QD1.vhd" "switch_pio" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203048642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_altpll QD1:rv\|QD1_the_altpll:the_altpll " "Elaborating entity \"QD1_the_altpll\" for hierarchy \"QD1:rv\|QD1_the_altpll:the_altpll\"" {  } { { "QD1/synthesis/QD1.vhd" "the_altpll" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203048829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_altpll_stdsync_sv6 QD1:rv\|QD1_the_altpll:the_altpll\|QD1_the_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"QD1_the_altpll_stdsync_sv6\" for hierarchy \"QD1:rv\|QD1_the_altpll:the_altpll\|QD1_the_altpll_stdsync_sv6:stdsync2\"" {  } { { "QD1/synthesis/submodules/QD1_the_altpll.v" "stdsync2" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_altpll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203049033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_altpll_dffpipe_l2c QD1:rv\|QD1_the_altpll:the_altpll\|QD1_the_altpll_stdsync_sv6:stdsync2\|QD1_the_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"QD1_the_altpll_dffpipe_l2c\" for hierarchy \"QD1:rv\|QD1_the_altpll:the_altpll\|QD1_the_altpll_stdsync_sv6:stdsync2\|QD1_the_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "QD1/synthesis/submodules/QD1_the_altpll.v" "dffpipe3" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203049189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_altpll_altpll_6h92 QD1:rv\|QD1_the_altpll:the_altpll\|QD1_the_altpll_altpll_6h92:sd1 " "Elaborating entity \"QD1_the_altpll_altpll_6h92\" for hierarchy \"QD1:rv\|QD1_the_altpll:the_altpll\|QD1_the_altpll_altpll_6h92:sd1\"" {  } { { "QD1/synthesis/submodules/QD1_the_altpll.v" "sd1" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_altpll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203049380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_jtag_uart QD1:rv\|QD1_the_jtag_uart:the_jtag_uart " "Elaborating entity \"QD1_the_jtag_uart\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\"" {  } { { "QD1/synthesis/QD1.vhd" "the_jtag_uart" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203049605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_jtag_uart_scfifo_w QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w " "Elaborating entity \"QD1_the_jtag_uart_scfifo_w\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\"" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "the_QD1_the_jtag_uart_scfifo_w" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203049840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "wfifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203050231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203050422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203050469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203050469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203050469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203050469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203050469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203050469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203050469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203050469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203050469 ""}  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203050469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203050547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203050547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203050547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203050829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203050829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203050829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203051094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203051094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203051094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203051393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203051393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203051393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203051689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203051689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203051689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203051971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203051971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_w:the_QD1_the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203051971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_jtag_uart_scfifo_r QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_r:the_QD1_the_jtag_uart_scfifo_r " "Elaborating entity \"QD1_the_jtag_uart_scfifo_r\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|QD1_the_jtag_uart_scfifo_r:the_QD1_the_jtag_uart_scfifo_r\"" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "the_QD1_the_jtag_uart_scfifo_r" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203052190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\"" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "QD1_the_jtag_uart_alt_jtag_atlantic" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203052596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\"" {  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203052768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203052768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203052768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203052768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203052768 ""}  } { { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203052768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203052799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203052986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203053018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"QD1:rv\|QD1_the_jtag_uart:the_jtag_uart\|alt_jtag_atlantic:QD1_the_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203053189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_master QD1:rv\|QD1_the_master:the_master " "Elaborating entity \"QD1_the_master\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\"" {  } { { "QD1/synthesis/QD1.vhd" "the_master" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203053189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "jtag_phy_embedded_in_jtag_master" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203053471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "QD1/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203053674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "QD1/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203053940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "QD1/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203054112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203054112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203054112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203054112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203054112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203054112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203054112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203054112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203054112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203054112 ""}  } { { "QD1/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203054112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203054112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "QD1/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203054299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203054346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203054596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "QD1/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203054768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203055050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203055227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203055227 ""}  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203055227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203055227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "QD1/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203055524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "QD1/synthesis/submodules/altera_jtag_streaming.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203055712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203055712 ""}  } { { "QD1/synthesis/submodules/altera_jtag_streaming.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203055712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "QD1/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203055712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "QD1/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203055947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203056181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "QD1/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203056416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "QD1/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203056665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "QD1/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203056853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203057088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "QD1/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203057290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_master_timing_adt QD1:rv\|QD1_the_master:the_master\|QD1_the_master_timing_adt:timing_adt " "Elaborating entity \"QD1_the_master_timing_adt\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|QD1_the_master_timing_adt:timing_adt\"" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "timing_adt" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203057495 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready QD1_the_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at QD1_the_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/QD1_the_master_timing_adt.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203057495 "|LogicalStep|QD1:rv|QD1_the_master:the_master|QD1_the_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QD1:rv\|QD1_the_master:the_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203057745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "b2p" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203057995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "p2b" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203058261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master QD1:rv\|QD1_the_master:the_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "transacto" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203058511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master QD1:rv\|QD1_the_master:the_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "QD1/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203058746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_master_b2p_adapter QD1:rv\|QD1_the_master:the_master\|QD1_the_master_b2p_adapter:b2p_adapter " "Elaborating entity \"QD1_the_master_b2p_adapter\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|QD1_the_master_b2p_adapter:b2p_adapter\"" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "b2p_adapter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203058949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel QD1_the_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at QD1_the_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/QD1_the_master_b2p_adapter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203058949 "|LogicalStep|QD1:rv|QD1_the_master:the_master|QD1_the_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 QD1_the_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at QD1_the_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "QD1/synthesis/submodules/QD1_the_master_b2p_adapter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548203058965 "|LogicalStep|QD1:rv|QD1_the_master:the_master|QD1_the_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_master_p2b_adapter QD1:rv\|QD1_the_master:the_master\|QD1_the_master_p2b_adapter:p2b_adapter " "Elaborating entity \"QD1_the_master_p2b_adapter\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|QD1_the_master_p2b_adapter:p2b_adapter\"" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "p2b_adapter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203059201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QD1:rv\|QD1_the_master:the_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_reset_controller:rst_controller\"" {  } { { "QD1/synthesis/submodules/QD1_the_master.v" "rst_controller" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203059435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QD1:rv\|QD1_the_master:the_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QD1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203059701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QD1:rv\|QD1_the_master:the_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QD1:rv\|QD1_the_master:the_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "QD1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203059935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mapped_reset QD1:rv\|memory_mapped_reset:the_memory_mapped_reset " "Elaborating entity \"memory_mapped_reset\" for hierarchy \"QD1:rv\|memory_mapped_reset:the_memory_mapped_reset\"" {  } { { "QD1/synthesis/QD1.vhd" "the_memory_mapped_reset" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203060138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\"" {  } { { "QD1/synthesis/QD1.vhd" "the_mm_clock_crossing_bridge" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203060388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)" {  } { { "QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548203060388 "|LogicalStep|QD1:rv|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)" {  } { { "QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548203060388 "|LogicalStep|QD1:rv|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203060623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "QD1/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203060873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "QD1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203061128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203061315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_the_onchip_memory2 QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2 " "Elaborating entity \"QD1_the_onchip_memory2\" for hierarchy \"QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2\"" {  } { { "QD1/synthesis/QD1.vhd" "the_onchip_memory2" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203061492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "QD1/synthesis/submodules/QD1_the_onchip_memory2.v" "the_altsyncram" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_onchip_memory2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203061759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "QD1/synthesis/submodules/QD1_the_onchip_memory2.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_onchip_memory2.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203061948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file software/mem.hex " "Parameter \"init_file\" = \"software/mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203061948 ""}  } { { "QD1/synthesis/submodules/QD1_the_onchip_memory2.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_onchip_memory2.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203061948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4l12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l12 " "Found entity 1: altsyncram_4l12" {  } { { "db/altsyncram_4l12.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/altsyncram_4l12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203062042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203062042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4l12 QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4l12:auto_generated " "Elaborating entity \"altsyncram_4l12\" for hierarchy \"QD1:rv\|QD1_the_onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4l12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203062042 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 17 P:/ECE-222/LogicalStep_RISCV_V3/software/mem.hex " "Memory depth (8192) in the design file differs from memory depth (17) in the Memory Initialization File \"P:/ECE-222/LogicalStep_RISCV_V3/software/mem.hex\" -- setting initial value for remaining addresses to 0" {  } { { "QD1/synthesis/submodules/QD1_the_onchip_memory2.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_onchip_memory2.v" 98 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1548203062121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orca_timer QD1:rv\|orca_timer:the_orca_timer " "Elaborating entity \"orca_timer\" for hierarchy \"QD1:rv\|orca_timer:the_orca_timer\"" {  } { { "QD1/synthesis/QD1.vhd" "the_orca_timer" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203063075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orca QD1:rv\|orca:the_vectorblox_orca " "Elaborating entity \"orca\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\"" {  } { { "QD1/synthesis/QD1.vhd" "the_vectorblox_orca" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203063341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orca_core QD1:rv\|orca:the_vectorblox_orca\|orca_core:core " "Elaborating entity \"orca_core\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\"" {  } { { "QD1/synthesis/submodules/vblox_orca/orca.vhd" "core" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/orca.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203063685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I " "Elaborating entity \"instruction_fetch\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\"" {  } { { "QD1/synthesis/submodules/vblox_orca/orca_core.vhd" "I" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/orca_core.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203063966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D " "Elaborating entity \"decode\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\"" {  } { { "QD1/synthesis/submodules/vblox_orca/orca_core.vhd" "D" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/orca_core.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203064216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "from_stage1_incomplete_instruction decode.vhd(96) " "Verilog HDL or VHDL warning at decode.vhd(96): object \"from_stage1_incomplete_instruction\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/decode.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/decode.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203064216 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|orca_core:core|decode:D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file " "Elaborating entity \"register_file\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\"" {  } { { "QD1/synthesis/submodules/vblox_orca/decode.vhd" "the_register_file" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/decode.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203064513 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__2 " "Inferred altsyncram megafunction from the following design logic: \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203064638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1548203064638 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1548203064638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203064952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203065155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1 " "Instantiated megafunction \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203065155 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203065155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47g1 " "Found entity 1: altsyncram_47g1" {  } { { "db/altsyncram_47g1.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/altsyncram_47g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203065233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203065233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_47g1 QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_47g1:auto_generated " "Elaborating entity \"altsyncram_47g1\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|decode:D\|register_file:the_register_file\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_47g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203065248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X " "Elaborating entity \"execute\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\"" {  } { { "QD1/synthesis/submodules/vblox_orca/orca_core.vhd" "X" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/orca_core.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203065483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_unit QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu " "Elaborating entity \"arithmetic_unit\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu\"" {  } { { "QD1/synthesis/submodules/vblox_orca/execute.vhd" "alu" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/execute.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203065812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mul_enable alu.vhd(394) " "Verilog HDL or VHDL warning at alu.vhd(394): object \"mul_enable\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203065812 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|orca_core:core|execute:X|arithmetic_unit:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu\|divider:\\divide_gen:div " "Elaborating entity \"divider\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu\|divider:\\divide_gen:div\"" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "\\divide_gen:div" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203066124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|branch_unit:branch " "Elaborating entity \"branch_unit\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|branch_unit:branch\"" {  } { { "QD1/synthesis/submodules/vblox_orca/execute.vhd" "branch" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/execute.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203066343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_store_unit QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|load_store_unit:ls_unit " "Elaborating entity \"load_store_unit\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|load_store_unit:ls_unit\"" {  } { { "QD1/synthesis/submodules/vblox_orca/execute.vhd" "ls_unit" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/execute.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203066628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_call QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|sys_call:syscall " "Elaborating entity \"sys_call\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|sys_call:syscall\"" {  } { { "QD1/synthesis/submodules/vblox_orca/execute.vhd" "syscall" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/execute.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203066909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_csr_writedata sys_call.vhd(130) " "Verilog HDL or VHDL warning at sys_call.vhd(130): object \"last_csr_writedata\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/sys_call.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/sys_call.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203066909 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|orca_core:core|execute:X|sys_call:syscall"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "amr_base_write sys_call.vhd(152) " "Verilog HDL or VHDL warning at sys_call.vhd(152): object \"amr_base_write\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/sys_call.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/sys_call.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203066909 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|orca_core:core|execute:X|sys_call:syscall"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "amr_last_write sys_call.vhd(153) " "Verilog HDL or VHDL warning at sys_call.vhd(153): object \"amr_last_write\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/sys_call.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/sys_call.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203066909 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|orca_core:core|execute:X|sys_call:syscall"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "umr_base_write sys_call.vhd(154) " "Verilog HDL or VHDL warning at sys_call.vhd(154): object \"umr_base_write\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/sys_call.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/sys_call.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203066909 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|orca_core:core|execute:X|sys_call:syscall"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "umr_last_write sys_call.vhd(155) " "Verilog HDL or VHDL warning at sys_call.vhd(155): object \"umr_last_write\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/sys_call.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/sys_call.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203066909 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|orca_core:core|execute:X|sys_call:syscall"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vcp_handler QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|vcp_handler:vcp_port " "Elaborating entity \"vcp_handler\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|vcp_handler:vcp_port\"" {  } { { "QD1/synthesis/submodules/vblox_orca/execute.vhd" "vcp_port" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/execute.vhd" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203067222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vcp64_instruction vcp_handler.vhd(43) " "Verilog HDL or VHDL warning at vcp_handler.vhd(43): object \"vcp64_instruction\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/vcp_handler.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/vcp_handler.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067222 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|orca_core:core|execute:X|vcp_handler:vcp_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_interface QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface " "Elaborating entity \"memory_interface\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\"" {  } { { "QD1/synthesis/submodules/vblox_orca/orca.vhd" "the_memory_interface" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/orca.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iuc_oimm_address memory_interface.vhd(375) " "Verilog HDL or VHDL warning at memory_interface.vhd(375): object \"iuc_oimm_address\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iuc_oimm_byteenable memory_interface.vhd(376) " "Verilog HDL or VHDL warning at memory_interface.vhd(376): object \"iuc_oimm_byteenable\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iuc_oimm_requestvalid memory_interface.vhd(377) " "Verilog HDL or VHDL warning at memory_interface.vhd(377): object \"iuc_oimm_requestvalid\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iuc_oimm_readnotwrite memory_interface.vhd(378) " "Verilog HDL or VHDL warning at memory_interface.vhd(378): object \"iuc_oimm_readnotwrite\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iuc_oimm_writedata memory_interface.vhd(379) " "Verilog HDL or VHDL warning at memory_interface.vhd(379): object \"iuc_oimm_writedata\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iuc_oimm_readdata memory_interface.vhd(380) " "VHDL Signal Declaration warning at memory_interface.vhd(380): used implicit default value for signal \"iuc_oimm_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 380 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iuc_oimm_readdatavalid memory_interface.vhd(381) " "VHDL Signal Declaration warning at memory_interface.vhd(381): used implicit default value for signal \"iuc_oimm_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 381 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iuc_oimm_waitrequest memory_interface.vhd(382) " "VHDL Signal Declaration warning at memory_interface.vhd(382): used implicit default value for signal \"iuc_oimm_waitrequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 382 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "duc_oimm_address memory_interface.vhd(384) " "Verilog HDL or VHDL warning at memory_interface.vhd(384): object \"duc_oimm_address\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "duc_oimm_byteenable memory_interface.vhd(385) " "Verilog HDL or VHDL warning at memory_interface.vhd(385): object \"duc_oimm_byteenable\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "duc_oimm_requestvalid memory_interface.vhd(386) " "Verilog HDL or VHDL warning at memory_interface.vhd(386): object \"duc_oimm_requestvalid\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "duc_oimm_readnotwrite memory_interface.vhd(387) " "Verilog HDL or VHDL warning at memory_interface.vhd(387): object \"duc_oimm_readnotwrite\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "duc_oimm_writedata memory_interface.vhd(388) " "Verilog HDL or VHDL warning at memory_interface.vhd(388): object \"duc_oimm_writedata\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "duc_oimm_readdata memory_interface.vhd(389) " "VHDL Signal Declaration warning at memory_interface.vhd(389): used implicit default value for signal \"duc_oimm_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 389 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "duc_oimm_readdatavalid memory_interface.vhd(390) " "VHDL Signal Declaration warning at memory_interface.vhd(390): used implicit default value for signal \"duc_oimm_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 390 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "duc_oimm_waitrequest memory_interface.vhd(391) " "VHDL Signal Declaration warning at memory_interface.vhd(391): used implicit default value for signal \"duc_oimm_waitrequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 391 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iaux_oimm_byteenable memory_interface.vhd(394) " "Verilog HDL or VHDL warning at memory_interface.vhd(394): object \"iaux_oimm_byteenable\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iaux_oimm_writedata memory_interface.vhd(397) " "Verilog HDL or VHDL warning at memory_interface.vhd(397): object \"iaux_oimm_writedata\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icacheint_oimm_address memory_interface.vhd(411) " "Verilog HDL or VHDL warning at memory_interface.vhd(411): object \"icacheint_oimm_address\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icacheint_oimm_byteenable memory_interface.vhd(412) " "Verilog HDL or VHDL warning at memory_interface.vhd(412): object \"icacheint_oimm_byteenable\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icacheint_oimm_requestvalid memory_interface.vhd(413) " "Verilog HDL or VHDL warning at memory_interface.vhd(413): object \"icacheint_oimm_requestvalid\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067472 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icacheint_oimm_readnotwrite memory_interface.vhd(414) " "Verilog HDL or VHDL warning at memory_interface.vhd(414): object \"icacheint_oimm_readnotwrite\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icacheint_oimm_writedata memory_interface.vhd(415) " "Verilog HDL or VHDL warning at memory_interface.vhd(415): object \"icacheint_oimm_writedata\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "icacheint_oimm_readdata memory_interface.vhd(416) " "VHDL Signal Declaration warning at memory_interface.vhd(416): used implicit default value for signal \"icacheint_oimm_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 416 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "icacheint_oimm_readdatavalid memory_interface.vhd(417) " "VHDL Signal Declaration warning at memory_interface.vhd(417): used implicit default value for signal \"icacheint_oimm_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 417 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "icacheint_oimm_waitrequest memory_interface.vhd(418) " "VHDL Signal Declaration warning at memory_interface.vhd(418): used implicit default value for signal \"icacheint_oimm_waitrequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 418 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcacheint_oimm_address memory_interface.vhd(420) " "Verilog HDL or VHDL warning at memory_interface.vhd(420): object \"dcacheint_oimm_address\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcacheint_oimm_byteenable memory_interface.vhd(421) " "Verilog HDL or VHDL warning at memory_interface.vhd(421): object \"dcacheint_oimm_byteenable\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcacheint_oimm_requestvalid memory_interface.vhd(422) " "Verilog HDL or VHDL warning at memory_interface.vhd(422): object \"dcacheint_oimm_requestvalid\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcacheint_oimm_readnotwrite memory_interface.vhd(423) " "Verilog HDL or VHDL warning at memory_interface.vhd(423): object \"dcacheint_oimm_readnotwrite\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcacheint_oimm_writedata memory_interface.vhd(424) " "Verilog HDL or VHDL warning at memory_interface.vhd(424): object \"dcacheint_oimm_writedata\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dcacheint_oimm_readdata memory_interface.vhd(425) " "VHDL Signal Declaration warning at memory_interface.vhd(425): used implicit default value for signal \"dcacheint_oimm_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 425 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dcacheint_oimm_readdatavalid memory_interface.vhd(426) " "VHDL Signal Declaration warning at memory_interface.vhd(426): used implicit default value for signal \"dcacheint_oimm_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 426 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dcacheint_oimm_waitrequest memory_interface.vhd(427) " "VHDL Signal Declaration warning at memory_interface.vhd(427): used implicit default value for signal \"dcacheint_oimm_waitrequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 427 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aresetn memory_interface.vhd(429) " "Verilog HDL or VHDL warning at memory_interface.vhd(429): object \"aresetn\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067487 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_mux QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:instruction_cache_mux " "Elaborating entity \"cache_mux\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:instruction_cache_mux\"" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "instruction_cache_mux" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203067769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "amr_address_match cache_mux.vhd(122) " "Verilog HDL or VHDL warning at cache_mux.vhd(122): object \"amr_address_match\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067769 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:instruction_cache_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "umr_address_match cache_mux.vhd(125) " "Verilog HDL or VHDL warning at cache_mux.vhd(125): object \"umr_address_match\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067769 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:instruction_cache_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_uc_oimm_readdata cache_mux.vhd(137) " "Verilog HDL or VHDL warning at cache_mux.vhd(137): object \"internal_uc_oimm_readdata\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067769 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:instruction_cache_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_uc_oimm_readdatavalid cache_mux.vhd(138) " "Verilog HDL or VHDL warning at cache_mux.vhd(138): object \"internal_uc_oimm_readdatavalid\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067769 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:instruction_cache_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uc_register_idle cache_mux.vhd(140) " "Verilog HDL or VHDL warning at cache_mux.vhd(140): object \"uc_register_idle\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203067769 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:instruction_cache_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oimm_register QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:instruction_cache_mux\|oimm_register:internal_oimm_register " "Elaborating entity \"oimm_register\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:instruction_cache_mux\|oimm_register:internal_oimm_register\"" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "internal_oimm_register" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203068066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oimm_register QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:instruction_cache_mux\|oimm_register:uc_oimm_register " "Elaborating entity \"oimm_register\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:instruction_cache_mux\|oimm_register:uc_oimm_register\"" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "uc_oimm_register" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203068331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_mux QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:data_cache_mux " "Elaborating entity \"cache_mux\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:data_cache_mux\"" {  } { { "QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" "data_cache_mux" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/memory_interface.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203068535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "amr_address_match cache_mux.vhd(122) " "Verilog HDL or VHDL warning at cache_mux.vhd(122): object \"amr_address_match\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203068535 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:data_cache_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "umr_address_match cache_mux.vhd(125) " "Verilog HDL or VHDL warning at cache_mux.vhd(125): object \"umr_address_match\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203068535 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:data_cache_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_uc_oimm_readdata cache_mux.vhd(137) " "Verilog HDL or VHDL warning at cache_mux.vhd(137): object \"internal_uc_oimm_readdata\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203068535 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:data_cache_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_uc_oimm_readdatavalid cache_mux.vhd(138) " "Verilog HDL or VHDL warning at cache_mux.vhd(138): object \"internal_uc_oimm_readdatavalid\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203068535 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:data_cache_mux"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uc_register_idle cache_mux.vhd(140) " "Verilog HDL or VHDL warning at cache_mux.vhd(140): object \"uc_register_idle\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203068535 "|LogicalStep|QD1:rv|orca:the_vectorblox_orca|memory_interface:the_memory_interface|cache_mux:data_cache_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oimm_register QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:data_cache_mux\|oimm_register:uc_oimm_register " "Elaborating entity \"oimm_register\" for hierarchy \"QD1:rv\|orca:the_vectorblox_orca\|memory_interface:the_memory_interface\|cache_mux:data_cache_mux\|oimm_register:uc_oimm_register\"" {  } { { "QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" "uc_oimm_register" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/cache_mux.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203068753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"QD1_mm_interconnect_0\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "QD1/synthesis/QD1.vhd" "mm_interconnect_0" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203068973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:the_vectorblox_orca_data_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:the_vectorblox_orca_data_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_vectorblox_orca_data_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203069613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:the_mm_clock_crossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:the_mm_clock_crossing_bridge_m0_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_mm_clock_crossing_bridge_m0_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203069848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_mm_clock_crossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_mm_clock_crossing_bridge_s0_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_mm_clock_crossing_bridge_s0_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203070025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_onchip_memory2_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_onchip_memory2_s2_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_onchip_memory2_s2_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203070244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_jtag_uart_avalon_jtag_slave_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203070447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_memory_mapped_reset_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_memory_mapped_reset_avalon_slave_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_memory_mapped_reset_avalon_slave_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203070634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:the_altpll_pll_slave_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_altpll_pll_slave_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203070822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "sdram_s1_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203070994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "led_pio_s1_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203071168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:the_mm_clock_crossing_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:the_mm_clock_crossing_bridge_m0_agent\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_mm_clock_crossing_bridge_m0_agent" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203071340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:the_vectorblox_orca_data_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:the_vectorblox_orca_data_agent\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_vectorblox_orca_data_agent" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203071558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:the_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:the_master_master_agent\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_master_master_agent" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203071730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_orca_timer_slave_agent" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 2026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203071904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 32 to match size of target (4)" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548203071920 "|LogicalStep|QD1:rv|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (1)" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548203071920 "|LogicalStep|QD1:rv|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (1)" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548203071920 "|LogicalStep|QD1:rv|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 32 to match size of target (4)" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548203071920 "|LogicalStep|QD1:rv|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (1)" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548203071920 "|LogicalStep|QD1:rv|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 32 to match size of target (4)" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548203071920 "|LogicalStep|QD1:rv|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203072170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203072389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:the_orca_timer_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203072623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:the_onchip_memory2_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:the_onchip_memory2_s2_agent\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_onchip_memory2_s2_agent" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203072826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:the_onchip_memory2_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:the_onchip_memory2_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QD1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203073045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_onchip_memory2_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_onchip_memory2_s2_agent_rsp_fifo\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_onchip_memory2_s2_agent_rsp_fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 2151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203073218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_onchip_memory2_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_onchip_memory2_s2_agent_rdata_fifo\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_onchip_memory2_s2_agent_rdata_fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 2192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203073405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "sdram_s1_agent" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 2774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203073593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QD1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203073765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 2815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203073968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203074233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rsp_fifo\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_mm_clock_crossing_bridge_s0_agent_rsp_fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203074452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rdata_fifo\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_mm_clock_crossing_bridge_s0_agent_rdata_fifo" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203074734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router:router " "Elaborating entity \"QD1_mm_interconnect_0_router\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router:router\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "router" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203074952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_default_decode QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router:router\|QD1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"QD1_mm_interconnect_0_router_default_decode\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router:router\|QD1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" "the_default_decode" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203075234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_001 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"QD1_mm_interconnect_0_router_001\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_001:router_001\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "router_001" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203075437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_001_default_decode QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_001:router_001\|QD1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"QD1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_001:router_001\|QD1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203075703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_002 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"QD1_mm_interconnect_0_router_002\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_002:router_002\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "router_002" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203075890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_002_default_decode QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_002:router_002\|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"QD1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_002:router_002\|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203076140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_003 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"QD1_mm_interconnect_0_router_003\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_003:router_003\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "router_003" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203076328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_003_default_decode QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_003:router_003\|QD1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"QD1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_003:router_003\|QD1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203076566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_005 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"QD1_mm_interconnect_0_router_005\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_005:router_005\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "router_005" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203076754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_005_default_decode QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_005:router_005\|QD1_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"QD1_mm_interconnect_0_router_005_default_decode\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_005:router_005\|QD1_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203076988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_009 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"QD1_mm_interconnect_0_router_009\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_009:router_009\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "router_009" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203077191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_009_default_decode QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_009:router_009\|QD1_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"QD1_mm_interconnect_0_router_009_default_decode\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_009:router_009\|QD1_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203077426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_013 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"QD1_mm_interconnect_0_router_013\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_013:router_013\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "router_013" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203077629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_router_013_default_decode QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_013:router_013\|QD1_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"QD1_mm_interconnect_0_router_013_default_decode\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_router_013:router_013\|QD1_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_013.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203077863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:the_mm_clock_crossing_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:the_mm_clock_crossing_bridge_m0_limiter\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_mm_clock_crossing_bridge_m0_limiter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203078067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:the_vectorblox_orca_data_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:the_vectorblox_orca_data_limiter\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "the_vectorblox_orca_data_limiter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203078333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203078521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "QD1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203078755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_cmd_demux QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"QD1_mm_interconnect_0_cmd_demux\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "cmd_demux" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203078958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_cmd_demux_001 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"QD1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "cmd_demux_001" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 3988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203079177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_cmd_demux_002 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"QD1_mm_interconnect_0_cmd_demux_002\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "cmd_demux_002" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203079411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_cmd_mux QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"QD1_mm_interconnect_0_cmd_mux\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "cmd_mux" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203079637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_cmd_mux_002 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"QD1_mm_interconnect_0_cmd_mux_002\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "cmd_mux_002" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203079876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203080141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QD1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203080407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_rsp_demux QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"QD1_mm_interconnect_0_rsp_demux\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "rsp_demux" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203080610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_rsp_demux_002 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"QD1_mm_interconnect_0_rsp_demux_002\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "rsp_demux_002" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203080860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_rsp_mux QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"QD1_mm_interconnect_0_rsp_mux\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "rsp_mux" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203081111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203081408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QD1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203081612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_rsp_mux_001 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"QD1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "rsp_mux_001" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203081799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203082018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_rsp_mux_002 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"QD1_mm_interconnect_0_rsp_mux_002\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "rsp_mux_002" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203082221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203082471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203082487 "|LogicalStep|QD1:rv|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203082487 "|LogicalStep|QD1:rv|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "QD1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548203082487 "|LogicalStep|QD1:rv|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203082768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "crosser" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 4680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203083004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "QD1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203083254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_avalon_st_adapter QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QD1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "avalon_st_adapter" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 5015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203083504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203083744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_avalon_st_adapter_004 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"QD1_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0.v" 5131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203083996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|QD1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"QD1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|QD1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|QD1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203084230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_mm_interconnect_1 QD1:rv\|QD1_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"QD1_mm_interconnect_1\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_1:mm_interconnect_1\"" {  } { { "QD1/synthesis/QD1.vhd" "mm_interconnect_1" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203084480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QD1:rv\|QD1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:the_vectorblox_orca_instruction_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QD1:rv\|QD1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:the_vectorblox_orca_instruction_translator\"" {  } { { "QD1/synthesis/submodules/QD1_mm_interconnect_1.v" "the_vectorblox_orca_instruction_translator" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_mm_interconnect_1.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203084731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QD1_irq_mapper QD1:rv\|QD1_irq_mapper:irq_mapper " "Elaborating entity \"QD1_irq_mapper\" for hierarchy \"QD1:rv\|QD1_irq_mapper:irq_mapper\"" {  } { { "QD1/synthesis/QD1.vhd" "irq_mapper" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203084936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser QD1:rv\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "QD1/synthesis/QD1.vhd" "irq_synchronizer" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203085171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "QD1/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203085453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "QD1/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203085626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203085626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203085626 ""}  } { { "QD1/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203085626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203085641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"QD1:rv\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "QD1/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203085797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qd1_rst_controller QD1:rv\|qd1_rst_controller:rst_controller " "Elaborating entity \"qd1_rst_controller\" for hierarchy \"QD1:rv\|qd1_rst_controller:rst_controller\"" {  } { { "QD1/synthesis/QD1.vhd" "rst_controller" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203085813 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req qd1_rst_controller.vhd(55) " "VHDL Signal Declaration warning at qd1_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/qd1_rst_controller.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203085813 "|LogicalStep|QD1:rv|qd1_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QD1:rv\|qd1_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QD1:rv\|qd1_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "QD1/synthesis/qd1_rst_controller.vhd" "rst_controller" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203086047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qd1_rst_controller_001 QD1:rv\|qd1_rst_controller_001:rst_controller_001 " "Elaborating entity \"qd1_rst_controller_001\" for hierarchy \"QD1:rv\|qd1_rst_controller_001:rst_controller_001\"" {  } { { "QD1/synthesis/QD1.vhd" "rst_controller_001" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203086250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QD1:rv\|qd1_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QD1:rv\|qd1_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "QD1/synthesis/qd1_rst_controller_001.vhd" "rst_controller_001" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203086485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qd1_rst_controller_002 QD1:rv\|qd1_rst_controller_002:rst_controller_002 " "Elaborating entity \"qd1_rst_controller_002\" for hierarchy \"QD1:rv\|qd1_rst_controller_002:rst_controller_002\"" {  } { { "QD1/synthesis/QD1.vhd" "rst_controller_002" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/QD1.vhd" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203086705 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req qd1_rst_controller_002.vhd(55) " "VHDL Signal Declaration warning at qd1_rst_controller_002.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QD1/synthesis/qd1_rst_controller_002.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/qd1_rst_controller_002.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203086705 "|LogicalStep|QD1:rv|qd1_rst_controller_002:rst_controller_002"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1548203090869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.01.22.19:24:57 Progress: Loading sld785f5434/alt_sld_fab_wrapper_hw.tcl " "2019.01.22.19:24:57 Progress: Loading sld785f5434/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203097214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203099089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203099308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203100237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203100300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203100347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203100425 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203100440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203100440 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1548203101222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld785f5434/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld785f5434/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld785f5434/alt_sld_fab.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/ip/sld785f5434/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203102723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203102723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203102817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203102817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203102864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203102864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203102926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203102926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203103004 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203103004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203103004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/ip/sld785f5434/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203103083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203103083 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|\\btb_gen:btb_prediction_rtl_0 " "Inferred RAM node \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|\\btb_gen:btb_prediction_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1548203111435 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|\\btb_gen:btb_tag_rtl_0 " "Inferred RAM node \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|\\btb_gen:btb_tag_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1548203111435 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "QD1/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1548203111467 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1548203111467 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 68 " "Parameter WIDTH_A set to 68" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 68 " "Parameter WIDTH_B set to 68" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|\\btb_gen:btb_prediction_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|\\btb_gen:btb_prediction_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 30 " "Parameter WIDTH_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 30 " "Parameter WIDTH_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|\\btb_gen:btb_tag_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|\\btb_gen:btb_tag_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548203116858 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1548203116858 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1548203116858 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu\|Mult0\"" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "Mult0" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 450 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548203116999 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1548203116999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203117327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|QD1_the_master:the_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"QD1:rv\|QD1_the_master:the_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203117327 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203117327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/altsyncram_m4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203117436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203117436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203118061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"QD1:rv\|altera_avalon_mm_clock_crossing_bridge:the_mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 68 " "Parameter \"WIDTH_A\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 68 " "Parameter \"WIDTH_B\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118061 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203118061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7c1 " "Found entity 1: altsyncram_k7c1" {  } { { "db/altsyncram_k7c1.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/altsyncram_k7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203118328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203118328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|altsyncram:\\btb_gen:btb_prediction_rtl_0 " "Elaborated megafunction instantiation \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|altsyncram:\\btb_gen:btb_prediction_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203118734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|altsyncram:\\btb_gen:btb_prediction_rtl_0 " "Instantiated megafunction \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|altsyncram:\\btb_gen:btb_prediction_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 30 " "Parameter \"WIDTH_A\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 30 " "Parameter \"WIDTH_B\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203118734 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203118734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_anb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_anb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_anb1 " "Found entity 1: altsyncram_anb1" {  } { { "db/altsyncram_anb1.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/altsyncram_anb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203118906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203118906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|altsyncram:\\btb_gen:btb_tag_rtl_0 " "Elaborated megafunction instantiation \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|altsyncram:\\btb_gen:btb_tag_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203119297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|altsyncram:\\btb_gen:btb_tag_rtl_0 " "Instantiated megafunction \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|instruction_fetch:I\|altsyncram:\\btb_gen:btb_tag_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119297 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203119297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_knb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_knb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_knb1 " "Found entity 1: altsyncram_knb1" {  } { { "db/altsyncram_knb1.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/altsyncram_knb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203119469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203119469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203119845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"QD1:rv\|QD1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:the_mm_clock_crossing_bridge_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203119845 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203119845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_67g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_67g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_67g1 " "Found entity 1: altsyncram_67g1" {  } { { "db/altsyncram_67g1.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/altsyncram_67g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203120017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203120017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu\|lpm_mult:Mult0\"" {  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 450 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203120517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"QD1:rv\|orca:the_vectorblox_orca\|orca_core:core\|execute:X\|arithmetic_unit:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203120517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203120517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203120517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203120517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203120517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203120517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203120517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203120517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548203120517 ""}  } { { "QD1/synthesis/submodules/vblox_orca/alu.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/vblox_orca/alu.vhd" 450 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548203120517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ugs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ugs " "Found entity 1: mult_ugs" {  } { { "db/mult_ugs.tdf" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/db/mult_ugs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548203120689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203120689 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1548203123558 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "204 " "Ignored 204 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "204 " "Ignored 204 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1548203123902 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1548203123902 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QD1/synthesis/submodules/QD1_sdram.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 440 -1 0 } } { "QD1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "QD1/synthesis/submodules/QD1_sdram.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 354 -1 0 } } { "QD1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 348 -1 0 } } { "QD1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "QD1/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "QD1/synthesis/submodules/QD1_sdram.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "QD1/synthesis/submodules/QD1_the_jtag_uart.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_jtag_uart.v" 393 -1 0 } } { "QD1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "QD1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "QD1/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "QD1/synthesis/submodules/QD1_the_altpll.v" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/QD1_the_altpll.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1548203124481 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1548203124544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "LogicalStep.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/LogicalStep.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548203127436 "|LogicalStep|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char1 GND " "Pin \"seg7_char1\" is stuck at GND" {  } { { "LogicalStep.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/LogicalStep.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548203127436 "|LogicalStep|seg7_char1"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char2 GND " "Pin \"seg7_char2\" is stuck at GND" {  } { { "LogicalStep.vhd" "" { Text "P:/ECE-222/LogicalStep_RISCV_V3/LogicalStep.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548203127436 "|LogicalStep|seg7_char2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1548203127436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203128619 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "417 " "417 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548203136359 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1548203136749 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1548203136749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203138968 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/ECE-222/LogicalStep_RISCV_V3/output_files/LogicalStep.map.smsg " "Generated suppressed messages file P:/ECE-222/LogicalStep_RISCV_V3/output_files/LogicalStep.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203145032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548203149919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548203149919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8291 " "Implemented 8291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548203151717 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548203151717 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1548203151717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7939 " "Implemented 7939 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548203151717 ""} { "Info" "ICUT_CUT_TM_RAMS" "276 " "Implemented 276 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1548203151717 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1548203151717 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1548203151717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548203151717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1105 " "Peak virtual memory: 1105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548203152655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 22 19:25:52 2019 " "Processing ended: Tue Jan 22 19:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548203152655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:30 " "Elapsed time: 00:02:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548203152655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548203152655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548203152655 ""}
