

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s'
================================================================
* Date:           Wed Jul 27 22:58:26 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|    1024|    512|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1025|    512|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory            |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer_in_row_Array_V_2_0_0_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_1_0_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_0_1_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_1_1_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_0_2_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_1_2_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_0_3_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_1_3_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_0_4_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_1_4_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_0_5_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_1_5_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_0_6_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_1_6_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_0_7_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    |layer_in_row_Array_V_2_1_7_U  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_laybpm  |        0|  64|  32|    0|     6|   32|     1|          192|
    +------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                         |                                                              |        0|1024| 512|    0|    96|  512|    16|         3072|
    +------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+------+------------+-------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits |  Protocol  |                     Source Object                     |    C Type    |
+---------------+-----+------+------------+-------------------------------------------------------+--------------+
|ap_clk         |  in |     1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_rst         |  in |     1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_start       |  in |     1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_done        | out |     1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_idle        | out |     1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_ready       | out |     1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_return      | out |  2304| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|data_V_read    |  in |   256|   ap_none  |                      data_V_read                      |    scalar    |
|output_V_read  |  in |  2304|   ap_none  |                     output_V_read                     |    scalar    |
+---------------+-----+------+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%output_V_read_7 = call i2304 @_ssdm_op_Read.ap_auto.i2304(i2304 %output_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 2 'read' 'output_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_7 = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %data_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 3 'read' 'data_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:145]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i256 %data_V_read_7 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 5 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.61ns)   --->   "%DataOut_V_95 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_0_0, i64 0, i64 5), i32 %trunc_ln203, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 6 'memshiftread' 'DataOut_V_95' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%DataOut_V = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_1_0, i64 0, i64 5), i32 %DataOut_V_95, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 7 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%DataIn_V_assign_s = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %data_V_read_7, i32 32, i32 63)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 8 'partselect' 'DataIn_V_assign_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%DataOut_V_96 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_0_1, i64 0, i64 5), i32 %DataIn_V_assign_s, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 9 'memshiftread' 'DataOut_V_96' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%DataOut_V_97 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_1_1, i64 0, i64 5), i32 %DataOut_V_96, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 10 'memshiftread' 'DataOut_V_97' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%DataIn_V_assign_26 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %data_V_read_7, i32 64, i32 95)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 11 'partselect' 'DataIn_V_assign_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%DataOut_V_98 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_0_2, i64 0, i64 5), i32 %DataIn_V_assign_26, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 12 'memshiftread' 'DataOut_V_98' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%DataOut_V_99 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_1_2, i64 0, i64 5), i32 %DataOut_V_98, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 13 'memshiftread' 'DataOut_V_99' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%DataIn_V_assign_27 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %data_V_read_7, i32 96, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 14 'partselect' 'DataIn_V_assign_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%DataOut_V_100 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_0_3, i64 0, i64 5), i32 %DataIn_V_assign_27, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 15 'memshiftread' 'DataOut_V_100' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%DataOut_V_101 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_1_3, i64 0, i64 5), i32 %DataOut_V_100, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 16 'memshiftread' 'DataOut_V_101' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%DataIn_V_assign_28 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %data_V_read_7, i32 128, i32 159)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 17 'partselect' 'DataIn_V_assign_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%DataOut_V_102 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_0_4, i64 0, i64 5), i32 %DataIn_V_assign_28, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 18 'memshiftread' 'DataOut_V_102' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%DataOut_V_103 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_1_4, i64 0, i64 5), i32 %DataOut_V_102, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 19 'memshiftread' 'DataOut_V_103' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%DataIn_V_assign_29 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %data_V_read_7, i32 160, i32 191)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 20 'partselect' 'DataIn_V_assign_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%DataOut_V_104 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_0_5, i64 0, i64 5), i32 %DataIn_V_assign_29, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 21 'memshiftread' 'DataOut_V_104' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%DataOut_V_105 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_1_5, i64 0, i64 5), i32 %DataOut_V_104, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 22 'memshiftread' 'DataOut_V_105' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DataIn_V_assign_30 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %data_V_read_7, i32 192, i32 223)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 23 'partselect' 'DataIn_V_assign_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.61ns)   --->   "%DataOut_V_106 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_0_6, i64 0, i64 5), i32 %DataIn_V_assign_30, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 24 'memshiftread' 'DataOut_V_106' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%DataOut_V_107 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_1_6, i64 0, i64 5), i32 %DataOut_V_106, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 25 'memshiftread' 'DataOut_V_107' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%DataIn_V_assign_31 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %data_V_read_7, i32 224, i32 255)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 26 'partselect' 'DataIn_V_assign_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%DataOut_V_108 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_0_7, i64 0, i64 5), i32 %DataIn_V_assign_31, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 27 'memshiftread' 'DataOut_V_108' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%DataOut_V109 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @layer_in_row_Array_V_2_1_7, i64 0, i64 5), i32 %DataOut_V_108, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 28 'memshiftread' 'DataOut_V109' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 6> <ShiftMem>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i512 @_ssdm_op_PartSelect.i512.i2304.i32.i32(i2304 %output_V_read_7, i32 1792, i32 2303)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = call i512 @_ssdm_op_PartSelect.i512.i2304.i32.i32(i2304 %output_V_read_7, i32 1024, i32 1535)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = call i512 @_ssdm_op_PartSelect.i512.i2304.i32.i32(i2304 %output_V_read_7, i32 256, i32 767)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 31 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_V_write_assign = call i2304 @_ssdm_op_BitConcatenate.i2304.i256.i512.i32.i32.i32.i32.i32.i32.i32.i32.i512.i32.i32.i32.i32.i32.i32.i32.i32.i512(i256 %data_V_read_7, i512 %tmp, i32 %DataOut_V_108, i32 %DataOut_V_106, i32 %DataOut_V_104, i32 %DataOut_V_102, i32 %DataOut_V_100, i32 %DataOut_V_98, i32 %DataOut_V_96, i32 %DataOut_V_95, i512 %tmp_s, i32 %DataOut_V109, i32 %DataOut_V_107, i32 %DataOut_V_105, i32 %DataOut_V_103, i32 %DataOut_V_101, i32 %DataOut_V_99, i32 %DataOut_V_97, i32 %DataOut_V, i512 %tmp_5)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 32 'bitconcatenate' 'output_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "ret i2304 %output_V_write_assign" [firmware/nnet_utils/nnet_conv2d_stream.h:162]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_in_row_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_V_read_7       (read          ) [ 00]
data_V_read_7         (read          ) [ 00]
specpipeline_ln145    (specpipeline  ) [ 00]
trunc_ln203           (trunc         ) [ 00]
DataOut_V_95          (memshiftread  ) [ 00]
DataOut_V             (memshiftread  ) [ 00]
DataIn_V_assign_s     (partselect    ) [ 00]
DataOut_V_96          (memshiftread  ) [ 00]
DataOut_V_97          (memshiftread  ) [ 00]
DataIn_V_assign_26    (partselect    ) [ 00]
DataOut_V_98          (memshiftread  ) [ 00]
DataOut_V_99          (memshiftread  ) [ 00]
DataIn_V_assign_27    (partselect    ) [ 00]
DataOut_V_100         (memshiftread  ) [ 00]
DataOut_V_101         (memshiftread  ) [ 00]
DataIn_V_assign_28    (partselect    ) [ 00]
DataOut_V_102         (memshiftread  ) [ 00]
DataOut_V_103         (memshiftread  ) [ 00]
DataIn_V_assign_29    (partselect    ) [ 00]
DataOut_V_104         (memshiftread  ) [ 00]
DataOut_V_105         (memshiftread  ) [ 00]
DataIn_V_assign_30    (partselect    ) [ 00]
DataOut_V_106         (memshiftread  ) [ 00]
DataOut_V_107         (memshiftread  ) [ 00]
DataIn_V_assign_31    (partselect    ) [ 00]
DataOut_V_108         (memshiftread  ) [ 00]
DataOut_V109          (memshiftread  ) [ 00]
tmp                   (partselect    ) [ 00]
tmp_s                 (partselect    ) [ 00]
tmp_5                 (partselect    ) [ 00]
output_V_write_assign (bitconcatenate) [ 00]
ret_ln162             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_row_Array_V_2_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_2_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_2_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_2_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_2_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_2_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_2_0_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_2_1_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_2_0_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_2_1_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_2_0_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_2_1_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_2_0_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_2_1_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_2_0_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_2_1_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2304"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[6 x i32]P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i512.i2304.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2304.i256.i512.i32.i32.i32.i32.i32.i32.i32.i32.i512.i32.i32.i32.i32.i32.i32.i32.i32.i512"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="output_V_read_7_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2304" slack="0"/>
<pin id="134" dir="0" index="1" bw="2304" slack="0"/>
<pin id="135" dir="1" index="2" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_read_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_V_read_7_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="256" slack="0"/>
<pin id="140" dir="0" index="1" bw="256" slack="0"/>
<pin id="141" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln203_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="256" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="DataOut_V_95_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_95/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="DataOut_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="DataIn_V_assign_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="256" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="DataOut_V_96_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_96/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="DataOut_V_97_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="1" slack="0"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_97/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="DataIn_V_assign_26_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="256" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="0" index="3" bw="8" slack="0"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_26/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="DataOut_V_98_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="1" slack="0"/>
<pin id="213" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_98/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="DataOut_V_99_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="1" slack="0"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_99/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="DataIn_V_assign_27_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="256" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="8" slack="0"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_27/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="DataOut_V_100_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_100/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="DataOut_V_101_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="1" slack="0"/>
<pin id="253" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_101/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="DataIn_V_assign_28_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="256" slack="0"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="0" index="3" bw="9" slack="0"/>
<pin id="263" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_28/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="DataOut_V_102_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="0" index="3" bw="1" slack="0"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_102/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="DataOut_V_103_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="1" slack="0"/>
<pin id="283" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_103/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="DataIn_V_assign_29_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="256" slack="0"/>
<pin id="291" dir="0" index="2" bw="9" slack="0"/>
<pin id="292" dir="0" index="3" bw="9" slack="0"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_29/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="DataOut_V_104_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="0" index="3" bw="1" slack="0"/>
<pin id="303" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_104/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="DataOut_V_105_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="0" index="3" bw="1" slack="0"/>
<pin id="313" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_105/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="DataIn_V_assign_30_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="256" slack="0"/>
<pin id="321" dir="0" index="2" bw="9" slack="0"/>
<pin id="322" dir="0" index="3" bw="9" slack="0"/>
<pin id="323" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_30/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="DataOut_V_106_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="32" slack="0"/>
<pin id="332" dir="0" index="3" bw="1" slack="0"/>
<pin id="333" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_106/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="DataOut_V_107_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="0" index="3" bw="1" slack="0"/>
<pin id="343" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_107/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="DataIn_V_assign_31_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="256" slack="0"/>
<pin id="351" dir="0" index="2" bw="9" slack="0"/>
<pin id="352" dir="0" index="3" bw="9" slack="0"/>
<pin id="353" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_31/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="DataOut_V_108_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="0" index="3" bw="1" slack="0"/>
<pin id="363" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_108/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="DataOut_V109_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="0" index="3" bw="1" slack="0"/>
<pin id="373" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V109/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="512" slack="0"/>
<pin id="380" dir="0" index="1" bw="2304" slack="0"/>
<pin id="381" dir="0" index="2" bw="12" slack="0"/>
<pin id="382" dir="0" index="3" bw="13" slack="0"/>
<pin id="383" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="512" slack="0"/>
<pin id="390" dir="0" index="1" bw="2304" slack="0"/>
<pin id="391" dir="0" index="2" bw="12" slack="0"/>
<pin id="392" dir="0" index="3" bw="12" slack="0"/>
<pin id="393" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="512" slack="0"/>
<pin id="400" dir="0" index="1" bw="2304" slack="0"/>
<pin id="401" dir="0" index="2" bw="10" slack="0"/>
<pin id="402" dir="0" index="3" bw="11" slack="0"/>
<pin id="403" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="output_V_write_assign_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2304" slack="0"/>
<pin id="410" dir="0" index="1" bw="256" slack="0"/>
<pin id="411" dir="0" index="2" bw="512" slack="0"/>
<pin id="412" dir="0" index="3" bw="32" slack="0"/>
<pin id="413" dir="0" index="4" bw="32" slack="0"/>
<pin id="414" dir="0" index="5" bw="32" slack="0"/>
<pin id="415" dir="0" index="6" bw="32" slack="0"/>
<pin id="416" dir="0" index="7" bw="32" slack="0"/>
<pin id="417" dir="0" index="8" bw="32" slack="0"/>
<pin id="418" dir="0" index="9" bw="32" slack="0"/>
<pin id="419" dir="0" index="10" bw="32" slack="0"/>
<pin id="420" dir="0" index="11" bw="512" slack="0"/>
<pin id="421" dir="0" index="12" bw="32" slack="0"/>
<pin id="422" dir="0" index="13" bw="32" slack="0"/>
<pin id="423" dir="0" index="14" bw="32" slack="0"/>
<pin id="424" dir="0" index="15" bw="32" slack="0"/>
<pin id="425" dir="0" index="16" bw="32" slack="0"/>
<pin id="426" dir="0" index="17" bw="32" slack="0"/>
<pin id="427" dir="0" index="18" bw="32" slack="0"/>
<pin id="428" dir="0" index="19" bw="32" slack="0"/>
<pin id="429" dir="0" index="20" bw="512" slack="0"/>
<pin id="430" dir="1" index="21" bw="2304" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_V_write_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="148" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="138" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="64" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="168" pin="4"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="178" pin="4"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="138" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="72" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="198" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="208" pin="4"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="138" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="78" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="80" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="228" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="82" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="238" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="138" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="84" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="86" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="88" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="258" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="90" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="268" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="138" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="92" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="94" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="96" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="288" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="98" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="298" pin="4"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="138" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="100" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="102" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="104" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="318" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="106" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="328" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="138" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="108" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="110" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="112" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="348" pin="4"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="114" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="358" pin="4"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="54" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="384"><net_src comp="116" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="132" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="118" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="120" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="394"><net_src comp="116" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="132" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="122" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="124" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="116" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="132" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="126" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="128" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="431"><net_src comp="130" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="432"><net_src comp="138" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="433"><net_src comp="378" pin="4"/><net_sink comp="408" pin=2"/></net>

<net id="434"><net_src comp="358" pin="4"/><net_sink comp="408" pin=3"/></net>

<net id="435"><net_src comp="328" pin="4"/><net_sink comp="408" pin=4"/></net>

<net id="436"><net_src comp="298" pin="4"/><net_sink comp="408" pin=5"/></net>

<net id="437"><net_src comp="268" pin="4"/><net_sink comp="408" pin=6"/></net>

<net id="438"><net_src comp="238" pin="4"/><net_sink comp="408" pin=7"/></net>

<net id="439"><net_src comp="208" pin="4"/><net_sink comp="408" pin=8"/></net>

<net id="440"><net_src comp="178" pin="4"/><net_sink comp="408" pin=9"/></net>

<net id="441"><net_src comp="148" pin="4"/><net_sink comp="408" pin=10"/></net>

<net id="442"><net_src comp="388" pin="4"/><net_sink comp="408" pin=11"/></net>

<net id="443"><net_src comp="368" pin="4"/><net_sink comp="408" pin=12"/></net>

<net id="444"><net_src comp="338" pin="4"/><net_sink comp="408" pin=13"/></net>

<net id="445"><net_src comp="308" pin="4"/><net_sink comp="408" pin=14"/></net>

<net id="446"><net_src comp="278" pin="4"/><net_sink comp="408" pin=15"/></net>

<net id="447"><net_src comp="248" pin="4"/><net_sink comp="408" pin=16"/></net>

<net id="448"><net_src comp="218" pin="4"/><net_sink comp="408" pin=17"/></net>

<net id="449"><net_src comp="188" pin="4"/><net_sink comp="408" pin=18"/></net>

<net id="450"><net_src comp="158" pin="4"/><net_sink comp="408" pin=19"/></net>

<net id="451"><net_src comp="398" pin="4"/><net_sink comp="408" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer_in_row_Array_V_2_0_0 | {}
	Port: layer_in_row_Array_V_2_1_0 | {}
	Port: layer_in_row_Array_V_2_0_1 | {}
	Port: layer_in_row_Array_V_2_1_1 | {}
	Port: layer_in_row_Array_V_2_0_2 | {}
	Port: layer_in_row_Array_V_2_1_2 | {}
	Port: layer_in_row_Array_V_2_0_3 | {}
	Port: layer_in_row_Array_V_2_1_3 | {}
	Port: layer_in_row_Array_V_2_0_4 | {}
	Port: layer_in_row_Array_V_2_1_4 | {}
	Port: layer_in_row_Array_V_2_0_5 | {}
	Port: layer_in_row_Array_V_2_1_5 | {}
	Port: layer_in_row_Array_V_2_0_6 | {}
	Port: layer_in_row_Array_V_2_1_6 | {}
	Port: layer_in_row_Array_V_2_0_7 | {}
	Port: layer_in_row_Array_V_2_1_7 | {}
 - Input state : 
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : data_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : output_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_0 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_0 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_1 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_1 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_2 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_2 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_3 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_3 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_4 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_4 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_5 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_5 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_6 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_6 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_7 | {}
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_7 | {}
  - Chain level:
	State 1
		DataOut_V_95 : 1
		DataOut_V : 2
		DataOut_V_96 : 1
		DataOut_V_97 : 2
		DataOut_V_98 : 1
		DataOut_V_99 : 2
		DataOut_V_100 : 1
		DataOut_V_101 : 2
		DataOut_V_102 : 1
		DataOut_V_103 : 2
		DataOut_V_104 : 1
		DataOut_V_105 : 2
		DataOut_V_106 : 1
		DataOut_V_107 : 2
		DataOut_V_108 : 1
		DataOut_V109 : 2
		output_V_write_assign : 3
		ret_ln162 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
|   read   |  output_V_read_7_read_fu_132 |
|          |   data_V_read_7_read_fu_138  |
|----------|------------------------------|
|   trunc  |      trunc_ln203_fu_144      |
|----------|------------------------------|
|          |      DataOut_V_95_fu_148     |
|          |       DataOut_V_fu_158       |
|          |      DataOut_V_96_fu_178     |
|          |      DataOut_V_97_fu_188     |
|          |      DataOut_V_98_fu_208     |
|          |      DataOut_V_99_fu_218     |
|          |     DataOut_V_100_fu_238     |
|memshiftread|     DataOut_V_101_fu_248     |
|          |     DataOut_V_102_fu_268     |
|          |     DataOut_V_103_fu_278     |
|          |     DataOut_V_104_fu_298     |
|          |     DataOut_V_105_fu_308     |
|          |     DataOut_V_106_fu_328     |
|          |     DataOut_V_107_fu_338     |
|          |     DataOut_V_108_fu_358     |
|          |      DataOut_V109_fu_368     |
|----------|------------------------------|
|          |   DataIn_V_assign_s_fu_168   |
|          |   DataIn_V_assign_26_fu_198  |
|          |   DataIn_V_assign_27_fu_228  |
|          |   DataIn_V_assign_28_fu_258  |
|partselect|   DataIn_V_assign_29_fu_288  |
|          |   DataIn_V_assign_30_fu_318  |
|          |   DataIn_V_assign_31_fu_348  |
|          |          tmp_fu_378          |
|          |         tmp_s_fu_388         |
|          |         tmp_5_fu_398         |
|----------|------------------------------|
|bitconcatenate| output_V_write_assign_fu_408 |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
