---
layout: page
title: Reading List
permalink: /readinglist/
---

The tentative list of papers which we are going to focus on this semester:

|    	| Fundamental Areas                                                                                                                                       	|                          	|
|----	|---------------------------------------------------------------------------------------------------------------------------------------------------------	|--------------------------	|
|    	|                                                                          **Paper**                                                                          	|           **Link**           	|
|  1 	| G.Hinton, D.Sager, M.Upton, D.Boggs, D.Carmean, A.Kyker, P.Roussel, “The Microarchitecture of the Pentium 4 Processor,” Intel Technology Journal, 2001. 	| [Click](/papers/p1.pdf)  	|
|  2 	| Dennis, Jack B. and Misunas, David P., "A preliminary architecture for a basic data-flow processor," In ISCA, 1977.                                     	| [Click](/papers/p2.pdf)  	|
|  3 	| Burks, Goldstein, von Neumann, “Preliminary discussion of the logical design of an electronic computing instrument,” 1946.                              	| [Click](/papers/p3.pdf)  	|
|  4 	| Gurd, J. R and Kirkham, C. C and Watson, I., "The Manchester prototype dataflow computer," In CACM, 1985.                                               	| [Click](/papers/p4.pdf)  	|
|  5 	| J.E. Smith and G.S. Sohi, "The Microarchitecture of Superscalar Processors," Proc. of the IEEE, 1995                                                    	| [Click](/papers/p5.pdf)  	|
|  6 	| S. McFarling, "Combining Branch Predictors" DEC WRL Technical Report" 1993                                                                              	| [Click](/papers/p6.pdf)  	|
|  7 	| B. Grayson, et al, “Evolution of the Samsung Exynos CPU Microarchitecture,” ISCA 2020.                                                                  	| [Click](/papers/p7.pdf)  	|
|  8 	| M. Flynn, “Very High-Speed Computing Systems,” Proc. of IEEE, 1966                                                                                      	| [Click](/papers/p8.pdf)  	|
|  9 	| Y.N. Patt, "Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution," IEEE Micro 2001                                          	| [Click](/papers/p9.pdf)  	|
| 10 	| G.M. Amdahl, “Validity of the single processor approach to achieving large scale computing capabilities,” AFIPS Conference, April 1967                  	| [Click](/papers/p10.pdf) 	|
| 11 	| P. Kongetira, A. Kathirgamar, and K. Olukotun, “Niagara: A 32-Way Multithreaded SPARC Processor,” Micro, 2005.                                          	| [Click](/papers/p11.pdf) 	|
| 12 	| P. Chang, E. Hao, and Y.N. Patt, “Target Prediction for Indirect Jumps,” ISCA 1997.                                                                     	| [Click](/papers/p12.pdf) 	|
{:.mbtablestyle}
