INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ProjectsVivado/TP1_ALU/TP1_ALU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ProjectsVivado/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2096] empty statement in sequential block [G:/ProjectsVivado/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ProjectsVivado/TP1_ALU/TP1_ALU.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
