<stg><name>CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3</name>


<trans_list>

<trans id="958" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten48"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln93 = store i4 0, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln95 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body4.i150

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body4.i150:0 %indvar_flatten48_load = load i11 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="indvar_flatten48_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i150:1 %icmp_ln93 = icmp_eq  i11 %indvar_flatten48_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i150:2 %add_ln93 = add i11 %indvar_flatten48_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i150:3 %br_ln93 = br i1 %icmp_ln93, void %for.inc45.i192, void %if.end.i.i.i.i195.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc45.i192:0 %y_load = load i8 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc45.i192:1 %n_load = load i4 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i192:4 %icmp_ln95 = icmp_eq  i8 %y_load, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc45.i192:5 %select_ln93 = select i1 %icmp_ln95, i8 0, i8 %y_load

]]></Node>
<StgValue><ssdm name="select_ln93"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc45.i192:6 %add_ln93_1 = add i4 %n_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i192:23 %zext_ln95_1 = zext i8 %select_ln93

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:33 %OutPadConv3_addr = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:34 %OutPadConv3_load = load i11 %OutPadConv3_addr

]]></Node>
<StgValue><ssdm name="OutPadConv3_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i192:37 %add_ln101_1 = add i8 %select_ln93, i8 1

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i192:38 %zext_ln101_1 = zext i8 %add_ln101_1

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:44 %OutPadConv3_addr_1 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:45 %OutPadConv3_load_1 = load i11 %OutPadConv3_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i192:604 %store_ln93 = store i11 %add_ln93, i11 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i192:606 %store_ln95 = store i8 %add_ln101_1, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc45.i192:7 %select_ln93_1 = select i1 %icmp_ln95, i4 %add_ln93_1, i4 %n_load

]]></Node>
<StgValue><ssdm name="select_ln93_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="4">
<![CDATA[
for.inc45.i192:9 %empty = trunc i4 %select_ln93_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc45.i192:10 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i192:11 %p_shl23_cast = zext i8 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45.i192:12 %p_shl12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="6">
<![CDATA[
for.inc45.i192:13 %p_shl24_cast = zext i6 %p_shl12

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:14 %empty_155 = add i9 %p_shl23_cast, i9 %p_shl24_cast

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i192:15 %p_cast95 = zext i9 %empty_155

]]></Node>
<StgValue><ssdm name="p_cast95"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:28 %add_ln101 = add i10 %p_cast95, i10 276

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:29 %zext_ln101 = zext i10 %add_ln101

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:30 %Weights_addr_49 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="Weights_addr_49"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:31 %Weights_load_49 = load i14 %Weights_addr_49

]]></Node>
<StgValue><ssdm name="Weights_load_49"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:34 %OutPadConv3_load = load i11 %OutPadConv3_addr

]]></Node>
<StgValue><ssdm name="OutPadConv3_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:39 %add_ln101_2 = add i10 %p_cast95, i10 277

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:40 %zext_ln101_2 = zext i10 %add_ln101_2

]]></Node>
<StgValue><ssdm name="zext_ln101_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:41 %Weights_addr_50 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_2

]]></Node>
<StgValue><ssdm name="Weights_addr_50"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:42 %Weights_load_50 = load i14 %Weights_addr_50

]]></Node>
<StgValue><ssdm name="Weights_load_50"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:45 %OutPadConv3_load_1 = load i11 %OutPadConv3_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i192:51 %add_ln101_4 = add i8 %select_ln93, i8 2

]]></Node>
<StgValue><ssdm name="add_ln101_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i192:52 %zext_ln101_3 = zext i8 %add_ln101_4

]]></Node>
<StgValue><ssdm name="zext_ln101_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:58 %OutPadConv3_addr_2 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_3

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:59 %OutPadConv3_load_2 = load i11 %OutPadConv3_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i192:65 %add_ln101_7 = add i8 %select_ln93, i8 3

]]></Node>
<StgValue><ssdm name="add_ln101_7"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i192:66 %zext_ln101_5 = zext i8 %add_ln101_7

]]></Node>
<StgValue><ssdm name="zext_ln101_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:72 %OutPadConv3_addr_3 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_5

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:73 %OutPadConv3_load_3 = load i11 %OutPadConv3_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i192:605 %store_ln93 = store i4 %select_ln93_1, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc45.i192:21 %p_shl13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %empty, i7 0

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i192:22 %zext_ln95 = zext i10 %p_shl13

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i192:26 %zext_ln95_4 = zext i8 %select_ln93

]]></Node>
<StgValue><ssdm name="zext_ln95_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:31 %Weights_load_49 = load i14 %Weights_addr_49

]]></Node>
<StgValue><ssdm name="Weights_load_49"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:32 %sext_ln101 = sext i16 %Weights_load_49

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:35 %sext_ln101_1 = sext i16 %OutPadConv3_load

]]></Node>
<StgValue><ssdm name="sext_ln101_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:36 %mul_ln101 = mul i24 %sext_ln101_1, i24 %sext_ln101

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:42 %Weights_load_50 = load i14 %Weights_addr_50

]]></Node>
<StgValue><ssdm name="Weights_load_50"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:43 %sext_ln101_2 = sext i16 %Weights_load_50

]]></Node>
<StgValue><ssdm name="sext_ln101_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:46 %sext_ln101_3 = sext i16 %OutPadConv3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln101_3"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:47 %mul_ln101_1 = mul i24 %sext_ln101_3, i24 %sext_ln101_2

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:48 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln101, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:53 %add_ln101_5 = add i10 %p_cast95, i10 278

]]></Node>
<StgValue><ssdm name="add_ln101_5"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:54 %zext_ln101_4 = zext i10 %add_ln101_5

]]></Node>
<StgValue><ssdm name="zext_ln101_4"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:55 %Weights_addr_51 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_4

]]></Node>
<StgValue><ssdm name="Weights_addr_51"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:56 %Weights_load_51 = load i14 %Weights_addr_51

]]></Node>
<StgValue><ssdm name="Weights_load_51"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:59 %OutPadConv3_load_2 = load i11 %OutPadConv3_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:67 %add_ln101_8 = add i10 %p_cast95, i10 279

]]></Node>
<StgValue><ssdm name="add_ln101_8"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:68 %zext_ln101_6 = zext i10 %add_ln101_8

]]></Node>
<StgValue><ssdm name="zext_ln101_6"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:69 %Weights_addr_52 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_6

]]></Node>
<StgValue><ssdm name="Weights_addr_52"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:70 %Weights_load_52 = load i14 %Weights_addr_52

]]></Node>
<StgValue><ssdm name="Weights_load_52"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:73 %OutPadConv3_load_3 = load i11 %OutPadConv3_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_3"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i192:79 %add_ln101_10 = add i8 %select_ln93, i8 4

]]></Node>
<StgValue><ssdm name="add_ln101_10"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i192:80 %zext_ln101_7 = zext i8 %add_ln101_10

]]></Node>
<StgValue><ssdm name="zext_ln101_7"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:86 %OutPadConv3_addr_4 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_7

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_4"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:87 %OutPadConv3_load_4 = load i11 %OutPadConv3_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_4"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:93 %add_ln101_13 = add i9 %zext_ln95_4, i9 164

]]></Node>
<StgValue><ssdm name="add_ln101_13"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:94 %zext_ln101_9 = zext i9 %add_ln101_13

]]></Node>
<StgValue><ssdm name="zext_ln101_9"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:100 %OutPadConv3_addr_5 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_9

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_5"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:101 %OutPadConv3_load_5 = load i11 %OutPadConv3_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_5"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:596 %add_ln103_3 = add i9 %p_shl23_cast, i9 %zext_ln95_4

]]></Node>
<StgValue><ssdm name="add_ln103_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="9">
<![CDATA[
for.inc45.i192:597 %zext_ln103 = zext i9 %add_ln103_3

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:598 %add_ln103_1 = add i11 %zext_ln103, i11 %zext_ln95

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="133" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:47 %mul_ln101_1 = mul i24 %sext_ln101_3, i24 %sext_ln101_2

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:56 %Weights_load_51 = load i14 %Weights_addr_51

]]></Node>
<StgValue><ssdm name="Weights_load_51"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:57 %sext_ln101_4 = sext i16 %Weights_load_51

]]></Node>
<StgValue><ssdm name="sext_ln101_4"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:60 %sext_ln101_5 = sext i16 %OutPadConv3_load_2

]]></Node>
<StgValue><ssdm name="sext_ln101_5"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:61 %mul_ln101_2 = mul i24 %sext_ln101_5, i24 %sext_ln101_4

]]></Node>
<StgValue><ssdm name="mul_ln101_2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:70 %Weights_load_52 = load i14 %Weights_addr_52

]]></Node>
<StgValue><ssdm name="Weights_load_52"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:81 %add_ln101_11 = add i10 %p_cast95, i10 280

]]></Node>
<StgValue><ssdm name="add_ln101_11"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:82 %zext_ln101_8 = zext i10 %add_ln101_11

]]></Node>
<StgValue><ssdm name="zext_ln101_8"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:83 %Weights_addr = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_8

]]></Node>
<StgValue><ssdm name="Weights_addr"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:84 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:87 %OutPadConv3_load_4 = load i11 %OutPadConv3_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:95 %add_ln101_14 = add i10 %p_cast95, i10 281

]]></Node>
<StgValue><ssdm name="add_ln101_14"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:96 %zext_ln101_10 = zext i10 %add_ln101_14

]]></Node>
<StgValue><ssdm name="zext_ln101_10"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:97 %Weights_addr_53 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_10

]]></Node>
<StgValue><ssdm name="Weights_addr_53"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:98 %Weights_load_53 = load i14 %Weights_addr_53

]]></Node>
<StgValue><ssdm name="Weights_load_53"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:101 %OutPadConv3_load_5 = load i11 %OutPadConv3_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_5"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:109 %add_ln101_16 = add i9 %zext_ln95_4, i9 165

]]></Node>
<StgValue><ssdm name="add_ln101_16"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:110 %zext_ln101_12 = zext i9 %add_ln101_16

]]></Node>
<StgValue><ssdm name="zext_ln101_12"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:116 %OutPadConv3_addr_6 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_12

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_6"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:117 %OutPadConv3_load_6 = load i11 %OutPadConv3_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_6"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:125 %add_ln101_19 = add i9 %zext_ln95_4, i9 166

]]></Node>
<StgValue><ssdm name="add_ln101_19"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:126 %zext_ln101_15 = zext i9 %add_ln101_19

]]></Node>
<StgValue><ssdm name="zext_ln101_15"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:132 %OutPadConv3_addr_7 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_15

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_7"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:133 %OutPadConv3_load_7 = load i11 %OutPadConv3_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="157" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:47 %mul_ln101_1 = mul i24 %sext_ln101_3, i24 %sext_ln101_2

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:49 %shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:50 %add_ln101_3 = add i24 %shl_ln3, i24 %mul_ln101_1

]]></Node>
<StgValue><ssdm name="add_ln101_3"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:61 %mul_ln101_2 = mul i24 %sext_ln101_5, i24 %sext_ln101_4

]]></Node>
<StgValue><ssdm name="mul_ln101_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:71 %sext_ln101_6 = sext i16 %Weights_load_52

]]></Node>
<StgValue><ssdm name="sext_ln101_6"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:74 %sext_ln101_7 = sext i16 %OutPadConv3_load_3

]]></Node>
<StgValue><ssdm name="sext_ln101_7"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:75 %mul_ln101_3 = mul i24 %sext_ln101_7, i24 %sext_ln101_6

]]></Node>
<StgValue><ssdm name="mul_ln101_3"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:84 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:98 %Weights_load_53 = load i14 %Weights_addr_53

]]></Node>
<StgValue><ssdm name="Weights_load_53"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:107 %or_ln101 = or i9 %empty_155, i9 6

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i192:108 %zext_ln101_11 = zext i9 %or_ln101

]]></Node>
<StgValue><ssdm name="zext_ln101_11"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:111 %add_ln101_17 = add i10 %zext_ln101_11, i10 276

]]></Node>
<StgValue><ssdm name="add_ln101_17"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:112 %zext_ln101_13 = zext i10 %add_ln101_17

]]></Node>
<StgValue><ssdm name="zext_ln101_13"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:113 %Weights_addr_54 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_13

]]></Node>
<StgValue><ssdm name="Weights_addr_54"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:114 %Weights_load_54 = load i14 %Weights_addr_54

]]></Node>
<StgValue><ssdm name="Weights_load_54"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:117 %OutPadConv3_load_6 = load i11 %OutPadConv3_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_6"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:123 %or_ln101_1 = or i9 %empty_155, i9 7

]]></Node>
<StgValue><ssdm name="or_ln101_1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i192:124 %zext_ln101_14 = zext i9 %or_ln101_1

]]></Node>
<StgValue><ssdm name="zext_ln101_14"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:127 %add_ln101_20 = add i10 %zext_ln101_14, i10 276

]]></Node>
<StgValue><ssdm name="add_ln101_20"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:128 %zext_ln101_16 = zext i10 %add_ln101_20

]]></Node>
<StgValue><ssdm name="zext_ln101_16"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:129 %Weights_addr_55 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_16

]]></Node>
<StgValue><ssdm name="Weights_addr_55"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:130 %Weights_load_55 = load i14 %Weights_addr_55

]]></Node>
<StgValue><ssdm name="Weights_load_55"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:133 %OutPadConv3_load_7 = load i11 %OutPadConv3_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_7"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:139 %add_ln101_22 = add i9 %zext_ln95_4, i9 167

]]></Node>
<StgValue><ssdm name="add_ln101_22"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:140 %zext_ln101_17 = zext i9 %add_ln101_22

]]></Node>
<StgValue><ssdm name="zext_ln101_17"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:146 %OutPadConv3_addr_8 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_17

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_8"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:147 %OutPadConv3_load_8 = load i11 %OutPadConv3_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_8"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:153 %add_ln101_25 = add i9 %zext_ln95_4, i9 168

]]></Node>
<StgValue><ssdm name="add_ln101_25"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:154 %zext_ln101_19 = zext i9 %add_ln101_25

]]></Node>
<StgValue><ssdm name="zext_ln101_19"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:160 %OutPadConv3_addr_9 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_19

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_9"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:161 %OutPadConv3_load_9 = load i11 %OutPadConv3_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="188" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:50 %add_ln101_3 = add i24 %shl_ln3, i24 %mul_ln101_1

]]></Node>
<StgValue><ssdm name="add_ln101_3"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:61 %mul_ln101_2 = mul i24 %sext_ln101_5, i24 %sext_ln101_4

]]></Node>
<StgValue><ssdm name="mul_ln101_2"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:62 %tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:63 %shl_ln101_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:64 %add_ln101_6 = add i24 %shl_ln101_1, i24 %mul_ln101_2

]]></Node>
<StgValue><ssdm name="add_ln101_6"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:75 %mul_ln101_3 = mul i24 %sext_ln101_7, i24 %sext_ln101_6

]]></Node>
<StgValue><ssdm name="mul_ln101_3"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:85 %sext_ln101_8 = sext i16 %Weights_load

]]></Node>
<StgValue><ssdm name="sext_ln101_8"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:88 %sext_ln101_9 = sext i16 %OutPadConv3_load_4

]]></Node>
<StgValue><ssdm name="sext_ln101_9"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:89 %mul_ln101_4 = mul i24 %sext_ln101_9, i24 %sext_ln101_8

]]></Node>
<StgValue><ssdm name="mul_ln101_4"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:114 %Weights_load_54 = load i14 %Weights_addr_54

]]></Node>
<StgValue><ssdm name="Weights_load_54"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:130 %Weights_load_55 = load i14 %Weights_addr_55

]]></Node>
<StgValue><ssdm name="Weights_load_55"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:141 %add_ln101_23 = add i10 %p_cast95, i10 284

]]></Node>
<StgValue><ssdm name="add_ln101_23"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:142 %zext_ln101_18 = zext i10 %add_ln101_23

]]></Node>
<StgValue><ssdm name="zext_ln101_18"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:143 %Weights_addr_56 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_18

]]></Node>
<StgValue><ssdm name="Weights_addr_56"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:144 %Weights_load_56 = load i14 %Weights_addr_56

]]></Node>
<StgValue><ssdm name="Weights_load_56"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:147 %OutPadConv3_load_8 = load i11 %OutPadConv3_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_8"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:155 %add_ln101_26 = add i10 %p_cast95, i10 285

]]></Node>
<StgValue><ssdm name="add_ln101_26"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:156 %zext_ln101_20 = zext i10 %add_ln101_26

]]></Node>
<StgValue><ssdm name="zext_ln101_20"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:157 %Weights_addr_57 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_20

]]></Node>
<StgValue><ssdm name="Weights_addr_57"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:158 %Weights_load_57 = load i14 %Weights_addr_57

]]></Node>
<StgValue><ssdm name="Weights_load_57"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:161 %OutPadConv3_load_9 = load i11 %OutPadConv3_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_9"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:167 %add_ln101_28 = add i9 %zext_ln95_4, i9 328

]]></Node>
<StgValue><ssdm name="add_ln101_28"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:168 %zext_ln101_21 = zext i9 %add_ln101_28

]]></Node>
<StgValue><ssdm name="zext_ln101_21"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:174 %OutPadConv3_addr_10 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_21

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_10"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:175 %OutPadConv3_load_10 = load i11 %OutPadConv3_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_10"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:181 %add_ln101_31 = add i9 %zext_ln95_4, i9 329

]]></Node>
<StgValue><ssdm name="add_ln101_31"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:182 %zext_ln101_23 = zext i9 %add_ln101_31

]]></Node>
<StgValue><ssdm name="zext_ln101_23"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:188 %OutPadConv3_addr_11 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_23

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_11"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:189 %OutPadConv3_load_11 = load i11 %OutPadConv3_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="217" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:64 %add_ln101_6 = add i24 %shl_ln101_1, i24 %mul_ln101_2

]]></Node>
<StgValue><ssdm name="add_ln101_6"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:75 %mul_ln101_3 = mul i24 %sext_ln101_7, i24 %sext_ln101_6

]]></Node>
<StgValue><ssdm name="mul_ln101_3"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:76 %tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:77 %shl_ln101_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_2"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:78 %add_ln101_9 = add i24 %shl_ln101_2, i24 %mul_ln101_3

]]></Node>
<StgValue><ssdm name="add_ln101_9"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:89 %mul_ln101_4 = mul i24 %sext_ln101_9, i24 %sext_ln101_8

]]></Node>
<StgValue><ssdm name="mul_ln101_4"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:99 %sext_ln101_10 = sext i16 %Weights_load_53

]]></Node>
<StgValue><ssdm name="sext_ln101_10"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:102 %sext_ln101_11 = sext i16 %OutPadConv3_load_5

]]></Node>
<StgValue><ssdm name="sext_ln101_11"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:103 %mul_ln101_5 = mul i24 %sext_ln101_11, i24 %sext_ln101_10

]]></Node>
<StgValue><ssdm name="mul_ln101_5"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:144 %Weights_load_56 = load i14 %Weights_addr_56

]]></Node>
<StgValue><ssdm name="Weights_load_56"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:158 %Weights_load_57 = load i14 %Weights_addr_57

]]></Node>
<StgValue><ssdm name="Weights_load_57"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:169 %add_ln101_29 = add i10 %p_cast95, i10 286

]]></Node>
<StgValue><ssdm name="add_ln101_29"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:170 %zext_ln101_22 = zext i10 %add_ln101_29

]]></Node>
<StgValue><ssdm name="zext_ln101_22"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:171 %Weights_addr_58 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_22

]]></Node>
<StgValue><ssdm name="Weights_addr_58"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:172 %Weights_load_58 = load i14 %Weights_addr_58

]]></Node>
<StgValue><ssdm name="Weights_load_58"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:175 %OutPadConv3_load_10 = load i11 %OutPadConv3_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_10"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:183 %add_ln101_32 = add i10 %p_cast95, i10 287

]]></Node>
<StgValue><ssdm name="add_ln101_32"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:184 %zext_ln101_24 = zext i10 %add_ln101_32

]]></Node>
<StgValue><ssdm name="zext_ln101_24"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:185 %Weights_addr_59 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_24

]]></Node>
<StgValue><ssdm name="Weights_addr_59"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:186 %Weights_load_59 = load i14 %Weights_addr_59

]]></Node>
<StgValue><ssdm name="Weights_load_59"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:189 %OutPadConv3_load_11 = load i11 %OutPadConv3_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_11"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:195 %add_ln101_34 = add i9 %zext_ln95_4, i9 330

]]></Node>
<StgValue><ssdm name="add_ln101_34"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:196 %zext_ln101_25 = zext i9 %add_ln101_34

]]></Node>
<StgValue><ssdm name="zext_ln101_25"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:202 %OutPadConv3_addr_12 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_25

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_12"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:203 %OutPadConv3_load_12 = load i11 %OutPadConv3_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_12"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:209 %add_ln101_37 = add i9 %zext_ln95_4, i9 331

]]></Node>
<StgValue><ssdm name="add_ln101_37"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:210 %zext_ln101_27 = zext i9 %add_ln101_37

]]></Node>
<StgValue><ssdm name="zext_ln101_27"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:216 %OutPadConv3_addr_13 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_27

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_13"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:217 %OutPadConv3_load_13 = load i11 %OutPadConv3_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="8">
<![CDATA[
for.inc45.i192:25 %zext_ln95_3 = zext i8 %select_ln93

]]></Node>
<StgValue><ssdm name="zext_ln95_3"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:78 %add_ln101_9 = add i24 %shl_ln101_2, i24 %mul_ln101_3

]]></Node>
<StgValue><ssdm name="add_ln101_9"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:89 %mul_ln101_4 = mul i24 %sext_ln101_9, i24 %sext_ln101_8

]]></Node>
<StgValue><ssdm name="mul_ln101_4"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:90 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:91 %shl_ln101_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_3"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:92 %add_ln101_12 = add i24 %shl_ln101_3, i24 %mul_ln101_4

]]></Node>
<StgValue><ssdm name="add_ln101_12"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:103 %mul_ln101_5 = mul i24 %sext_ln101_11, i24 %sext_ln101_10

]]></Node>
<StgValue><ssdm name="mul_ln101_5"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:115 %sext_ln101_12 = sext i16 %Weights_load_54

]]></Node>
<StgValue><ssdm name="sext_ln101_12"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:118 %sext_ln101_13 = sext i16 %OutPadConv3_load_6

]]></Node>
<StgValue><ssdm name="sext_ln101_13"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:119 %mul_ln101_6 = mul i24 %sext_ln101_13, i24 %sext_ln101_12

]]></Node>
<StgValue><ssdm name="mul_ln101_6"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:172 %Weights_load_58 = load i14 %Weights_addr_58

]]></Node>
<StgValue><ssdm name="Weights_load_58"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:186 %Weights_load_59 = load i14 %Weights_addr_59

]]></Node>
<StgValue><ssdm name="Weights_load_59"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:197 %add_ln101_35 = add i10 %p_cast95, i10 288

]]></Node>
<StgValue><ssdm name="add_ln101_35"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:198 %zext_ln101_26 = zext i10 %add_ln101_35

]]></Node>
<StgValue><ssdm name="zext_ln101_26"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:199 %Weights_addr_60 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_26

]]></Node>
<StgValue><ssdm name="Weights_addr_60"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:200 %Weights_load_60 = load i14 %Weights_addr_60

]]></Node>
<StgValue><ssdm name="Weights_load_60"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:203 %OutPadConv3_load_12 = load i11 %OutPadConv3_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_12"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:211 %add_ln101_38 = add i10 %p_cast95, i10 289

]]></Node>
<StgValue><ssdm name="add_ln101_38"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:212 %zext_ln101_28 = zext i10 %add_ln101_38

]]></Node>
<StgValue><ssdm name="zext_ln101_28"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:213 %Weights_addr_61 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_28

]]></Node>
<StgValue><ssdm name="Weights_addr_61"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:214 %Weights_load_61 = load i14 %Weights_addr_61

]]></Node>
<StgValue><ssdm name="Weights_load_61"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:217 %OutPadConv3_load_13 = load i11 %OutPadConv3_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_13"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:223 %add_ln101_40 = add i9 %zext_ln95_4, i9 332

]]></Node>
<StgValue><ssdm name="add_ln101_40"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i192:224 %zext_ln101_29 = zext i9 %add_ln101_40

]]></Node>
<StgValue><ssdm name="zext_ln101_29"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:230 %OutPadConv3_addr_14 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_29

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_14"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:231 %OutPadConv3_load_14 = load i11 %OutPadConv3_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_14"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:237 %add_ln101_43 = add i10 %zext_ln95_3, i10 492

]]></Node>
<StgValue><ssdm name="add_ln101_43"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:238 %zext_ln101_31 = zext i10 %add_ln101_43

]]></Node>
<StgValue><ssdm name="zext_ln101_31"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:244 %OutPadConv3_addr_15 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_31

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_15"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:245 %OutPadConv3_load_15 = load i11 %OutPadConv3_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="276" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:92 %add_ln101_12 = add i24 %shl_ln101_3, i24 %mul_ln101_4

]]></Node>
<StgValue><ssdm name="add_ln101_12"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:103 %mul_ln101_5 = mul i24 %sext_ln101_11, i24 %sext_ln101_10

]]></Node>
<StgValue><ssdm name="mul_ln101_5"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:104 %tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:105 %shl_ln101_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_4"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:106 %add_ln101_15 = add i24 %shl_ln101_4, i24 %mul_ln101_5

]]></Node>
<StgValue><ssdm name="add_ln101_15"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:119 %mul_ln101_6 = mul i24 %sext_ln101_13, i24 %sext_ln101_12

]]></Node>
<StgValue><ssdm name="mul_ln101_6"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:131 %sext_ln101_14 = sext i16 %Weights_load_55

]]></Node>
<StgValue><ssdm name="sext_ln101_14"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:134 %sext_ln101_15 = sext i16 %OutPadConv3_load_7

]]></Node>
<StgValue><ssdm name="sext_ln101_15"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:135 %mul_ln101_7 = mul i24 %sext_ln101_15, i24 %sext_ln101_14

]]></Node>
<StgValue><ssdm name="mul_ln101_7"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:200 %Weights_load_60 = load i14 %Weights_addr_60

]]></Node>
<StgValue><ssdm name="Weights_load_60"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:214 %Weights_load_61 = load i14 %Weights_addr_61

]]></Node>
<StgValue><ssdm name="Weights_load_61"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:225 %add_ln101_41 = add i10 %p_cast95, i10 290

]]></Node>
<StgValue><ssdm name="add_ln101_41"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:226 %zext_ln101_30 = zext i10 %add_ln101_41

]]></Node>
<StgValue><ssdm name="zext_ln101_30"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:227 %Weights_addr_62 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_30

]]></Node>
<StgValue><ssdm name="Weights_addr_62"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:228 %Weights_load_62 = load i14 %Weights_addr_62

]]></Node>
<StgValue><ssdm name="Weights_load_62"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:231 %OutPadConv3_load_14 = load i11 %OutPadConv3_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_14"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:239 %add_ln101_44 = add i10 %p_cast95, i10 291

]]></Node>
<StgValue><ssdm name="add_ln101_44"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:240 %zext_ln101_32 = zext i10 %add_ln101_44

]]></Node>
<StgValue><ssdm name="zext_ln101_32"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:241 %Weights_addr_63 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_32

]]></Node>
<StgValue><ssdm name="Weights_addr_63"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:242 %Weights_load_63 = load i14 %Weights_addr_63

]]></Node>
<StgValue><ssdm name="Weights_load_63"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:245 %OutPadConv3_load_15 = load i11 %OutPadConv3_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_15"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:251 %add_ln101_46 = add i10 %zext_ln95_3, i10 493

]]></Node>
<StgValue><ssdm name="add_ln101_46"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:252 %zext_ln101_33 = zext i10 %add_ln101_46

]]></Node>
<StgValue><ssdm name="zext_ln101_33"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:258 %OutPadConv3_addr_16 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_33

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_16"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:259 %OutPadConv3_load_16 = load i11 %OutPadConv3_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_16"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:265 %add_ln101_49 = add i10 %zext_ln95_3, i10 494

]]></Node>
<StgValue><ssdm name="add_ln101_49"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:266 %zext_ln101_35 = zext i10 %add_ln101_49

]]></Node>
<StgValue><ssdm name="zext_ln101_35"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:272 %OutPadConv3_addr_17 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_35

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_17"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:273 %OutPadConv3_load_17 = load i11 %OutPadConv3_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="305" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:106 %add_ln101_15 = add i24 %shl_ln101_4, i24 %mul_ln101_5

]]></Node>
<StgValue><ssdm name="add_ln101_15"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:119 %mul_ln101_6 = mul i24 %sext_ln101_13, i24 %sext_ln101_12

]]></Node>
<StgValue><ssdm name="mul_ln101_6"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:120 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:121 %shl_ln101_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_5"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:122 %add_ln101_18 = add i24 %shl_ln101_5, i24 %mul_ln101_6

]]></Node>
<StgValue><ssdm name="add_ln101_18"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:135 %mul_ln101_7 = mul i24 %sext_ln101_15, i24 %sext_ln101_14

]]></Node>
<StgValue><ssdm name="mul_ln101_7"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:145 %sext_ln101_16 = sext i16 %Weights_load_56

]]></Node>
<StgValue><ssdm name="sext_ln101_16"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:148 %sext_ln101_17 = sext i16 %OutPadConv3_load_8

]]></Node>
<StgValue><ssdm name="sext_ln101_17"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:149 %mul_ln101_8 = mul i24 %sext_ln101_17, i24 %sext_ln101_16

]]></Node>
<StgValue><ssdm name="mul_ln101_8"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:228 %Weights_load_62 = load i14 %Weights_addr_62

]]></Node>
<StgValue><ssdm name="Weights_load_62"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:242 %Weights_load_63 = load i14 %Weights_addr_63

]]></Node>
<StgValue><ssdm name="Weights_load_63"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:253 %add_ln101_47 = add i10 %p_cast95, i10 292

]]></Node>
<StgValue><ssdm name="add_ln101_47"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:254 %zext_ln101_34 = zext i10 %add_ln101_47

]]></Node>
<StgValue><ssdm name="zext_ln101_34"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:255 %Weights_addr_64 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_34

]]></Node>
<StgValue><ssdm name="Weights_addr_64"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:256 %Weights_load_64 = load i14 %Weights_addr_64

]]></Node>
<StgValue><ssdm name="Weights_load_64"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:259 %OutPadConv3_load_16 = load i11 %OutPadConv3_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_16"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:267 %add_ln101_50 = add i10 %p_cast95, i10 293

]]></Node>
<StgValue><ssdm name="add_ln101_50"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:268 %zext_ln101_36 = zext i10 %add_ln101_50

]]></Node>
<StgValue><ssdm name="zext_ln101_36"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:269 %Weights_addr_65 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_36

]]></Node>
<StgValue><ssdm name="Weights_addr_65"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:270 %Weights_load_65 = load i14 %Weights_addr_65

]]></Node>
<StgValue><ssdm name="Weights_load_65"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:273 %OutPadConv3_load_17 = load i11 %OutPadConv3_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_17"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:279 %add_ln101_52 = add i10 %zext_ln95_3, i10 495

]]></Node>
<StgValue><ssdm name="add_ln101_52"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:280 %zext_ln101_37 = zext i10 %add_ln101_52

]]></Node>
<StgValue><ssdm name="zext_ln101_37"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:286 %OutPadConv3_addr_18 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_37

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_18"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:287 %OutPadConv3_load_18 = load i11 %OutPadConv3_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_18"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:293 %add_ln101_55 = add i10 %zext_ln95_3, i10 496

]]></Node>
<StgValue><ssdm name="add_ln101_55"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:294 %zext_ln101_39 = zext i10 %add_ln101_55

]]></Node>
<StgValue><ssdm name="zext_ln101_39"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:300 %OutPadConv3_addr_19 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_39

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_19"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:301 %OutPadConv3_load_19 = load i11 %OutPadConv3_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="334" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:122 %add_ln101_18 = add i24 %shl_ln101_5, i24 %mul_ln101_6

]]></Node>
<StgValue><ssdm name="add_ln101_18"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:135 %mul_ln101_7 = mul i24 %sext_ln101_15, i24 %sext_ln101_14

]]></Node>
<StgValue><ssdm name="mul_ln101_7"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:136 %tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:137 %shl_ln101_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_6"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:138 %add_ln101_21 = add i24 %shl_ln101_6, i24 %mul_ln101_7

]]></Node>
<StgValue><ssdm name="add_ln101_21"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:149 %mul_ln101_8 = mul i24 %sext_ln101_17, i24 %sext_ln101_16

]]></Node>
<StgValue><ssdm name="mul_ln101_8"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:159 %sext_ln101_18 = sext i16 %Weights_load_57

]]></Node>
<StgValue><ssdm name="sext_ln101_18"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:162 %sext_ln101_19 = sext i16 %OutPadConv3_load_9

]]></Node>
<StgValue><ssdm name="sext_ln101_19"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:163 %mul_ln101_9 = mul i24 %sext_ln101_19, i24 %sext_ln101_18

]]></Node>
<StgValue><ssdm name="mul_ln101_9"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:256 %Weights_load_64 = load i14 %Weights_addr_64

]]></Node>
<StgValue><ssdm name="Weights_load_64"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:270 %Weights_load_65 = load i14 %Weights_addr_65

]]></Node>
<StgValue><ssdm name="Weights_load_65"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:281 %add_ln101_53 = add i10 %p_cast95, i10 294

]]></Node>
<StgValue><ssdm name="add_ln101_53"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:282 %zext_ln101_38 = zext i10 %add_ln101_53

]]></Node>
<StgValue><ssdm name="zext_ln101_38"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:283 %Weights_addr_66 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_38

]]></Node>
<StgValue><ssdm name="Weights_addr_66"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:284 %Weights_load_66 = load i14 %Weights_addr_66

]]></Node>
<StgValue><ssdm name="Weights_load_66"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:287 %OutPadConv3_load_18 = load i11 %OutPadConv3_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_18"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:295 %add_ln101_56 = add i10 %p_cast95, i10 295

]]></Node>
<StgValue><ssdm name="add_ln101_56"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:296 %zext_ln101_40 = zext i10 %add_ln101_56

]]></Node>
<StgValue><ssdm name="zext_ln101_40"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:297 %Weights_addr_67 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_40

]]></Node>
<StgValue><ssdm name="Weights_addr_67"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:298 %Weights_load_67 = load i14 %Weights_addr_67

]]></Node>
<StgValue><ssdm name="Weights_load_67"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:301 %OutPadConv3_load_19 = load i11 %OutPadConv3_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_19"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:307 %add_ln101_58 = add i10 %zext_ln95_3, i10 656

]]></Node>
<StgValue><ssdm name="add_ln101_58"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:308 %zext_ln101_41 = zext i10 %add_ln101_58

]]></Node>
<StgValue><ssdm name="zext_ln101_41"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:314 %OutPadConv3_addr_20 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_41

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_20"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:315 %OutPadConv3_load_20 = load i11 %OutPadConv3_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_20"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:321 %add_ln101_61 = add i10 %zext_ln95_3, i10 657

]]></Node>
<StgValue><ssdm name="add_ln101_61"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:322 %zext_ln101_43 = zext i10 %add_ln101_61

]]></Node>
<StgValue><ssdm name="zext_ln101_43"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:328 %OutPadConv3_addr_21 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_43

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_21"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:329 %OutPadConv3_load_21 = load i11 %OutPadConv3_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="363" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:138 %add_ln101_21 = add i24 %shl_ln101_6, i24 %mul_ln101_7

]]></Node>
<StgValue><ssdm name="add_ln101_21"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:149 %mul_ln101_8 = mul i24 %sext_ln101_17, i24 %sext_ln101_16

]]></Node>
<StgValue><ssdm name="mul_ln101_8"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:150 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:151 %shl_ln101_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_7"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:152 %add_ln101_24 = add i24 %shl_ln101_7, i24 %mul_ln101_8

]]></Node>
<StgValue><ssdm name="add_ln101_24"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:163 %mul_ln101_9 = mul i24 %sext_ln101_19, i24 %sext_ln101_18

]]></Node>
<StgValue><ssdm name="mul_ln101_9"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:173 %sext_ln101_20 = sext i16 %Weights_load_58

]]></Node>
<StgValue><ssdm name="sext_ln101_20"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:176 %sext_ln101_21 = sext i16 %OutPadConv3_load_10

]]></Node>
<StgValue><ssdm name="sext_ln101_21"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:177 %mul_ln101_10 = mul i24 %sext_ln101_21, i24 %sext_ln101_20

]]></Node>
<StgValue><ssdm name="mul_ln101_10"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:284 %Weights_load_66 = load i14 %Weights_addr_66

]]></Node>
<StgValue><ssdm name="Weights_load_66"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:298 %Weights_load_67 = load i14 %Weights_addr_67

]]></Node>
<StgValue><ssdm name="Weights_load_67"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:309 %add_ln101_59 = add i10 %p_cast95, i10 296

]]></Node>
<StgValue><ssdm name="add_ln101_59"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:310 %zext_ln101_42 = zext i10 %add_ln101_59

]]></Node>
<StgValue><ssdm name="zext_ln101_42"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:311 %Weights_addr_68 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_42

]]></Node>
<StgValue><ssdm name="Weights_addr_68"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:312 %Weights_load_68 = load i14 %Weights_addr_68

]]></Node>
<StgValue><ssdm name="Weights_load_68"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:315 %OutPadConv3_load_20 = load i11 %OutPadConv3_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_20"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:323 %add_ln101_62 = add i10 %p_cast95, i10 297

]]></Node>
<StgValue><ssdm name="add_ln101_62"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:324 %zext_ln101_44 = zext i10 %add_ln101_62

]]></Node>
<StgValue><ssdm name="zext_ln101_44"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:325 %Weights_addr_69 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_44

]]></Node>
<StgValue><ssdm name="Weights_addr_69"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:326 %Weights_load_69 = load i14 %Weights_addr_69

]]></Node>
<StgValue><ssdm name="Weights_load_69"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:329 %OutPadConv3_load_21 = load i11 %OutPadConv3_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_21"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:335 %add_ln101_64 = add i10 %zext_ln95_3, i10 658

]]></Node>
<StgValue><ssdm name="add_ln101_64"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:336 %zext_ln101_45 = zext i10 %add_ln101_64

]]></Node>
<StgValue><ssdm name="zext_ln101_45"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:342 %OutPadConv3_addr_22 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_45

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_22"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:343 %OutPadConv3_load_22 = load i11 %OutPadConv3_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_22"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:349 %add_ln101_67 = add i10 %zext_ln95_3, i10 659

]]></Node>
<StgValue><ssdm name="add_ln101_67"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:350 %zext_ln101_47 = zext i10 %add_ln101_67

]]></Node>
<StgValue><ssdm name="zext_ln101_47"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:356 %OutPadConv3_addr_23 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_47

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_23"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:357 %OutPadConv3_load_23 = load i11 %OutPadConv3_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="392" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:152 %add_ln101_24 = add i24 %shl_ln101_7, i24 %mul_ln101_8

]]></Node>
<StgValue><ssdm name="add_ln101_24"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:163 %mul_ln101_9 = mul i24 %sext_ln101_19, i24 %sext_ln101_18

]]></Node>
<StgValue><ssdm name="mul_ln101_9"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:164 %tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:165 %shl_ln101_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_8"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:166 %add_ln101_27 = add i24 %shl_ln101_8, i24 %mul_ln101_9

]]></Node>
<StgValue><ssdm name="add_ln101_27"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:177 %mul_ln101_10 = mul i24 %sext_ln101_21, i24 %sext_ln101_20

]]></Node>
<StgValue><ssdm name="mul_ln101_10"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:187 %sext_ln101_22 = sext i16 %Weights_load_59

]]></Node>
<StgValue><ssdm name="sext_ln101_22"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:190 %sext_ln101_23 = sext i16 %OutPadConv3_load_11

]]></Node>
<StgValue><ssdm name="sext_ln101_23"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:191 %mul_ln101_11 = mul i24 %sext_ln101_23, i24 %sext_ln101_22

]]></Node>
<StgValue><ssdm name="mul_ln101_11"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:312 %Weights_load_68 = load i14 %Weights_addr_68

]]></Node>
<StgValue><ssdm name="Weights_load_68"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:326 %Weights_load_69 = load i14 %Weights_addr_69

]]></Node>
<StgValue><ssdm name="Weights_load_69"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:337 %add_ln101_65 = add i10 %p_cast95, i10 298

]]></Node>
<StgValue><ssdm name="add_ln101_65"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:338 %zext_ln101_46 = zext i10 %add_ln101_65

]]></Node>
<StgValue><ssdm name="zext_ln101_46"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:339 %Weights_addr_70 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_46

]]></Node>
<StgValue><ssdm name="Weights_addr_70"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:340 %Weights_load_70 = load i14 %Weights_addr_70

]]></Node>
<StgValue><ssdm name="Weights_load_70"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:343 %OutPadConv3_load_22 = load i11 %OutPadConv3_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_22"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:351 %add_ln101_68 = add i10 %p_cast95, i10 299

]]></Node>
<StgValue><ssdm name="add_ln101_68"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:352 %zext_ln101_48 = zext i10 %add_ln101_68

]]></Node>
<StgValue><ssdm name="zext_ln101_48"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:353 %Weights_addr_71 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_48

]]></Node>
<StgValue><ssdm name="Weights_addr_71"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:354 %Weights_load_71 = load i14 %Weights_addr_71

]]></Node>
<StgValue><ssdm name="Weights_load_71"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:357 %OutPadConv3_load_23 = load i11 %OutPadConv3_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_23"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:363 %add_ln101_70 = add i10 %zext_ln95_3, i10 660

]]></Node>
<StgValue><ssdm name="add_ln101_70"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:364 %zext_ln101_49 = zext i10 %add_ln101_70

]]></Node>
<StgValue><ssdm name="zext_ln101_49"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:370 %OutPadConv3_addr_24 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_49

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_24"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:371 %OutPadConv3_load_24 = load i11 %OutPadConv3_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_24"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:377 %add_ln101_73 = add i9 %zext_ln95_4, i9 308

]]></Node>
<StgValue><ssdm name="add_ln101_73"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i192:378 %sext_ln101_50 = sext i9 %add_ln101_73

]]></Node>
<StgValue><ssdm name="sext_ln101_50"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:379 %zext_ln101_51 = zext i10 %sext_ln101_50

]]></Node>
<StgValue><ssdm name="zext_ln101_51"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:385 %OutPadConv3_addr_25 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_51

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_25"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:386 %OutPadConv3_load_25 = load i11 %OutPadConv3_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="422" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:166 %add_ln101_27 = add i24 %shl_ln101_8, i24 %mul_ln101_9

]]></Node>
<StgValue><ssdm name="add_ln101_27"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:177 %mul_ln101_10 = mul i24 %sext_ln101_21, i24 %sext_ln101_20

]]></Node>
<StgValue><ssdm name="mul_ln101_10"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:178 %tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:179 %shl_ln101_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_57, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_9"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:180 %add_ln101_30 = add i24 %shl_ln101_9, i24 %mul_ln101_10

]]></Node>
<StgValue><ssdm name="add_ln101_30"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:191 %mul_ln101_11 = mul i24 %sext_ln101_23, i24 %sext_ln101_22

]]></Node>
<StgValue><ssdm name="mul_ln101_11"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:201 %sext_ln101_24 = sext i16 %Weights_load_60

]]></Node>
<StgValue><ssdm name="sext_ln101_24"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:204 %sext_ln101_25 = sext i16 %OutPadConv3_load_12

]]></Node>
<StgValue><ssdm name="sext_ln101_25"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:205 %mul_ln101_12 = mul i24 %sext_ln101_25, i24 %sext_ln101_24

]]></Node>
<StgValue><ssdm name="mul_ln101_12"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:340 %Weights_load_70 = load i14 %Weights_addr_70

]]></Node>
<StgValue><ssdm name="Weights_load_70"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:354 %Weights_load_71 = load i14 %Weights_addr_71

]]></Node>
<StgValue><ssdm name="Weights_load_71"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:365 %add_ln101_71 = add i10 %p_cast95, i10 300

]]></Node>
<StgValue><ssdm name="add_ln101_71"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:366 %zext_ln101_50 = zext i10 %add_ln101_71

]]></Node>
<StgValue><ssdm name="zext_ln101_50"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:367 %Weights_addr_72 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_50

]]></Node>
<StgValue><ssdm name="Weights_addr_72"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:368 %Weights_load_72 = load i14 %Weights_addr_72

]]></Node>
<StgValue><ssdm name="Weights_load_72"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:371 %OutPadConv3_load_24 = load i11 %OutPadConv3_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_24"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:380 %add_ln101_74 = add i10 %p_cast95, i10 301

]]></Node>
<StgValue><ssdm name="add_ln101_74"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:381 %zext_ln101_52 = zext i10 %add_ln101_74

]]></Node>
<StgValue><ssdm name="zext_ln101_52"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:382 %Weights_addr_73 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_52

]]></Node>
<StgValue><ssdm name="Weights_addr_73"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:383 %Weights_load_73 = load i14 %Weights_addr_73

]]></Node>
<StgValue><ssdm name="Weights_load_73"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:386 %OutPadConv3_load_25 = load i11 %OutPadConv3_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_25"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:392 %add_ln101_76 = add i9 %zext_ln95_4, i9 309

]]></Node>
<StgValue><ssdm name="add_ln101_76"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i192:393 %sext_ln101_53 = sext i9 %add_ln101_76

]]></Node>
<StgValue><ssdm name="sext_ln101_53"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:394 %zext_ln101_53 = zext i10 %sext_ln101_53

]]></Node>
<StgValue><ssdm name="zext_ln101_53"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:400 %OutPadConv3_addr_26 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_53

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_26"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:401 %OutPadConv3_load_26 = load i11 %OutPadConv3_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_26"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:407 %add_ln101_79 = add i9 %zext_ln95_4, i9 310

]]></Node>
<StgValue><ssdm name="add_ln101_79"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i192:408 %sext_ln101_56 = sext i9 %add_ln101_79

]]></Node>
<StgValue><ssdm name="sext_ln101_56"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:409 %zext_ln101_55 = zext i10 %sext_ln101_56

]]></Node>
<StgValue><ssdm name="zext_ln101_55"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:415 %OutPadConv3_addr_27 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_55

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_27"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:416 %OutPadConv3_load_27 = load i11 %OutPadConv3_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="453" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:180 %add_ln101_30 = add i24 %shl_ln101_9, i24 %mul_ln101_10

]]></Node>
<StgValue><ssdm name="add_ln101_30"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:191 %mul_ln101_11 = mul i24 %sext_ln101_23, i24 %sext_ln101_22

]]></Node>
<StgValue><ssdm name="mul_ln101_11"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:192 %tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:193 %shl_ln101_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_s"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:194 %add_ln101_33 = add i24 %shl_ln101_s, i24 %mul_ln101_11

]]></Node>
<StgValue><ssdm name="add_ln101_33"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:205 %mul_ln101_12 = mul i24 %sext_ln101_25, i24 %sext_ln101_24

]]></Node>
<StgValue><ssdm name="mul_ln101_12"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:215 %sext_ln101_26 = sext i16 %Weights_load_61

]]></Node>
<StgValue><ssdm name="sext_ln101_26"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:218 %sext_ln101_27 = sext i16 %OutPadConv3_load_13

]]></Node>
<StgValue><ssdm name="sext_ln101_27"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:219 %mul_ln101_13 = mul i24 %sext_ln101_27, i24 %sext_ln101_26

]]></Node>
<StgValue><ssdm name="mul_ln101_13"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:368 %Weights_load_72 = load i14 %Weights_addr_72

]]></Node>
<StgValue><ssdm name="Weights_load_72"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:383 %Weights_load_73 = load i14 %Weights_addr_73

]]></Node>
<StgValue><ssdm name="Weights_load_73"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:395 %add_ln101_77 = add i10 %p_cast95, i10 302

]]></Node>
<StgValue><ssdm name="add_ln101_77"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:396 %zext_ln101_54 = zext i10 %add_ln101_77

]]></Node>
<StgValue><ssdm name="zext_ln101_54"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:397 %Weights_addr_74 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_54

]]></Node>
<StgValue><ssdm name="Weights_addr_74"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:398 %Weights_load_74 = load i14 %Weights_addr_74

]]></Node>
<StgValue><ssdm name="Weights_load_74"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:401 %OutPadConv3_load_26 = load i11 %OutPadConv3_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_26"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:410 %add_ln101_80 = add i10 %p_cast95, i10 303

]]></Node>
<StgValue><ssdm name="add_ln101_80"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:411 %zext_ln101_56 = zext i10 %add_ln101_80

]]></Node>
<StgValue><ssdm name="zext_ln101_56"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:412 %Weights_addr_75 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_56

]]></Node>
<StgValue><ssdm name="Weights_addr_75"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:413 %Weights_load_75 = load i14 %Weights_addr_75

]]></Node>
<StgValue><ssdm name="Weights_load_75"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:416 %OutPadConv3_load_27 = load i11 %OutPadConv3_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_27"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:422 %add_ln101_82 = add i9 %zext_ln95_4, i9 311

]]></Node>
<StgValue><ssdm name="add_ln101_82"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i192:423 %sext_ln101_59 = sext i9 %add_ln101_82

]]></Node>
<StgValue><ssdm name="sext_ln101_59"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:424 %zext_ln101_57 = zext i10 %sext_ln101_59

]]></Node>
<StgValue><ssdm name="zext_ln101_57"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:430 %OutPadConv3_addr_28 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_57

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_28"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:431 %OutPadConv3_load_28 = load i11 %OutPadConv3_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_28"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i192:437 %add_ln101_85 = add i9 %zext_ln95_4, i9 312

]]></Node>
<StgValue><ssdm name="add_ln101_85"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i192:438 %sext_ln101_62 = sext i9 %add_ln101_85

]]></Node>
<StgValue><ssdm name="sext_ln101_62"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:439 %zext_ln101_59 = zext i10 %sext_ln101_62

]]></Node>
<StgValue><ssdm name="zext_ln101_59"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:445 %OutPadConv3_addr_29 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_59

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_29"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:446 %OutPadConv3_load_29 = load i11 %OutPadConv3_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="484" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="8">
<![CDATA[
for.inc45.i192:24 %zext_ln95_2 = zext i8 %select_ln93

]]></Node>
<StgValue><ssdm name="zext_ln95_2"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:194 %add_ln101_33 = add i24 %shl_ln101_s, i24 %mul_ln101_11

]]></Node>
<StgValue><ssdm name="add_ln101_33"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:205 %mul_ln101_12 = mul i24 %sext_ln101_25, i24 %sext_ln101_24

]]></Node>
<StgValue><ssdm name="mul_ln101_12"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:206 %tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:207 %shl_ln101_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_59, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_10"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:208 %add_ln101_36 = add i24 %shl_ln101_10, i24 %mul_ln101_12

]]></Node>
<StgValue><ssdm name="add_ln101_36"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:219 %mul_ln101_13 = mul i24 %sext_ln101_27, i24 %sext_ln101_26

]]></Node>
<StgValue><ssdm name="mul_ln101_13"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:229 %sext_ln101_28 = sext i16 %Weights_load_62

]]></Node>
<StgValue><ssdm name="sext_ln101_28"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:232 %sext_ln101_29 = sext i16 %OutPadConv3_load_14

]]></Node>
<StgValue><ssdm name="sext_ln101_29"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:233 %mul_ln101_14 = mul i24 %sext_ln101_29, i24 %sext_ln101_28

]]></Node>
<StgValue><ssdm name="mul_ln101_14"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:398 %Weights_load_74 = load i14 %Weights_addr_74

]]></Node>
<StgValue><ssdm name="Weights_load_74"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:413 %Weights_load_75 = load i14 %Weights_addr_75

]]></Node>
<StgValue><ssdm name="Weights_load_75"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:425 %add_ln101_83 = add i10 %p_cast95, i10 304

]]></Node>
<StgValue><ssdm name="add_ln101_83"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:426 %zext_ln101_58 = zext i10 %add_ln101_83

]]></Node>
<StgValue><ssdm name="zext_ln101_58"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:427 %Weights_addr_76 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_58

]]></Node>
<StgValue><ssdm name="Weights_addr_76"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:428 %Weights_load_76 = load i14 %Weights_addr_76

]]></Node>
<StgValue><ssdm name="Weights_load_76"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:431 %OutPadConv3_load_28 = load i11 %OutPadConv3_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_28"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:440 %add_ln101_86 = add i10 %p_cast95, i10 305

]]></Node>
<StgValue><ssdm name="add_ln101_86"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:441 %zext_ln101_60 = zext i10 %add_ln101_86

]]></Node>
<StgValue><ssdm name="zext_ln101_60"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:442 %Weights_addr_77 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_60

]]></Node>
<StgValue><ssdm name="Weights_addr_77"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:443 %Weights_load_77 = load i14 %Weights_addr_77

]]></Node>
<StgValue><ssdm name="Weights_load_77"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:446 %OutPadConv3_load_29 = load i11 %OutPadConv3_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_29"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:452 %add_ln101_88 = add i11 %zext_ln95_2, i11 984

]]></Node>
<StgValue><ssdm name="add_ln101_88"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:453 %zext_ln101_61 = zext i11 %add_ln101_88

]]></Node>
<StgValue><ssdm name="zext_ln101_61"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:459 %OutPadConv3_addr_30 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_61

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_30"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:460 %OutPadConv3_load_30 = load i11 %OutPadConv3_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_30"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:466 %add_ln101_91 = add i11 %zext_ln95_2, i11 985

]]></Node>
<StgValue><ssdm name="add_ln101_91"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:467 %zext_ln101_63 = zext i11 %add_ln101_91

]]></Node>
<StgValue><ssdm name="zext_ln101_63"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:473 %OutPadConv3_addr_31 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_63

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_31"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:474 %OutPadConv3_load_31 = load i11 %OutPadConv3_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="514" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:208 %add_ln101_36 = add i24 %shl_ln101_10, i24 %mul_ln101_12

]]></Node>
<StgValue><ssdm name="add_ln101_36"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:219 %mul_ln101_13 = mul i24 %sext_ln101_27, i24 %sext_ln101_26

]]></Node>
<StgValue><ssdm name="mul_ln101_13"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:220 %tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:221 %shl_ln101_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_60, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_11"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:222 %add_ln101_39 = add i24 %shl_ln101_11, i24 %mul_ln101_13

]]></Node>
<StgValue><ssdm name="add_ln101_39"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:233 %mul_ln101_14 = mul i24 %sext_ln101_29, i24 %sext_ln101_28

]]></Node>
<StgValue><ssdm name="mul_ln101_14"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:243 %sext_ln101_30 = sext i16 %Weights_load_63

]]></Node>
<StgValue><ssdm name="sext_ln101_30"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:246 %sext_ln101_31 = sext i16 %OutPadConv3_load_15

]]></Node>
<StgValue><ssdm name="sext_ln101_31"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:247 %mul_ln101_15 = mul i24 %sext_ln101_31, i24 %sext_ln101_30

]]></Node>
<StgValue><ssdm name="mul_ln101_15"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:428 %Weights_load_76 = load i14 %Weights_addr_76

]]></Node>
<StgValue><ssdm name="Weights_load_76"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:443 %Weights_load_77 = load i14 %Weights_addr_77

]]></Node>
<StgValue><ssdm name="Weights_load_77"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:454 %add_ln101_89 = add i10 %p_cast95, i10 306

]]></Node>
<StgValue><ssdm name="add_ln101_89"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:455 %zext_ln101_62 = zext i10 %add_ln101_89

]]></Node>
<StgValue><ssdm name="zext_ln101_62"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:456 %Weights_addr_78 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_62

]]></Node>
<StgValue><ssdm name="Weights_addr_78"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:457 %Weights_load_78 = load i14 %Weights_addr_78

]]></Node>
<StgValue><ssdm name="Weights_load_78"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:460 %OutPadConv3_load_30 = load i11 %OutPadConv3_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_30"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:468 %add_ln101_92 = add i10 %p_cast95, i10 307

]]></Node>
<StgValue><ssdm name="add_ln101_92"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:469 %zext_ln101_64 = zext i10 %add_ln101_92

]]></Node>
<StgValue><ssdm name="zext_ln101_64"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:470 %Weights_addr_79 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_64

]]></Node>
<StgValue><ssdm name="Weights_addr_79"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:471 %Weights_load_79 = load i14 %Weights_addr_79

]]></Node>
<StgValue><ssdm name="Weights_load_79"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:474 %OutPadConv3_load_31 = load i11 %OutPadConv3_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_31"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:480 %add_ln101_94 = add i11 %zext_ln95_2, i11 986

]]></Node>
<StgValue><ssdm name="add_ln101_94"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:481 %zext_ln101_65 = zext i11 %add_ln101_94

]]></Node>
<StgValue><ssdm name="zext_ln101_65"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:487 %OutPadConv3_addr_32 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_65

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_32"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:488 %OutPadConv3_load_32 = load i11 %OutPadConv3_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_32"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:494 %add_ln101_97 = add i11 %zext_ln95_2, i11 987

]]></Node>
<StgValue><ssdm name="add_ln101_97"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:495 %zext_ln101_67 = zext i11 %add_ln101_97

]]></Node>
<StgValue><ssdm name="zext_ln101_67"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:501 %OutPadConv3_addr_33 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_67

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_33"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:502 %OutPadConv3_load_33 = load i11 %OutPadConv3_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="543" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:222 %add_ln101_39 = add i24 %shl_ln101_11, i24 %mul_ln101_13

]]></Node>
<StgValue><ssdm name="add_ln101_39"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:233 %mul_ln101_14 = mul i24 %sext_ln101_29, i24 %sext_ln101_28

]]></Node>
<StgValue><ssdm name="mul_ln101_14"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:234 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:235 %shl_ln101_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_12"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:236 %add_ln101_42 = add i24 %shl_ln101_12, i24 %mul_ln101_14

]]></Node>
<StgValue><ssdm name="add_ln101_42"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:247 %mul_ln101_15 = mul i24 %sext_ln101_31, i24 %sext_ln101_30

]]></Node>
<StgValue><ssdm name="mul_ln101_15"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:257 %sext_ln101_32 = sext i16 %Weights_load_64

]]></Node>
<StgValue><ssdm name="sext_ln101_32"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:260 %sext_ln101_33 = sext i16 %OutPadConv3_load_16

]]></Node>
<StgValue><ssdm name="sext_ln101_33"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:261 %mul_ln101_16 = mul i24 %sext_ln101_33, i24 %sext_ln101_32

]]></Node>
<StgValue><ssdm name="mul_ln101_16"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:457 %Weights_load_78 = load i14 %Weights_addr_78

]]></Node>
<StgValue><ssdm name="Weights_load_78"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:471 %Weights_load_79 = load i14 %Weights_addr_79

]]></Node>
<StgValue><ssdm name="Weights_load_79"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:482 %add_ln101_95 = add i10 %p_cast95, i10 308

]]></Node>
<StgValue><ssdm name="add_ln101_95"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:483 %zext_ln101_66 = zext i10 %add_ln101_95

]]></Node>
<StgValue><ssdm name="zext_ln101_66"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:484 %Weights_addr_80 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_66

]]></Node>
<StgValue><ssdm name="Weights_addr_80"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:485 %Weights_load_80 = load i14 %Weights_addr_80

]]></Node>
<StgValue><ssdm name="Weights_load_80"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:488 %OutPadConv3_load_32 = load i11 %OutPadConv3_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_32"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:496 %add_ln101_98 = add i10 %p_cast95, i10 309

]]></Node>
<StgValue><ssdm name="add_ln101_98"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:497 %zext_ln101_68 = zext i10 %add_ln101_98

]]></Node>
<StgValue><ssdm name="zext_ln101_68"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:498 %Weights_addr_81 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_68

]]></Node>
<StgValue><ssdm name="Weights_addr_81"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:499 %Weights_load_81 = load i14 %Weights_addr_81

]]></Node>
<StgValue><ssdm name="Weights_load_81"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:502 %OutPadConv3_load_33 = load i11 %OutPadConv3_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_33"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:508 %add_ln101_100 = add i11 %zext_ln95_2, i11 988

]]></Node>
<StgValue><ssdm name="add_ln101_100"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:509 %zext_ln101_69 = zext i11 %add_ln101_100

]]></Node>
<StgValue><ssdm name="zext_ln101_69"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:515 %OutPadConv3_addr_34 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_69

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_34"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:516 %OutPadConv3_load_34 = load i11 %OutPadConv3_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_34"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:522 %add_ln101_103 = add i11 %zext_ln95_2, i11 1148

]]></Node>
<StgValue><ssdm name="add_ln101_103"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:523 %zext_ln101_71 = zext i11 %add_ln101_103

]]></Node>
<StgValue><ssdm name="zext_ln101_71"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:529 %OutPadConv3_addr_35 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_71

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_35"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:530 %OutPadConv3_load_35 = load i11 %OutPadConv3_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="572" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:236 %add_ln101_42 = add i24 %shl_ln101_12, i24 %mul_ln101_14

]]></Node>
<StgValue><ssdm name="add_ln101_42"/></StgValue>
</operation>

<operation id="573" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:247 %mul_ln101_15 = mul i24 %sext_ln101_31, i24 %sext_ln101_30

]]></Node>
<StgValue><ssdm name="mul_ln101_15"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:248 %tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:249 %shl_ln101_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_13"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:250 %add_ln101_45 = add i24 %shl_ln101_13, i24 %mul_ln101_15

]]></Node>
<StgValue><ssdm name="add_ln101_45"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:261 %mul_ln101_16 = mul i24 %sext_ln101_33, i24 %sext_ln101_32

]]></Node>
<StgValue><ssdm name="mul_ln101_16"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:271 %sext_ln101_34 = sext i16 %Weights_load_65

]]></Node>
<StgValue><ssdm name="sext_ln101_34"/></StgValue>
</operation>

<operation id="579" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:274 %sext_ln101_35 = sext i16 %OutPadConv3_load_17

]]></Node>
<StgValue><ssdm name="sext_ln101_35"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:275 %mul_ln101_17 = mul i24 %sext_ln101_35, i24 %sext_ln101_34

]]></Node>
<StgValue><ssdm name="mul_ln101_17"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:485 %Weights_load_80 = load i14 %Weights_addr_80

]]></Node>
<StgValue><ssdm name="Weights_load_80"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:499 %Weights_load_81 = load i14 %Weights_addr_81

]]></Node>
<StgValue><ssdm name="Weights_load_81"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:510 %add_ln101_101 = add i10 %p_cast95, i10 310

]]></Node>
<StgValue><ssdm name="add_ln101_101"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:511 %zext_ln101_70 = zext i10 %add_ln101_101

]]></Node>
<StgValue><ssdm name="zext_ln101_70"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:512 %Weights_addr_82 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_70

]]></Node>
<StgValue><ssdm name="Weights_addr_82"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:513 %Weights_load_82 = load i14 %Weights_addr_82

]]></Node>
<StgValue><ssdm name="Weights_load_82"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:516 %OutPadConv3_load_34 = load i11 %OutPadConv3_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_34"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:524 %add_ln101_104 = add i10 %p_cast95, i10 311

]]></Node>
<StgValue><ssdm name="add_ln101_104"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:525 %zext_ln101_72 = zext i10 %add_ln101_104

]]></Node>
<StgValue><ssdm name="zext_ln101_72"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:526 %Weights_addr_83 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_72

]]></Node>
<StgValue><ssdm name="Weights_addr_83"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:527 %Weights_load_83 = load i14 %Weights_addr_83

]]></Node>
<StgValue><ssdm name="Weights_load_83"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:530 %OutPadConv3_load_35 = load i11 %OutPadConv3_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_35"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:536 %add_ln101_106 = add i11 %zext_ln95_2, i11 1149

]]></Node>
<StgValue><ssdm name="add_ln101_106"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:537 %zext_ln101_73 = zext i11 %add_ln101_106

]]></Node>
<StgValue><ssdm name="zext_ln101_73"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:543 %OutPadConv3_addr_36 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_73

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_36"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:544 %OutPadConv3_load_36 = load i11 %OutPadConv3_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_36"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:550 %add_ln101_109 = add i11 %zext_ln95_2, i11 1150

]]></Node>
<StgValue><ssdm name="add_ln101_109"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:551 %zext_ln101_75 = zext i11 %add_ln101_109

]]></Node>
<StgValue><ssdm name="zext_ln101_75"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:557 %OutPadConv3_addr_37 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_75

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_37"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:558 %OutPadConv3_load_37 = load i11 %OutPadConv3_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="601" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:250 %add_ln101_45 = add i24 %shl_ln101_13, i24 %mul_ln101_15

]]></Node>
<StgValue><ssdm name="add_ln101_45"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:261 %mul_ln101_16 = mul i24 %sext_ln101_33, i24 %sext_ln101_32

]]></Node>
<StgValue><ssdm name="mul_ln101_16"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:262 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_45, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:263 %shl_ln101_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_14"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:264 %add_ln101_48 = add i24 %shl_ln101_14, i24 %mul_ln101_16

]]></Node>
<StgValue><ssdm name="add_ln101_48"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:275 %mul_ln101_17 = mul i24 %sext_ln101_35, i24 %sext_ln101_34

]]></Node>
<StgValue><ssdm name="mul_ln101_17"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:285 %sext_ln101_36 = sext i16 %Weights_load_66

]]></Node>
<StgValue><ssdm name="sext_ln101_36"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:288 %sext_ln101_37 = sext i16 %OutPadConv3_load_18

]]></Node>
<StgValue><ssdm name="sext_ln101_37"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:289 %mul_ln101_18 = mul i24 %sext_ln101_37, i24 %sext_ln101_36

]]></Node>
<StgValue><ssdm name="mul_ln101_18"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:513 %Weights_load_82 = load i14 %Weights_addr_82

]]></Node>
<StgValue><ssdm name="Weights_load_82"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:527 %Weights_load_83 = load i14 %Weights_addr_83

]]></Node>
<StgValue><ssdm name="Weights_load_83"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:538 %add_ln101_107 = add i10 %p_cast95, i10 312

]]></Node>
<StgValue><ssdm name="add_ln101_107"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:539 %zext_ln101_74 = zext i10 %add_ln101_107

]]></Node>
<StgValue><ssdm name="zext_ln101_74"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:540 %Weights_addr_84 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_74

]]></Node>
<StgValue><ssdm name="Weights_addr_84"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:541 %Weights_load_84 = load i14 %Weights_addr_84

]]></Node>
<StgValue><ssdm name="Weights_load_84"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:544 %OutPadConv3_load_36 = load i11 %OutPadConv3_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_36"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:552 %add_ln101_110 = add i10 %p_cast95, i10 313

]]></Node>
<StgValue><ssdm name="add_ln101_110"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:553 %zext_ln101_76 = zext i10 %add_ln101_110

]]></Node>
<StgValue><ssdm name="zext_ln101_76"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:554 %Weights_addr_85 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_76

]]></Node>
<StgValue><ssdm name="Weights_addr_85"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:555 %Weights_load_85 = load i14 %Weights_addr_85

]]></Node>
<StgValue><ssdm name="Weights_load_85"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:558 %OutPadConv3_load_37 = load i11 %OutPadConv3_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_37"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:564 %add_ln101_112 = add i11 %zext_ln95_2, i11 1151

]]></Node>
<StgValue><ssdm name="add_ln101_112"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:565 %zext_ln101_77 = zext i11 %add_ln101_112

]]></Node>
<StgValue><ssdm name="zext_ln101_77"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:571 %OutPadConv3_addr_38 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_77

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_38"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:572 %OutPadConv3_load_38 = load i11 %OutPadConv3_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_38"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i192:578 %add_ln101_115 = add i11 %zext_ln95_2, i11 1152

]]></Node>
<StgValue><ssdm name="add_ln101_115"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:579 %zext_ln101_79 = zext i11 %add_ln101_115

]]></Node>
<StgValue><ssdm name="zext_ln101_79"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:585 %OutPadConv3_addr_39 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_79

]]></Node>
<StgValue><ssdm name="OutPadConv3_addr_39"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:586 %OutPadConv3_load_39 = load i11 %OutPadConv3_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="630" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:264 %add_ln101_48 = add i24 %shl_ln101_14, i24 %mul_ln101_16

]]></Node>
<StgValue><ssdm name="add_ln101_48"/></StgValue>
</operation>

<operation id="631" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:275 %mul_ln101_17 = mul i24 %sext_ln101_35, i24 %sext_ln101_34

]]></Node>
<StgValue><ssdm name="mul_ln101_17"/></StgValue>
</operation>

<operation id="632" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:276 %tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="633" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:277 %shl_ln101_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_15"/></StgValue>
</operation>

<operation id="634" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:278 %add_ln101_51 = add i24 %shl_ln101_15, i24 %mul_ln101_17

]]></Node>
<StgValue><ssdm name="add_ln101_51"/></StgValue>
</operation>

<operation id="635" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:289 %mul_ln101_18 = mul i24 %sext_ln101_37, i24 %sext_ln101_36

]]></Node>
<StgValue><ssdm name="mul_ln101_18"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:299 %sext_ln101_38 = sext i16 %Weights_load_67

]]></Node>
<StgValue><ssdm name="sext_ln101_38"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:302 %sext_ln101_39 = sext i16 %OutPadConv3_load_19

]]></Node>
<StgValue><ssdm name="sext_ln101_39"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:303 %mul_ln101_19 = mul i24 %sext_ln101_39, i24 %sext_ln101_38

]]></Node>
<StgValue><ssdm name="mul_ln101_19"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:541 %Weights_load_84 = load i14 %Weights_addr_84

]]></Node>
<StgValue><ssdm name="Weights_load_84"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:555 %Weights_load_85 = load i14 %Weights_addr_85

]]></Node>
<StgValue><ssdm name="Weights_load_85"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:566 %add_ln101_113 = add i10 %p_cast95, i10 314

]]></Node>
<StgValue><ssdm name="add_ln101_113"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:567 %zext_ln101_78 = zext i10 %add_ln101_113

]]></Node>
<StgValue><ssdm name="zext_ln101_78"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:568 %Weights_addr_86 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_78

]]></Node>
<StgValue><ssdm name="Weights_addr_86"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:569 %Weights_load_86 = load i14 %Weights_addr_86

]]></Node>
<StgValue><ssdm name="Weights_load_86"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:572 %OutPadConv3_load_38 = load i11 %OutPadConv3_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_38"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:580 %add_ln101_116 = add i10 %p_cast95, i10 315

]]></Node>
<StgValue><ssdm name="add_ln101_116"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:581 %zext_ln101_80 = zext i10 %add_ln101_116

]]></Node>
<StgValue><ssdm name="zext_ln101_80"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:582 %Weights_addr_87 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_80

]]></Node>
<StgValue><ssdm name="Weights_addr_87"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:583 %Weights_load_87 = load i14 %Weights_addr_87

]]></Node>
<StgValue><ssdm name="Weights_load_87"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i192:586 %OutPadConv3_load_39 = load i11 %OutPadConv3_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv3_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="651" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="4">
<![CDATA[
for.inc45.i192:8 %zext_ln93 = zext i4 %select_ln93_1

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="652" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i192:16 %arrayidx23_sum = add i10 %zext_ln93, i10 596

]]></Node>
<StgValue><ssdm name="arrayidx23_sum"/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i192:17 %arrayidx23_sum_cast = zext i10 %arrayidx23_sum

]]></Node>
<StgValue><ssdm name="arrayidx23_sum_cast"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:18 %Weights_addr_48 = getelementptr i16 %Weights, i64 0, i64 %arrayidx23_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_48"/></StgValue>
</operation>

<operation id="655" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:19 %Weights_load_48 = load i14 %Weights_addr_48

]]></Node>
<StgValue><ssdm name="Weights_load_48"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:278 %add_ln101_51 = add i24 %shl_ln101_15, i24 %mul_ln101_17

]]></Node>
<StgValue><ssdm name="add_ln101_51"/></StgValue>
</operation>

<operation id="657" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:289 %mul_ln101_18 = mul i24 %sext_ln101_37, i24 %sext_ln101_36

]]></Node>
<StgValue><ssdm name="mul_ln101_18"/></StgValue>
</operation>

<operation id="658" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:290 %tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_51, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="659" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:291 %shl_ln101_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_65, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_16"/></StgValue>
</operation>

<operation id="660" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:292 %add_ln101_54 = add i24 %shl_ln101_16, i24 %mul_ln101_18

]]></Node>
<StgValue><ssdm name="add_ln101_54"/></StgValue>
</operation>

<operation id="661" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:303 %mul_ln101_19 = mul i24 %sext_ln101_39, i24 %sext_ln101_38

]]></Node>
<StgValue><ssdm name="mul_ln101_19"/></StgValue>
</operation>

<operation id="662" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:313 %sext_ln101_40 = sext i16 %Weights_load_68

]]></Node>
<StgValue><ssdm name="sext_ln101_40"/></StgValue>
</operation>

<operation id="663" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:316 %sext_ln101_41 = sext i16 %OutPadConv3_load_20

]]></Node>
<StgValue><ssdm name="sext_ln101_41"/></StgValue>
</operation>

<operation id="664" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:317 %mul_ln101_20 = mul i24 %sext_ln101_41, i24 %sext_ln101_40

]]></Node>
<StgValue><ssdm name="mul_ln101_20"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:569 %Weights_load_86 = load i14 %Weights_addr_86

]]></Node>
<StgValue><ssdm name="Weights_load_86"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:583 %Weights_load_87 = load i14 %Weights_addr_87

]]></Node>
<StgValue><ssdm name="Weights_load_87"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="667" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i192:19 %Weights_load_48 = load i14 %Weights_addr_48

]]></Node>
<StgValue><ssdm name="Weights_load_48"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:292 %add_ln101_54 = add i24 %shl_ln101_16, i24 %mul_ln101_18

]]></Node>
<StgValue><ssdm name="add_ln101_54"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:303 %mul_ln101_19 = mul i24 %sext_ln101_39, i24 %sext_ln101_38

]]></Node>
<StgValue><ssdm name="mul_ln101_19"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:304 %tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="671" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:305 %shl_ln101_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_66, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_17"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:306 %add_ln101_57 = add i24 %shl_ln101_17, i24 %mul_ln101_19

]]></Node>
<StgValue><ssdm name="add_ln101_57"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:317 %mul_ln101_20 = mul i24 %sext_ln101_41, i24 %sext_ln101_40

]]></Node>
<StgValue><ssdm name="mul_ln101_20"/></StgValue>
</operation>

<operation id="674" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:327 %sext_ln101_42 = sext i16 %Weights_load_69

]]></Node>
<StgValue><ssdm name="sext_ln101_42"/></StgValue>
</operation>

<operation id="675" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:330 %sext_ln101_43 = sext i16 %OutPadConv3_load_21

]]></Node>
<StgValue><ssdm name="sext_ln101_43"/></StgValue>
</operation>

<operation id="676" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:331 %mul_ln101_21 = mul i24 %sext_ln101_43, i24 %sext_ln101_42

]]></Node>
<StgValue><ssdm name="mul_ln101_21"/></StgValue>
</operation>

<operation id="865" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0">
<![CDATA[
if.end.i.i.i.i195.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="677" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:306 %add_ln101_57 = add i24 %shl_ln101_17, i24 %mul_ln101_19

]]></Node>
<StgValue><ssdm name="add_ln101_57"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:317 %mul_ln101_20 = mul i24 %sext_ln101_41, i24 %sext_ln101_40

]]></Node>
<StgValue><ssdm name="mul_ln101_20"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:318 %tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_57, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:319 %shl_ln101_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_67, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_18"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:320 %add_ln101_60 = add i24 %shl_ln101_18, i24 %mul_ln101_20

]]></Node>
<StgValue><ssdm name="add_ln101_60"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:331 %mul_ln101_21 = mul i24 %sext_ln101_43, i24 %sext_ln101_42

]]></Node>
<StgValue><ssdm name="mul_ln101_21"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:341 %sext_ln101_44 = sext i16 %Weights_load_70

]]></Node>
<StgValue><ssdm name="sext_ln101_44"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:344 %sext_ln101_45 = sext i16 %OutPadConv3_load_22

]]></Node>
<StgValue><ssdm name="sext_ln101_45"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:345 %mul_ln101_22 = mul i24 %sext_ln101_45, i24 %sext_ln101_44

]]></Node>
<StgValue><ssdm name="mul_ln101_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="686" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:320 %add_ln101_60 = add i24 %shl_ln101_18, i24 %mul_ln101_20

]]></Node>
<StgValue><ssdm name="add_ln101_60"/></StgValue>
</operation>

<operation id="687" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:331 %mul_ln101_21 = mul i24 %sext_ln101_43, i24 %sext_ln101_42

]]></Node>
<StgValue><ssdm name="mul_ln101_21"/></StgValue>
</operation>

<operation id="688" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:332 %tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_60, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:333 %shl_ln101_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_68, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_19"/></StgValue>
</operation>

<operation id="690" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:334 %add_ln101_63 = add i24 %shl_ln101_19, i24 %mul_ln101_21

]]></Node>
<StgValue><ssdm name="add_ln101_63"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:345 %mul_ln101_22 = mul i24 %sext_ln101_45, i24 %sext_ln101_44

]]></Node>
<StgValue><ssdm name="mul_ln101_22"/></StgValue>
</operation>

<operation id="692" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:355 %sext_ln101_46 = sext i16 %Weights_load_71

]]></Node>
<StgValue><ssdm name="sext_ln101_46"/></StgValue>
</operation>

<operation id="693" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:358 %sext_ln101_47 = sext i16 %OutPadConv3_load_23

]]></Node>
<StgValue><ssdm name="sext_ln101_47"/></StgValue>
</operation>

<operation id="694" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:359 %mul_ln101_23 = mul i24 %sext_ln101_47, i24 %sext_ln101_46

]]></Node>
<StgValue><ssdm name="mul_ln101_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="695" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:334 %add_ln101_63 = add i24 %shl_ln101_19, i24 %mul_ln101_21

]]></Node>
<StgValue><ssdm name="add_ln101_63"/></StgValue>
</operation>

<operation id="696" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:345 %mul_ln101_22 = mul i24 %sext_ln101_45, i24 %sext_ln101_44

]]></Node>
<StgValue><ssdm name="mul_ln101_22"/></StgValue>
</operation>

<operation id="697" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:346 %tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_63, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="698" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:347 %shl_ln101_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_69, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_20"/></StgValue>
</operation>

<operation id="699" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:348 %add_ln101_66 = add i24 %shl_ln101_20, i24 %mul_ln101_22

]]></Node>
<StgValue><ssdm name="add_ln101_66"/></StgValue>
</operation>

<operation id="700" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:359 %mul_ln101_23 = mul i24 %sext_ln101_47, i24 %sext_ln101_46

]]></Node>
<StgValue><ssdm name="mul_ln101_23"/></StgValue>
</operation>

<operation id="701" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:369 %sext_ln101_48 = sext i16 %Weights_load_72

]]></Node>
<StgValue><ssdm name="sext_ln101_48"/></StgValue>
</operation>

<operation id="702" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:372 %sext_ln101_49 = sext i16 %OutPadConv3_load_24

]]></Node>
<StgValue><ssdm name="sext_ln101_49"/></StgValue>
</operation>

<operation id="703" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:373 %mul_ln101_24 = mul i24 %sext_ln101_49, i24 %sext_ln101_48

]]></Node>
<StgValue><ssdm name="mul_ln101_24"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="704" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:348 %add_ln101_66 = add i24 %shl_ln101_20, i24 %mul_ln101_22

]]></Node>
<StgValue><ssdm name="add_ln101_66"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:359 %mul_ln101_23 = mul i24 %sext_ln101_47, i24 %sext_ln101_46

]]></Node>
<StgValue><ssdm name="mul_ln101_23"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:360 %tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_66, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:361 %shl_ln101_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_21"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:362 %add_ln101_69 = add i24 %shl_ln101_21, i24 %mul_ln101_23

]]></Node>
<StgValue><ssdm name="add_ln101_69"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:373 %mul_ln101_24 = mul i24 %sext_ln101_49, i24 %sext_ln101_48

]]></Node>
<StgValue><ssdm name="mul_ln101_24"/></StgValue>
</operation>

<operation id="710" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:384 %sext_ln101_51 = sext i16 %Weights_load_73

]]></Node>
<StgValue><ssdm name="sext_ln101_51"/></StgValue>
</operation>

<operation id="711" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:387 %sext_ln101_52 = sext i16 %OutPadConv3_load_25

]]></Node>
<StgValue><ssdm name="sext_ln101_52"/></StgValue>
</operation>

<operation id="712" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:388 %mul_ln101_25 = mul i24 %sext_ln101_52, i24 %sext_ln101_51

]]></Node>
<StgValue><ssdm name="mul_ln101_25"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="713" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:362 %add_ln101_69 = add i24 %shl_ln101_21, i24 %mul_ln101_23

]]></Node>
<StgValue><ssdm name="add_ln101_69"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:373 %mul_ln101_24 = mul i24 %sext_ln101_49, i24 %sext_ln101_48

]]></Node>
<StgValue><ssdm name="mul_ln101_24"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:374 %tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_69, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:375 %shl_ln101_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_71, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_22"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:376 %add_ln101_72 = add i24 %shl_ln101_22, i24 %mul_ln101_24

]]></Node>
<StgValue><ssdm name="add_ln101_72"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:388 %mul_ln101_25 = mul i24 %sext_ln101_52, i24 %sext_ln101_51

]]></Node>
<StgValue><ssdm name="mul_ln101_25"/></StgValue>
</operation>

<operation id="719" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:399 %sext_ln101_54 = sext i16 %Weights_load_74

]]></Node>
<StgValue><ssdm name="sext_ln101_54"/></StgValue>
</operation>

<operation id="720" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:402 %sext_ln101_55 = sext i16 %OutPadConv3_load_26

]]></Node>
<StgValue><ssdm name="sext_ln101_55"/></StgValue>
</operation>

<operation id="721" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:403 %mul_ln101_26 = mul i24 %sext_ln101_55, i24 %sext_ln101_54

]]></Node>
<StgValue><ssdm name="mul_ln101_26"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="722" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:376 %add_ln101_72 = add i24 %shl_ln101_22, i24 %mul_ln101_24

]]></Node>
<StgValue><ssdm name="add_ln101_72"/></StgValue>
</operation>

<operation id="723" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:388 %mul_ln101_25 = mul i24 %sext_ln101_52, i24 %sext_ln101_51

]]></Node>
<StgValue><ssdm name="mul_ln101_25"/></StgValue>
</operation>

<operation id="724" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:389 %tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="725" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:390 %shl_ln101_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_72, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_23"/></StgValue>
</operation>

<operation id="726" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:391 %add_ln101_75 = add i24 %shl_ln101_23, i24 %mul_ln101_25

]]></Node>
<StgValue><ssdm name="add_ln101_75"/></StgValue>
</operation>

<operation id="727" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:403 %mul_ln101_26 = mul i24 %sext_ln101_55, i24 %sext_ln101_54

]]></Node>
<StgValue><ssdm name="mul_ln101_26"/></StgValue>
</operation>

<operation id="728" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:414 %sext_ln101_57 = sext i16 %Weights_load_75

]]></Node>
<StgValue><ssdm name="sext_ln101_57"/></StgValue>
</operation>

<operation id="729" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:417 %sext_ln101_58 = sext i16 %OutPadConv3_load_27

]]></Node>
<StgValue><ssdm name="sext_ln101_58"/></StgValue>
</operation>

<operation id="730" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:418 %mul_ln101_27 = mul i24 %sext_ln101_58, i24 %sext_ln101_57

]]></Node>
<StgValue><ssdm name="mul_ln101_27"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="731" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:391 %add_ln101_75 = add i24 %shl_ln101_23, i24 %mul_ln101_25

]]></Node>
<StgValue><ssdm name="add_ln101_75"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:403 %mul_ln101_26 = mul i24 %sext_ln101_55, i24 %sext_ln101_54

]]></Node>
<StgValue><ssdm name="mul_ln101_26"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:404 %tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_75, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:405 %shl_ln101_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_73, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_24"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:406 %add_ln101_78 = add i24 %shl_ln101_24, i24 %mul_ln101_26

]]></Node>
<StgValue><ssdm name="add_ln101_78"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:418 %mul_ln101_27 = mul i24 %sext_ln101_58, i24 %sext_ln101_57

]]></Node>
<StgValue><ssdm name="mul_ln101_27"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:429 %sext_ln101_60 = sext i16 %Weights_load_76

]]></Node>
<StgValue><ssdm name="sext_ln101_60"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:432 %sext_ln101_61 = sext i16 %OutPadConv3_load_28

]]></Node>
<StgValue><ssdm name="sext_ln101_61"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:433 %mul_ln101_28 = mul i24 %sext_ln101_61, i24 %sext_ln101_60

]]></Node>
<StgValue><ssdm name="mul_ln101_28"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="740" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:406 %add_ln101_78 = add i24 %shl_ln101_24, i24 %mul_ln101_26

]]></Node>
<StgValue><ssdm name="add_ln101_78"/></StgValue>
</operation>

<operation id="741" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:418 %mul_ln101_27 = mul i24 %sext_ln101_58, i24 %sext_ln101_57

]]></Node>
<StgValue><ssdm name="mul_ln101_27"/></StgValue>
</operation>

<operation id="742" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:419 %tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_78, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="743" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:420 %shl_ln101_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_74, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_25"/></StgValue>
</operation>

<operation id="744" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:421 %add_ln101_81 = add i24 %shl_ln101_25, i24 %mul_ln101_27

]]></Node>
<StgValue><ssdm name="add_ln101_81"/></StgValue>
</operation>

<operation id="745" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:433 %mul_ln101_28 = mul i24 %sext_ln101_61, i24 %sext_ln101_60

]]></Node>
<StgValue><ssdm name="mul_ln101_28"/></StgValue>
</operation>

<operation id="746" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:444 %sext_ln101_63 = sext i16 %Weights_load_77

]]></Node>
<StgValue><ssdm name="sext_ln101_63"/></StgValue>
</operation>

<operation id="747" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:447 %sext_ln101_64 = sext i16 %OutPadConv3_load_29

]]></Node>
<StgValue><ssdm name="sext_ln101_64"/></StgValue>
</operation>

<operation id="748" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:448 %mul_ln101_29 = mul i24 %sext_ln101_64, i24 %sext_ln101_63

]]></Node>
<StgValue><ssdm name="mul_ln101_29"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="749" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:421 %add_ln101_81 = add i24 %shl_ln101_25, i24 %mul_ln101_27

]]></Node>
<StgValue><ssdm name="add_ln101_81"/></StgValue>
</operation>

<operation id="750" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:433 %mul_ln101_28 = mul i24 %sext_ln101_61, i24 %sext_ln101_60

]]></Node>
<StgValue><ssdm name="mul_ln101_28"/></StgValue>
</operation>

<operation id="751" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:434 %tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_81, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="752" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:435 %shl_ln101_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_75, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_26"/></StgValue>
</operation>

<operation id="753" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:436 %add_ln101_84 = add i24 %shl_ln101_26, i24 %mul_ln101_28

]]></Node>
<StgValue><ssdm name="add_ln101_84"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:448 %mul_ln101_29 = mul i24 %sext_ln101_64, i24 %sext_ln101_63

]]></Node>
<StgValue><ssdm name="mul_ln101_29"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:458 %sext_ln101_65 = sext i16 %Weights_load_78

]]></Node>
<StgValue><ssdm name="sext_ln101_65"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:461 %sext_ln101_66 = sext i16 %OutPadConv3_load_30

]]></Node>
<StgValue><ssdm name="sext_ln101_66"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:462 %mul_ln101_30 = mul i24 %sext_ln101_66, i24 %sext_ln101_65

]]></Node>
<StgValue><ssdm name="mul_ln101_30"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="758" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:436 %add_ln101_84 = add i24 %shl_ln101_26, i24 %mul_ln101_28

]]></Node>
<StgValue><ssdm name="add_ln101_84"/></StgValue>
</operation>

<operation id="759" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:448 %mul_ln101_29 = mul i24 %sext_ln101_64, i24 %sext_ln101_63

]]></Node>
<StgValue><ssdm name="mul_ln101_29"/></StgValue>
</operation>

<operation id="760" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:449 %tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_84, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="761" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:450 %shl_ln101_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_76, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_27"/></StgValue>
</operation>

<operation id="762" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:451 %add_ln101_87 = add i24 %shl_ln101_27, i24 %mul_ln101_29

]]></Node>
<StgValue><ssdm name="add_ln101_87"/></StgValue>
</operation>

<operation id="763" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:462 %mul_ln101_30 = mul i24 %sext_ln101_66, i24 %sext_ln101_65

]]></Node>
<StgValue><ssdm name="mul_ln101_30"/></StgValue>
</operation>

<operation id="764" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:472 %sext_ln101_67 = sext i16 %Weights_load_79

]]></Node>
<StgValue><ssdm name="sext_ln101_67"/></StgValue>
</operation>

<operation id="765" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:475 %sext_ln101_68 = sext i16 %OutPadConv3_load_31

]]></Node>
<StgValue><ssdm name="sext_ln101_68"/></StgValue>
</operation>

<operation id="766" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:476 %mul_ln101_31 = mul i24 %sext_ln101_68, i24 %sext_ln101_67

]]></Node>
<StgValue><ssdm name="mul_ln101_31"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="767" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:451 %add_ln101_87 = add i24 %shl_ln101_27, i24 %mul_ln101_29

]]></Node>
<StgValue><ssdm name="add_ln101_87"/></StgValue>
</operation>

<operation id="768" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:462 %mul_ln101_30 = mul i24 %sext_ln101_66, i24 %sext_ln101_65

]]></Node>
<StgValue><ssdm name="mul_ln101_30"/></StgValue>
</operation>

<operation id="769" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:463 %tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_87, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="770" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:464 %shl_ln101_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_77, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_28"/></StgValue>
</operation>

<operation id="771" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:465 %add_ln101_90 = add i24 %shl_ln101_28, i24 %mul_ln101_30

]]></Node>
<StgValue><ssdm name="add_ln101_90"/></StgValue>
</operation>

<operation id="772" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:476 %mul_ln101_31 = mul i24 %sext_ln101_68, i24 %sext_ln101_67

]]></Node>
<StgValue><ssdm name="mul_ln101_31"/></StgValue>
</operation>

<operation id="773" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:486 %sext_ln101_69 = sext i16 %Weights_load_80

]]></Node>
<StgValue><ssdm name="sext_ln101_69"/></StgValue>
</operation>

<operation id="774" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:489 %sext_ln101_70 = sext i16 %OutPadConv3_load_32

]]></Node>
<StgValue><ssdm name="sext_ln101_70"/></StgValue>
</operation>

<operation id="775" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:490 %mul_ln101_32 = mul i24 %sext_ln101_70, i24 %sext_ln101_69

]]></Node>
<StgValue><ssdm name="mul_ln101_32"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="776" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:465 %add_ln101_90 = add i24 %shl_ln101_28, i24 %mul_ln101_30

]]></Node>
<StgValue><ssdm name="add_ln101_90"/></StgValue>
</operation>

<operation id="777" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:476 %mul_ln101_31 = mul i24 %sext_ln101_68, i24 %sext_ln101_67

]]></Node>
<StgValue><ssdm name="mul_ln101_31"/></StgValue>
</operation>

<operation id="778" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:477 %tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_90, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="779" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:478 %shl_ln101_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_78, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_29"/></StgValue>
</operation>

<operation id="780" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:479 %add_ln101_93 = add i24 %shl_ln101_29, i24 %mul_ln101_31

]]></Node>
<StgValue><ssdm name="add_ln101_93"/></StgValue>
</operation>

<operation id="781" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:490 %mul_ln101_32 = mul i24 %sext_ln101_70, i24 %sext_ln101_69

]]></Node>
<StgValue><ssdm name="mul_ln101_32"/></StgValue>
</operation>

<operation id="782" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:500 %sext_ln101_71 = sext i16 %Weights_load_81

]]></Node>
<StgValue><ssdm name="sext_ln101_71"/></StgValue>
</operation>

<operation id="783" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:503 %sext_ln101_72 = sext i16 %OutPadConv3_load_33

]]></Node>
<StgValue><ssdm name="sext_ln101_72"/></StgValue>
</operation>

<operation id="784" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:504 %mul_ln101_33 = mul i24 %sext_ln101_72, i24 %sext_ln101_71

]]></Node>
<StgValue><ssdm name="mul_ln101_33"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="785" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:479 %add_ln101_93 = add i24 %shl_ln101_29, i24 %mul_ln101_31

]]></Node>
<StgValue><ssdm name="add_ln101_93"/></StgValue>
</operation>

<operation id="786" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:490 %mul_ln101_32 = mul i24 %sext_ln101_70, i24 %sext_ln101_69

]]></Node>
<StgValue><ssdm name="mul_ln101_32"/></StgValue>
</operation>

<operation id="787" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:491 %tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_93, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="788" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:492 %shl_ln101_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_79, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_30"/></StgValue>
</operation>

<operation id="789" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:493 %add_ln101_96 = add i24 %shl_ln101_30, i24 %mul_ln101_32

]]></Node>
<StgValue><ssdm name="add_ln101_96"/></StgValue>
</operation>

<operation id="790" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:504 %mul_ln101_33 = mul i24 %sext_ln101_72, i24 %sext_ln101_71

]]></Node>
<StgValue><ssdm name="mul_ln101_33"/></StgValue>
</operation>

<operation id="791" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:514 %sext_ln101_73 = sext i16 %Weights_load_82

]]></Node>
<StgValue><ssdm name="sext_ln101_73"/></StgValue>
</operation>

<operation id="792" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:517 %sext_ln101_74 = sext i16 %OutPadConv3_load_34

]]></Node>
<StgValue><ssdm name="sext_ln101_74"/></StgValue>
</operation>

<operation id="793" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:518 %mul_ln101_34 = mul i24 %sext_ln101_74, i24 %sext_ln101_73

]]></Node>
<StgValue><ssdm name="mul_ln101_34"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="794" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:493 %add_ln101_96 = add i24 %shl_ln101_30, i24 %mul_ln101_32

]]></Node>
<StgValue><ssdm name="add_ln101_96"/></StgValue>
</operation>

<operation id="795" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:504 %mul_ln101_33 = mul i24 %sext_ln101_72, i24 %sext_ln101_71

]]></Node>
<StgValue><ssdm name="mul_ln101_33"/></StgValue>
</operation>

<operation id="796" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:505 %tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_96, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="797" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:506 %shl_ln101_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_31"/></StgValue>
</operation>

<operation id="798" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:507 %add_ln101_99 = add i24 %shl_ln101_31, i24 %mul_ln101_33

]]></Node>
<StgValue><ssdm name="add_ln101_99"/></StgValue>
</operation>

<operation id="799" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:518 %mul_ln101_34 = mul i24 %sext_ln101_74, i24 %sext_ln101_73

]]></Node>
<StgValue><ssdm name="mul_ln101_34"/></StgValue>
</operation>

<operation id="800" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:528 %sext_ln101_75 = sext i16 %Weights_load_83

]]></Node>
<StgValue><ssdm name="sext_ln101_75"/></StgValue>
</operation>

<operation id="801" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:531 %sext_ln101_76 = sext i16 %OutPadConv3_load_35

]]></Node>
<StgValue><ssdm name="sext_ln101_76"/></StgValue>
</operation>

<operation id="802" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:532 %mul_ln101_35 = mul i24 %sext_ln101_76, i24 %sext_ln101_75

]]></Node>
<StgValue><ssdm name="mul_ln101_35"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="803" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:507 %add_ln101_99 = add i24 %shl_ln101_31, i24 %mul_ln101_33

]]></Node>
<StgValue><ssdm name="add_ln101_99"/></StgValue>
</operation>

<operation id="804" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:518 %mul_ln101_34 = mul i24 %sext_ln101_74, i24 %sext_ln101_73

]]></Node>
<StgValue><ssdm name="mul_ln101_34"/></StgValue>
</operation>

<operation id="805" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:519 %tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_99, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="806" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:520 %shl_ln101_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_81, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_32"/></StgValue>
</operation>

<operation id="807" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:521 %add_ln101_102 = add i24 %shl_ln101_32, i24 %mul_ln101_34

]]></Node>
<StgValue><ssdm name="add_ln101_102"/></StgValue>
</operation>

<operation id="808" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:532 %mul_ln101_35 = mul i24 %sext_ln101_76, i24 %sext_ln101_75

]]></Node>
<StgValue><ssdm name="mul_ln101_35"/></StgValue>
</operation>

<operation id="809" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:542 %sext_ln101_77 = sext i16 %Weights_load_84

]]></Node>
<StgValue><ssdm name="sext_ln101_77"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:545 %sext_ln101_78 = sext i16 %OutPadConv3_load_36

]]></Node>
<StgValue><ssdm name="sext_ln101_78"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:546 %mul_ln101_36 = mul i24 %sext_ln101_78, i24 %sext_ln101_77

]]></Node>
<StgValue><ssdm name="mul_ln101_36"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="812" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:521 %add_ln101_102 = add i24 %shl_ln101_32, i24 %mul_ln101_34

]]></Node>
<StgValue><ssdm name="add_ln101_102"/></StgValue>
</operation>

<operation id="813" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:532 %mul_ln101_35 = mul i24 %sext_ln101_76, i24 %sext_ln101_75

]]></Node>
<StgValue><ssdm name="mul_ln101_35"/></StgValue>
</operation>

<operation id="814" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:533 %tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_102, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="815" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:534 %shl_ln101_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_82, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_33"/></StgValue>
</operation>

<operation id="816" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:535 %add_ln101_105 = add i24 %shl_ln101_33, i24 %mul_ln101_35

]]></Node>
<StgValue><ssdm name="add_ln101_105"/></StgValue>
</operation>

<operation id="817" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:546 %mul_ln101_36 = mul i24 %sext_ln101_78, i24 %sext_ln101_77

]]></Node>
<StgValue><ssdm name="mul_ln101_36"/></StgValue>
</operation>

<operation id="818" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:556 %sext_ln101_79 = sext i16 %Weights_load_85

]]></Node>
<StgValue><ssdm name="sext_ln101_79"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:559 %sext_ln101_80 = sext i16 %OutPadConv3_load_37

]]></Node>
<StgValue><ssdm name="sext_ln101_80"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:560 %mul_ln101_37 = mul i24 %sext_ln101_80, i24 %sext_ln101_79

]]></Node>
<StgValue><ssdm name="mul_ln101_37"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="821" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:535 %add_ln101_105 = add i24 %shl_ln101_33, i24 %mul_ln101_35

]]></Node>
<StgValue><ssdm name="add_ln101_105"/></StgValue>
</operation>

<operation id="822" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:546 %mul_ln101_36 = mul i24 %sext_ln101_78, i24 %sext_ln101_77

]]></Node>
<StgValue><ssdm name="mul_ln101_36"/></StgValue>
</operation>

<operation id="823" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:547 %tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_105, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="824" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:548 %shl_ln101_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_83, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_34"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:549 %add_ln101_108 = add i24 %shl_ln101_34, i24 %mul_ln101_36

]]></Node>
<StgValue><ssdm name="add_ln101_108"/></StgValue>
</operation>

<operation id="826" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:560 %mul_ln101_37 = mul i24 %sext_ln101_80, i24 %sext_ln101_79

]]></Node>
<StgValue><ssdm name="mul_ln101_37"/></StgValue>
</operation>

<operation id="827" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:570 %sext_ln101_81 = sext i16 %Weights_load_86

]]></Node>
<StgValue><ssdm name="sext_ln101_81"/></StgValue>
</operation>

<operation id="828" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:573 %sext_ln101_82 = sext i16 %OutPadConv3_load_38

]]></Node>
<StgValue><ssdm name="sext_ln101_82"/></StgValue>
</operation>

<operation id="829" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:574 %mul_ln101_38 = mul i24 %sext_ln101_82, i24 %sext_ln101_81

]]></Node>
<StgValue><ssdm name="mul_ln101_38"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="830" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:549 %add_ln101_108 = add i24 %shl_ln101_34, i24 %mul_ln101_36

]]></Node>
<StgValue><ssdm name="add_ln101_108"/></StgValue>
</operation>

<operation id="831" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:560 %mul_ln101_37 = mul i24 %sext_ln101_80, i24 %sext_ln101_79

]]></Node>
<StgValue><ssdm name="mul_ln101_37"/></StgValue>
</operation>

<operation id="832" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:561 %tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_108, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="833" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:562 %shl_ln101_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_84, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_35"/></StgValue>
</operation>

<operation id="834" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:563 %add_ln101_111 = add i24 %shl_ln101_35, i24 %mul_ln101_37

]]></Node>
<StgValue><ssdm name="add_ln101_111"/></StgValue>
</operation>

<operation id="835" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:574 %mul_ln101_38 = mul i24 %sext_ln101_82, i24 %sext_ln101_81

]]></Node>
<StgValue><ssdm name="mul_ln101_38"/></StgValue>
</operation>

<operation id="836" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:584 %sext_ln101_83 = sext i16 %Weights_load_87

]]></Node>
<StgValue><ssdm name="sext_ln101_83"/></StgValue>
</operation>

<operation id="837" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i192:587 %sext_ln101_84 = sext i16 %OutPadConv3_load_39

]]></Node>
<StgValue><ssdm name="sext_ln101_84"/></StgValue>
</operation>

<operation id="838" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:588 %mul_ln101_39 = mul i24 %sext_ln101_84, i24 %sext_ln101_83

]]></Node>
<StgValue><ssdm name="mul_ln101_39"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="839" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:563 %add_ln101_111 = add i24 %shl_ln101_35, i24 %mul_ln101_37

]]></Node>
<StgValue><ssdm name="add_ln101_111"/></StgValue>
</operation>

<operation id="840" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:574 %mul_ln101_38 = mul i24 %sext_ln101_82, i24 %sext_ln101_81

]]></Node>
<StgValue><ssdm name="mul_ln101_38"/></StgValue>
</operation>

<operation id="841" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:575 %tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_111, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="842" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:576 %shl_ln101_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_85, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_36"/></StgValue>
</operation>

<operation id="843" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:577 %add_ln101_114 = add i24 %shl_ln101_36, i24 %mul_ln101_38

]]></Node>
<StgValue><ssdm name="add_ln101_114"/></StgValue>
</operation>

<operation id="844" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:588 %mul_ln101_39 = mul i24 %sext_ln101_84, i24 %sext_ln101_83

]]></Node>
<StgValue><ssdm name="mul_ln101_39"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="845" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:577 %add_ln101_114 = add i24 %shl_ln101_36, i24 %mul_ln101_38

]]></Node>
<StgValue><ssdm name="add_ln101_114"/></StgValue>
</operation>

<operation id="846" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:588 %mul_ln101_39 = mul i24 %sext_ln101_84, i24 %sext_ln101_83

]]></Node>
<StgValue><ssdm name="mul_ln101_39"/></StgValue>
</operation>

<operation id="847" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:589 %tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_114, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="848" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i192:590 %shl_ln101_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_86, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln101_37"/></StgValue>
</operation>

<operation id="849" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:591 %add_ln101_117 = add i24 %shl_ln101_37, i24 %mul_ln101_39

]]></Node>
<StgValue><ssdm name="add_ln101_117"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="850" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i192:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_1_loop_for_ap_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="851" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45.i192:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="852" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i192:20 %conv_i_i13_i93_i147 = sext i16 %Weights_load_48

]]></Node>
<StgValue><ssdm name="conv_i_i13_i93_i147"/></StgValue>
</operation>

<operation id="853" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45.i192:27 %specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln95"/></StgValue>
</operation>

<operation id="854" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i192:591 %add_ln101_117 = add i24 %shl_ln101_37, i24 %mul_ln101_39

]]></Node>
<StgValue><ssdm name="add_ln101_117"/></StgValue>
</operation>

<operation id="855" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i192:592 %s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_117, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="856" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i192:593 %sext_ln103 = sext i16 %s

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="857" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i192:594 %add_ln103 = add i17 %sext_ln103, i17 %conv_i_i13_i93_i147

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="858" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc45.i192:595 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln103, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="859" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i192:599 %zext_ln103_1 = zext i11 %add_ln103_1

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="860" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i192:600 %OutConv3_addr = getelementptr i16 %OutConv3, i64 0, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="OutConv3_addr"/></StgValue>
</operation>

<operation id="861" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45.i192:601 %add_ln103_2 = add i16 %Weights_load_48, i16 %s

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="862" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc45.i192:602 %select_ln103 = select i1 %tmp, i16 0, i16 %add_ln103_2

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="863" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc45.i192:603 %store_ln103 = store i16 %select_ln103, i11 %OutConv3_addr

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="864" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.i192:607 %br_ln95 = br void %for.body4.i150

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
