; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"

@global_smem = external addrspace(3) global [0 x i8]

define void @triton__0d1d2d3d4d5d6d7d8d9d10d11d12d13de14de(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, i32 %13, i32 %14) local_unnamed_addr !dbg !5 {
  %16 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !8
  %urem = and i32 %16, 255, !dbg !8
  %17 = or i32 %urem, 256, !dbg !8
  %18 = or i32 %urem, 512, !dbg !8
  %19 = or i32 %urem, 768, !dbg !8
  %20 = shl nuw nsw i32 %urem, 2, !dbg !8
  %21 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !9
  %22 = icmp slt i32 %21, 2304, !dbg !10
  %23 = sext i32 %21 to i64, !dbg !11
  %24 = getelementptr float, ptr addrspace(1) %4, i64 %23, !dbg !11
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 %22) #3, !dbg !12
  %26 = bitcast i32 %25 to float, !dbg !12
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 %22) #3, !dbg !12
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 %22) #3, !dbg !12
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 %22) #3, !dbg !12
  %30 = fadd float %26, 1.000000e+00, !dbg !13
  %31 = zext nneg i32 %urem to i64
  %32 = getelementptr i16, ptr addrspace(3) @global_smem, i64 %31
  %33 = zext nneg i32 %17 to i64
  %34 = getelementptr i16, ptr addrspace(3) @global_smem, i64 %33
  %35 = zext nneg i32 %18 to i64
  %36 = getelementptr i16, ptr addrspace(3) @global_smem, i64 %35
  %37 = zext nneg i32 %19 to i64
  %38 = getelementptr i16, ptr addrspace(3) @global_smem, i64 %37
  %39 = zext nneg i32 %20 to i64
  %40 = getelementptr i16, ptr addrspace(3) @global_smem, i64 %39
  %41 = getelementptr float, ptr addrspace(3) @global_smem, i64 %31
  %42 = getelementptr float, ptr addrspace(3) @global_smem, i64 %33
  %43 = getelementptr float, ptr addrspace(3) @global_smem, i64 %35
  %44 = getelementptr float, ptr addrspace(3) @global_smem, i64 %37
  %45 = getelementptr float, ptr addrspace(3) @global_smem, i64 %39
  %46 = shl nuw nsw i32 %urem, 3
  %47 = zext nneg i32 %46 to i64
  %48 = getelementptr float, ptr addrspace(3) @global_smem, i64 %47
  %49 = or i32 %46, 2
  %50 = zext nneg i32 %49 to i64
  %51 = getelementptr float, ptr addrspace(3) @global_smem, i64 %50
  %52 = or i32 %46, 4
  %53 = zext nneg i32 %52 to i64
  %54 = getelementptr float, ptr addrspace(3) @global_smem, i64 %53
  %55 = or i32 %46, 6
  %56 = zext nneg i32 %55 to i64
  %57 = getelementptr float, ptr addrspace(3) @global_smem, i64 %56
  %58 = shl nuw nsw i32 %urem, 1
  %59 = zext nneg i32 %58 to i64
  %60 = getelementptr float, ptr addrspace(3) @global_smem, i64 %59
  %61 = shl nuw nsw i32 %17, 1
  %62 = zext nneg i32 %61 to i64
  %63 = getelementptr float, ptr addrspace(3) @global_smem, i64 %62
  %64 = shl nuw nsw i32 %18, 1
  %65 = zext nneg i32 %64 to i64
  %66 = getelementptr float, ptr addrspace(3) @global_smem, i64 %65
  %67 = shl nuw nsw i32 %19, 1
  %68 = zext nneg i32 %67 to i64
  %69 = getelementptr float, ptr addrspace(3) @global_smem, i64 %68
  %70 = getelementptr inbounds <4 x i16>, ptr addrspace(3) %40, i64 0, i64 1
  %71 = getelementptr inbounds <4 x i16>, ptr addrspace(3) %40, i64 0, i64 2
  %72 = getelementptr inbounds <4 x i16>, ptr addrspace(3) %40, i64 0, i64 3
  %73 = getelementptr inbounds <4 x float>, ptr addrspace(3) %45, i64 0, i64 1
  %74 = getelementptr inbounds <4 x float>, ptr addrspace(3) %45, i64 0, i64 2
  %75 = getelementptr inbounds <4 x float>, ptr addrspace(3) %45, i64 0, i64 3
  %76 = insertelement <8 x i1> poison, i1 %22, i64 0, !dbg !14
  %77 = shufflevector <8 x i1> %76, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !14
  br label %78, !dbg !15

78:                                               ; preds = %15, %78
  %79 = phi float [ 0.000000e+00, %15 ], [ %290, %78 ]
  %80 = phi float [ 0.000000e+00, %15 ], [ %292, %78 ]
  %81 = phi float [ 0.000000e+00, %15 ], [ %294, %78 ]
  %82 = phi float [ 0.000000e+00, %15 ], [ %296, %78 ]
  %83 = phi i1 [ true, %15 ], [ false, %78 ]
  %84 = phi i32 [ 0, %15 ], [ 1024, %78 ]
  %85 = phi <8 x float> [ zeroinitializer, %15 ], [ %309, %78 ]
  %86 = or i32 %84, %urem, !dbg !16
  %87 = or i32 %84, %17, !dbg !16
  %88 = or i32 %84, %18, !dbg !16
  %89 = or i32 %84, %19, !dbg !16
  %90 = or i32 %84, %20, !dbg !16
  %91 = mul nuw nsw i32 %86, 2304, !dbg !17
  %92 = mul nuw nsw i32 %87, 2304, !dbg !17
  %93 = mul nuw nsw i32 %88, 2304, !dbg !17
  %94 = mul nuw nsw i32 %89, 2304, !dbg !17
  %95 = add i32 %91, %21, !dbg !18
  %96 = add i32 %92, %21, !dbg !18
  %97 = add i32 %93, %21, !dbg !18
  %98 = add i32 %94, %21, !dbg !18
  %99 = sext i32 %95 to i64, !dbg !19
  %100 = getelementptr i16, ptr addrspace(1) %0, i64 %99, !dbg !19
  %101 = sext i32 %96 to i64, !dbg !19
  %102 = getelementptr i16, ptr addrspace(1) %0, i64 %101, !dbg !19
  %103 = sext i32 %97 to i64, !dbg !19
  %104 = getelementptr i16, ptr addrspace(1) %0, i64 %103, !dbg !19
  %105 = sext i32 %98 to i64, !dbg !19
  %106 = getelementptr i16, ptr addrspace(1) %0, i64 %105, !dbg !19
  %107 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %100, i1 %22, i16 0, i1 %22) #3, !dbg !20
  %108 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %102, i1 %22, i16 0, i1 %22) #3, !dbg !20
  %109 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %104, i1 %22, i16 0, i1 %22) #3, !dbg !20
  %110 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %106, i1 %22, i16 0, i1 %22) #3, !dbg !20
  %111 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %107) #3, !dbg !21
  %112 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %108) #3, !dbg !21
  %113 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %109) #3, !dbg !21
  %114 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %110) #3, !dbg !21
  %115 = getelementptr i16, ptr addrspace(1) %1, i64 %99, !dbg !22
  %116 = getelementptr i16, ptr addrspace(1) %1, i64 %101, !dbg !22
  %117 = getelementptr i16, ptr addrspace(1) %1, i64 %103, !dbg !22
  %118 = getelementptr i16, ptr addrspace(1) %1, i64 %105, !dbg !22
  %119 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %115, i1 %22, i16 0, i1 %22) #3, !dbg !23
  %120 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %116, i1 %22, i16 0, i1 %22) #3, !dbg !23
  %121 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %117, i1 %22, i16 0, i1 %22) #3, !dbg !23
  %122 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %118, i1 %22, i16 0, i1 %22) #3, !dbg !23
  %123 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %119) #3, !dbg !24
  %124 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %120) #3, !dbg !24
  %125 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %121) #3, !dbg !24
  %126 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %122) #3, !dbg !24
  %127 = getelementptr i16, ptr addrspace(1) %2, i64 %99, !dbg !25
  %128 = getelementptr i16, ptr addrspace(1) %2, i64 %101, !dbg !25
  %129 = getelementptr i16, ptr addrspace(1) %2, i64 %103, !dbg !25
  %130 = getelementptr i16, ptr addrspace(1) %2, i64 %105, !dbg !25
  %131 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %127, i1 %22, i16 0, i1 %22) #3, !dbg !26
  %132 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %128, i1 %22, i16 0, i1 %22) #3, !dbg !26
  %133 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %129, i1 %22, i16 0, i1 %22) #3, !dbg !26
  %134 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %130, i1 %22, i16 0, i1 %22) #3, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !27
  %135 = insertelement <1 x i16> undef, i16 %131, i64 0, !dbg !27
  store <1 x i16> %135, ptr addrspace(3) %32, align 2, !dbg !27
  %136 = insertelement <1 x i16> undef, i16 %132, i64 0, !dbg !27
  store <1 x i16> %136, ptr addrspace(3) %34, align 2, !dbg !27
  %137 = insertelement <1 x i16> undef, i16 %133, i64 0, !dbg !27
  store <1 x i16> %137, ptr addrspace(3) %36, align 2, !dbg !27
  %138 = insertelement <1 x i16> undef, i16 %134, i64 0, !dbg !27
  store <1 x i16> %138, ptr addrspace(3) %38, align 2, !dbg !27
  tail call void @llvm.nvvm.barrier0(), !dbg !27
  %139 = load i16, ptr addrspace(3) %40, align 8, !dbg !27
  %140 = load i16, ptr addrspace(3) %70, align 2, !dbg !27
  %141 = load i16, ptr addrspace(3) %71, align 4, !dbg !27
  %142 = load i16, ptr addrspace(3) %72, align 2, !dbg !27
  %143 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %139) #3, !dbg !27
  %144 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %140) #3, !dbg !27
  %145 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %141) #3, !dbg !27
  %146 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %142) #3, !dbg !27
  %147 = zext nneg i32 %90 to i64, !dbg !28
  %148 = getelementptr float, ptr addrspace(1) %3, i64 %147, !dbg !28
  %149 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %148, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true) #3, !dbg !29
  %150 = extractvalue { i32, i32, i32, i32 } %149, 0, !dbg !29
  %151 = extractvalue { i32, i32, i32, i32 } %149, 1, !dbg !29
  %152 = extractvalue { i32, i32, i32, i32 } %149, 2, !dbg !29
  %153 = extractvalue { i32, i32, i32, i32 } %149, 3, !dbg !29
  %154 = bitcast i32 %150 to float, !dbg !29
  %155 = bitcast i32 %151 to float, !dbg !29
  %156 = bitcast i32 %152 to float, !dbg !29
  %157 = bitcast i32 %153 to float, !dbg !29
  %158 = getelementptr float, ptr addrspace(1) %5, i64 %99, !dbg !30
  %159 = getelementptr float, ptr addrspace(1) %5, i64 %101, !dbg !30
  %160 = getelementptr float, ptr addrspace(1) %5, i64 %103, !dbg !30
  %161 = getelementptr float, ptr addrspace(1) %5, i64 %105, !dbg !30
  %162 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %158, i1 %22, i32 0, i1 %22) #3, !dbg !31
  %163 = bitcast i32 %162 to float, !dbg !31
  %164 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %159, i1 %22, i32 0, i1 %22) #3, !dbg !31
  %165 = bitcast i32 %164 to float, !dbg !31
  %166 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %160, i1 %22, i32 0, i1 %22) #3, !dbg !31
  %167 = bitcast i32 %166 to float, !dbg !31
  %168 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %161, i1 %22, i32 0, i1 %22) #3, !dbg !31
  %169 = bitcast i32 %168 to float, !dbg !31
  %170 = getelementptr float, ptr addrspace(1) %6, i64 %147, !dbg !32
  %171 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %170, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true) #3, !dbg !33
  %172 = extractvalue { i32, i32, i32, i32 } %171, 0, !dbg !33
  %173 = extractvalue { i32, i32, i32, i32 } %171, 1, !dbg !33
  %174 = extractvalue { i32, i32, i32, i32 } %171, 2, !dbg !33
  %175 = extractvalue { i32, i32, i32, i32 } %171, 3, !dbg !33
  %176 = bitcast i32 %172 to float, !dbg !33
  %177 = bitcast i32 %173 to float, !dbg !33
  %178 = bitcast i32 %174 to float, !dbg !33
  %179 = bitcast i32 %175 to float, !dbg !33
  %180 = getelementptr i16, ptr addrspace(1) %7, i64 %99, !dbg !34
  %181 = getelementptr i16, ptr addrspace(1) %7, i64 %101, !dbg !34
  %182 = getelementptr i16, ptr addrspace(1) %7, i64 %103, !dbg !34
  %183 = getelementptr i16, ptr addrspace(1) %7, i64 %105, !dbg !34
  %184 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %180, i1 %22, i16 0, i1 %22) #3, !dbg !35
  %185 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %181, i1 %22, i16 0, i1 %22) #3, !dbg !35
  %186 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %182, i1 %22, i16 0, i1 %22) #3, !dbg !35
  %187 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b16 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u16 $0, $3;", "=c,l,b,c,b"(ptr addrspace(1) %183, i1 %22, i16 0, i1 %22) #3, !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %188 = insertelement <1 x i16> undef, i16 %184, i64 0, !dbg !36
  store <1 x i16> %188, ptr addrspace(3) %32, align 2, !dbg !36
  %189 = insertelement <1 x i16> undef, i16 %185, i64 0, !dbg !36
  store <1 x i16> %189, ptr addrspace(3) %34, align 2, !dbg !36
  %190 = insertelement <1 x i16> undef, i16 %186, i64 0, !dbg !36
  store <1 x i16> %190, ptr addrspace(3) %36, align 2, !dbg !36
  %191 = insertelement <1 x i16> undef, i16 %187, i64 0, !dbg !36
  store <1 x i16> %191, ptr addrspace(3) %38, align 2, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %192 = load i16, ptr addrspace(3) %40, align 8, !dbg !36
  %193 = load i16, ptr addrspace(3) %70, align 2, !dbg !36
  %194 = load i16, ptr addrspace(3) %71, align 4, !dbg !36
  %195 = load i16, ptr addrspace(3) %72, align 2, !dbg !36
  %196 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %192) #3, !dbg !36
  %197 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %193) #3, !dbg !36
  %198 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %194) #3, !dbg !36
  %199 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %195) #3, !dbg !36
  %200 = getelementptr float, ptr addrspace(1) %8, i64 %147, !dbg !37
  %201 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %200, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true) #3, !dbg !38
  %202 = extractvalue { i32, i32, i32, i32 } %201, 0, !dbg !38
  %203 = extractvalue { i32, i32, i32, i32 } %201, 1, !dbg !38
  %204 = extractvalue { i32, i32, i32, i32 } %201, 2, !dbg !38
  %205 = extractvalue { i32, i32, i32, i32 } %201, 3, !dbg !38
  %206 = getelementptr float, ptr addrspace(1) %9, i64 %99, !dbg !39
  %207 = getelementptr float, ptr addrspace(1) %9, i64 %101, !dbg !39
  %208 = getelementptr float, ptr addrspace(1) %9, i64 %103, !dbg !39
  %209 = getelementptr float, ptr addrspace(1) %9, i64 %105, !dbg !39
  %210 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %206, i1 %22, i32 0, i1 %22) #3, !dbg !40
  %211 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %207, i1 %22, i32 0, i1 %22) #3, !dbg !40
  %212 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %208, i1 %22, i32 0, i1 %22) #3, !dbg !40
  %213 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_first.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %209, i1 %22, i32 0, i1 %22) #3, !dbg !40
  %214 = insertelement <4 x i32> poison, i32 %210, i64 0, !dbg !40
  %215 = insertelement <4 x i32> %214, i32 %211, i64 1, !dbg !40
  %216 = insertelement <4 x i32> %215, i32 %212, i64 2, !dbg !40
  %217 = insertelement <4 x i32> %216, i32 %213, i64 3, !dbg !40
  %218 = bitcast <4 x i32> %217 to <4 x float>, !dbg !40
  %219 = fadd float %111, %123, !dbg !41
  %220 = fadd float %112, %124, !dbg !41
  %221 = fadd float %113, %125, !dbg !41
  %222 = fadd float %114, %126, !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !41
  %223 = insertelement <1 x float> undef, float %219, i64 0, !dbg !41
  store <1 x float> %223, ptr addrspace(3) %41, align 4, !dbg !41
  %224 = insertelement <1 x float> undef, float %220, i64 0, !dbg !41
  store <1 x float> %224, ptr addrspace(3) %42, align 4, !dbg !41
  %225 = insertelement <1 x float> undef, float %221, i64 0, !dbg !41
  store <1 x float> %225, ptr addrspace(3) %43, align 4, !dbg !41
  %226 = insertelement <1 x float> undef, float %222, i64 0, !dbg !41
  store <1 x float> %226, ptr addrspace(3) %44, align 4, !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !41
  %227 = load float, ptr addrspace(3) %45, align 16, !dbg !41
  %228 = load float, ptr addrspace(3) %73, align 4, !dbg !41
  %229 = load float, ptr addrspace(3) %74, align 8, !dbg !41
  %230 = load float, ptr addrspace(3) %75, align 4, !dbg !41
  %231 = fmul float %143, %154, !dbg !42
  %232 = fmul float %144, %155, !dbg !42
  %233 = fmul float %145, %156, !dbg !42
  %234 = fmul float %146, %157, !dbg !42
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %235 = insertelement <1 x float> undef, float %231, i64 0, !dbg !42
  store <1 x float> %235, ptr addrspace(3) %48, align 4, !dbg !42
  %236 = insertelement <1 x float> undef, float %232, i64 0, !dbg !42
  store <1 x float> %236, ptr addrspace(3) %51, align 4, !dbg !42
  %237 = insertelement <1 x float> undef, float %233, i64 0, !dbg !42
  store <1 x float> %237, ptr addrspace(3) %54, align 4, !dbg !42
  %238 = insertelement <1 x float> undef, float %234, i64 0, !dbg !42
  store <1 x float> %238, ptr addrspace(3) %57, align 4, !dbg !42
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %239 = load float, ptr addrspace(3) %60, align 4, !dbg !42
  %240 = load float, ptr addrspace(3) %63, align 4, !dbg !42
  %241 = load float, ptr addrspace(3) %66, align 4, !dbg !42
  %242 = load float, ptr addrspace(3) %69, align 4, !dbg !42
  %243 = fmul float %30, %231, !dbg !43
  %244 = fmul float %30, %232, !dbg !43
  %245 = fmul float %30, %233, !dbg !43
  %246 = fmul float %30, %234, !dbg !43
  tail call void @llvm.nvvm.barrier0(), !dbg !43
  %247 = insertelement <1 x float> undef, float %243, i64 0, !dbg !43
  store <1 x float> %247, ptr addrspace(3) %48, align 4, !dbg !43
  %248 = insertelement <1 x float> undef, float %244, i64 0, !dbg !43
  store <1 x float> %248, ptr addrspace(3) %51, align 4, !dbg !43
  %249 = insertelement <1 x float> undef, float %245, i64 0, !dbg !43
  store <1 x float> %249, ptr addrspace(3) %54, align 4, !dbg !43
  %250 = insertelement <1 x float> undef, float %246, i64 0, !dbg !43
  store <1 x float> %250, ptr addrspace(3) %57, align 4, !dbg !43
  tail call void @llvm.nvvm.barrier0(), !dbg !43
  %251 = load float, ptr addrspace(3) %60, align 4, !dbg !43
  %252 = load float, ptr addrspace(3) %63, align 4, !dbg !43
  %253 = load float, ptr addrspace(3) %66, align 4, !dbg !43
  %254 = load float, ptr addrspace(3) %69, align 4, !dbg !43
  %255 = fmul float %163, 4.800000e+01, !dbg !44
  %256 = fmul float %165, 4.800000e+01, !dbg !44
  %257 = fmul float %167, 4.800000e+01, !dbg !44
  %258 = fmul float %169, 4.800000e+01, !dbg !44
  tail call void @llvm.nvvm.barrier0(), !dbg !44
  %259 = insertelement <1 x float> undef, float %255, i64 0, !dbg !44
  store <1 x float> %259, ptr addrspace(3) %41, align 4, !dbg !44
  %260 = insertelement <1 x float> undef, float %256, i64 0, !dbg !44
  store <1 x float> %260, ptr addrspace(3) %42, align 4, !dbg !44
  %261 = insertelement <1 x float> undef, float %257, i64 0, !dbg !44
  store <1 x float> %261, ptr addrspace(3) %43, align 4, !dbg !44
  %262 = insertelement <1 x float> undef, float %258, i64 0, !dbg !44
  store <1 x float> %262, ptr addrspace(3) %44, align 4, !dbg !44
  tail call void @llvm.nvvm.barrier0(), !dbg !44
  %263 = fadd float %255, %251, !dbg !45
  %264 = fadd float %256, %252, !dbg !45
  %265 = fadd float %257, %253, !dbg !45
  %266 = fadd float %258, %254, !dbg !45
  %267 = insertelement <1 x float> undef, float %263, i64 0, !dbg !45
  %268 = insertelement <1 x float> undef, float %264, i64 0, !dbg !45
  %269 = insertelement <1 x float> undef, float %265, i64 0, !dbg !45
  %270 = insertelement <1 x float> undef, float %266, i64 0, !dbg !45
  %271 = insertelement <4 x i32> poison, i32 %202, i64 0, !dbg !38
  %272 = insertelement <4 x i32> %271, i32 %203, i64 1, !dbg !38
  %273 = insertelement <4 x i32> %272, i32 %204, i64 2, !dbg !38
  %274 = insertelement <4 x i32> %273, i32 %205, i64 3, !dbg !38
  %275 = bitcast <4 x i32> %274 to <4 x float>, !dbg !38
  %276 = load <4 x float>, ptr addrspace(3) %45, align 16, !dbg !44
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  store <1 x float> %267, ptr addrspace(3) %41, align 4, !dbg !45
  store <1 x float> %268, ptr addrspace(3) %42, align 4, !dbg !45
  store <1 x float> %269, ptr addrspace(3) %43, align 4, !dbg !45
  store <1 x float> %270, ptr addrspace(3) %44, align 4, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %277 = load float, ptr addrspace(3) %45, align 16, !dbg !45
  %278 = load float, ptr addrspace(3) %73, align 4, !dbg !45
  %279 = load float, ptr addrspace(3) %74, align 8, !dbg !45
  %280 = load float, ptr addrspace(3) %75, align 4, !dbg !45
  %281 = fmul float %277, %176, !dbg !46
  %282 = fmul float %278, %177, !dbg !46
  %283 = fmul float %279, %178, !dbg !46
  %284 = fmul float %280, %179, !dbg !46
  %285 = fmul float %227, %281, !dbg !47
  %286 = fmul float %228, %282, !dbg !47
  %287 = fmul float %229, %283, !dbg !47
  %288 = fmul float %230, %284, !dbg !47
  %289 = select i1 %22, float %285, float -0.000000e+00, !dbg !48
  %290 = fadd float %79, %289, !dbg !48
  %291 = select i1 %22, float %286, float -0.000000e+00, !dbg !48
  %292 = fadd float %80, %291, !dbg !48
  %293 = select i1 %22, float %287, float -0.000000e+00, !dbg !48
  %294 = fadd float %81, %293, !dbg !48
  %295 = select i1 %22, float %288, float -0.000000e+00, !dbg !48
  %296 = fadd float %82, %295, !dbg !48
  %297 = fmul <4 x float> %276, %275, !dbg !49
  %298 = insertelement <8 x float> poison, float %239, i64 0, !dbg !50
  %299 = insertelement <8 x float> %298, float %240, i64 1, !dbg !50
  %300 = insertelement <8 x float> %299, float %241, i64 2, !dbg !50
  %301 = insertelement <8 x float> %300, float %242, i64 3, !dbg !50
  %302 = insertelement <8 x float> %301, float %196, i64 4, !dbg !50
  %303 = insertelement <8 x float> %302, float %197, i64 5, !dbg !50
  %304 = insertelement <8 x float> %303, float %198, i64 6, !dbg !50
  %305 = insertelement <8 x float> %304, float %199, i64 7, !dbg !50
  %306 = shufflevector <4 x float> %218, <4 x float> %297, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>, !dbg !50
  %307 = fmul <8 x float> %305, %306, !dbg !50
  %308 = select <8 x i1> %77, <8 x float> %307, <8 x float> <float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00>, !dbg !14
  %309 = fadd <8 x float> %85, %308, !dbg !14
  br i1 %83, label %78, label %310, !dbg !15

310:                                              ; preds = %78
  %311 = lshr i32 %16, 5, !dbg !8
  %312 = and i32 %311, 7, !dbg !8
  %313 = and i32 %16, 31, !dbg !8
  tail call void @llvm.nvvm.barrier0(), !dbg !51
  %314 = fadd float %290, %292, !dbg !55
  %315 = fadd float %294, %314, !dbg !55
  %316 = fadd float %296, %315, !dbg !55
  %317 = bitcast float %316 to i32, !dbg !51
  %318 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %317, i32 16, i32 31), !dbg !51
  %319 = bitcast i32 %318 to float, !dbg !51
  %320 = fadd float %316, %319, !dbg !55
  %321 = bitcast float %320 to i32, !dbg !51
  %322 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %321, i32 8, i32 31), !dbg !51
  %323 = bitcast i32 %322 to float, !dbg !51
  %324 = fadd float %320, %323, !dbg !55
  %325 = bitcast float %324 to i32, !dbg !51
  %326 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %325, i32 4, i32 31), !dbg !51
  %327 = bitcast i32 %326 to float, !dbg !51
  %328 = fadd float %324, %327, !dbg !55
  %329 = bitcast float %328 to i32, !dbg !51
  %330 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %329, i32 2, i32 31), !dbg !51
  %331 = bitcast i32 %330 to float, !dbg !51
  %332 = fadd float %328, %331, !dbg !55
  %333 = bitcast float %332 to i32, !dbg !51
  %334 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %333, i32 1, i32 31), !dbg !51
  %335 = bitcast i32 %334 to float, !dbg !51
  %336 = fadd float %332, %335, !dbg !55
  %337 = icmp eq i32 %313, 0, !dbg !51
  %338 = zext nneg i32 %312 to i64, !dbg !51
  %339 = getelementptr float, ptr addrspace(3) @global_smem, i64 %338, !dbg !51
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %339, float %336, i1 %337) #3, !dbg !51
  tail call void @llvm.nvvm.barrier0(), !dbg !51
  %340 = icmp slt i32 %16, 8, !dbg !51
  %341 = sext i32 %16 to i64, !dbg !51
  %342 = getelementptr float, ptr addrspace(3) @global_smem, i64 %341, !dbg !51
  %343 = tail call float asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %342, i1 %340) #3, !dbg !51
  %344 = bitcast float %343 to i32, !dbg !51
  %345 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %344, i32 4, i32 31), !dbg !51
  %346 = bitcast i32 %345 to float, !dbg !51
  %347 = fadd float %343, %346, !dbg !55
  %348 = bitcast float %347 to i32, !dbg !51
  %349 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %348, i32 2, i32 31), !dbg !51
  %350 = bitcast i32 %349 to float, !dbg !51
  %351 = fadd float %347, %350, !dbg !55
  %352 = bitcast float %351 to i32, !dbg !51
  %353 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %352, i32 1, i32 31), !dbg !51
  %354 = bitcast i32 %353 to float, !dbg !51
  %355 = fadd float %351, %354, !dbg !55
  %356 = and i32 %16, 7, !dbg !51
  %357 = icmp eq i32 %356, 0, !dbg !51
  %358 = and i1 %340, %357, !dbg !51
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %342, float %355, i1 %358) #3, !dbg !51
  tail call void @llvm.nvvm.barrier0(), !dbg !51
  %359 = load float, ptr addrspace(3) @global_smem, align 4, !dbg !51
  tail call void @llvm.nvvm.barrier0(), !dbg !59
  %360 = insertelement <1 x float> undef, float %359, i64 0, !dbg !59
  store <1 x float> %360, ptr addrspace(3) @global_smem, align 4, !dbg !59
  tail call void @llvm.nvvm.barrier0(), !dbg !59
  %361 = load i32, ptr addrspace(3) @global_smem, align 4, !dbg !59
  %362 = getelementptr float, ptr addrspace(1) %10, i64 %23, !dbg !60
  %363 = icmp eq i32 %urem, 0, !dbg !61
  %364 = and i1 %363, %22, !dbg !61
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %361, ptr addrspace(1) %362, i1 %364) #3, !dbg !61
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %shift = shufflevector <8 x float> %309, <8 x float> poison, <8 x i32> <i32 poison, i32 poison, i32 poison, i32 poison, i32 5, i32 poison, i32 poison, i32 poison>, !dbg !64
  %365 = fadd <8 x float> %309, %shift, !dbg !64
  %shift36 = shufflevector <8 x float> %309, <8 x float> poison, <8 x i32> <i32 poison, i32 poison, i32 poison, i32 poison, i32 6, i32 poison, i32 poison, i32 poison>, !dbg !64
  %366 = fadd <8 x float> %shift36, %365, !dbg !64
  %shift37 = shufflevector <8 x float> %309, <8 x float> poison, <8 x i32> <i32 poison, i32 poison, i32 poison, i32 poison, i32 7, i32 poison, i32 poison, i32 poison>, !dbg !64
  %367 = fadd <8 x float> %shift37, %366, !dbg !64
  %368 = extractelement <8 x float> %367, i64 4, !dbg !64
  %369 = bitcast float %368 to i32, !dbg !62
  %370 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %369, i32 16, i32 31), !dbg !62
  %371 = bitcast i32 %370 to float, !dbg !62
  %372 = fadd float %368, %371, !dbg !64
  %373 = bitcast float %372 to i32, !dbg !62
  %374 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %373, i32 8, i32 31), !dbg !62
  %375 = bitcast i32 %374 to float, !dbg !62
  %376 = fadd float %372, %375, !dbg !64
  %377 = bitcast float %376 to i32, !dbg !62
  %378 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %377, i32 4, i32 31), !dbg !62
  %379 = bitcast i32 %378 to float, !dbg !62
  %380 = fadd float %376, %379, !dbg !64
  %381 = bitcast float %380 to i32, !dbg !62
  %382 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %381, i32 2, i32 31), !dbg !62
  %383 = bitcast i32 %382 to float, !dbg !62
  %384 = fadd float %380, %383, !dbg !64
  %385 = bitcast float %384 to i32, !dbg !62
  %386 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %385, i32 1, i32 31), !dbg !62
  %387 = bitcast i32 %386 to float, !dbg !62
  %388 = fadd float %384, %387, !dbg !64
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %339, float %388, i1 %337) #3, !dbg !62
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %389 = tail call float asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %342, i1 %340) #3, !dbg !62
  %390 = bitcast float %389 to i32, !dbg !62
  %391 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %390, i32 4, i32 31), !dbg !62
  %392 = bitcast i32 %391 to float, !dbg !62
  %393 = fadd float %389, %392, !dbg !64
  %394 = bitcast float %393 to i32, !dbg !62
  %395 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %394, i32 2, i32 31), !dbg !62
  %396 = bitcast i32 %395 to float, !dbg !62
  %397 = fadd float %393, %396, !dbg !64
  %398 = bitcast float %397 to i32, !dbg !62
  %399 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %398, i32 1, i32 31), !dbg !62
  %400 = bitcast i32 %399 to float, !dbg !62
  %401 = fadd float %397, %400, !dbg !64
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %342, float %401, i1 %358) #3, !dbg !62
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %402 = load float, ptr addrspace(3) @global_smem, align 4, !dbg !62
  tail call void @llvm.nvvm.barrier0(), !dbg !67
  %403 = insertelement <1 x float> undef, float %402, i64 0, !dbg !67
  store <1 x float> %403, ptr addrspace(3) @global_smem, align 4, !dbg !67
  tail call void @llvm.nvvm.barrier0(), !dbg !67
  %404 = load i32, ptr addrspace(3) @global_smem, align 4, !dbg !67
  %405 = getelementptr float, ptr addrspace(1) %11, i64 %23, !dbg !68
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %404, ptr addrspace(1) %405, i1 %364) #3, !dbg !69
  tail call void @llvm.nvvm.barrier0(), !dbg !70
  %shift38 = shufflevector <8 x float> %309, <8 x float> poison, <8 x i32> <i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !72
  %406 = fadd <8 x float> %309, %shift38, !dbg !72
  %shift39 = shufflevector <8 x float> %309, <8 x float> poison, <8 x i32> <i32 2, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !72
  %407 = fadd <8 x float> %shift39, %406, !dbg !72
  %shift40 = shufflevector <8 x float> %309, <8 x float> poison, <8 x i32> <i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !72
  %408 = fadd <8 x float> %shift40, %407, !dbg !72
  %409 = extractelement <8 x float> %408, i64 0, !dbg !72
  %410 = bitcast float %409 to i32, !dbg !70
  %411 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %410, i32 16, i32 31), !dbg !70
  %412 = bitcast i32 %411 to float, !dbg !70
  %413 = fadd float %409, %412, !dbg !72
  %414 = bitcast float %413 to i32, !dbg !70
  %415 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %414, i32 8, i32 31), !dbg !70
  %416 = bitcast i32 %415 to float, !dbg !70
  %417 = fadd float %413, %416, !dbg !72
  %418 = bitcast float %417 to i32, !dbg !70
  %419 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %418, i32 4, i32 31), !dbg !70
  %420 = bitcast i32 %419 to float, !dbg !70
  %421 = fadd float %417, %420, !dbg !72
  %422 = bitcast float %421 to i32, !dbg !70
  %423 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %422, i32 2, i32 31), !dbg !70
  %424 = bitcast i32 %423 to float, !dbg !70
  %425 = fadd float %421, %424, !dbg !72
  %426 = bitcast float %425 to i32, !dbg !70
  %427 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %426, i32 1, i32 31), !dbg !70
  %428 = bitcast i32 %427 to float, !dbg !70
  %429 = fadd float %425, %428, !dbg !72
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %339, float %429, i1 %337) #3, !dbg !70
  tail call void @llvm.nvvm.barrier0(), !dbg !70
  %430 = tail call float asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %342, i1 %340) #3, !dbg !70
  %431 = bitcast float %430 to i32, !dbg !70
  %432 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %431, i32 4, i32 31), !dbg !70
  %433 = bitcast i32 %432 to float, !dbg !70
  %434 = fadd float %430, %433, !dbg !72
  %435 = bitcast float %434 to i32, !dbg !70
  %436 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %435, i32 2, i32 31), !dbg !70
  %437 = bitcast i32 %436 to float, !dbg !70
  %438 = fadd float %434, %437, !dbg !72
  %439 = bitcast float %438 to i32, !dbg !70
  %440 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %439, i32 1, i32 31), !dbg !70
  %441 = bitcast i32 %440 to float, !dbg !70
  %442 = fadd float %438, %441, !dbg !72
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %342, float %442, i1 %358) #3, !dbg !70
  tail call void @llvm.nvvm.barrier0(), !dbg !70
  %443 = load i32, ptr addrspace(3) @global_smem, align 4, !dbg !70
  %444 = getelementptr float, ptr addrspace(1) %12, i64 %23, !dbg !75
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %443, ptr addrspace(1) %444, i1 %364) #3, !dbg !76
  ret void, !dbg !77
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.dbg.cu = !{!1}
!nvvm.annotations = !{!3, !4, !4, !3}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = distinct !DICompileUnit(language: DW_LANG_C, file: !2, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: FullDebug)
!2 = !DIFile(filename: "c7or2z3scanopfmotiyvlrkgvmcqgt4autdk5vul5dcohqwwoas3.py", directory: "/tmp/torchinductor_zeus/7o")
!3 = !{ptr @triton__0d1d2d3d4d5d6d7d8d9d10d11d12d13de14de, !"kernel", i32 1}
!4 = !{ptr @triton__0d1d2d3d4d5d6d7d8d9d10d11d12d13de14de, !"maxntidx", i32 256}
!5 = distinct !DISubprogram(name: "triton__0d1d2d3d4d5d6d7d8d9d10d11d12d13de14de", linkageName: "triton__0d1d2d3d4d5d6d7d8d9d10d11d12d13de14de", scope: !2, file: !2, line: 18, type: !6, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !1)
!6 = !DISubroutineType(cc: DW_CC_normal, types: !7)
!7 = !{}
!8 = !DILocation(line: 24, column: 33, scope: !5)
!9 = !DILocation(line: 21, column: 28, scope: !5)
!10 = !DILocation(line: 23, column: 21, scope: !5)
!11 = !DILocation(line: 26, column: 30, scope: !5)
!12 = !DILocation(line: 26, column: 35, scope: !5)
!13 = !DILocation(line: 49, column: 23, scope: !5)
!14 = !DILocation(line: 70, column: 48, scope: !5)
!15 = !DILocation(line: 30, column: 36, scope: !5)
!16 = !DILocation(line: 31, column: 27, scope: !5)
!17 = !DILocation(line: 34, column: 45, scope: !5)
!18 = !DILocation(line: 34, column: 40, scope: !5)
!19 = !DILocation(line: 34, column: 34, scope: !5)
!20 = !DILocation(line: 34, column: 51, scope: !5)
!21 = !DILocation(line: 34, column: 111, scope: !5)
!22 = !DILocation(line: 35, column: 34, scope: !5)
!23 = !DILocation(line: 35, column: 51, scope: !5)
!24 = !DILocation(line: 35, column: 111, scope: !5)
!25 = !DILocation(line: 36, column: 34, scope: !5)
!26 = !DILocation(line: 36, column: 51, scope: !5)
!27 = !DILocation(line: 36, column: 111, scope: !5)
!28 = !DILocation(line: 37, column: 34, scope: !5)
!29 = !DILocation(line: 37, column: 39, scope: !5)
!30 = !DILocation(line: 38, column: 35, scope: !5)
!31 = !DILocation(line: 38, column: 52, scope: !5)
!32 = !DILocation(line: 39, column: 35, scope: !5)
!33 = !DILocation(line: 39, column: 40, scope: !5)
!34 = !DILocation(line: 40, column: 35, scope: !5)
!35 = !DILocation(line: 40, column: 52, scope: !5)
!36 = !DILocation(line: 40, column: 112, scope: !5)
!37 = !DILocation(line: 41, column: 35, scope: !5)
!38 = !DILocation(line: 41, column: 40, scope: !5)
!39 = !DILocation(line: 42, column: 35, scope: !5)
!40 = !DILocation(line: 42, column: 52, scope: !5)
!41 = !DILocation(line: 45, column: 22, scope: !5)
!42 = !DILocation(line: 47, column: 22, scope: !5)
!43 = !DILocation(line: 50, column: 23, scope: !5)
!44 = !DILocation(line: 54, column: 24, scope: !5)
!45 = !DILocation(line: 55, column: 24, scope: !5)
!46 = !DILocation(line: 56, column: 24, scope: !5)
!47 = !DILocation(line: 57, column: 23, scope: !5)
!48 = !DILocation(line: 60, column: 48, scope: !5)
!49 = !DILocation(line: 62, column: 24, scope: !5)
!50 = !DILocation(line: 67, column: 24, scope: !5)
!51 = !DILocation(line: 243, column: 36, scope: !52, inlinedAt: !54)
!52 = distinct !DILexicalBlockFile(scope: !5, file: !53, discriminator: 0)
!53 = !DIFile(filename: "standard.py", directory: "/home/zeus/miniconda3/envs/cloudspace/lib/python3.10/site-packages/triton/language")
!54 = !DILocation(line: 71, column: 27, scope: !52)
!55 = !DILocation(line: 233, column: 15, scope: !56, inlinedAt: !57)
!56 = distinct !DILexicalBlockFile(scope: !52, file: !53, discriminator: 0)
!57 = !DILocation(line: 243, column: 36, scope: !56, inlinedAt: !58)
!58 = !DILocation(line: 71, column: 27, scope: !56)
!59 = !DILocation(line: 71, column: 30, scope: !5)
!60 = !DILocation(line: 72, column: 25, scope: !5)
!61 = !DILocation(line: 72, column: 37, scope: !5)
!62 = !DILocation(line: 243, column: 36, scope: !52, inlinedAt: !63)
!63 = !DILocation(line: 73, column: 27, scope: !52)
!64 = !DILocation(line: 233, column: 15, scope: !56, inlinedAt: !65)
!65 = !DILocation(line: 243, column: 36, scope: !56, inlinedAt: !66)
!66 = !DILocation(line: 73, column: 27, scope: !56)
!67 = !DILocation(line: 73, column: 30, scope: !5)
!68 = !DILocation(line: 74, column: 25, scope: !5)
!69 = !DILocation(line: 74, column: 37, scope: !5)
!70 = !DILocation(line: 243, column: 36, scope: !52, inlinedAt: !71)
!71 = !DILocation(line: 75, column: 27, scope: !52)
!72 = !DILocation(line: 233, column: 15, scope: !56, inlinedAt: !73)
!73 = !DILocation(line: 243, column: 36, scope: !56, inlinedAt: !74)
!74 = !DILocation(line: 75, column: 27, scope: !56)
!75 = !DILocation(line: 76, column: 25, scope: !5)
!76 = !DILocation(line: 76, column: 37, scope: !5)
!77 = !DILocation(line: 76, column: 4, scope: !5)
