Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Aug 30 14:23:34 2024
| Host         : ubuntu-machine running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file arty_a7_timing.rpt
| Design       : arty_a7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.548        0.000                      0                29639        0.024        0.000                      0                29639        0.264        0.000                       0                 11300  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk100              {0.000 5.000}        10.000          100.000         
  builder_pll_fb    {0.000 5.000}        10.000          100.000         
  main_crg_clkout0  {0.000 5.000}        10.000          100.000         
  main_crg_clkout1  {0.000 20.000}       40.000          25.000          
  main_crg_clkout2  {0.000 1.250}        2.500           400.000         
  main_crg_clkout3  {0.625 1.875}        2.500           400.000         
  main_crg_clkout4  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                    8.407        0.000                      0                    7        0.112        0.000                      0                    7        3.000        0.000                       0                    10  
  builder_pll_fb                                                                                                                                                      8.751        0.000                       0                     2  
  main_crg_clkout0        0.548        0.000                      0                28565        0.024        0.000                      0                28565        3.750        0.000                       0                 11195  
  main_crg_clkout1                                                                                                                                                   37.845        0.000                       0                     2  
  main_crg_clkout2                                                                                                                                                    0.345        0.000                       0                    77  
  main_crg_clkout3                                                                                                                                                    0.345        0.000                       0                     4  
  main_crg_clkout4        1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         4.351        0.000                      0                 1053        0.302        0.000                      0                 1053  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.518ns (41.232%)  route 0.738ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.928ns = ( 15.928 - 10.000 ) 
    Source Clock Delay      (SCD):    6.579ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           0.812     6.579    main_crg_clkin
    SLICE_X60Y11         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.518     7.097 r  FDCE/Q
                         net (fo=1, routed)           0.738     7.835    builder_reset0
    SLICE_X60Y8          FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           0.569    15.929    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_1/C
                         clock pessimism              0.407    16.336    
                         clock uncertainty           -0.035    16.300    
    SLICE_X60Y8          FDCE (Setup_fdce_C_D)       -0.058    16.242    FDCE_1
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.518ns (37.608%)  route 0.859ns (62.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.928ns = ( 15.928 - 10.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           0.656     6.423    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.518     6.941 r  FDCE_2/Q
                         net (fo=1, routed)           0.859     7.800    builder_reset2
    SLICE_X60Y8          FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           0.569    15.929    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_3/C
                         clock pessimism              0.494    16.423    
                         clock uncertainty           -0.035    16.387    
    SLICE_X60Y8          FDCE (Setup_fdce_C_D)       -0.063    16.324    FDCE_3
  -------------------------------------------------------------------
                         required time                         16.324    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.175%)  route 0.771ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.109ns = ( 16.109 - 10.000 ) 
    Source Clock Delay      (SCD):    6.614ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           0.847     6.614    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.456     7.070 r  FDCE_5/Q
                         net (fo=1, routed)           0.771     7.840    builder_reset5
    SLICE_X65Y7          FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           0.750    16.109    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_6/C
                         clock pessimism              0.504    16.614    
                         clock uncertainty           -0.035    16.578    
    SLICE_X65Y7          FDCE (Setup_fdce_C_D)       -0.061    16.517    FDCE_6
  -------------------------------------------------------------------
                         required time                         16.517    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.109ns = ( 16.109 - 10.000 ) 
    Source Clock Delay      (SCD):    6.614ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           0.847     6.614    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.456     7.070 r  FDCE_4/Q
                         net (fo=1, routed)           0.613     7.683    builder_reset4
    SLICE_X65Y7          FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           0.750    16.109    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_5/C
                         clock pessimism              0.504    16.614    
                         clock uncertainty           -0.035    16.578    
    SLICE_X65Y7          FDCE (Setup_fdce_C_D)       -0.081    16.497    FDCE_5
  -------------------------------------------------------------------
                         required time                         16.497    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.109ns = ( 16.109 - 10.000 ) 
    Source Clock Delay      (SCD):    6.614ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           0.847     6.614    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.456     7.070 r  FDCE_6/Q
                         net (fo=1, routed)           0.622     7.692    builder_reset6
    SLICE_X65Y7          FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           0.750    16.109    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_7/C
                         clock pessimism              0.504    16.614    
                         clock uncertainty           -0.035    16.578    
    SLICE_X65Y7          FDCE (Setup_fdce_C_D)       -0.058    16.520    FDCE_7
  -------------------------------------------------------------------
                         required time                         16.520    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.847%)  route 0.612ns (54.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.109ns = ( 16.109 - 10.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           0.656     6.423    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.518     6.941 r  FDCE_3/Q
                         net (fo=1, routed)           0.612     7.553    builder_reset3
    SLICE_X65Y7          FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           0.750    16.109    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_4/C
                         clock pessimism              0.407    16.517    
                         clock uncertainty           -0.035    16.481    
    SLICE_X65Y7          FDCE (Setup_fdce_C_D)       -0.067    16.414    FDCE_4
  -------------------------------------------------------------------
                         required time                         16.414    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.947%)  route 0.519ns (50.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.928ns = ( 15.928 - 10.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           0.656     6.423    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.518     6.941 r  FDCE_1/Q
                         net (fo=1, routed)           0.519     7.460    builder_reset1
    SLICE_X60Y8          FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           0.569    15.929    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_2/C
                         clock pessimism              0.494    16.423    
                         clock uncertainty           -0.035    16.387    
    SLICE_X60Y8          FDCE (Setup_fdce_C_D)       -0.059    16.328    FDCE_2
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  8.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.503%)  route 0.222ns (57.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.275     1.976    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.164     2.140 r  FDCE_3/Q
                         net (fo=1, routed)           0.222     2.362    builder_reset3
    SLICE_X65Y7          FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.479     2.735    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.555     2.180    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.070     2.250    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.275     1.976    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.164     2.140 r  FDCE_1/Q
                         net (fo=1, routed)           0.163     2.303    builder_reset1
    SLICE_X60Y8          FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.313     2.569    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.593     1.976    
    SLICE_X60Y8          FDCE (Hold_fdce_C_D)         0.090     2.066    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.868%)  route 0.204ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.435     2.136    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.141     2.277 r  FDCE_6/Q
                         net (fo=1, routed)           0.204     2.481    builder_reset6
    SLICE_X65Y7          FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.479     2.735    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.599     2.136    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.072     2.208    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.435     2.136    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.141     2.277 r  FDCE_4/Q
                         net (fo=1, routed)           0.201     2.478    builder_reset4
    SLICE_X65Y7          FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.479     2.735    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.599     2.136    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.066     2.202    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.019%)  route 0.256ns (60.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.334     2.036    main_crg_clkin
    SLICE_X60Y11         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.164     2.200 r  FDCE/Q
                         net (fo=1, routed)           0.256     2.456    builder_reset0
    SLICE_X60Y8          FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.313     2.569    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.555     2.014    
    SLICE_X60Y8          FDCE (Hold_fdce_C_D)         0.087     2.101    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.495%)  route 0.285ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.275     1.976    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.164     2.140 r  FDCE_2/Q
                         net (fo=1, routed)           0.285     2.426    builder_reset2
    SLICE_X60Y8          FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.313     2.569    main_crg_clkin
    SLICE_X60Y8          FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.593     1.976    
    SLICE_X60Y8          FDCE (Hold_fdce_C_D)         0.088     2.064    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.559%)  route 0.371ns (72.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.435     2.136    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.141     2.277 r  FDCE_5/Q
                         net (fo=1, routed)           0.371     2.648    builder_reset5
    SLICE_X65Y7          FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.479     2.735    main_crg_clkin
    SLICE_X65Y7          FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.599     2.136    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.070     2.206    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X60Y11    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X60Y8     FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X60Y8     FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X60Y8     FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y7     FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y7     FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y7     FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y7     FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y11    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y11    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y11    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y11    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X60Y8     FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine2_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 2.392ns (27.728%)  route 6.235ns (72.272%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.939ns = ( 19.939 - 10.000 ) 
    Source Clock Delay      (SCD):    10.782ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.569    10.782    sys_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    11.238 r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.183    12.421    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5_1[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.545 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15/O
                         net (fo=1, routed)           0.000    12.545    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.943 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.943    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.214 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.714    13.928    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[19][0]
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.373    14.301 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_choose_req_grant[2]_i_25/O
                         net (fo=2, routed)           0.445    14.745    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood_n_150
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124    14.869 r  main_soclinux_sdram_dfi_p0_ras_n_i_10/O
                         net (fo=2, routed)           0.810    15.680    main_soclinux_sdram_dfi_p0_ras_n_i_10_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.804 f  main_soclinux_sdram_dfi_p0_ras_n_i_4/O
                         net (fo=1, routed)           0.601    16.405    main_soclinux_sdram_dfi_p0_ras_n_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.529 f  main_soclinux_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=25, routed)          0.578    17.107    main_soclinux_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.124    17.231 f  builder_bankmachine2_state[3]_i_7/O
                         net (fo=4, routed)           0.331    17.561    builder_bankmachine2_state[3]_i_7_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.124    17.685 r  main_soclinux_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=7, routed)           0.902    18.587    main_soclinux_sdram_bankmachine2_trccon_valid
    SLICE_X30Y3          LUT2 (Prop_lut2_I1_O)        0.150    18.737 r  main_soclinux_sdram_bankmachine2_trascon_ready_i_1/O
                         net (fo=2, routed)           0.672    19.409    main_soclinux_sdram_bankmachine2_trascon_ready_i_1_n_0
    SLICE_X32Y3          FDRE                                         r  main_soclinux_sdram_bankmachine2_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.445    19.939    sys_clk
    SLICE_X32Y3          FDRE                                         r  main_soclinux_sdram_bankmachine2_trascon_ready_reg/C
                         clock pessimism              0.727    20.666    
                         clock uncertainty           -0.057    20.609    
    SLICE_X32Y3          FDRE (Setup_fdre_C_R)       -0.653    19.956    main_soclinux_sdram_bankmachine2_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.956    
                         arrival time                         -19.409    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine2_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 2.392ns (27.728%)  route 6.235ns (72.272%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.939ns = ( 19.939 - 10.000 ) 
    Source Clock Delay      (SCD):    10.782ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.569    10.782    sys_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    11.238 r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.183    12.421    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5_1[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.545 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15/O
                         net (fo=1, routed)           0.000    12.545    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.943 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.943    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.214 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.714    13.928    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[19][0]
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.373    14.301 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_choose_req_grant[2]_i_25/O
                         net (fo=2, routed)           0.445    14.745    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood_n_150
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124    14.869 r  main_soclinux_sdram_dfi_p0_ras_n_i_10/O
                         net (fo=2, routed)           0.810    15.680    main_soclinux_sdram_dfi_p0_ras_n_i_10_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.804 f  main_soclinux_sdram_dfi_p0_ras_n_i_4/O
                         net (fo=1, routed)           0.601    16.405    main_soclinux_sdram_dfi_p0_ras_n_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.529 f  main_soclinux_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=25, routed)          0.578    17.107    main_soclinux_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.124    17.231 f  builder_bankmachine2_state[3]_i_7/O
                         net (fo=4, routed)           0.331    17.561    builder_bankmachine2_state[3]_i_7_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.124    17.685 r  main_soclinux_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=7, routed)           0.902    18.587    main_soclinux_sdram_bankmachine2_trccon_valid
    SLICE_X30Y3          LUT2 (Prop_lut2_I1_O)        0.150    18.737 r  main_soclinux_sdram_bankmachine2_trascon_ready_i_1/O
                         net (fo=2, routed)           0.672    19.409    main_soclinux_sdram_bankmachine2_trascon_ready_i_1_n_0
    SLICE_X32Y3          FDRE                                         r  main_soclinux_sdram_bankmachine2_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.445    19.939    sys_clk
    SLICE_X32Y3          FDRE                                         r  main_soclinux_sdram_bankmachine2_trccon_ready_reg/C
                         clock pessimism              0.727    20.666    
                         clock uncertainty           -0.057    20.609    
    SLICE_X32Y3          FDRE (Setup_fdre_C_R)       -0.653    19.956    main_soclinux_sdram_bankmachine2_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.956    
                         arrival time                         -19.409    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine3_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 3.660ns (40.845%)  route 5.301ns (59.155%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.937ns = ( 19.937 - 10.000 ) 
    Source Clock Delay      (SCD):    10.821ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.608    10.821    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    13.275 f  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.652    14.927    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/DOADO[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.152    15.079 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin2_grant[1]_i_5/O
                         net (fo=3, routed)           0.594    15.672    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin2_grant[1]_i_5_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.326    15.998 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin3_grant[1]_i_3/O
                         net (fo=2, routed)           0.864    16.862    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin3_grant[1]_i_3_n_0
    SLICE_X33Y16         LUT4 (Prop_lut4_I3_O)        0.153    17.015 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin3_grant[1]_i_2/O
                         net (fo=4, routed)           0.393    17.408    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/FSM_onehot_builder_roundrobin3_grant_reg[1]_2
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.327    17.735 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level[3]_i_4/O
                         net (fo=5, routed)           0.531    18.266    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level[3]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.124    18.390 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/storage_5_reg_0_7_0_5_i_1/O
                         net (fo=36, routed)          0.634    19.025    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level_reg[2]_0
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.124    19.149 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.632    19.781    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood_n_110
    SLICE_X32Y9          FDRE                                         r  main_soclinux_sdram_bankmachine3_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.443    19.937    sys_clk
    SLICE_X32Y9          FDRE                                         r  main_soclinux_sdram_bankmachine3_level_reg[0]/C
                         clock pessimism              0.727    20.664    
                         clock uncertainty           -0.057    20.607    
    SLICE_X32Y9          FDRE (Setup_fdre_C_CE)      -0.205    20.402    main_soclinux_sdram_bankmachine3_level_reg[0]
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -19.781    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine3_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 3.660ns (40.845%)  route 5.301ns (59.155%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.937ns = ( 19.937 - 10.000 ) 
    Source Clock Delay      (SCD):    10.821ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.608    10.821    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    13.275 f  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.652    14.927    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/DOADO[0]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.152    15.079 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin2_grant[1]_i_5/O
                         net (fo=3, routed)           0.594    15.672    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin2_grant[1]_i_5_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.326    15.998 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin3_grant[1]_i_3/O
                         net (fo=2, routed)           0.864    16.862    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin3_grant[1]_i_3_n_0
    SLICE_X33Y16         LUT4 (Prop_lut4_I3_O)        0.153    17.015 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_roundrobin3_grant[1]_i_2/O
                         net (fo=4, routed)           0.393    17.408    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/FSM_onehot_builder_roundrobin3_grant_reg[1]_2
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.327    17.735 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level[3]_i_4/O
                         net (fo=5, routed)           0.531    18.266    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level[3]_i_4_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I4_O)        0.124    18.390 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/storage_5_reg_0_7_0_5_i_1/O
                         net (fo=36, routed)          0.634    19.025    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level_reg[2]_0
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.124    19.149 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.632    19.781    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood_n_110
    SLICE_X32Y9          FDRE                                         r  main_soclinux_sdram_bankmachine3_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.443    19.937    sys_clk
    SLICE_X32Y9          FDRE                                         r  main_soclinux_sdram_bankmachine3_level_reg[2]/C
                         clock pessimism              0.727    20.664    
                         clock uncertainty           -0.057    20.607    
    SLICE_X32Y9          FDRE (Setup_fdre_C_CE)      -0.205    20.402    main_soclinux_sdram_bankmachine3_level_reg[2]
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -19.781    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine0_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 2.366ns (26.956%)  route 6.411ns (73.044%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.941ns = ( 19.941 - 10.000 ) 
    Source Clock Delay      (SCD):    10.782ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.569    10.782    sys_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    11.238 r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.183    12.421    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5_1[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.545 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15/O
                         net (fo=1, routed)           0.000    12.545    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.943 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.943    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.214 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.714    13.928    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[19][0]
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.373    14.301 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_choose_req_grant[2]_i_25/O
                         net (fo=2, routed)           0.445    14.745    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood_n_150
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124    14.869 r  main_soclinux_sdram_dfi_p0_ras_n_i_10/O
                         net (fo=2, routed)           0.810    15.680    main_soclinux_sdram_dfi_p0_ras_n_i_10_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.804 f  main_soclinux_sdram_dfi_p0_ras_n_i_4/O
                         net (fo=1, routed)           0.601    16.405    main_soclinux_sdram_dfi_p0_ras_n_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.529 f  main_soclinux_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=25, routed)          0.646    17.175    main_soclinux_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I2_O)        0.124    17.299 f  main_soclinux_sdram_bankmachine0_trccon_ready_i_4/O
                         net (fo=4, routed)           0.447    17.746    main_soclinux_sdram_bankmachine0_trccon_ready_i_4_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I5_O)        0.124    17.870 r  main_soclinux_sdram_bankmachine0_trccon_ready_i_3/O
                         net (fo=7, routed)           0.944    18.813    main_soclinux_sdram_bankmachine0_trccon_valid
    SLICE_X29Y5          LUT2 (Prop_lut2_I1_O)        0.124    18.937 r  main_soclinux_sdram_bankmachine0_trccon_ready_i_1/O
                         net (fo=2, routed)           0.622    19.559    main_soclinux_sdram_bankmachine0_trccon_ready_i_1_n_0
    SLICE_X29Y5          FDRE                                         r  main_soclinux_sdram_bankmachine0_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.447    19.941    sys_clk
    SLICE_X29Y5          FDRE                                         r  main_soclinux_sdram_bankmachine0_trascon_ready_reg/C
                         clock pessimism              0.727    20.668    
                         clock uncertainty           -0.057    20.611    
    SLICE_X29Y5          FDRE (Setup_fdre_C_R)       -0.429    20.182    main_soclinux_sdram_bankmachine0_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         20.182    
                         arrival time                         -19.559    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine0_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 2.366ns (26.956%)  route 6.411ns (73.044%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.941ns = ( 19.941 - 10.000 ) 
    Source Clock Delay      (SCD):    10.782ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.569    10.782    sys_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    11.238 r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.183    12.421    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5_1[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.545 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15/O
                         net (fo=1, routed)           0.000    12.545    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.943 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.943    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.214 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.714    13.928    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[19][0]
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.373    14.301 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_choose_req_grant[2]_i_25/O
                         net (fo=2, routed)           0.445    14.745    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood_n_150
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124    14.869 r  main_soclinux_sdram_dfi_p0_ras_n_i_10/O
                         net (fo=2, routed)           0.810    15.680    main_soclinux_sdram_dfi_p0_ras_n_i_10_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.804 f  main_soclinux_sdram_dfi_p0_ras_n_i_4/O
                         net (fo=1, routed)           0.601    16.405    main_soclinux_sdram_dfi_p0_ras_n_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.529 f  main_soclinux_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=25, routed)          0.646    17.175    main_soclinux_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I2_O)        0.124    17.299 f  main_soclinux_sdram_bankmachine0_trccon_ready_i_4/O
                         net (fo=4, routed)           0.447    17.746    main_soclinux_sdram_bankmachine0_trccon_ready_i_4_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I5_O)        0.124    17.870 r  main_soclinux_sdram_bankmachine0_trccon_ready_i_3/O
                         net (fo=7, routed)           0.944    18.813    main_soclinux_sdram_bankmachine0_trccon_valid
    SLICE_X29Y5          LUT2 (Prop_lut2_I1_O)        0.124    18.937 r  main_soclinux_sdram_bankmachine0_trccon_ready_i_1/O
                         net (fo=2, routed)           0.622    19.559    main_soclinux_sdram_bankmachine0_trccon_ready_i_1_n_0
    SLICE_X29Y5          FDRE                                         r  main_soclinux_sdram_bankmachine0_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.447    19.941    sys_clk
    SLICE_X29Y5          FDRE                                         r  main_soclinux_sdram_bankmachine0_trccon_ready_reg/C
                         clock pessimism              0.727    20.668    
                         clock uncertainty           -0.057    20.611    
    SLICE_X29Y5          FDRE (Setup_fdre_C_R)       -0.429    20.182    main_soclinux_sdram_bankmachine0_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         20.182    
                         arrival time                         -19.559    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain2_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 4.127ns (47.255%)  route 4.607ns (52.745%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.987ns = ( 19.987 - 10.000 ) 
    Source Clock Delay      (SCD):    10.821ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.608    10.821    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    13.275 r  tag_mem_reg/DOADO[0]
                         net (fo=9, routed)           1.230    14.504    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/DOADO[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.628 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/tag_mem_reg_i_20/O
                         net (fo=1, routed)           0.000    14.628    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/tag_mem_reg_i_20_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.160 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/tag_mem_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.160    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/tag_mem_reg_i_12_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.388 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/tag_mem_reg_i_10/CO[2]
                         net (fo=5, routed)           0.924    16.312    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/CO[0]
    SLICE_X47Y15         LUT4 (Prop_lut4_I2_O)        0.339    16.651 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/tag_mem_reg_i_4/O
                         net (fo=2, routed)           0.334    16.985    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/DIBDI[0]
    SLICE_X46Y17         LUT6 (Prop_lut6_I5_O)        0.326    17.311 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/data_mem_grain0_reg_i_11/O
                         net (fo=16, routed)          1.041    18.351    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/data_mem_grain0_reg_i_11_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.475 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/data_mem_grain2_reg_i_9/O
                         net (fo=2, routed)           1.079    19.554    main_soclinux_data_port_we[2]
    RAMB18_X1Y17         RAMB18E1                                     r  data_mem_grain2_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.494    19.987    sys_clk
    RAMB18_X1Y17         RAMB18E1                                     r  data_mem_grain2_reg/CLKARDCLK
                         clock pessimism              0.799    20.787    
                         clock uncertainty           -0.057    20.730    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    20.198    data_mem_grain2_reg
  -------------------------------------------------------------------
                         required time                         20.198    
                         arrival time                         -19.554    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/dispatcher_dataShifter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 2.938ns (31.498%)  route 6.389ns (68.502%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.999ns = ( 19.999 - 10.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.618    10.831    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/out
    SLICE_X63Y66         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/dispatcher_dataShifter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456    11.287 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/dispatcher_dataShifter_reg[23]/Q
                         net (fo=2, routed)           0.652    11.939    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/customDebug_debugBridge_logic_debugger_io_mem_cmd_payload_address[23]
    SLICE_X63Y66         LUT4 (Prop_lut4_I0_O)        0.124    12.063 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/DebugPlugin_debugUsed_i_9/O
                         net (fo=1, routed)           0.451    12.514    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/DebugPlugin_debugUsed_i_9_n_0
    SLICE_X63Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/DebugPlugin_debugUsed_i_6/O
                         net (fo=1, routed)           0.549    13.186    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/DebugPlugin_debugUsed_i_6_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.310 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/DebugPlugin_debugUsed_i_2__0/O
                         net (fo=10, routed)          0.361    13.672    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspNoHit_doIt_i_2_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.796 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/DebugPlugin_debugUsed_i_7/O
                         net (fo=2, routed)           0.603    14.398    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/dispatcher_dataShifter_reg[12]
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    14.522 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/DebugPlugin_debugUsed_i_3/O
                         net (fo=10, routed)          0.674    15.196    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/when_BmbDecoder_l56
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.124    15.320 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/FSM_sequential_IBusCachedPlugin_injector_port_state[0]_i_3__0/O
                         net (fo=2, routed)           0.875    16.196    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/FSM_sequential_IBusCachedPlugin_injector_port_state[0]_i_3__0_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I0_O)        0.124    16.320 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/FSM_sequential_IBusCachedPlugin_injector_port_state[0]_i_2/O
                         net (fo=2, routed)           0.772    17.092    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[0]_0
    SLICE_X57Y59         LUT4 (Prop_lut4_I3_O)        0.150    17.242 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/toplevel_cores_1_cpu_logic_cpu_debug_bus_cmd_fire_regNext_i_2/O
                         net (fo=2, routed)           0.527    17.769    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/cores_1_cpu_logic_cpu_debug_bus_cmd_ready
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.332    18.101 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_debugger/dispatcher_headerLoaded_i_4/O
                         net (fo=4, routed)           0.419    18.520    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter_reg[3]_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.124    18.644 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter[3]_i_2/O
                         net (fo=2, routed)           0.506    19.150    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter[3]_i_2_n_0
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.124    19.274 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter[3]_i_6/O
                         net (fo=1, routed)           0.000    19.274    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter[3]_i_6_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.824 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.824    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter_reg[3]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.158 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.158    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter_reg[6]_i_1_n_6
    SLICE_X62Y61         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.506    19.999    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/out
    SLICE_X62Y61         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter_reg[5]/C
                         clock pessimism              0.812    20.811    
                         clock uncertainty           -0.057    20.754    
    SLICE_X62Y61         FDCE (Setup_fdce_C_D)        0.062    20.816    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_bmb_decoder/logic_rspPendingCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                         -20.158    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine5_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 2.395ns (28.170%)  route 6.107ns (71.830%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.940ns = ( 19.940 - 10.000 ) 
    Source Clock Delay      (SCD):    10.782ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.569    10.782    sys_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    11.238 r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.183    12.421    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5_1[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.545 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15/O
                         net (fo=1, routed)           0.000    12.545    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.943 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.943    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.214 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.714    13.928    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[19][0]
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.373    14.301 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_choose_req_grant[2]_i_25/O
                         net (fo=2, routed)           0.445    14.745    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood_n_150
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124    14.869 r  main_soclinux_sdram_dfi_p0_ras_n_i_10/O
                         net (fo=2, routed)           0.810    15.680    main_soclinux_sdram_dfi_p0_ras_n_i_10_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.804 f  main_soclinux_sdram_dfi_p0_ras_n_i_4/O
                         net (fo=1, routed)           0.601    16.405    main_soclinux_sdram_dfi_p0_ras_n_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.529 f  main_soclinux_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=25, routed)          0.560    17.089    main_soclinux_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  builder_new_master_wdata_ready0_i_7/O
                         net (fo=4, routed)           0.628    17.841    builder_new_master_wdata_ready0_i_7_n_0
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.124    17.965 r  builder_new_master_wdata_ready0_i_3/O
                         net (fo=7, routed)           0.537    18.502    main_soclinux_sdram_bankmachine5_twtpcon_valid
    SLICE_X29Y5          LUT2 (Prop_lut2_I1_O)        0.153    18.655 r  main_soclinux_sdram_bankmachine5_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.629    19.284    main_soclinux_sdram_bankmachine5_twtpcon_ready_i_1_n_0
    SLICE_X28Y7          FDRE                                         r  main_soclinux_sdram_bankmachine5_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.446    19.940    sys_clk
    SLICE_X28Y7          FDRE                                         r  main_soclinux_sdram_bankmachine5_twtpcon_ready_reg/C
                         clock pessimism              0.727    20.667    
                         clock uncertainty           -0.057    20.610    
    SLICE_X28Y7          FDRE (Setup_fdre_C_R)       -0.632    19.978    main_soclinux_sdram_bankmachine5_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -19.284    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine5_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 2.395ns (28.222%)  route 6.091ns (71.778%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.940ns = ( 19.940 - 10.000 ) 
    Source Clock Delay      (SCD):    10.782ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.569    10.782    sys_clk
    SLICE_X48Y8          FDRE                                         r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    11.238 r  main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.183    12.421    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5_1[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.545 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15/O
                         net (fo=1, routed)           0.000    12.545    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state[3]_i_15_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.943 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.943    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_11_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.214 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_bankmachine7_state_reg[3]_i_5/CO[0]
                         net (fo=5, routed)           0.714    13.928    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr_reg[19][0]
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.373    14.301 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_choose_req_grant[2]_i_25/O
                         net (fo=2, routed)           0.445    14.745    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood_n_150
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124    14.869 r  main_soclinux_sdram_dfi_p0_ras_n_i_10/O
                         net (fo=2, routed)           0.810    15.680    main_soclinux_sdram_dfi_p0_ras_n_i_10_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.804 f  main_soclinux_sdram_dfi_p0_ras_n_i_4/O
                         net (fo=1, routed)           0.601    16.405    main_soclinux_sdram_dfi_p0_ras_n_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.529 f  main_soclinux_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=25, routed)          0.560    17.089    main_soclinux_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  builder_new_master_wdata_ready0_i_7/O
                         net (fo=4, routed)           0.481    17.693    builder_new_master_wdata_ready0_i_7_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I5_O)        0.124    17.817 r  main_soclinux_sdram_bankmachine5_trccon_ready_i_3/O
                         net (fo=7, routed)           0.766    18.583    main_soclinux_sdram_bankmachine5_trccon_valid
    SLICE_X31Y1          LUT2 (Prop_lut2_I1_O)        0.153    18.736 r  main_soclinux_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=2, routed)           0.532    19.268    main_soclinux_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X31Y1          FDRE                                         r  main_soclinux_sdram_bankmachine5_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.446    19.940    sys_clk
    SLICE_X31Y1          FDRE                                         r  main_soclinux_sdram_bankmachine5_trascon_ready_reg/C
                         clock pessimism              0.727    20.667    
                         clock uncertainty           -0.057    20.610    
    SLICE_X31Y1          FDRE (Setup_fdre_C_R)       -0.632    19.978    main_soclinux_sdram_bankmachine5_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                  0.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.558ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.567     3.582    sys_clk
    SLICE_X57Y7          FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     3.723 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.930    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.836     4.558    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.962     3.595    
    SLICE_X56Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.905    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.558ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.567     3.582    sys_clk
    SLICE_X57Y7          FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     3.723 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.930    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.836     4.558    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.962     3.595    
    SLICE_X56Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.905    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.558ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.567     3.582    sys_clk
    SLICE_X57Y7          FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     3.723 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.930    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.836     4.558    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.962     3.595    
    SLICE_X56Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.905    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.558ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.567     3.582    sys_clk
    SLICE_X57Y7          FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     3.723 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.930    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.836     4.558    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.962     3.595    
    SLICE_X56Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.905    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.558ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.567     3.582    sys_clk
    SLICE_X57Y7          FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     3.723 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.930    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.836     4.558    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.962     3.595    
    SLICE_X56Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.905    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.558ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.567     3.582    sys_clk
    SLICE_X57Y7          FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     3.723 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.930    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.836     4.558    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y7          RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.962     3.595    
    SLICE_X56Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.905    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.558ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.567     3.582    sys_clk
    SLICE_X57Y7          FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     3.723 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.930    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y7          RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.836     4.558    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y7          RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.962     3.595    
    SLICE_X56Y7          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.905    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.558ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.962ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.567     3.582    sys_clk
    SLICE_X57Y7          FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     3.723 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.930    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y7          RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.836     4.558    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y7          RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.962     3.595    
    SLICE_X56Y7          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.905    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.894%)  route 0.222ns (61.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.569ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.554     3.569    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X37Y20         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     3.710 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address_reg[27]/Q
                         net (fo=2, routed)           0.222     3.932    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_address_reg[27]_0[21]
    SLICE_X35Y16         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.824     4.546    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/out
    SLICE_X35Y16         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_address_reg[27]/C
                         clock pessimism             -0.711     3.834    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.070     3.904    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_address_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_iBus_cmd_rData_fragment_address_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.289%)  route 0.179ns (54.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.560ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.565     3.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/out
    SLICE_X50Y50         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     3.728 r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_reg[31]/Q
                         net (fo=2, routed)           0.179     3.907    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu_iBus_cmd_payload_address[31]
    SLICE_X53Y48         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_iBus_cmd_rData_fragment_address_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.838     4.560    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X53Y48         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_iBus_cmd_rData_fragment_address_reg[31]/C
                         clock pessimism             -0.706     3.853    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.018     3.871    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_iBus_cmd_rData_fragment_address_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           3.907    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y21    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y21    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/ram_block_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9     VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y74    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout4
  To Clock:  main_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.456    11.287 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    11.477    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y25         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888     7.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100     7.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383     8.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    10.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    11.996    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.835    12.831    
                         clock uncertainty           -0.053    12.778    
    SLICE_X65Y25         FDPE (Setup_fdpe_C_D)       -0.047    12.731    FDPE_9
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.642ns (37.472%)  route 1.071ns (62.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns = ( 14.996 - 5.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518    11.349 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.231    main_crg_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124    12.355 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.544    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    10.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    10.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    11.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    13.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.996    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.835    15.831    
                         clock uncertainty           -0.053    15.778    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    15.609    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.642ns (37.472%)  route 1.071ns (62.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns = ( 14.996 - 5.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518    11.349 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.231    main_crg_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124    12.355 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.544    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    10.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    10.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    11.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    13.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.996    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.835    15.831    
                         clock uncertainty           -0.053    15.778    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    15.609    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.642ns (37.472%)  route 1.071ns (62.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns = ( 14.996 - 5.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518    11.349 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.231    main_crg_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124    12.355 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.544    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    10.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    10.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    11.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    13.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.996    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.835    15.831    
                         clock uncertainty           -0.053    15.778    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    15.609    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.642ns (37.472%)  route 1.071ns (62.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns = ( 14.996 - 5.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518    11.349 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.231    main_crg_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124    12.355 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.544    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    10.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    10.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    11.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    13.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.996    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.835    15.831    
                         clock uncertainty           -0.053    15.778    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    15.609    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.472%)  route 0.523ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns = ( 14.996 - 5.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419    11.250 r  FDPE_9/Q
                         net (fo=5, routed)           0.523    11.773    idelay_rst
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    10.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    10.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    11.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    13.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.996    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.799    15.795    
                         clock uncertainty           -0.053    15.742    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.699    15.043    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.472%)  route 0.523ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns = ( 14.996 - 5.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419    11.250 r  FDPE_9/Q
                         net (fo=5, routed)           0.523    11.773    idelay_rst
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    10.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    10.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    11.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    13.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.996    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.799    15.795    
                         clock uncertainty           -0.053    15.742    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.699    15.043    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.472%)  route 0.523ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns = ( 14.996 - 5.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419    11.250 r  FDPE_9/Q
                         net (fo=5, routed)           0.523    11.773    idelay_rst
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    10.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    10.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    11.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    13.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.996    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.799    15.795    
                         clock uncertainty           -0.053    15.742    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.699    15.043    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.472%)  route 0.523ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns = ( 14.996 - 5.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419    11.250 r  FDPE_9/Q
                         net (fo=5, routed)           0.523    11.773    idelay_rst
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    10.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    10.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    11.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    13.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.996    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.799    15.795    
                         clock uncertainty           -0.053    15.742    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.699    15.043    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout4 rise@5.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.718ns (48.805%)  route 0.753ns (51.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.996ns = ( 14.996 - 5.000 ) 
    Source Clock Delay      (SCD):    10.831ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG_4/O
                         net (fo=8, routed)           1.618    10.831    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.419    11.250 r  FDPE_9/Q
                         net (fo=5, routed)           0.753    12.003    idelay_rst
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.299    12.302 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    12.302    main_crg_ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    10.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    10.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    11.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.826 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    13.402    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.493 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.996    idelay_clk
    SLICE_X65Y24         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.799    15.795    
                         clock uncertainty           -0.053    15.742    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.031    15.773    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         15.773    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.141     3.738 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.794    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y25         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.974     3.597    
    SLICE_X65Y25         FDPE (Hold_fdpe_C_D)         0.075     3.672    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.961ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.761 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.071     3.832    main_crg_reset_counter[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I3_O)        0.045     3.877 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.877    main_crg_ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X65Y24         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism             -0.961     3.610    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.092     3.702    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.702    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.761 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.959    main_crg_reset_counter[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.043     4.002 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.002    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.974     3.597    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     3.728    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.761 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.959    main_crg_reset_counter[0]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.043     4.002 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.002    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.974     3.597    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     3.728    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.761 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.959    main_crg_reset_counter[0]
    SLICE_X64Y24         LUT3 (Prop_lut3_I1_O)        0.045     4.004 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.004    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.974     3.597    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.121     3.718    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           4.004    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.761 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.959    main_crg_reset_counter[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     4.004 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.004    main_crg_reset_counter0[0]
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.974     3.597    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.120     3.717    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.717    
                         arrival time                           4.004    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.084%)  route 0.217ns (62.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     3.725 r  FDPE_9/Q
                         net (fo=5, routed)           0.217     3.943    idelay_rst
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.940     3.631    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.045     3.586    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.084%)  route 0.217ns (62.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     3.725 r  FDPE_9/Q
                         net (fo=5, routed)           0.217     3.943    idelay_rst
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.940     3.631    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.045     3.586    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.084%)  route 0.217ns (62.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     3.725 r  FDPE_9/Q
                         net (fo=5, routed)           0.217     3.943    idelay_rst
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.940     3.631    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.045     3.586    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.084%)  route 0.217ns (62.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.597    idelay_clk
    SLICE_X65Y25         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.128     3.725 r  FDPE_9/Q
                         net (fo=5, routed)           0.217     3.943    idelay_rst
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.572    idelay_clk
    SLICE_X64Y24         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.940     3.631    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.045     3.586    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     main_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     main_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     main_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     main_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     main_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     main_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     main_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     main_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     main_crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[4]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.456ns (9.022%)  route 4.598ns (90.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.937ns = ( 19.937 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.598    15.888    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/systemCd_logic_outputReset
    SLICE_X8Y16          FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.443    19.937    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/out
    SLICE_X8Y16          FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[4]/C
                         clock pessimism              0.719    20.656    
                         clock uncertainty           -0.057    20.599    
    SLICE_X8Y16          FDCE (Recov_fdce_C_CLR)     -0.361    20.238    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/logic_trackers_1_rspCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.238    
                         arrival time                         -15.888    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/io_output_cmd_payload_first_reg/PRE
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.456ns (9.030%)  route 4.594ns (90.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.933ns = ( 19.933 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.594    15.883    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/systemCd_logic_outputReset
    SLICE_X14Y20         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/io_output_cmd_payload_first_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.439    19.933    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/out
    SLICE_X14Y20         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/io_output_cmd_payload_first_reg/C
                         clock pessimism              0.719    20.652    
                         clock uncertainty           -0.057    20.595    
    SLICE_X14Y20         FDPE (Recov_fdpe_C_PRE)     -0.361    20.234    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/io_output_cmd_payload_first_reg
  -------------------------------------------------------------------
                         required time                         20.234    
                         arrival time                         -15.883    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.456ns (9.155%)  route 4.525ns (90.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.929ns = ( 19.929 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.525    15.815    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/systemCd_logic_outputReset
    SLICE_X13Y26         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.435    19.929    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/out
    SLICE_X13Y26         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[0]/C
                         clock pessimism              0.719    20.648    
                         clock uncertainty           -0.057    20.591    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    20.186    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[1]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.456ns (9.155%)  route 4.525ns (90.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.929ns = ( 19.929 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.525    15.815    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/systemCd_logic_outputReset
    SLICE_X13Y26         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.435    19.929    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/out
    SLICE_X13Y26         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[1]/C
                         clock pessimism              0.719    20.648    
                         clock uncertainty           -0.057    20.591    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    20.186    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.456ns (9.155%)  route 4.525ns (90.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.929ns = ( 19.929 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.525    15.815    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/systemCd_logic_outputReset
    SLICE_X13Y26         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.435    19.929    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/out
    SLICE_X13Y26         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[2]/C
                         clock pessimism              0.719    20.648    
                         clock uncertainty           -0.057    20.591    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    20.186    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[3]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.456ns (9.155%)  route 4.525ns (90.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.929ns = ( 19.929 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.525    15.815    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/systemCd_logic_outputReset
    SLICE_X13Y26         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.435    19.929    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/out
    SLICE_X13Y26         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[3]/C
                         clock pessimism              0.719    20.648    
                         clock uncertainty           -0.057    20.591    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    20.186    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[4]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.456ns (9.155%)  route 4.525ns (90.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.929ns = ( 19.929 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.525    15.815    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/systemCd_logic_outputReset
    SLICE_X13Y26         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.435    19.929    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/out
    SLICE_X13Y26         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[4]/C
                         clock pessimism              0.719    20.648    
                         clock uncertainty           -0.057    20.591    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    20.186    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/allocationByCounter_allocationPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_15_reg/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.456ns (9.183%)  route 4.510ns (90.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.930ns = ( 19.930 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.510    15.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset
    SLICE_X40Y19         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_15_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.436    19.930    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X40Y19         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_15_reg/C
                         clock pessimism              0.719    20.649    
                         clock uncertainty           -0.057    20.592    
    SLICE_X40Y19         FDCE (Recov_fdce_C_CLR)     -0.405    20.187    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_15_reg
  -------------------------------------------------------------------
                         required time                         20.187    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_16_reg/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.456ns (9.183%)  route 4.510ns (90.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.930ns = ( 19.930 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.510    15.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset
    SLICE_X40Y19         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_16_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.436    19.930    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X40Y19         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_16_reg/C
                         clock pessimism              0.719    20.649    
                         clock uncertainty           -0.057    20.592    
    SLICE_X40Y19         FDCE (Recov_fdce_C_CLR)     -0.405    20.187    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_16_reg
  -------------------------------------------------------------------
                         required time                         20.187    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_24_reg/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.456ns (9.183%)  route 4.510ns (90.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.930ns = ( 19.930 - 10.000 ) 
    Source Clock Delay      (SCD):    10.834ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.091     5.643    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124     5.767 r  clk100_inst/O
                         net (fo=9, routed)           1.606     7.373    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.461 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     9.117    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.213 r  BUFG/O
                         net (fo=11193, routed)       1.621    10.834    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456    11.290 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        4.510    15.799    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset
    SLICE_X40Y19         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_24_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.888    15.260    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.100    15.360 r  clk100_inst/O
                         net (fo=9, routed)           1.383    16.743    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.826 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    18.402    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.493 r  BUFG/O
                         net (fo=11193, routed)       1.436    19.930    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X40Y19         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_24_reg/C
                         clock pessimism              0.719    20.649    
                         clock uncertainty           -0.057    20.592    
    SLICE_X40Y19         FDCE (Recov_fdce_C_CLR)     -0.405    20.187    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_24_reg
  -------------------------------------------------------------------
                         required time                         20.187    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                  4.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_disableEbreak_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.944%)  route 0.364ns (72.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.565     3.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X55Y41         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     3.721 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/Q
                         net (fo=30, routed)          0.364     4.085    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/AR[0]
    SLICE_X54Y54         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_disableEbreak_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.834     4.556    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X54Y54         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_disableEbreak_reg/C
                         clock pessimism             -0.706     3.850    
    SLICE_X54Y54         FDCE (Remov_fdce_C_CLR)     -0.067     3.783    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_disableEbreak_reg
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_godmode_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.944%)  route 0.364ns (72.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.565     3.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X55Y41         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     3.721 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/Q
                         net (fo=30, routed)          0.364     4.085    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/AR[0]
    SLICE_X54Y54         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_godmode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.834     4.556    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X54Y54         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_godmode_reg/C
                         clock pessimism             -0.706     3.850    
    SLICE_X54Y54         FDCE (Remov_fdce_C_CLR)     -0.067     3.783    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_godmode_reg
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_haltIt_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.944%)  route 0.364ns (72.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.565     3.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X55Y41         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     3.721 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/Q
                         net (fo=30, routed)          0.364     4.085    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/AR[0]
    SLICE_X54Y54         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_haltIt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.834     4.556    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X54Y54         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_haltIt_reg/C
                         clock pessimism             -0.706     3.850    
    SLICE_X54Y54         FDCE (Remov_fdce_C_CLR)     -0.067     3.783    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_haltIt_reg
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_stepIt_reg/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.944%)  route 0.364ns (72.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.565     3.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X55Y41         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     3.721 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset_reg/Q
                         net (fo=30, routed)          0.364     4.085    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/AR[0]
    SLICE_X54Y54         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_stepIt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.834     4.556    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/out
    SLICE_X54Y54         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_stepIt_reg/C
                         clock pessimism             -0.706     3.850    
    SLICE_X54Y54         FDCE (Remov_fdce_C_CLR)     -0.067     3.783    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/DebugPlugin_stepIt_reg
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[0]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.117%)  route 0.229ns (61.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.589     3.604    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     3.745 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        0.229     3.974    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X60Y64         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.856     4.578    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/out
    SLICE_X60Y64         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[0]/C
                         clock pessimism             -0.940     3.638    
    SLICE_X60Y64         FDCE (Remov_fdce_C_CLR)     -0.067     3.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[1]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.117%)  route 0.229ns (61.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.589     3.604    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     3.745 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        0.229     3.974    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X60Y64         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.856     4.578    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/out
    SLICE_X60Y64         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[1]/C
                         clock pessimism             -0.940     3.638    
    SLICE_X60Y64         FDCE (Remov_fdce_C_CLR)     -0.067     3.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[2]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.117%)  route 0.229ns (61.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.589     3.604    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     3.745 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        0.229     3.974    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X60Y64         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.856     4.578    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/out
    SLICE_X60Y64         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[2]/C
                         clock pessimism             -0.940     3.638    
    SLICE_X60Y64         FDCE (Remov_fdce_C_CLR)     -0.067     3.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[3]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.117%)  route 0.229ns (61.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.589     3.604    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     3.745 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        0.229     3.974    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X60Y64         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.856     4.578    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/out
    SLICE_X60Y64         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[3]/C
                         clock pessimism             -0.940     3.638    
    SLICE_X60Y64         FDCE (Remov_fdce_C_CLR)     -0.067     3.571    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_writeCached_pendingSync_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[5]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.214%)  route 0.193ns (57.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.961ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.589     3.604    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     3.745 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        0.193     3.938    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X62Y64         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.858     4.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/out
    SLICE_X62Y64         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[5]/C
                         clock pessimism             -0.961     3.619    
    SLICE_X62Y64         FDCE (Remov_fdce_C_CLR)     -0.092     3.527    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.938    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[6]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.214%)  route 0.193ns (57.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.961ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.743     1.656    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.701 r  clk100_inst/O
                         net (fo=9, routed)           0.737     2.439    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.489 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.990    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.016 r  BUFG/O
                         net (fo=11193, routed)       0.589     3.604    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/out
    SLICE_X65Y64         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     3.745 f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset_reg/Q
                         net (fo=1017, routed)        0.193     3.938    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/systemCd_logic_outputReset
    SLICE_X62Y64         FDCE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.042     2.200    clk100_IBUF_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.056     2.256 r  clk100_inst/O
                         net (fo=9, routed)           0.838     3.094    main_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.147 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.693    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.722 r  BUFG/O
                         net (fo=11193, routed)       0.858     4.580    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/out
    SLICE_X62Y64         FDCE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[6]/C
                         clock pessimism             -0.961     3.619    
    SLICE_X62Y64         FDCE (Remov_fdce_C_CLR)     -0.092     3.527    VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_w2i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.938    
  -------------------------------------------------------------------
                         slack                                  0.411    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.311 (r) | FAST    |     3.247 (r) | SLOW    |                  |
clk100    | i2c0_sda     | FDRE           | -        |    -1.234 (r) | FAST    |     6.681 (r) | SLOW    | main_crg_clkout0 |
clk100    | serial_rx    | FDRE           | -        |    -0.023 (r) | FAST    |     4.692 (r) | SLOW    | main_crg_clkout0 |
clk100    | spi_miso     | FDRE           | -        |    -1.498 (r) | FAST    |     6.979 (r) | SLOW    | main_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.831 (r) | FAST    |     9.475 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.759 (f) | FAST    |     9.475 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.827 (r) | FAST    |     9.472 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.755 (f) | FAST    |     9.472 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.829 (r) | FAST    |     9.474 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.757 (f) | FAST    |     9.474 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.830 (r) | FAST    |     9.474 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.758 (f) | FAST    |     9.474 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.829 (r) | FAST    |     9.474 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.757 (f) | FAST    |     9.474 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.813 (r) | FAST    |     9.458 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.741 (f) | FAST    |     9.458 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.828 (r) | FAST    |     9.473 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.756 (f) | FAST    |     9.473 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.828 (r) | FAST    |     9.473 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.756 (f) | FAST    |     9.473 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.775 (r) | FAST    |     9.414 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.703 (f) | FAST    |     9.414 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.797 (r) | FAST    |     9.434 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.725 (f) | FAST    |     9.434 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.769 (r) | FAST    |     9.412 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.697 (f) | FAST    |     9.412 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.781 (r) | FAST    |     9.419 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.709 (f) | FAST    |     9.419 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.782 (r) | FAST    |     9.426 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.710 (f) | FAST    |     9.426 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.801 (r) | FAST    |     9.440 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.729 (f) | FAST    |     9.440 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.770 (r) | FAST    |     9.413 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.698 (f) | FAST    |     9.413 (f) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.802 (r) | FAST    |     9.441 (r) | SLOW    | main_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.730 (f) | FAST    |     9.441 (f) | SLOW    | main_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+------------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal         |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock            |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+------------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     17.516 (r) | SLOW    |      5.314 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     18.109 (r) | SLOW    |      5.574 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     18.258 (r) | SLOW    |      5.638 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     17.653 (r) | SLOW    |      5.357 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     17.816 (r) | SLOW    |      5.447 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     18.398 (r) | SLOW    |      5.709 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     17.366 (r) | SLOW    |      5.252 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     17.666 (r) | SLOW    |      5.382 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     16.703 (r) | SLOW    |      5.006 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     16.390 (r) | SLOW    |      4.838 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     17.307 (r) | SLOW    |      5.282 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     16.852 (r) | SLOW    |      5.065 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     17.447 (r) | SLOW    |      5.324 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     16.702 (r) | SLOW    |      4.970 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     17.157 (r) | SLOW    |      5.216 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     16.553 (r) | SLOW    |      4.913 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     16.560 (r) | SLOW    |      4.876 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     16.135 (r) | SLOW    |      4.733 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     16.561 (r) | SLOW    |      4.883 (r) | FAST    | main_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     16.136 (r) | SLOW    |      4.728 (r) | FAST    | main_crg_clkout0 |
clk100    | i2c0_scl       | FDSE           | -     |     18.827 (r) | SLOW    |      6.145 (r) | FAST    | main_crg_clkout0 |
clk100    | i2c0_sda       | FDRE           | -     |     20.045 (r) | SLOW    |      6.542 (r) | FAST    | main_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     21.033 (r) | SLOW    |      7.187 (r) | FAST    | main_crg_clkout0 |
clk100    | spi_clk        | FDRE           | -     |     17.973 (r) | SLOW    |      5.713 (r) | FAST    | main_crg_clkout0 |
clk100    | spi_cs_n       | FDRE           | -     |     18.749 (r) | SLOW    |      6.105 (r) | FAST    | main_crg_clkout0 |
clk100    | spi_mosi       | FDRE           | -     |     18.754 (r) | SLOW    |      6.109 (r) | FAST    | main_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.941 (r) | SLOW    |      6.376 (r) | FAST    | main_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.969 (r) | SLOW    |      6.023 (r) | FAST    | main_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     19.879 (r) | SLOW    |      6.437 (r) | FAST    | main_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     19.371 (r) | SLOW    |      6.416 (r) | FAST    | main_crg_clkout0 |
clk100    | eth_ref_clk    | PLLE2_ADV      | -     |     15.835 (r) | SLOW    |      4.876 (r) | FAST    | main_crg_clkout1 |
clk100    | eth_ref_clk    | PLLE2_ADV      | -     |     15.835 (f) | SLOW    |      4.876 (f) | FAST    | main_crg_clkout1 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     13.027 (r) | SLOW    |      4.180 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     13.030 (r) | SLOW    |      4.178 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     13.021 (r) | SLOW    |      4.171 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     13.032 (r) | SLOW    |      4.181 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     13.025 (r) | SLOW    |      4.173 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     13.051 (r) | SLOW    |      4.197 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     13.056 (r) | SLOW    |      4.203 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     13.054 (r) | SLOW    |      4.199 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     13.045 (r) | SLOW    |      4.191 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     13.059 (r) | SLOW    |      4.206 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     13.043 (r) | SLOW    |      4.190 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     13.052 (r) | SLOW    |      4.198 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     13.051 (r) | SLOW    |      4.197 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     13.040 (r) | SLOW    |      4.186 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     13.033 (r) | SLOW    |      4.182 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     13.025 (r) | SLOW    |      4.178 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     13.028 (r) | SLOW    |      4.181 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     13.022 (r) | SLOW    |      4.172 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     13.013 (r) | SLOW    |      4.167 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     13.130 (r) | SLOW    |      4.197 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     13.137 (r) | SLOW    |      4.204 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     13.032 (r) | SLOW    |      4.178 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     13.051 (r) | SLOW    |      4.197 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     13.073 (r) | SLOW    |      4.221 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     13.927 (r) | SLOW    |      3.861 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     13.929 (r) | SLOW    |      3.868 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     13.929 (r) | SLOW    |      3.866 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     13.927 (r) | SLOW    |      3.862 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     13.928 (r) | SLOW    |      3.864 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     13.930 (r) | SLOW    |      3.884 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     13.927 (r) | SLOW    |      3.864 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     13.928 (r) | SLOW    |      3.865 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     13.916 (r) | SLOW    |      3.907 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     13.913 (r) | SLOW    |      3.882 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     13.923 (r) | SLOW    |      3.919 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     13.916 (r) | SLOW    |      3.901 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     13.924 (r) | SLOW    |      3.906 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     13.915 (r) | SLOW    |      3.879 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     13.923 (r) | SLOW    |      3.918 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     13.915 (r) | SLOW    |      3.878 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     13.039 (r) | SLOW    |      4.186 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     13.022 (r) | SLOW    |      4.175 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     13.011 (r) | SLOW    |      4.157 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     13.014 (r) | SLOW    |      4.168 (r) | FAST    | main_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     14.552 (r) | SLOW    |      4.501 (r) | FAST    | main_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     14.545 (r) | SLOW    |      4.527 (r) | FAST    | main_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     14.553 (r) | SLOW    |      4.508 (r) | FAST    | main_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     14.546 (r) | SLOW    |      4.523 (r) | FAST    | main_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.452 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.778 ns
Ideal Clock Offset to Actual Clock: 6.086 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.831 (r) | FAST    |   9.475 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.759 (f) | FAST    |   9.475 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.827 (r) | FAST    |   9.472 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.755 (f) | FAST    |   9.472 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.829 (r) | FAST    |   9.474 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.757 (f) | FAST    |   9.474 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.830 (r) | FAST    |   9.474 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.758 (f) | FAST    |   9.474 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.829 (r) | FAST    |   9.474 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.757 (f) | FAST    |   9.474 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.813 (r) | FAST    |   9.458 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.741 (f) | FAST    |   9.458 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.828 (r) | FAST    |   9.473 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.756 (f) | FAST    |   9.473 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.828 (r) | FAST    |   9.473 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.756 (f) | FAST    |   9.473 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.775 (r) | FAST    |   9.414 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.703 (f) | FAST    |   9.414 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.797 (r) | FAST    |   9.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.725 (f) | FAST    |   9.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.769 (r) | FAST    |   9.412 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.697 (f) | FAST    |   9.412 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.781 (r) | FAST    |   9.419 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.709 (f) | FAST    |   9.419 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.782 (r) | FAST    |   9.426 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.710 (f) | FAST    |   9.426 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.801 (r) | FAST    |   9.440 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.729 (f) | FAST    |   9.440 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.770 (r) | FAST    |   9.413 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.698 (f) | FAST    |   9.413 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.802 (r) | FAST    |   9.441 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.730 (f) | FAST    |   9.441 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.697 (f) | FAST    |   9.475 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   13.027 (r) | SLOW    |   4.180 (r) | FAST    |    0.009 |
ddram_a[1]         |   13.030 (r) | SLOW    |   4.178 (r) | FAST    |    0.009 |
ddram_a[2]         |   13.021 (r) | SLOW    |   4.171 (r) | FAST    |    0.000 |
ddram_a[3]         |   13.032 (r) | SLOW    |   4.181 (r) | FAST    |    0.011 |
ddram_a[4]         |   13.025 (r) | SLOW    |   4.173 (r) | FAST    |    0.004 |
ddram_a[5]         |   13.051 (r) | SLOW    |   4.197 (r) | FAST    |    0.031 |
ddram_a[6]         |   13.056 (r) | SLOW    |   4.203 (r) | FAST    |    0.036 |
ddram_a[7]         |   13.054 (r) | SLOW    |   4.199 (r) | FAST    |    0.033 |
ddram_a[8]         |   13.045 (r) | SLOW    |   4.191 (r) | FAST    |    0.024 |
ddram_a[9]         |   13.059 (r) | SLOW    |   4.206 (r) | FAST    |    0.039 |
ddram_a[10]        |   13.043 (r) | SLOW    |   4.190 (r) | FAST    |    0.022 |
ddram_a[11]        |   13.052 (r) | SLOW    |   4.198 (r) | FAST    |    0.032 |
ddram_a[12]        |   13.051 (r) | SLOW    |   4.197 (r) | FAST    |    0.030 |
ddram_a[13]        |   13.040 (r) | SLOW    |   4.186 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.059 (r) | SLOW    |   4.171 (r) | FAST    |    0.039 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   13.033 (r) | SLOW    |   4.182 (r) | FAST    |    0.008 |
ddram_ba[1]        |   13.025 (r) | SLOW    |   4.178 (r) | FAST    |    0.000 |
ddram_ba[2]        |   13.028 (r) | SLOW    |   4.181 (r) | FAST    |    0.003 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.033 (r) | SLOW    |   4.178 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   13.051 (r) | SLOW    |   4.197 (r) | FAST    |    0.000 |
ddram_dm[1]        |   13.073 (r) | SLOW    |   4.221 (r) | FAST    |    0.023 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.073 (r) | SLOW    |   4.197 (r) | FAST    |    0.023 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   17.516 (r) | SLOW    |   3.861 (r) | FAST    |    1.125 |
ddram_dq[1]        |   18.109 (r) | SLOW    |   3.868 (r) | FAST    |    1.718 |
ddram_dq[2]        |   18.258 (r) | SLOW    |   3.866 (r) | FAST    |    1.868 |
ddram_dq[3]        |   17.653 (r) | SLOW    |   3.862 (r) | FAST    |    1.263 |
ddram_dq[4]        |   17.816 (r) | SLOW    |   3.864 (r) | FAST    |    1.425 |
ddram_dq[5]        |   18.398 (r) | SLOW    |   3.884 (r) | FAST    |    2.008 |
ddram_dq[6]        |   17.366 (r) | SLOW    |   3.864 (r) | FAST    |    0.975 |
ddram_dq[7]        |   17.666 (r) | SLOW    |   3.865 (r) | FAST    |    1.275 |
ddram_dq[8]        |   16.703 (r) | SLOW    |   3.907 (r) | FAST    |    0.312 |
ddram_dq[9]        |   16.390 (r) | SLOW    |   3.882 (r) | FAST    |    0.020 |
ddram_dq[10]       |   17.307 (r) | SLOW    |   3.919 (r) | FAST    |    0.917 |
ddram_dq[11]       |   16.852 (r) | SLOW    |   3.901 (r) | FAST    |    0.462 |
ddram_dq[12]       |   17.447 (r) | SLOW    |   3.906 (r) | FAST    |    1.057 |
ddram_dq[13]       |   16.702 (r) | SLOW    |   3.879 (r) | FAST    |    0.311 |
ddram_dq[14]       |   17.157 (r) | SLOW    |   3.918 (r) | FAST    |    0.767 |
ddram_dq[15]       |   16.553 (r) | SLOW    |   3.878 (r) | FAST    |    0.162 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   18.398 (r) | SLOW    |   3.861 (r) | FAST    |    2.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.425 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   16.560 (r) | SLOW    |   4.501 (r) | FAST    |    0.424 |
ddram_dqs_n[1]     |   16.135 (r) | SLOW    |   4.527 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   16.561 (r) | SLOW    |   4.508 (r) | FAST    |    0.425 |
ddram_dqs_p[1]     |   16.136 (r) | SLOW    |   4.523 (r) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.561 (r) | SLOW    |   4.501 (r) | FAST    |    0.425 |
-------------------+--------------+---------+-------------+---------+----------+




