Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Apr 22 18:12:06 2023
| Host         : beepboop running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.681ns  (logic 4.015ns (70.685%)  route 1.665ns (29.315%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.459     7.780 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.665     9.446    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.002 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.002    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.681ns  (logic 4.015ns (70.685%)  route 1.665ns (29.315%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.459     7.780 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.665     9.446    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.002 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.002    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             9.024ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.231ns  (logic 1.640ns (73.494%)  route 0.591ns (26.506%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.997     3.244    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.182     3.426 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.591     4.017    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.475 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.475    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.024    

Slack (MET) :             9.024ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.231ns  (logic 1.640ns (73.494%)  route 0.591ns (26.506%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.997     3.244    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.182     3.426 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.591     4.017    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.475 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.475    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.024    

Slack (MET) :             9.288ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.236ns  (logic 0.419ns (33.895%)  route 0.817ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        -8.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 118.535 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.419   107.544 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.817   108.362    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X109Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.680   118.535    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.535    
                         clock uncertainty           -0.605   117.930    
    SLICE_X109Y88        FDCE (Setup_fdce_C_D)       -0.280   117.650    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.650    
                         arrival time                        -108.362    
  -------------------------------------------------------------------
                         slack                                  9.288    

Slack (MET) :             9.288ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.236ns  (logic 0.419ns (33.895%)  route 0.817ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        -8.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 118.535 - 120.000 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.419   107.544 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.817   108.362    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X109Y88        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.680   118.535    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.535    
                         clock uncertainty           -0.605   117.930    
    SLICE_X109Y88        FDCE (Setup_fdce_C_D)       -0.280   117.650    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.650    
                         arrival time                        -108.362    
  -------------------------------------------------------------------
                         slack                                  9.288    

Slack (MET) :             9.317ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.430ns  (logic 0.456ns (31.884%)  route 0.974ns (68.116%))
  Logic Levels:           0  
  Clock Path Skew:        -8.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y89        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDCE (Prop_fdce_C_Q)         0.456   107.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.974   108.557    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.058   117.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.874    
                         arrival time                        -108.557    
  -------------------------------------------------------------------
                         slack                                  9.317    

Slack (MET) :             9.317ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.430ns  (logic 0.456ns (31.884%)  route 0.974ns (68.116%))
  Logic Levels:           0  
  Clock Path Skew:        -8.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 118.537 - 120.000 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y89        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDCE (Prop_fdce_C_Q)         0.456   107.582 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.974   108.557    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X112Y87        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.682   118.537    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.537    
                         clock uncertainty           -0.605   117.932    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.058   117.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.874    
                         arrival time                        -108.557    
  -------------------------------------------------------------------
                         slack                                  9.317    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.042ns  (logic 4.658ns (15.505%)  route 25.384ns (84.495%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.082    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.082    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][19]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.653ns (15.489%)  route 25.388ns (84.511%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.349 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.207    19.335    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.459 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370/O
                         net (fo=1, routed)           0.000    19.459    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_370_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    19.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.128    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.427 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.770    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.894 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.600    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.724 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.004    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.128 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.645    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.769 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.210    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.201    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.325 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.222    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.346 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.309    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.433 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.354    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.478 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.602    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X35Y39         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.494    38.349    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y39         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]/C
                         clock pessimism              0.467    38.816    
                         clock uncertainty           -0.089    38.727    
    SLICE_X35Y39         FDCE (Setup_fdce_C_CE)      -0.205    38.522    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][20]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 r  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 f  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 r  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 f  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 f  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 r  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        30.041ns  (logic 4.658ns (15.506%)  route 25.383ns (84.494%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.732    -0.960    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y11         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDCE (Prop_fdce_C_Q)         0.456    -0.504 f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q
                         net (fo=38, routed)          1.285     0.781    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu_n_0_][2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     0.905 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.000     0.905    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X65Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     1.122 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[1]_i_4/O
                         net (fo=22, routed)          1.707     2.829    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.299     3.128 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_7/O
                         net (fo=42, routed)          1.806     4.934    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_3
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.086 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_11/O
                         net (fo=2, routed)           1.600     6.686    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.326     7.012 r  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_13/O
                         net (fo=3, routed)           1.601     8.613    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.737 r  i_ariane/issue_stage_i/i_scoreboard/i___82_i_5/O
                         net (fo=139, routed)         1.753    10.489    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.639 r  i_ariane/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.717    11.356    i_ariane/ex_stage_i/csr_buffer_i/i___82_i_2
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.326    11.682 f  i_ariane/ex_stage_i/csr_buffer_i/i___82_i_8/O
                         net (fo=1, routed)           1.546    13.228    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.352 f  i_ariane/issue_stage_i/i_scoreboard/i___82_i_2/O
                         net (fo=35, routed)          1.155    14.507    i_ariane/issue_stage_i/i_scoreboard/i___82_i_2_n_0
    SLICE_X33Y41         LUT4 (Prop_lut4_I0_O)        0.124    14.631 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=78, routed)          1.509    16.140    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.153    16.293 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          1.508    17.801    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.128 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          1.203    19.331    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.455 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371/O
                         net (fo=1, routed)           0.000    19.455    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_371_n_0
    SLICE_X68Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    19.672 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_225/O
                         net (fo=2, routed)           0.457    20.129    i_ariane/id_stage_i/operand_a_q[31]_i_51_0
    SLICE_X68Y11         LUT6 (Prop_lut6_I3_O)        0.299    20.428 f  i_ariane/id_stage_i/operand_b_q[31]_i_63/O
                         net (fo=1, routed)           0.344    20.771    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_17
    SLICE_X69Y11         LUT6 (Prop_lut6_I5_O)        0.124    20.895 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_25/O
                         net (fo=33, routed)          0.706    21.601    i_ariane/id_stage_i/operand_b_q[31]_i_6[0]
    SLICE_X76Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.725 r  i_ariane/id_stage_i/operand_b_q[31]_i_17/O
                         net (fo=1, routed)           0.280    22.005    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_2_0
    SLICE_X76Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.129 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6/O
                         net (fo=33, routed)          0.517    22.646    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_6_n_0
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124    22.770 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_9/O
                         net (fo=2, routed)           0.441    23.211    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X80Y13         LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  i_ariane/issue_stage_i/i_scoreboard/i__i_6/O
                         net (fo=1, routed)           0.867    24.202    i_ariane/id_stage_i/alu_valid_q_reg_0
    SLICE_X73Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.326 f  i_ariane/id_stage_i/i__i_3/O
                         net (fo=14, routed)          0.896    25.223    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.347 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.964    26.310    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124    26.434 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          0.921    27.355    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    27.479 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.601    29.081    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X36Y34         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=24736, routed)       1.489    38.344    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]/C
                         clock pessimism              0.467    38.811    
                         clock uncertainty           -0.089    38.722    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.169    38.553    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][31]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                  9.473    




