Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jan  5 20:57:43 2026
| Host         : Junjie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.329        0.000                      0                  109        0.067        0.000                      0                  109        4.020        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.329        0.000                      0                  109        0.067        0.000                      0                  109        4.020        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 Inst_EDGEDTCTR1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.140ns (26.396%)  route 3.179ns (73.604%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725     5.328    Inst_EDGEDTCTR1/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  Inst_EDGEDTCTR1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  Inst_EDGEDTCTR1/sreg_reg[0]/Q
                         net (fo=3, routed)           1.016     6.822    Inst_EDGEDTCTR1/sreg_0[0]
    SLICE_X5Y98          LUT3 (Prop_lut3_I0_O)        0.295     7.117 f  Inst_EDGEDTCTR1/s_piso_final[0]_i_3/O
                         net (fo=1, routed)           0.573     7.690    Inst_EDGEDTCTR1/s_piso_final[0]_i_3_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     7.814 r  Inst_EDGEDTCTR1/s_piso_final[0]_i_2/O
                         net (fo=3, routed)           0.615     8.429    Inst_FSM/s_piso_final_reg[0]_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.553 r  Inst_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.488     9.041    Inst_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.119     9.160 r  Inst_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.487     9.647    Inst_FSM/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.604    15.027    Inst_FSM/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)       -0.275    14.975    Inst_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 Inst_Timer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.926%)  route 3.327ns (80.074%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.710     5.312    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  Inst_Timer/counter_reg[13]/Q
                         net (fo=2, routed)           0.956     6.724    Inst_Timer/counter_reg[5]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     6.848 r  Inst_Timer/timeout_i_4/O
                         net (fo=1, routed)           0.815     7.662    Inst_Timer/timeout_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.786 r  Inst_Timer/timeout_i_2/O
                         net (fo=2, routed)           0.589     8.375    Inst_Timer/timeout_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.499 r  Inst_Timer/counter[0]_i_1/O
                         net (fo=29, routed)          0.968     9.468    Inst_Timer/counter[0]_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606    15.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDCE (Setup_fdce_C_CE)      -0.205    14.968    Inst_Timer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 Inst_Timer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.926%)  route 3.327ns (80.074%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.710     5.312    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  Inst_Timer/counter_reg[13]/Q
                         net (fo=2, routed)           0.956     6.724    Inst_Timer/counter_reg[5]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     6.848 r  Inst_Timer/timeout_i_4/O
                         net (fo=1, routed)           0.815     7.662    Inst_Timer/timeout_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.786 r  Inst_Timer/timeout_i_2/O
                         net (fo=2, routed)           0.589     8.375    Inst_Timer/timeout_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.499 r  Inst_Timer/counter[0]_i_1/O
                         net (fo=29, routed)          0.968     9.468    Inst_Timer/counter[0]_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606    15.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDCE (Setup_fdce_C_CE)      -0.205    14.968    Inst_Timer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 Inst_Timer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.926%)  route 3.327ns (80.074%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.710     5.312    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  Inst_Timer/counter_reg[13]/Q
                         net (fo=2, routed)           0.956     6.724    Inst_Timer/counter_reg[5]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     6.848 r  Inst_Timer/timeout_i_4/O
                         net (fo=1, routed)           0.815     7.662    Inst_Timer/timeout_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.786 r  Inst_Timer/timeout_i_2/O
                         net (fo=2, routed)           0.589     8.375    Inst_Timer/timeout_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.499 r  Inst_Timer/counter[0]_i_1/O
                         net (fo=29, routed)          0.968     9.468    Inst_Timer/counter[0]_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606    15.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDCE (Setup_fdce_C_CE)      -0.205    14.968    Inst_Timer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 Inst_Timer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.926%)  route 3.327ns (80.074%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.710     5.312    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  Inst_Timer/counter_reg[13]/Q
                         net (fo=2, routed)           0.956     6.724    Inst_Timer/counter_reg[5]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     6.848 r  Inst_Timer/timeout_i_4/O
                         net (fo=1, routed)           0.815     7.662    Inst_Timer/timeout_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.786 r  Inst_Timer/timeout_i_2/O
                         net (fo=2, routed)           0.589     8.375    Inst_Timer/timeout_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.499 r  Inst_Timer/counter[0]_i_1/O
                         net (fo=29, routed)          0.968     9.468    Inst_Timer/counter[0]_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606    15.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDCE (Setup_fdce_C_CE)      -0.205    14.968    Inst_Timer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 Inst_decoder/parpadeo_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decoder/parpadeo_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.993ns (44.340%)  route 2.502ns (55.660%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  Inst_decoder/parpadeo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  Inst_decoder/parpadeo_reg[10]/Q
                         net (fo=2, routed)           0.832     6.662    Inst_decoder/parpadeo_reg[10]
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124     6.786 r  Inst_decoder/FSM_sequential_select_display_i_3/O
                         net (fo=1, routed)           0.655     7.441    Inst_decoder/FSM_sequential_select_display_i_3_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  Inst_decoder/FSM_sequential_select_display_i_2/O
                         net (fo=19, routed)          1.014     8.579    Inst_decoder/FSM_sequential_select_display_i_2_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  Inst_decoder/parpadeo[0]_i_5/O
                         net (fo=1, routed)           0.000     8.703    Inst_decoder/parpadeo[0]_i_5_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.236 r  Inst_decoder/parpadeo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    Inst_decoder/parpadeo_reg[0]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  Inst_decoder/parpadeo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    Inst_decoder/parpadeo_reg[4]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  Inst_decoder/parpadeo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    Inst_decoder/parpadeo_reg[8]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  Inst_decoder/parpadeo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    Inst_decoder/parpadeo_reg[12]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.806 r  Inst_decoder/parpadeo_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.806    Inst_decoder/parpadeo_reg[16]_i_1_n_7
    SLICE_X2Y106         FDCE                                         r  Inst_decoder/parpadeo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.011    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  Inst_decoder/parpadeo_reg[16]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.109    15.360    Inst_decoder/parpadeo_reg[16]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 Inst_decoder/parpadeo_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decoder/parpadeo_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.980ns (44.178%)  route 2.502ns (55.822%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  Inst_decoder/parpadeo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  Inst_decoder/parpadeo_reg[10]/Q
                         net (fo=2, routed)           0.832     6.662    Inst_decoder/parpadeo_reg[10]
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124     6.786 r  Inst_decoder/FSM_sequential_select_display_i_3/O
                         net (fo=1, routed)           0.655     7.441    Inst_decoder/FSM_sequential_select_display_i_3_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  Inst_decoder/FSM_sequential_select_display_i_2/O
                         net (fo=19, routed)          1.014     8.579    Inst_decoder/FSM_sequential_select_display_i_2_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  Inst_decoder/parpadeo[0]_i_5/O
                         net (fo=1, routed)           0.000     8.703    Inst_decoder/parpadeo[0]_i_5_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.236 r  Inst_decoder/parpadeo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    Inst_decoder/parpadeo_reg[0]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  Inst_decoder/parpadeo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    Inst_decoder/parpadeo_reg[4]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  Inst_decoder/parpadeo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    Inst_decoder/parpadeo_reg[8]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.793 r  Inst_decoder/parpadeo_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.793    Inst_decoder/parpadeo_reg[12]_i_1_n_6
    SLICE_X2Y105         FDCE                                         r  Inst_decoder/parpadeo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.011    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  Inst_decoder/parpadeo_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)        0.109    15.360    Inst_decoder/parpadeo_reg[13]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 Inst_decoder/parpadeo_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_decoder/parpadeo_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.972ns (44.078%)  route 2.502ns (55.922%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  Inst_decoder/parpadeo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  Inst_decoder/parpadeo_reg[10]/Q
                         net (fo=2, routed)           0.832     6.662    Inst_decoder/parpadeo_reg[10]
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124     6.786 r  Inst_decoder/FSM_sequential_select_display_i_3/O
                         net (fo=1, routed)           0.655     7.441    Inst_decoder/FSM_sequential_select_display_i_3_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  Inst_decoder/FSM_sequential_select_display_i_2/O
                         net (fo=19, routed)          1.014     8.579    Inst_decoder/FSM_sequential_select_display_i_2_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I1_O)        0.124     8.703 r  Inst_decoder/parpadeo[0]_i_5/O
                         net (fo=1, routed)           0.000     8.703    Inst_decoder/parpadeo[0]_i_5_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.236 r  Inst_decoder/parpadeo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    Inst_decoder/parpadeo_reg[0]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  Inst_decoder/parpadeo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    Inst_decoder/parpadeo_reg[4]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  Inst_decoder/parpadeo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    Inst_decoder/parpadeo_reg[8]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.785 r  Inst_decoder/parpadeo_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.785    Inst_decoder/parpadeo_reg[12]_i_1_n_4
    SLICE_X2Y105         FDCE                                         r  Inst_decoder/parpadeo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.011    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  Inst_decoder/parpadeo_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)        0.109    15.360    Inst_decoder/parpadeo_reg[15]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 Inst_Timer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.625%)  route 3.186ns (79.375%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.710     5.312    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  Inst_Timer/counter_reg[13]/Q
                         net (fo=2, routed)           0.956     6.724    Inst_Timer/counter_reg[5]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     6.848 r  Inst_Timer/timeout_i_4/O
                         net (fo=1, routed)           0.815     7.662    Inst_Timer/timeout_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.786 r  Inst_Timer/timeout_i_2/O
                         net (fo=2, routed)           0.589     8.375    Inst_Timer/timeout_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.499 r  Inst_Timer/counter[0]_i_1/O
                         net (fo=29, routed)          0.827     9.327    Inst_Timer/counter[0]_i_1_n_0
    SLICE_X3Y98          FDCE                                         r  Inst_Timer/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606    15.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  Inst_Timer/counter_reg[4]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDCE (Setup_fdce_C_CE)      -0.205    14.968    Inst_Timer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 Inst_Timer/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.625%)  route 3.186ns (79.375%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.710     5.312    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  Inst_Timer/counter_reg[13]/Q
                         net (fo=2, routed)           0.956     6.724    Inst_Timer/counter_reg[5]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     6.848 r  Inst_Timer/timeout_i_4/O
                         net (fo=1, routed)           0.815     7.662    Inst_Timer/timeout_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.786 r  Inst_Timer/timeout_i_2/O
                         net (fo=2, routed)           0.589     8.375    Inst_Timer/timeout_i_2_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.124     8.499 r  Inst_Timer/counter[0]_i_1/O
                         net (fo=29, routed)          0.827     9.327    Inst_Timer/counter[0]_i_1_n_0
    SLICE_X3Y98          FDCE                                         r  Inst_Timer/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606    15.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  Inst_Timer/counter_reg[5]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDCE (Setup_fdce_C_CE)      -0.205    14.968    Inst_Timer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.597     1.516    Inst_SYNCHRNZR_MOTOR/clk_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.713    Inst_SYNCHRNZR_MOTOR/sreg_reg_n_0_[0]
    SLICE_X6Y103         SRL16E                                       r  Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.033    Inst_SYNCHRNZR_MOTOR/clk_IBUF_BUFG
    SLICE_X6Y103         SRL16E                                       r  Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y103         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.646    Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.603     1.522    Inst_SYNCHRNZR4/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Inst_SYNCHRNZR4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.170     1.856    Inst_SYNCHRNZR4/sreg_reg_n_0_[0]
    SLICE_X2Y94          SRL16E                                       r  Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.877     2.042    Inst_SYNCHRNZR4/clk_IBUF_BUFG
    SLICE_X2Y94          SRL16E                                       r  Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y94          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.722    Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_Timer/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.632%)  route 0.170ns (32.368%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  Inst_Timer/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Inst_Timer/counter_reg[11]/Q
                         net (fo=2, routed)           0.169     1.835    Inst_FSM/counter_reg[3]
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  Inst_FSM/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.880    Inst_FSM/counter[8]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  Inst_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    Inst_FSM/counter_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.049 r  Inst_FSM/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    Inst_Timer/counter_reg[15]_0[0]
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    Inst_Timer/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_Timer/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.296%)  route 0.170ns (31.704%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  Inst_Timer/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Inst_Timer/counter_reg[11]/Q
                         net (fo=2, routed)           0.169     1.835    Inst_FSM/counter_reg[3]
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  Inst_FSM/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.880    Inst_FSM/counter[8]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  Inst_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    Inst_FSM/counter_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.060 r  Inst_FSM/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.060    Inst_Timer/counter_reg[15]_0[2]
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    Inst_Timer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.251ns (44.786%)  route 0.309ns (55.214%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    Inst_FSM/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=41, routed)          0.309     1.974    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.045     2.019 r  Inst_FSM/counter[12]_i_4/O
                         net (fo=1, routed)           0.000     2.019    Inst_FSM/counter[12]_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.084 r  Inst_FSM/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.084    Inst_Timer/counter_reg[15]_0[1]
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    Inst_Timer/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_Timer/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  Inst_Timer/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Inst_Timer/counter_reg[11]/Q
                         net (fo=2, routed)           0.169     1.835    Inst_FSM/counter_reg[3]
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  Inst_FSM/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.880    Inst_FSM/counter[8]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  Inst_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    Inst_FSM/counter_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.085 r  Inst_FSM/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    Inst_Timer/counter_reg[15]_0[3]
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  Inst_Timer/counter_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    Inst_Timer/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_Timer/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.394ns (69.870%)  route 0.170ns (30.130%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  Inst_Timer/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Inst_Timer/counter_reg[11]/Q
                         net (fo=2, routed)           0.169     1.835    Inst_FSM/counter_reg[3]
    SLICE_X3Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  Inst_FSM/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.880    Inst_FSM/counter[8]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  Inst_FSM/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    Inst_FSM/counter_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.034 r  Inst_FSM/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.034    Inst_FSM/counter_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.088 r  Inst_FSM/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.088    Inst_Timer/counter_reg[19]_0[0]
    SLICE_X3Y101         FDCE                                         r  Inst_Timer/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  Inst_Timer/counter_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    Inst_Timer/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_EDGEDTCTR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_EDGEDTCTR3/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.183%)  route 0.327ns (68.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    Inst_EDGEDTCTR3/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  Inst_EDGEDTCTR3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  Inst_EDGEDTCTR3/sreg_reg[0]/Q
                         net (fo=2, routed)           0.327     1.998    Inst_EDGEDTCTR3/sreg[0]
    SLICE_X5Y100         FDRE                                         r  Inst_EDGEDTCTR3/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.868     2.034    Inst_EDGEDTCTR3/clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Inst_EDGEDTCTR3/sreg_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.017     1.805    Inst_EDGEDTCTR3/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    Inst_SYNCHRNZR3/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_SYNCHRNZR3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.176     1.841    Inst_SYNCHRNZR3/sreg_reg_n_0_[0]
    SLICE_X2Y94          SRL16E                                       r  Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.877     2.042    Inst_SYNCHRNZR3/clk_IBUF_BUFG
    SLICE_X2Y94          SRL16E                                       r  Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y94          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.645    Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_Timer/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Timer/timeout_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.449%)  route 0.138ns (42.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.517    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_Timer/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Inst_Timer/counter_reg[26]/Q
                         net (fo=3, routed)           0.138     1.796    Inst_Timer/counter_reg[18]
    SLICE_X4Y102         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  Inst_Timer/timeout_i_1/O
                         net (fo=1, routed)           0.000     1.841    Inst_Timer/timeout_i_1_n_0
    SLICE_X4Y102         FDCE                                         r  Inst_Timer/timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.868     2.034    Inst_Timer/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Inst_Timer/timeout_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y102         FDCE (Hold_fdce_C_D)         0.091     1.645    Inst_Timer/timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y94     Inst_EDGEDTCTR1/sreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y98     Inst_EDGEDTCTR1/sreg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y98     Inst_EDGEDTCTR1/sreg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y94     Inst_EDGEDTCTR2/sreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y98     Inst_EDGEDTCTR2/sreg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y99     Inst_EDGEDTCTR2/sreg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y94     Inst_EDGEDTCTR3/sreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y100    Inst_EDGEDTCTR3/sreg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y100    Inst_EDGEDTCTR3/sreg_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y103    Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y103    Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y94     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y103    Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y103    Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_decoder/FSM_sequential_select_display_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.293ns  (logic 4.419ns (47.550%)  route 4.874ns (52.450%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Inst_decoder/FSM_sequential_select_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  Inst_decoder/FSM_sequential_select_display_reg/Q
                         net (fo=9, routed)           1.341     7.071    Inst_FSM/an_OBUF[0]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.299     7.370 r  Inst_FSM/segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.208     7.578    Inst_FSM/segment_OBUF[5]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.702 r  Inst_FSM/segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.326    11.028    segment_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.605 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.605    segment[6]
    T10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.352ns (48.901%)  route 4.548ns (51.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725     5.328    Inst_FSM/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=41, routed)          2.280     8.064    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.152     8.216 r  Inst_FSM/motor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.268    10.484    motor_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.744    14.228 r  motor_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.228    motor[0]
    H17                                                               r  motor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_decoder/FSM_sequential_select_display_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.857ns  (logic 4.403ns (49.710%)  route 4.454ns (50.290%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Inst_decoder/FSM_sequential_select_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  Inst_decoder/FSM_sequential_select_display_reg/Q
                         net (fo=9, routed)           1.341     7.071    Inst_FSM/an_OBUF[0]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.299     7.370 r  Inst_FSM/segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.198     7.568    Inst_FSM/segment_OBUF[5]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.692 r  Inst_FSM/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.915    10.607    segment_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.168 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.168    segment[1]
    T11                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_decoder/FSM_sequential_select_display_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.827ns  (logic 4.273ns (48.415%)  route 4.553ns (51.585%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Inst_decoder/FSM_sequential_select_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  Inst_decoder/FSM_sequential_select_display_reg/Q
                         net (fo=9, routed)           1.341     7.071    Inst_FSM/an_OBUF[0]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.299     7.370 r  Inst_FSM/segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           3.213    10.583    segment_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.138 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.138    segment[5]
    R10                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_decoder/FSM_sequential_select_display_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.362ns  (logic 4.392ns (52.529%)  route 3.969ns (47.471%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Inst_decoder/FSM_sequential_select_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  Inst_decoder/FSM_sequential_select_display_reg/Q
                         net (fo=9, routed)           1.341     7.071    Inst_FSM/an_OBUF[0]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.299     7.370 r  Inst_FSM/segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.208     7.578    Inst_FSM/segment_OBUF[5]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124     7.702 r  Inst_FSM/segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.421    10.123    segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.673 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.673    segment[3]
    K13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_decoder/FSM_sequential_select_display_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 4.271ns (52.503%)  route 3.864ns (47.497%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Inst_decoder/FSM_sequential_select_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  Inst_decoder/FSM_sequential_select_display_reg/Q
                         net (fo=9, routed)           0.491     6.221    Inst_decoder/an_OBUF[0]
    SLICE_X4Y102         LUT1 (Prop_lut1_I0_O)        0.299     6.520 r  Inst_decoder/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.373     9.893    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.447 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.447    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puerta
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 4.133ns (50.965%)  route 3.976ns (49.035%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725     5.328    Inst_FSM/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=41, routed)          1.863     7.646    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.124     7.770 r  Inst_FSM/puerta_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.114     9.884    puerta_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.436 r  puerta_OBUF_inst/O
                         net (fo=0)                   0.000    13.436    puerta
    J13                                                               r  puerta (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_decoder/FSM_sequential_select_display_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 4.252ns (53.575%)  route 3.684ns (46.425%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Inst_decoder/FSM_sequential_select_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  Inst_decoder/FSM_sequential_select_display_reg/Q
                         net (fo=9, routed)           1.165     6.895    Inst_FSM/an_OBUF[0]
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.299     7.194 r  Inst_FSM/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.519     9.713    segment_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.247 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.247    segment[2]
    P15                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 4.115ns (52.207%)  route 3.767ns (47.793%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725     5.328    Inst_FSM/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=41, routed)          1.905     7.689    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.124     7.813 r  Inst_FSM/motor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.862     9.675    motor_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.210 r  motor_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.210    motor[1]
    K15                                                               r  motor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_decoder/FSM_sequential_select_display_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 4.335ns (55.363%)  route 3.495ns (44.637%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.709     5.311    Inst_decoder/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Inst_decoder/FSM_sequential_select_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  Inst_decoder/FSM_sequential_select_display_reg/Q
                         net (fo=9, routed)           1.341     7.071    Inst_FSM/an_OBUF[0]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.299     7.370 r  Inst_FSM/segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.349     7.719    Inst_FSM/segment_OBUF[5]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.843 r  Inst_FSM/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.805     9.649    segment_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.142 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.142    segment[4]
    K16                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_decoder/FSM_sequential_select_display_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.418ns (72.869%)  route 0.528ns (27.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.517    Inst_decoder/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  Inst_decoder/FSM_sequential_select_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  Inst_decoder/FSM_sequential_select_display_reg/Q
                         net (fo=9, routed)           0.528     2.174    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.290     3.464 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.464    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_final_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.380ns (68.948%)  route 0.622ns (31.052%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.604     1.523    Inst_FSM/clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  Inst_FSM/s_piso_final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Inst_FSM/s_piso_final_reg[1]/Q
                         net (fo=8, routed)           0.254     1.919    Inst_FSM/s_piso_final[1]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.964 r  Inst_FSM/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.367     2.331    segment_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.525 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.525    segment[4]
    K16                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.445ns (67.744%)  route 0.688ns (32.256%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.271     1.959    Inst_FSM/current_state[1]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  Inst_FSM/motor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.421    motor_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.658 r  motor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.658    motor[1]
    K15                                                               r  motor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.560ns (72.402%)  route 0.595ns (27.598%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  Inst_FSM/s_piso_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.148     1.672 f  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=6, routed)           0.186     1.858    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.101     1.959 r  Inst_FSM/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.368    segment_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.311     3.679 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.679    segment[0]
    L18                                                               r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puerta
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.462ns (64.943%)  route 0.789ns (35.057%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.262     1.950    Inst_FSM/current_state[1]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.995 r  Inst_FSM/puerta_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.528     2.523    puerta_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.776 r  puerta_OBUF_inst/O
                         net (fo=0)                   0.000     3.776    puerta
    J13                                                               r  puerta (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.501ns (66.073%)  route 0.771ns (33.927%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.198     1.887    Inst_FSM/current_state[1]
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.043     1.930 r  Inst_FSM/motor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.573     2.502    motor_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.294     3.797 r  motor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.797    motor[0]
    H17                                                               r  motor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.460ns (62.414%)  route 0.879ns (37.586%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  Inst_FSM/s_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=12, routed)          0.231     1.919    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.964 r  Inst_FSM/segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.649     2.613    segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.863 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.863    segment[3]
    K13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.443ns (61.159%)  route 0.917ns (38.841%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  Inst_FSM/s_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  Inst_FSM/s_piso_actual_reg[0]/Q
                         net (fo=12, routed)          0.200     1.888    Inst_FSM/s_piso_actual_reg[0]
    SLICE_X2Y97          LUT5 (Prop_lut5_I2_O)        0.045     1.933 r  Inst_FSM/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.717     2.650    segment_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.884 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.884    segment[2]
    P15                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.470ns (57.030%)  route 1.108ns (42.970%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  Inst_FSM/s_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=12, routed)          0.247     1.935    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X2Y97          LUT6 (Prop_lut6_I4_O)        0.045     1.980 r  Inst_FSM/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.861     2.841    segment_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.102 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.102    segment[1]
    T11                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.502ns (55.636%)  route 1.198ns (44.364%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.605     1.524    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  Inst_FSM/s_piso_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.148     1.672 r  Inst_FSM/s_piso_actual_reg[3]/Q
                         net (fo=6, routed)           0.186     1.858    Inst_FSM/s_piso_actual_reg[3]
    SLICE_X2Y97          LUT3 (Prop_lut3_I1_O)        0.098     1.956 r  Inst_FSM/segment_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.012     2.968    segment_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.224 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.224    segment[5]
    R10                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_FSM/s_piso_actual_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 1.631ns (28.649%)  route 4.062ns (71.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.734     5.693    Inst_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X2Y97          FDCE                                         f  Inst_FSM/s_piso_actual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.029    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  Inst_FSM/s_piso_actual_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_Timer/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 1.631ns (28.649%)  route 4.062ns (71.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.734     5.693    Inst_Timer/rst
    SLICE_X3Y97          FDCE                                         f  Inst_Timer/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_Timer/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 1.631ns (28.649%)  route 4.062ns (71.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.734     5.693    Inst_Timer/rst
    SLICE_X3Y97          FDCE                                         f  Inst_Timer/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_Timer/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 1.631ns (28.649%)  route 4.062ns (71.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.734     5.693    Inst_Timer/rst
    SLICE_X3Y97          FDCE                                         f  Inst_Timer/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_Timer/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 1.631ns (28.649%)  route 4.062ns (71.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.734     5.693    Inst_Timer/rst
    SLICE_X3Y97          FDCE                                         f  Inst_Timer/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  Inst_Timer/counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 1.631ns (28.682%)  route 4.056ns (71.318%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.728     5.687    Inst_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X4Y98          FDCE                                         f  Inst_FSM/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.604     5.027    Inst_FSM/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_FSM/s_piso_actual_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.631ns (28.926%)  route 4.008ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.680     5.639    Inst_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X2Y98          FDCE                                         f  Inst_FSM/s_piso_actual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.029    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  Inst_FSM/s_piso_actual_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_FSM/s_piso_actual_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.631ns (28.926%)  route 4.008ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.680     5.639    Inst_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X2Y98          FDCE                                         f  Inst_FSM/s_piso_actual_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.029    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  Inst_FSM/s_piso_actual_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_FSM/s_piso_actual_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.631ns (28.926%)  route 4.008ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.680     5.639    Inst_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X2Y98          FDCE                                         f  Inst_FSM/s_piso_actual_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.029    Inst_FSM/clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  Inst_FSM/s_piso_actual_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_Timer/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.631ns (28.926%)  route 4.008ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.328     3.835    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     3.959 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          1.680     5.639    Inst_Timer/rst
    SLICE_X3Y98          FDCE                                         f  Inst_Timer/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.606     5.029    Inst_Timer/clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  Inst_Timer/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2
                            (input port)
  Destination:            Inst_SYNCHRNZR2/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.247ns (42.318%)  route 0.337ns (57.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  p2 (IN)
                         net (fo=0)                   0.000     0.000    p2
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  p2_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.585    Inst_SYNCHRNZR2/p2_IBUF
    SLICE_X3Y94          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.877     2.042    Inst_SYNCHRNZR2/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/C

Slack:                    inf
  Source:                 p1
                            (input port)
  Destination:            Inst_SYNCHRNZR1/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.245ns (37.655%)  route 0.406ns (62.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  p1 (IN)
                         net (fo=0)                   0.000     0.000    p1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  p1_IBUF_inst/O
                         net (fo=1, routed)           0.406     0.652    Inst_SYNCHRNZR1/p1_IBUF
    SLICE_X2Y101         FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    Inst_SYNCHRNZR1/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/C

Slack:                    inf
  Source:                 p3
                            (input port)
  Destination:            Inst_SYNCHRNZR3/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.253ns (34.585%)  route 0.478ns (65.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  p3 (IN)
                         net (fo=0)                   0.000     0.000    p3
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p3_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.731    Inst_SYNCHRNZR3/p3_IBUF
    SLICE_X3Y94          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.877     2.042    Inst_SYNCHRNZR3/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/C

Slack:                    inf
  Source:                 p4
                            (input port)
  Destination:            Inst_SYNCHRNZR4/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.245ns (28.529%)  route 0.614ns (71.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  p4 (IN)
                         net (fo=0)                   0.000     0.000    p4
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  p4_IBUF_inst/O
                         net (fo=1, routed)           0.614     0.859    Inst_SYNCHRNZR4/p4_IBUF
    SLICE_X2Y92          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.876     2.041    Inst_SYNCHRNZR4/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/C

Slack:                    inf
  Source:                 sensor
                            (input port)
  Destination:            Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.260ns (24.489%)  route 0.803ns (75.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sensor (IN)
                         net (fo=0)                   0.000     0.000    sensor
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sensor_IBUF_inst/O
                         net (fo=1, routed)           0.803     1.063    Inst_SYNCHRNZR_MOTOR/sensor_IBUF
    SLICE_X7Y103         FDRE                                         r  Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.033    Inst_SYNCHRNZR_MOTOR/clk_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_decoder/parpadeo_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.320ns (21.380%)  route 1.175ns (78.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.951     1.225    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045     1.270 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          0.224     1.495    Inst_decoder/FSM_sequential_select_display_reg_0
    SLICE_X2Y106         FDCE                                         f  Inst_decoder/parpadeo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  Inst_decoder/parpadeo_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_decoder/parpadeo_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.320ns (20.505%)  route 1.239ns (79.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.951     1.225    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045     1.270 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          0.288     1.559    Inst_decoder/FSM_sequential_select_display_reg_0
    SLICE_X2Y105         FDCE                                         f  Inst_decoder/parpadeo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  Inst_decoder/parpadeo_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_decoder/parpadeo_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.320ns (20.505%)  route 1.239ns (79.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.951     1.225    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045     1.270 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          0.288     1.559    Inst_decoder/FSM_sequential_select_display_reg_0
    SLICE_X2Y105         FDCE                                         f  Inst_decoder/parpadeo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  Inst_decoder/parpadeo_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_decoder/parpadeo_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.320ns (20.505%)  route 1.239ns (79.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.951     1.225    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045     1.270 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          0.288     1.559    Inst_decoder/FSM_sequential_select_display_reg_0
    SLICE_X2Y105         FDCE                                         f  Inst_decoder/parpadeo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  Inst_decoder/parpadeo_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Inst_decoder/parpadeo_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.320ns (20.505%)  route 1.239ns (79.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.951     1.225    Inst_Timer/rst_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.045     1.270 f  Inst_Timer/FSM_sequential_current_state[1]_i_2/O
                         net (fo=56, routed)          0.288     1.559    Inst_decoder/FSM_sequential_select_display_reg_0
    SLICE_X2Y105         FDCE                                         f  Inst_decoder/parpadeo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    Inst_decoder/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  Inst_decoder/parpadeo_reg[15]/C





