{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651439642047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651439642048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 02:44:01 2022 " "Processing started: Mon May 02 02:44:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651439642048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439642048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC_Datapath -c IITB-RISC_Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC_Datapath -c IITB-RISC_Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439642048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651439642328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651439642328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rij.vhd 7 3 " "Found 7 design units, including 3 entities, in source file rij.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rij " "Found design unit 1: rij" {  } { { "rij.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/rij.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 R_block-R_arch " "Found design unit 2: R_block-R_arch" {  } { { "rij.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/rij.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 I_block-I_arch " "Found design unit 3: I_block-I_arch" {  } { { "rij.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/rij.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 J_block-J_arch " "Found design unit 4: J_block-J_arch" {  } { { "rij.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/rij.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "1 R_block " "Found entity 1: R_block" {  } { { "rij.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/rij.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "2 I_block " "Found entity 2: I_block" {  } { { "rij.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/rij.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "3 J_block " "Found entity 3: J_block" {  } { { "rij.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/rij.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-rf_arch " "Found design unit 1: regfile-rf_arch" {  } { { "regfile.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg_arch " "Found design unit 1: reg-reg_arch" {  } { { "reg.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.vhd 13 6 " "Found 13 design units, including 6 entities, in source file muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxes " "Found design unit 1: muxes" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-mux_2x1_arch " "Found design unit 2: mux_2to1-mux_2x1_arch" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 demux_1x2-demux_1x2_arch " "Found design unit 3: demux_1x2-demux_1x2_arch" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-mux_4x1_arch " "Found design unit 4: mux_4to1-mux_4x1_arch" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 demux_1x4-demux_1x4_arch " "Found design unit 5: demux_1x4-demux_1x4_arch" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux_8to1-mux_8x1_arch " "Found design unit 6: mux_8to1-mux_8x1_arch" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 223 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 demux_1to8-demux_8x1_arch " "Found design unit 7: demux_1to8-demux_8x1_arch" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux_1x2 " "Found entity 2: demux_1x2" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "4 demux_1x4 " "Found entity 4: demux_1x4" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_8to1 " "Found entity 5: mux_8to1" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""} { "Info" "ISGN_ENTITY_NAME" "6 demux_1to8 " "Found entity 6: demux_1to8" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-mem_arch " "Found design unit 1: mem-mem_arch" {  } { { "memory.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "memory.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-ir_arch " "Found design unit 1: ir-ir_arch" {  } { { "ir.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/ir.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/ir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer-incr_arch " "Found design unit 1: incrementer-incr_arch" {  } { { "incrementer.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/incrementer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/incrementer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM " "Found design unit 1: FSM" {  } { { "fsm.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/fsm.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 machine-machine_arch " "Found design unit 2: machine-machine_arch" {  } { { "fsm.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/fsm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "fsm.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/fsm.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 3 1 " "Found 3 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode " "Found design unit 1: decode" {  } { { "decode.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/decode.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder-beh " "Found design unit 2: decoder-beh" {  } { { "decode.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/decode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decode.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/decode.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 4 2 " "Found 4 design units, including 2 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-switch_arch " "Found design unit 1: switch-switch_arch" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650306 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Datapath-datapath_arch " "Found design unit 2: Datapath-datapath_arch" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650306 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650306 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath " "Found entity 2: Datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_bus-bus_arch " "Found design unit 1: int_bus-bus_arch" {  } { { "bus.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/bus.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650306 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_bus " "Found entity 1: int_bus" {  } { { "bus.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650306 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651439650306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651439650357 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "co datapath.vhd(47) " "VHDL Signal Declaration warning at datapath.vhd(47): used implicit default value for signal \"co\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651439650362 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zo datapath.vhd(48) " "VHDL Signal Declaration warning at datapath.vhd(48): used implicit default value for signal \"zo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651439650363 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ir_data datapath.vhd(49) " "VHDL Signal Declaration warning at datapath.vhd(49): used implicit default value for signal \"ir_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651439650363 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one datapath.vhd(61) " "VHDL Signal Declaration warning at datapath.vhd(61): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651439650363 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero datapath.vhd(62) " "VHDL Signal Declaration warning at datapath.vhd(62): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651439650363 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_3bit datapath.vhd(63) " "VHDL Signal Declaration warning at datapath.vhd(63): used explicit default value for signal \"zero_3bit\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651439650364 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dummy_16bit datapath.vhd(64) " "VHDL Signal Declaration warning at datapath.vhd(64): used explicit default value for signal \"dummy_16bit\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651439650364 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rblock_o datapath.vhd(75) " "Verilog HDL or VHDL warning at datapath.vhd(75): object \"rblock_o\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651439650364 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_bus int_bus:bus_a " "Elaborating entity \"int_bus\" for hierarchy \"int_bus:bus_a\"" {  } { { "datapath.vhd" "bus_a" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650399 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "bus.vhd(15) " "VHDL Subtype or Type Declaration warning at bus.vhd(15): subtype or type has null range" {  } { { "bus.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/bus.vhd" 15 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651439650399 "|datapath|int_bus:bus_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pad bus.vhd(15) " "VHDL Signal Declaration warning at bus.vhd(15): used explicit default value for signal \"pad\" because signal was never assigned a value" {  } { { "bus.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/bus.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651439650399 "|datapath|int_bus:bus_a"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "bus.vhd(23) " "VHDL Subtype or Type Declaration warning at bus.vhd(23): subtype or type has null range" {  } { { "bus.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/bus.vhd" 23 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1651439650399 "|datapath|int_bus:bus_a"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "bus.vhd(23) " "VHDL warning at bus.vhd(23): ignored assignment of value to null range" {  } { { "bus.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/bus.vhd" 23 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1651439650399 "|datapath|int_bus:bus_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:program_counter " "Elaborating entity \"reg\" for hierarchy \"reg:program_counter\"" {  } { { "datapath.vhd" "program_counter" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:sw_pci " "Elaborating entity \"switch\" for hierarchy \"switch:sw_pci\"" {  } { { "datapath.vhd" "sw_pci" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x datapath.vhd(20) " "VHDL Process Statement warning at datapath.vhd(20): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y datapath.vhd(17) " "VHDL Process Statement warning at datapath.vhd(17): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] datapath.vhd(17) " "Inferred latch for \"y\[0\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] datapath.vhd(17) " "Inferred latch for \"y\[1\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] datapath.vhd(17) " "Inferred latch for \"y\[2\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] datapath.vhd(17) " "Inferred latch for \"y\[3\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] datapath.vhd(17) " "Inferred latch for \"y\[4\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] datapath.vhd(17) " "Inferred latch for \"y\[5\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] datapath.vhd(17) " "Inferred latch for \"y\[6\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] datapath.vhd(17) " "Inferred latch for \"y\[7\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] datapath.vhd(17) " "Inferred latch for \"y\[8\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] datapath.vhd(17) " "Inferred latch for \"y\[9\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] datapath.vhd(17) " "Inferred latch for \"y\[10\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] datapath.vhd(17) " "Inferred latch for \"y\[11\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] datapath.vhd(17) " "Inferred latch for \"y\[12\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] datapath.vhd(17) " "Inferred latch for \"y\[13\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] datapath.vhd(17) " "Inferred latch for \"y\[14\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] datapath.vhd(17) " "Inferred latch for \"y\[15\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 "|datapath|switch:sw_pci"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:bus_inc_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:bus_inc_mux\"" {  } { { "datapath.vhd" "bus_inc_mux" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650414 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x0 muxes.vhd(103) " "VHDL Process Statement warning at muxes.vhd(103): signal \"x0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650430 "|datapath|mux_2to1:bus_inc_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 muxes.vhd(105) " "VHDL Process Statement warning at muxes.vhd(105): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650430 "|datapath|mux_2to1:bus_inc_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer incrementer:incr " "Elaborating entity \"incrementer\" for hierarchy \"incrementer:incr\"" {  } { { "datapath.vhd" "incr" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:buses_rfa3_sw_1 " "Elaborating entity \"switch\" for hierarchy \"switch:buses_rfa3_sw_1\"" {  } { { "datapath.vhd" "buses_rfa3_sw_1" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650443 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x datapath.vhd(20) " "VHDL Process Statement warning at datapath.vhd(20): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650443 "|datapath|switch:buses_rfa3_sw_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y datapath.vhd(17) " "VHDL Process Statement warning at datapath.vhd(17): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651439650443 "|datapath|switch:buses_rfa3_sw_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] datapath.vhd(17) " "Inferred latch for \"y\[0\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650443 "|datapath|switch:buses_rfa3_sw_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:buses_rfa3 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:buses_rfa3\"" {  } { { "datapath.vhd" "buses_rfa3" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650448 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x0 muxes.vhd(103) " "VHDL Process Statement warning at muxes.vhd(103): signal \"x0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650448 "|datapath|mux_2to1:buses_rfa3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 muxes.vhd(105) " "VHDL Process Statement warning at muxes.vhd(105): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650448 "|datapath|mux_2to1:buses_rfa3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_block R_block:rblock " "Elaborating entity \"R_block\" for hierarchy \"R_block:rblock\"" {  } { { "datapath.vhd" "rblock" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_block I_block:iblock " "Elaborating entity \"I_block\" for hierarchy \"I_block:iblock\"" {  } { { "datapath.vhd" "iblock" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J_block J_block:jblock " "Elaborating entity \"J_block\" for hierarchy \"J_block:jblock\"" {  } { { "datapath.vhd" "jblock" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:rf_a3_selection_mux1 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:rf_a3_selection_mux1\"" {  } { { "datapath.vhd" "rf_a3_selection_mux1" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650466 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x0 muxes.vhd(159) " "VHDL Process Statement warning at muxes.vhd(159): signal \"x0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650467 "|datapath|mux_4to1:rf_a3_selection_mux1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 muxes.vhd(161) " "VHDL Process Statement warning at muxes.vhd(161): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650467 "|datapath|mux_4to1:rf_a3_selection_mux1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 muxes.vhd(163) " "VHDL Process Statement warning at muxes.vhd(163): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650467 "|datapath|mux_4to1:rf_a3_selection_mux1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x3 muxes.vhd(165) " "VHDL Process Statement warning at muxes.vhd(165): signal \"x3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxes.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/muxes.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650467 "|datapath|mux_4to1:rf_a3_selection_mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:sw1_rfa1 " "Elaborating entity \"switch\" for hierarchy \"switch:sw1_rfa1\"" {  } { { "datapath.vhd" "sw1_rfa1" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x datapath.vhd(20) " "VHDL Process Statement warning at datapath.vhd(20): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650472 "|datapath|switch:sw1_rfa1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y datapath.vhd(17) " "VHDL Process Statement warning at datapath.vhd(17): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651439650472 "|datapath|switch:sw1_rfa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] datapath.vhd(17) " "Inferred latch for \"y\[0\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650472 "|datapath|switch:sw1_rfa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] datapath.vhd(17) " "Inferred latch for \"y\[1\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650472 "|datapath|switch:sw1_rfa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] datapath.vhd(17) " "Inferred latch for \"y\[2\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439650472 "|datapath|switch:sw1_rfa1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:register_file " "Elaborating entity \"regfile\" for hierarchy \"regfile:register_file\"" {  } { { "datapath.vhd" "register_file" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:arithmetic_logical_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:arithmetic_logical_unit\"" {  } { { "datapath.vhd" "arithmetic_logical_unit" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650495 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op alu.vhd(98) " "VHDL Process Statement warning at alu.vhd(98): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/alu.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650496 "|datapath|ALU:arithmetic_logical_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op alu.vhd(103) " "VHDL Process Statement warning at alu.vhd(103): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/alu.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650496 "|datapath|ALU:arithmetic_logical_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op alu.vhd(108) " "VHDL Process Statement warning at alu.vhd(108): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/alu.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650496 "|datapath|ALU:arithmetic_logical_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650496 "|datapath|ALU:arithmetic_logical_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op alu.vhd(116) " "VHDL Process Statement warning at alu.vhd(116): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/alu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650496 "|datapath|ALU:arithmetic_logical_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op alu.vhd(120) " "VHDL Process Statement warning at alu.vhd(120): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/alu.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650496 "|datapath|ALU:arithmetic_logical_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op alu.vhd(124) " "VHDL Process Statement warning at alu.vhd(124): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/alu.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651439650497 "|datapath|ALU:arithmetic_logical_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:carry_reg " "Elaborating entity \"reg\" for hierarchy \"reg:carry_reg\"" {  } { { "datapath.vhd" "carry_reg" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:data_memory " "Elaborating entity \"mem\" for hierarchy \"mem:data_memory\"" {  } { { "datapath.vhd" "data_memory" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651439650511 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "co GND " "Pin \"co\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|co"} { "Warning" "WMLS_MLS_STUCK_PIN" "zo GND " "Pin \"zo\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|zo"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[0\] GND " "Pin \"ir_data\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[1\] GND " "Pin \"ir_data\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[2\] GND " "Pin \"ir_data\[2\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[3\] GND " "Pin \"ir_data\[3\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[4\] GND " "Pin \"ir_data\[4\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[5\] GND " "Pin \"ir_data\[5\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[6\] GND " "Pin \"ir_data\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[7\] GND " "Pin \"ir_data\[7\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[8\] GND " "Pin \"ir_data\[8\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[9\] GND " "Pin \"ir_data\[9\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[10\] GND " "Pin \"ir_data\[10\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[11\] GND " "Pin \"ir_data\[11\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[12\] GND " "Pin \"ir_data\[12\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[13\] GND " "Pin \"ir_data\[13\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[14\] GND " "Pin \"ir_data\[14\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_data\[15\] GND " "Pin \"ir_data\[15\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651439651000 "|Datapath|ir_data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651439651000 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 41 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 41 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "di_en\[0\] " "No output dependent on input pin \"di_en\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|di_en[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "di_en\[1\] " "No output dependent on input pin \"di_en\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|di_en[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t1_en\[0\] " "No output dependent on input pin \"t1_en\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|t1_en[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t1_en\[1\] " "No output dependent on input pin \"t1_en\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|t1_en[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cz_en\[0\] " "No output dependent on input pin \"cz_en\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|cz_en[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cz_en\[1\] " "No output dependent on input pin \"cz_en\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|cz_en[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_en\[0\] " "No output dependent on input pin \"alu_en\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|alu_en[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_en\[1\] " "No output dependent on input pin \"alu_en\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|alu_en[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cb " "No output dependent on input pin \"cb\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|cb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ao_en " "No output dependent on input pin \"ao_en\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|ao_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "do_en " "No output dependent on input pin \"do_en\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|do_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_en\[0\] " "No output dependent on input pin \"ir_en\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|ir_en[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_en\[1\] " "No output dependent on input pin \"ir_en\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|ir_en[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_en\[2\] " "No output dependent on input pin \"ir_en\[2\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|ir_en[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_en\[0\] " "No output dependent on input pin \"pc_en\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|pc_en[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_en\[1\] " "No output dependent on input pin \"pc_en\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|pc_en[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_en\[2\] " "No output dependent on input pin \"pc_en\[2\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|pc_en[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux\[0\] " "No output dependent on input pin \"mux\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|mux[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux\[1\] " "No output dependent on input pin \"mux\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|mux[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux\[2\] " "No output dependent on input pin \"mux\[2\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|mux[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux\[3\] " "No output dependent on input pin \"mux\[3\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|mux[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rf_en\[0\] " "No output dependent on input pin \"rf_en\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|rf_en[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rf_en\[1\] " "No output dependent on input pin \"rf_en\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|rf_en[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rf_en\[2\] " "No output dependent on input pin \"rf_en\[2\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|rf_en[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rf_en\[3\] " "No output dependent on input pin \"rf_en\[3\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|rf_en[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rf_en\[4\] " "No output dependent on input pin \"rf_en\[4\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/Datapath Quartus/datapath.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651439651016 "|Datapath|rf_en[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651439651016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651439651016 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651439651016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651439651016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651439651186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 02:44:11 2022 " "Processing ended: Mon May 02 02:44:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651439651186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651439651186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651439651186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651439651186 ""}
