
19. Printing statistics.

=== cve2_fetch_fifo$cve2_core.if_stage_i.prefetch_buffer_i.fifo_i ===

   Number of wires:                182
   Number of wire bits:           1157
   Number of public wires:          40
   Number of public wire bits:     523
   Number of ports:                 14
   Number of port bits:            139
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $add                            1
     $aldff                          8
     $and                           27
     $logic_not                      5
     $mux                           28
     $ne                             2
     $not                           17
     $or                            11

=== cve2_counter$cve2_core.cs_registers_i.minstret_counter_i ===

   Number of wires:                 32
   Number of wire bits:           1008
   Number of public wires:          14
   Number of public wire bits:     486
   Number of ports:                  8
   Number of port bits:            165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            1
     $aldff                          1
     $logic_not                      1
     $mux                            4
     $or                             1

=== cve2_counter$cve2_core.cs_registers_i.mcycle_counter_i ===

   Number of wires:                 32
   Number of wire bits:           1008
   Number of public wires:          14
   Number of public wire bits:     486
   Number of ports:                  8
   Number of port bits:            165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            1
     $aldff                          1
     $logic_not                      1
     $mux                            4
     $or                             1

=== cve2_csr$cve2_core.cs_registers_i.u_mstack_cause_csr ===

   Number of wires:                 13
   Number of wire bits:             43
   Number of public wires:           7
   Number of public wire bits:      25
   Number of ports:                  6
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_mstack_epc_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_mstack_csr ===

   Number of wires:                 13
   Number of wire bits:             23
   Number of public wires:           7
   Number of public wire bits:      13
   Number of ports:                  6
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_dscratch1_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_dscratch0_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_depc_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_dcsr_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_mtvec_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_mtval_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_mcause_csr ===

   Number of wires:                 13
   Number of wire bits:             43
   Number of public wires:           7
   Number of public wire bits:      25
   Number of ports:                  6
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_mscratch_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_mie_csr ===

   Number of wires:                 13
   Number of wire bits:            103
   Number of public wires:           7
   Number of public wire bits:      61
   Number of ports:                  6
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_mepc_csr ===

   Number of wires:                 13
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:     100
   Number of ports:                  6
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_csr$cve2_core.cs_registers_i.u_mstatus_csr ===

   Number of wires:                 13
   Number of wire bits:             38
   Number of public wires:           7
   Number of public wire bits:      22
   Number of ports:                  6
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $aldff                          1
     $logic_not                      1
     $mux                            1

=== cve2_multdiv_fast$cve2_core.ex_block_i.gen_multdiv_fast.multdiv_i ===

   Number of wires:                312
   Number of wire bits:           3167
   Number of public wires:          65
   Number of public wire bits:     980
   Number of ports:                 20
   Number of port bits:            378
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                175
     $add                            1
     $aldff                          6
     $and                            9
     $bmux                           1
     $eq                            59
     $logic_not                     19
     $lt                             1
     $mul                            1
     $mux                           45
     $not                           11
     $or                             3
     $pmux                          14
     $reduce_bool                    1
     $shl                            1
     $sub                            1
     $xor                            2

=== cve2_alu$cve2_core.ex_block_i.alu_i ===

   Number of wires:                223
   Number of wire bits:           2415
   Number of public wires:          71
   Number of public wire bits:    1477
   Number of ports:                 15
   Number of port bits:            369
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                111
     $add                            1
     $and                            2
     $eq                            64
     $logic_not                      2
     $mux                           14
     $not                            6
     $or                             3
     $pmux                           5
     $reduce_or                      9
     $sshr                           1
     $sub                            1
     $xor                            3

=== cve2_controller$cve2_core.id_stage_i.controller_i ===

   Number of wires:               1067
   Number of wire bits:           2226
   Number of public wires:         102
   Number of public wire bits:     280
   Number of ports:                 56
   Number of port bits:            225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                548
     $add                            1
     $aldff                          9
     $and                           20
     $eq                           146
     $logic_and                      7
     $logic_not                     11
     $logic_or                       9
     $mux                          295
     $ne                             3
     $not                           10
     $or                            18
     $pmux                          18
     $reduce_bool                    1

=== cve2_decoder$cve2_core.id_stage_i.decoder_i ===

   Number of wires:               1315
   Number of wire bits:           2977
   Number of public wires:          64
   Number of public wire bits:     437
   Number of ports:                 46
   Number of port bits:            319
   Number of memories:               1
   Number of memory bits:           32
   Number of processes:              0
   Number of cells:                894
     $and                            1
     $eq                           454
     $logic_and                      1
     $logic_not                     25
     $logic_or                       2
     $meminit                        1
     $memrd_v2                       1
     $mux                          358
     $not                            7
     $pmux                          37
     $reduce_bool                    3
     $reduce_or                      4

=== cve2_compressed_decoder$cve2_core.if_stage_i.compressed_decoder_i ===

   Number of wires:                252
   Number of wire bits:           1703
   Number of public wires:           8
   Number of public wire bits:      70
   Number of ports:                  7
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                211
     $eq                            99
     $logic_not                     21
     $mux                           64
     $ne                             1
     $not                            2
     $pmux                          11
     $reduce_bool                    2
     $reduce_or                     11

=== cve2_prefetch_buffer$cve2_core.if_stage_i.prefetch_buffer_i ===

   Number of wires:                111
   Number of wire bits:            742
   Number of public wires:          45
   Number of public wire bits:     425
   Number of ports:                 18
   Number of port bits:            173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $add                            1
     $aldff                          6
     $and                           19
     $logic_not                      4
     $mux                            7
     $not                            7
     $or                            12
     $reduce_and                     1
     $reduce_or                      1
     cve2_fetch_fifo$cve2_core.if_stage_i.prefetch_buffer_i.fifo_i      1

=== cve2_cs_registers$cve2_core.cs_registers_i ===

   Number of wires:                809
   Number of wire bits:           9129
   Number of public wires:         130
   Number of public wire bits:    5409
   Number of ports:                 56
   Number of port bits:            581
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                594
     $aldff                          2
     $and                            6
     $bmux                           3
     $demux                          4
     $eq                           356
     $ge                             5
     $gt                             1
     $logic_and                      5
     $logic_not                      4
     $lt                             2
     $mux                          149
     $ne                             3
     $not                           11
     $or                             3
     $pmux                          10
     $reduce_bool                    4
     $reduce_or                     10
     cve2_counter$cve2_core.cs_registers_i.mcycle_counter_i      1
     cve2_counter$cve2_core.cs_registers_i.minstret_counter_i      1
     cve2_csr$cve2_core.cs_registers_i.u_dcsr_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_depc_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_dscratch0_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_dscratch1_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mcause_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mepc_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mie_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mscratch_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mstack_cause_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mstack_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mstack_epc_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mstatus_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mtval_csr      1
     cve2_csr$cve2_core.cs_registers_i.u_mtvec_csr      1

=== cve2_register_file_ff$cve2_core.register_file_i ===

   Number of wires:                332
   Number of wire bits:           4558
   Number of public wires:          14
   Number of public wire bits:    2163
   Number of ports:                 10
   Number of port bits:            115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $aldff                         31
     $bmux                           2
     $eq                            31
     $logic_not                     31
     $lt                             2
     $mux                           64

=== cve2_wb$cve2_core.wb_i ===

   Number of wires:                 28
   Number of wire bits:            286
   Number of public wires:          19
   Number of public wire bits:     184
   Number of ports:                 17
   Number of port bits:            118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $and                            6
     $not                            1
     $or                             1
     $reduce_or                      1

=== cve2_load_store_unit$cve2_core.load_store_unit_i ===

   Number of wires:                521
   Number of wire bits:           2379
   Number of public wires:          57
   Number of public wire bits:     590
   Number of ports:                 28
   Number of port bits:            249
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                319
     $aldff                         10
     $and                            9
     $eq                            88
     $logic_and                      2
     $logic_not                     54
     $logic_or                       4
     $mux                          113
     $not                           10
     $or                             5
     $pmux                          19
     $reduce_bool                    2
     $reduce_or                      3

=== cve2_ex_block$cve2_core.ex_block_i ===

   Number of wires:                 49
   Number of wire bits:            861
   Number of public wires:          36
   Number of public wire bits:     750
   Number of ports:                 22
   Number of port bits:            382
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $mux                            5
     $not                            1
     $or                             1
     $reduce_or                      1
     cve2_alu$cve2_core.ex_block_i.alu_i      1
     cve2_multdiv_fast$cve2_core.ex_block_i.gen_multdiv_fast.multdiv_i      1

=== cve2_id_stage$cve2_core.id_stage_i ===

   Number of wires:                559
   Number of wire bits:           2097
   Number of public wires:         171
   Number of public wire bits:    1295
   Number of ports:                 93
   Number of port bits:            760
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                234
     $aldff                          5
     $and                           32
     $eq                            18
     $logic_and                      2
     $logic_not                      7
     $logic_or                       7
     $mux                           92
     $not                           45
     $or                             9
     $pmux                          14
     $reduce_bool                    1
     cve2_controller$cve2_core.id_stage_i.controller_i      1
     cve2_decoder$cve2_core.id_stage_i.decoder_i      1

=== cve2_if_stage$cve2_core.if_stage_i ===

   Number of wires:                125
   Number of wire bits:           1007
   Number of public wires:          62
   Number of public wire bits:     604
   Number of ports:                 35
   Number of port bits:            400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $aldff                         10
     $and                           11
     $eq                             7
     $logic_not                      4
     $mux                            8
     $not                            6
     $or                             4
     $pmux                           2
     cve2_compressed_decoder$cve2_core.if_stage_i.compressed_decoder_i      1
     cve2_prefetch_buffer$cve2_core.if_stage_i.prefetch_buffer_i      1

=== cve2_core ===

   Number of wires:                163
   Number of wire bits:           1821
   Number of public wires:         154
   Number of public wire bits:    1801
   Number of ports:                 30
   Number of port bits:            392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and                            1
     $mux                            1
     $not                            1
     $or                             3
     cve2_cs_registers$cve2_core.cs_registers_i      1
     cve2_ex_block$cve2_core.ex_block_i      1
     cve2_id_stage$cve2_core.id_stage_i      1
     cve2_if_stage$cve2_core.if_stage_i      1
     cve2_load_store_unit$cve2_core.load_store_unit_i      1
     cve2_register_file_ff$cve2_core.register_file_i      1
     cve2_wb$cve2_core.wb_i          1

=== design hierarchy ===

   cve2_core                         1
     cve2_cs_registers$cve2_core.cs_registers_i      1
       cve2_counter$cve2_core.cs_registers_i.mcycle_counter_i      1
       cve2_counter$cve2_core.cs_registers_i.minstret_counter_i      1
       cve2_csr$cve2_core.cs_registers_i.u_dcsr_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_depc_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_dscratch0_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_dscratch1_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mcause_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mepc_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mie_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mscratch_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mstack_cause_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mstack_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mstack_epc_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mstatus_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mtval_csr      1
       cve2_csr$cve2_core.cs_registers_i.u_mtvec_csr      1
     cve2_ex_block$cve2_core.ex_block_i      1
       cve2_alu$cve2_core.ex_block_i.alu_i      1
       cve2_multdiv_fast$cve2_core.ex_block_i.gen_multdiv_fast.multdiv_i      1
     cve2_id_stage$cve2_core.id_stage_i      1
       cve2_controller$cve2_core.id_stage_i.controller_i      1
       cve2_decoder$cve2_core.id_stage_i.decoder_i      1
     cve2_if_stage$cve2_core.if_stage_i      1
       cve2_compressed_decoder$cve2_core.if_stage_i.compressed_decoder_i      1
       cve2_prefetch_buffer$cve2_core.if_stage_i.prefetch_buffer_i      1
         cve2_fetch_fifo$cve2_core.if_stage_i.prefetch_buffer_i.fifo_i      1
     cve2_load_store_unit$cve2_core.load_store_unit_i      1
     cve2_register_file_ff$cve2_core.register_file_i      1
     cve2_wb$cve2_core.wb_i          1

   Number of wires:               6294
   Number of wire bits:          40303
   Number of public wires:        1164
   Number of public wire bits:   19006
   Number of ports:                567
   Number of port bits:           5715
   Number of memories:               1
   Number of memory bits:           32
   Number of processes:              0
   Number of cells:               3519
     $add                            7
     $aldff                        103
     $and                          143
     $bmux                           6
     $demux                          4
     $eq                          1322
     $ge                             5
     $gt                             1
     $logic_and                     17
     $logic_not                    203
     $logic_or                      22
     $lt                             5
     $meminit                        1
     $memrd_v2                       1
     $mul                            1
     $mux                         1265
     $ne                             9
     $not                          135
     $or                            75
     $pmux                         130
     $reduce_and                     1
     $reduce_bool                   14
     $reduce_or                     40
     $shl                            1
     $sshr                           1
     $sub                            2
     $xor                            5

