
{
    signal: [
	["system",
	 {name: 's_clk'            , wave: 'p................'},
	 {name: 'sys_clk'          , wave: 'h.l.h.l.h.l.h.l.h'},
	 {name: 'da_start_addr'    , wave: '010..............'},
	 {name: 'da_stop_addr'     , wave: '0............10..'},
	],
	{},
	["RAM1",
	 {name: 'count_ram1_clr'   , wave: '0.10.........10..'},
	 {name: 'count_ram1_ce'    , wave: '0..1..........0..'},
	 {name: 'count_ram1_q'     , wave: 'xxx222222222220..', data: ["0", "1", "2", "3", "4", "5", "6",
								       "7", "8", "9", "a", "b", "c"]},
	 {name: 'ram1_enb'         , wave: '0..1.........0...'},
	],
	{},
	["DA RAM",
	 {name: 'da_latch_en'      , wave: '0...1.........0...'},
	 {name: 'count_da_ram_clr' , wave: '0.1.0......10...'},
	 {name: 'count_da_ram_ce'  , wave: '0...1.........0...'},
	 {name: 'da_ram_ena'       , wave: '0..1..........0....'},
	 {name: 'da_ram_wea'       , wave: '0..1..........0....'},
	 {name: 'da_ram_enb'       , wave: '0...1.........0....'},
	 {name: 'count_da_ram_q'   , wave: 'xxxx2...2...2..0...', data: ["0", "1", "2", "3", "4", "5", "6",
									 "7", "8", "9", "a", "b", "c"]},
	]
    ],
    config: { hscale: 1 }
}
