Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  5 14:18:00 2023
| Host         : FBI-SURVEILANCE-TESLA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Elidon_timing_summary_routed.rpt -pb Elidon_timing_summary_routed.pb -rpx Elidon_timing_summary_routed.rpx -warn_on_violation
| Design       : Elidon
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.037        0.000                      0                   36        0.261        0.000                      0                   36        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.037        0.000                      0                   36        0.261        0.000                      0                   36        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.828ns (23.911%)  route 2.635ns (76.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[3]/Q
                         net (fo=2, routed)           0.692     6.288    displayMultiplexer/countReg_reg[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.105    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.551    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.675 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.927     8.602    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    displayMultiplexer/countReg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.828ns (23.911%)  route 2.635ns (76.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[3]/Q
                         net (fo=2, routed)           0.692     6.288    displayMultiplexer/countReg_reg[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.105    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.551    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.675 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.927     8.602    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    displayMultiplexer/countReg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.828ns (23.911%)  route 2.635ns (76.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[3]/Q
                         net (fo=2, routed)           0.692     6.288    displayMultiplexer/countReg_reg[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.105    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.551    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.675 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.927     8.602    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    displayMultiplexer/countReg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.828ns (23.911%)  route 2.635ns (76.089%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[3]/Q
                         net (fo=2, routed)           0.692     6.288    displayMultiplexer/countReg_reg[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.105    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.551    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.675 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.927     8.602    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    displayMultiplexer/countReg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.041%)  route 2.616ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[3]/Q
                         net (fo=2, routed)           0.692     6.288    displayMultiplexer/countReg_reg[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.105    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.551    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.675 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.908     8.583    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[10]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    displayMultiplexer/countReg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.041%)  route 2.616ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[3]/Q
                         net (fo=2, routed)           0.692     6.288    displayMultiplexer/countReg_reg[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.105    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.551    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.675 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.908     8.583    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[11]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    displayMultiplexer/countReg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.041%)  route 2.616ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[3]/Q
                         net (fo=2, routed)           0.692     6.288    displayMultiplexer/countReg_reg[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.105    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.551    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.675 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.908     8.583    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[8]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    displayMultiplexer/countReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.041%)  route 2.616ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[3]/Q
                         net (fo=2, routed)           0.692     6.288    displayMultiplexer/countReg_reg[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.105    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.229 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.551    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.675 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.908     8.583    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[9]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    displayMultiplexer/countReg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.828ns (25.999%)  route 2.357ns (74.001%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[4]/Q
                         net (fo=2, routed)           0.702     6.297    displayMultiplexer/countReg_reg[4]
    SLICE_X64Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.421 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.114    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.238 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.561    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.685 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.639     8.324    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.429    14.639    displayMultiplexer/countReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 displayMultiplexer/countReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.828ns (25.999%)  route 2.357ns (74.001%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  displayMultiplexer/countReg_reg[4]/Q
                         net (fo=2, routed)           0.702     6.297    displayMultiplexer/countReg_reg[4]
    SLICE_X64Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.421 r  displayMultiplexer/digitReg[1]_i_6/O
                         net (fo=1, routed)           0.693     7.114    displayMultiplexer/digitReg[1]_i_6_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.238 r  displayMultiplexer/digitReg[1]_i_2/O
                         net (fo=3, routed)           0.323     7.561    displayMultiplexer/_GEN_9
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.685 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.639     8.324    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.429    14.639    displayMultiplexer/countReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 displayMultiplexer/digitReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/digitReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  displayMultiplexer/digitReg_reg[0]/Q
                         net (fo=6, routed)           0.185     1.814    displayMultiplexer/digitReg[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.043     1.857 r  displayMultiplexer/digitReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    displayMultiplexer/digitReg[1]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.131     1.596    displayMultiplexer/digitReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 displayMultiplexer/countReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  displayMultiplexer/countReg_reg[3]/Q
                         net (fo=2, routed)           0.119     1.725    displayMultiplexer/countReg_reg[3]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  displayMultiplexer/countReg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.833    displayMultiplexer/countReg_reg[0]_i_2_n_4
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    displayMultiplexer/countReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 displayMultiplexer/countReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayMultiplexer/countReg_reg[11]/Q
                         net (fo=2, routed)           0.120     1.727    displayMultiplexer/countReg_reg[11]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  displayMultiplexer/countReg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    displayMultiplexer/countReg_reg[8]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    displayMultiplexer/countReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 displayMultiplexer/countReg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  displayMultiplexer/countReg_reg[15]/Q
                         net (fo=2, routed)           0.120     1.729    displayMultiplexer/countReg_reg[15]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  displayMultiplexer/countReg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    displayMultiplexer/countReg_reg[12]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    displayMultiplexer/countReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 displayMultiplexer/countReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  displayMultiplexer/countReg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.726    displayMultiplexer/countReg_reg[7]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  displayMultiplexer/countReg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    displayMultiplexer/countReg_reg[4]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    displayMultiplexer/countReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 displayMultiplexer/countReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayMultiplexer/countReg_reg[8]/Q
                         net (fo=2, routed)           0.114     1.721    displayMultiplexer/countReg_reg[8]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  displayMultiplexer/countReg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    displayMultiplexer/countReg_reg[8]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    displayMultiplexer/countReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displayMultiplexer/countReg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  displayMultiplexer/countReg_reg[12]/Q
                         net (fo=2, routed)           0.116     1.725    displayMultiplexer/countReg_reg[12]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  displayMultiplexer/countReg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    displayMultiplexer/countReg_reg[12]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    displayMultiplexer/countReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displayMultiplexer/countReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  displayMultiplexer/countReg_reg[10]/Q
                         net (fo=2, routed)           0.120     1.728    displayMultiplexer/countReg_reg[10]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  displayMultiplexer/countReg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    displayMultiplexer/countReg_reg[8]_i_1_n_5
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    displayMultiplexer/countReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displayMultiplexer/countReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  displayMultiplexer/countReg_reg[2]/Q
                         net (fo=2, routed)           0.120     1.727    displayMultiplexer/countReg_reg[2]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  displayMultiplexer/countReg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.838    displayMultiplexer/countReg_reg[0]_i_2_n_5
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    displayMultiplexer/countReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 displayMultiplexer/countReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMultiplexer/countReg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  displayMultiplexer/countReg_reg[14]/Q
                         net (fo=2, routed)           0.121     1.730    displayMultiplexer/countReg_reg[14]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  displayMultiplexer/countReg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    displayMultiplexer/countReg_reg[12]_i_1_n_5
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    displayMultiplexer/countReg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   displayMultiplexer/countReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   displayMultiplexer/countReg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   displayMultiplexer/countReg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   displayMultiplexer/countReg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   displayMultiplexer/countReg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   displayMultiplexer/countReg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   displayMultiplexer/countReg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   displayMultiplexer/countReg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   displayMultiplexer/countReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   displayMultiplexer/countReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   displayMultiplexer/countReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   displayMultiplexer/countReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   displayMultiplexer/countReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   displayMultiplexer/countReg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   displayMultiplexer/countReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   displayMultiplexer/countReg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   displayMultiplexer/countReg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   displayMultiplexer/countReg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   displayMultiplexer/countReg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   displayMultiplexer/countReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   displayMultiplexer/countReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   displayMultiplexer/countReg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   displayMultiplexer/countReg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   displayMultiplexer/countReg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   displayMultiplexer/countReg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   displayMultiplexer/countReg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   displayMultiplexer/countReg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   displayMultiplexer/countReg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   displayMultiplexer/countReg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 4.528ns (62.337%)  route 2.736ns (37.663%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  displayMultiplexer/digitReg_reg[1]/Q
                         net (fo=5, routed)           0.871     6.488    displayMultiplexer/digitReg[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.323     6.811 r  displayMultiplexer/io_display_selector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     8.676    io_display_selector_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.403 r  io_display_selector_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.403    io_display_selector[0]
    U2                                                                r  io_display_selector[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 4.388ns (63.381%)  route 2.535ns (36.619%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  displayMultiplexer/digitReg_reg[0]/Q
                         net (fo=6, routed)           0.867     6.524    displayMultiplexer/digitReg[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.153     6.677 r  displayMultiplexer/io_display_selector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.669     8.346    io_display_selector_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.717    12.063 r  io_display_selector_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.063    io_display_selector[3]
    W4                                                                r  io_display_selector[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.856ns  (logic 4.272ns (62.314%)  route 2.584ns (37.686%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  displayMultiplexer/digitReg_reg[1]/Q
                         net (fo=5, routed)           0.871     6.488    displayMultiplexer/digitReg[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.295     6.783 r  displayMultiplexer/io_display_selector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     8.496    io_display_selector_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.995 r  io_display_selector_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.995    io_display_selector[1]
    U4                                                                r  io_display_selector[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 4.165ns (60.938%)  route 2.670ns (39.062%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  displayMultiplexer/digitReg_reg[0]/Q
                         net (fo=6, routed)           0.867     6.524    displayMultiplexer/digitReg[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.648 r  displayMultiplexer/io_display_selector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.803     8.451    io_display_selector_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.974 r  io_display_selector_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.974    io_display_selector[2]
    V4                                                                r  io_display_selector[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.409ns (72.278%)  route 0.541ns (27.722%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  displayMultiplexer/digitReg_reg[0]/Q
                         net (fo=6, routed)           0.185     1.814    displayMultiplexer/digitReg[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  displayMultiplexer/io_display_selector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.215    io_display_selector_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.415 r  io_display_selector_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.415    io_display_selector[1]
    U4                                                                r  io_display_selector[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.470ns (72.900%)  route 0.546ns (27.100%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     1.613 f  displayMultiplexer/digitReg_reg[1]/Q
                         net (fo=5, routed)           0.155     1.768    displayMultiplexer/digitReg[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.098     1.866 r  displayMultiplexer/io_display_selector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.258    io_display_selector_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.482 r  io_display_selector_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.482    io_display_selector[2]
    V4                                                                r  io_display_selector[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.529ns (75.698%)  route 0.491ns (24.302%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     1.613 f  displayMultiplexer/digitReg_reg[1]/Q
                         net (fo=5, routed)           0.155     1.768    displayMultiplexer/digitReg[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.102     1.870 r  displayMultiplexer/io_display_selector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.206    io_display_selector_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.279     3.486 r  io_display_selector_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.486    io_display_selector[3]
    W4                                                                r  io_display_selector[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayMultiplexer/digitReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_selector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.484ns (71.192%)  route 0.601ns (28.808%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  displayMultiplexer/digitReg_reg[0]/Q
                         net (fo=6, routed)           0.185     1.814    displayMultiplexer/digitReg[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.043     1.857 r  displayMultiplexer/io_display_selector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.273    io_display_selector_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.550 r  io_display_selector_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.550    io_display_selector[0]
    U2                                                                r  io_display_selector[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.575ns (26.352%)  route 4.402ns (73.648%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.927     5.977    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.575ns (26.352%)  route 4.402ns (73.648%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.927     5.977    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.575ns (26.352%)  route 4.402ns (73.648%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.927     5.977    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.575ns (26.352%)  route 4.402ns (73.648%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.927     5.977    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    displayMultiplexer/clock
    SLICE_X65Y25         FDRE                                         r  displayMultiplexer/countReg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.959ns  (logic 1.575ns (26.435%)  route 4.383ns (73.565%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.908     5.959    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504     4.845    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.959ns  (logic 1.575ns (26.435%)  route 4.383ns (73.565%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.908     5.959    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504     4.845    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.959ns  (logic 1.575ns (26.435%)  route 4.383ns (73.565%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.908     5.959    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504     4.845    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.959ns  (logic 1.575ns (26.435%)  route 4.383ns (73.565%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.908     5.959    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504     4.845    displayMultiplexer/clock
    SLICE_X65Y26         FDRE                                         r  displayMultiplexer/countReg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.690ns  (logic 1.575ns (27.684%)  route 4.115ns (72.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.639     5.690    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.690ns  (logic 1.575ns (27.684%)  route 4.115ns (72.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.476     4.927    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.051 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.639     5.690    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/digitReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.264ns (15.304%)  route 1.463ns (84.696%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.463     1.682    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.727 r  displayMultiplexer/digitReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.727    displayMultiplexer/digitReg[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/digitReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.267ns (15.451%)  route 1.463ns (84.549%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.463     1.682    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.048     1.730 r  displayMultiplexer/digitReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.730    displayMultiplexer/digitReg[1]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    displayMultiplexer/clock
    SLICE_X64Y25         FDRE                                         r  displayMultiplexer/digitReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.264ns (13.128%)  route 1.749ns (86.872%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.570     1.789    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.179     2.013    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.264ns (13.128%)  route 1.749ns (86.872%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.570     1.789    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.179     2.013    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.264ns (13.128%)  route 1.749ns (86.872%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.570     1.789    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.179     2.013    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.264ns (13.128%)  route 1.749ns (86.872%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.570     1.789    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.179     2.013    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    displayMultiplexer/clock
    SLICE_X65Y27         FDRE                                         r  displayMultiplexer/countReg_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.264ns (12.789%)  route 1.802ns (87.211%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.570     1.789    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.233     2.066    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  displayMultiplexer/countReg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    displayMultiplexer/clock
    SLICE_X65Y28         FDRE                                         r  displayMultiplexer/countReg_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.264ns (12.561%)  route 1.840ns (87.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.570     1.789    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.270     2.104    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.264ns (12.561%)  route 1.840ns (87.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.570     1.789    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.270     2.104    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayMultiplexer/countReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.264ns (12.561%)  route 1.840ns (87.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.570     1.789    displayMultiplexer/reset_IBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  displayMultiplexer/countReg[0]_i_1/O
                         net (fo=17, routed)          0.270     2.104    displayMultiplexer/countReg[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    displayMultiplexer/clock
    SLICE_X65Y24         FDRE                                         r  displayMultiplexer/countReg_reg[2]/C





