

================================================================
== Vitis HLS Report for 'iFFT_1'
================================================================
* Date:           Mon Mar  4 11:09:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                        |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |        Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1453_1     |        0|    20750|  2 ~ 20750|          -|          -|     0 ~ 1|        no|
        | + VITIS_LOOP_1459_2    |        0|    20748|  3 ~ 20748|          -|          -|     0 ~ 1|        no|
        |  ++ VITIS_LOOP_1468_3  |        0|    20745|          9|          -|          -|  0 ~ 2305|        no|
        |- VITIS_LOOP_1493_4     |        ?|        ?|          3|          -|          -|         ?|        no|
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1036|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   50|    1708|   4314|    -|
|Memory           |        8|    -|      64|     11|    -|
|Multiplexer      |        -|    -|       -|    493|    -|
|Register         |        -|    -|    1530|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   50|    3302|   5854|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   22|       3|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_2_full_dsp_1_U223  |dadddsub_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dadddsub_64ns_64ns_64_2_full_dsp_1_U224  |dadddsub_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U225       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   546|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U226       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   546|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U227       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   546|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U228       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   546|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                    |                                    |        0|  50| 1708|  4314|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fpr_gm_tab_U  |FFT_fpr_gm_tab_ROM_AUTO_1R     |        8|   0|   0|    0|  2048|   64|     1|       131072|
    |fpr_p2_tab_U  |iFFT_1_fpr_p2_tab_ROM_AUTO_1R  |        0|  64|  11|    0|    11|   64|     1|          704|
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                               |        8|  64|  11|    0|  2059|  128|     2|       131776|
    +--------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln1459_fu_658_p2    |         +|   0|  0|   71|          64|          64|
    |add_ln1466_fu_453_p2    |         +|   0|  0|   13|          10|          10|
    |add_ln1472_1_fu_552_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln1472_fu_532_p2    |         +|   0|  0|   20|          15|          15|
    |add_ln1473_1_fu_576_p2  |         +|   0|  0|   20|          15|          15|
    |add_ln1473_2_fu_667_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln1473_fu_563_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln1474_1_fu_604_p2  |         +|   0|  0|   20|          15|          15|
    |add_ln1474_2_fu_681_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln1474_fu_591_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln1475_1_fu_632_p2  |         +|   0|  0|   20|          15|          15|
    |add_ln1475_2_fu_721_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln1475_fu_619_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln1494_1_fu_883_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln1494_fu_863_p2    |         +|   0|  0|   20|          15|          15|
    |i1_1_fu_443_p2          |         +|   0|  0|   71|          64|           1|
    |j1_fu_653_p2            |         +|   0|  0|   71|          64|          64|
    |j_10_fu_647_p2          |         +|   0|  0|   71|          64|           1|
    |u_230_fu_845_p2         |         +|   0|  0|   71|          64|           1|
    |u_fu_482_p2             |         +|   0|  0|   71|          64|           2|
    |icmp_ln1453_fu_385_p2   |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln1459_fu_438_p2   |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1468_fu_514_p2   |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1489_fu_428_p2   |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1493_fu_840_p2   |      icmp|   0|  0|   29|          64|          64|
    |or_ln1467_fu_471_p2     |        or|   0|  0|   11|          11|           1|
    |n_fu_324_p2             |       shl|   0|  0|  182|           1|          64|
    |xor_ln147_fu_504_p2     |       xor|   0|  0|   65|          64|          65|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1036|         933|         583|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  87|         18|    1|         18|
    |grp_fu_284_opcode   |  14|          3|    2|          6|
    |grp_fu_284_p0       |  20|          4|   64|        256|
    |grp_fu_284_p1       |  20|          4|   64|        256|
    |grp_fu_288_opcode   |  14|          3|    2|          6|
    |grp_fu_288_p0       |  20|          4|   64|        256|
    |grp_fu_288_p1       |  20|          4|   64|        256|
    |grp_fu_292_p0       |  14|          3|   64|        192|
    |grp_fu_292_p1       |  14|          3|   64|        192|
    |i1_reg_251          |   9|          2|   64|        128|
    |indvars_iv_reg_241  |   9|          2|   64|        128|
    |j1_6_reg_262        |   9|          2|   64|        128|
    |j_03_reg_274        |   9|          2|   64|        128|
    |m_07_fu_86          |   9|          2|   64|        128|
    |t_06_fu_94          |   9|          2|   64|        128|
    |u_08_fu_90          |   9|          2|   64|        128|
    |u_11_fu_98          |   9|          2|   64|        128|
    |vla18_address0      |  59|         11|   13|        143|
    |vla18_address1      |  59|         11|   13|        143|
    |vla18_d0            |  31|          6|   32|        192|
    |vla18_d1            |  31|          6|   32|        192|
    |vla18_we0           |   9|          2|    4|          8|
    |vla18_we1           |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 493|        100|  999|       3148|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  17|   0|   17|          0|
    |dt_reg_1002              |  63|   0|   64|          1|
    |i1_1_reg_1038            |  64|   0|   64|          0|
    |i1_reg_251               |  64|   0|   64|          0|
    |icmp_ln1489_reg_1019     |   1|   0|    1|          0|
    |indvars_iv_reg_241       |  64|   0|   64|          0|
    |j1_6_reg_262             |  64|   0|   64|          0|
    |j_03_reg_274             |  64|   0|   64|          0|
    |j_10_reg_1097            |  64|   0|   64|          0|
    |m_07_fu_86               |  64|   0|   64|          0|
    |n_reg_972                |  64|   0|   64|          0|
    |ni_reg_1215              |  64|   0|   64|          0|
    |reg_314                  |  64|   0|   64|          0|
    |s_im_reg_1059            |  64|   0|   64|          0|
    |s_re_reg_1053            |  64|   0|   64|          0|
    |t_06_fu_94               |  64|   0|   64|          0|
    |trunc_ln1473_2_reg_1079  |  13|   0|   13|          0|
    |trunc_ln1474_1_reg_1085  |  13|   0|   13|          0|
    |trunc_ln1474_reg_1014    |  12|   0|   12|          0|
    |trunc_ln17_reg_1009      |  10|   0|   10|          0|
    |trunc_ln19_reg_1091      |  13|   0|   13|          0|
    |trunc_ln_reg_982         |  12|   0|   12|          0|
    |u_08_fu_90               |  64|   0|   64|          0|
    |u_11_fu_98               |  64|   0|   64|          0|
    |vla18_addr_348_reg_1229  |  13|   0|   13|          0|
    |vla18_addr_349_reg_1068  |  13|   0|   13|          0|
    |vla18_addr_350_reg_1074  |  13|   0|   13|          0|
    |vla18_addr_351_reg_1122  |  13|   0|   13|          0|
    |vla18_addr_352_reg_1128  |  13|   0|   13|          0|
    |vla18_addr_353_reg_1143  |  13|   0|   13|          0|
    |vla18_addr_354_reg_1149  |  13|   0|   13|          0|
    |vla18_addr_355_reg_1166  |  13|   0|   13|          0|
    |vla18_addr_356_reg_1172  |  13|   0|   13|          0|
    |vla18_addr_reg_1223      |  13|   0|   13|          0|
    |vla18_load_229_reg_1112  |  32|   0|   32|          0|
    |vla18_load_230_reg_1117  |  32|   0|   32|          0|
    |vla18_load_231_reg_1133  |  32|   0|   32|          0|
    |vla18_load_232_reg_1138  |  32|   0|   32|          0|
    |zext_ln1449_reg_967      |  32|   0|   64|         32|
    |zext_ln1452_reg_977      |  63|   0|   64|          1|
    |zext_ln1457_reg_997      |  63|   0|   64|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1530|   0| 1565|         35|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        iFFT.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        iFFT.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        iFFT.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        iFFT.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        iFFT.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        iFFT.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|         vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|         vla18|         array|
|vla18_we0       |  out|    4|   ap_memory|         vla18|         array|
|vla18_d0        |  out|   32|   ap_memory|         vla18|         array|
|vla18_q0        |   in|   32|   ap_memory|         vla18|         array|
|vla18_address1  |  out|   13|   ap_memory|         vla18|         array|
|vla18_ce1       |  out|    1|   ap_memory|         vla18|         array|
|vla18_we1       |  out|    4|   ap_memory|         vla18|         array|
|vla18_d1        |  out|   32|   ap_memory|         vla18|         array|
|vla18_q1        |   in|   32|   ap_memory|         vla18|         array|
|f               |   in|   15|     ap_none|             f|        scalar|
|logn            |   in|   32|     ap_none|          logn|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 15 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 5 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_07 = alloca i32 1"   --->   Operation 18 'alloca' 'm_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_08 = alloca i32 1"   --->   Operation 19 'alloca' 'u_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_06 = alloca i32 1"   --->   Operation 20 'alloca' 't_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 21 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn" [../FalconHLS/code_hls/fft.c:1404]   --->   Operation 22 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f" [../FalconHLS/code_hls/fft.c:1404]   --->   Operation 23 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1449 = zext i32 %logn_read" [../FalconHLS/code_hls/fft.c:1449]   --->   Operation 24 'zext' 'zext_ln1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln1449" [../FalconHLS/code_hls/fft.c:1449]   --->   Operation 25 'shl' 'n' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%hn = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %n, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:1452]   --->   Operation 26 'partselect' 'hn' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1452 = zext i63 %hn" [../FalconHLS/code_hls/fft.c:1452]   --->   Operation 27 'zext' 'zext_ln1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %n, i32 1, i32 12" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 1, i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 29 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %zext_ln1449, i64 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 30 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %n, i64 %m_07" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 31 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %VITIS_LOOP_1459_2" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 32 'br' 'br_ln1453' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%u_228 = load i64 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 33 'load' 'u_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%t = load i64 %t_06" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 34 'load' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %u_228, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 35 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.78ns)   --->   "%icmp_ln1453 = icmp_eq  i63 %tmp_211, i63 0" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 36 'icmp' 'icmp_ln1453' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1453 = br i1 %icmp_ln1453, void %VITIS_LOOP_1459_2.split, void %for.end37.loopexit" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 37 'br' 'br_ln1453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%m_07_load = load i64 %m_07" [../FalconHLS/code_hls/fft.c:1457]   --->   Operation 38 'load' 'm_07_load' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1454 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0" [../FalconHLS/code_hls/fft.c:1454]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln1454' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_121" [../FalconHLS/code_hls/fft.c:1447]   --->   Operation 40 'specloopname' 'specloopname_ln1447' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%hm = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_07_load, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:1457]   --->   Operation 41 'partselect' 'hm' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1457 = zext i63 %hm" [../FalconHLS/code_hls/fft.c:1457]   --->   Operation 42 'zext' 'zext_ln1457' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%dt = shl i64 %t, i64 1" [../FalconHLS/code_hls/fft.c:1458]   --->   Operation 43 'shl' 'dt' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %m_07_load, i32 1, i32 10" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 44 'partselect' 'trunc_ln17' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1474 = trunc i64 %t" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 45 'trunc' 'trunc_ln1474' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln1459 = br void %for.cond3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 46 'br' 'br_ln1459' <Predicate = (!icmp_ln1453)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln1489 = icmp_eq  i32 %logn_read, i32 0" [../FalconHLS/code_hls/fft.c:1489]   --->   Operation 47 'icmp' 'icmp_ln1489' <Predicate = (icmp_ln1453)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1489 = br i1 %icmp_ln1489, void %if.then, void %if.end" [../FalconHLS/code_hls/fft.c:1489]   --->   Operation 48 'br' 'br_ln1489' <Predicate = (icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%u_11 = alloca i32 1"   --->   Operation 49 'alloca' 'u_11' <Predicate = (icmp_ln1453 & !icmp_ln1489)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%fpr_p2_tab_addr = getelementptr i64 %fpr_p2_tab, i64 0, i64 %zext_ln1449" [../FalconHLS/code_hls/fft.c:1492]   --->   Operation 50 'getelementptr' 'fpr_p2_tab_addr' <Predicate = (icmp_ln1453 & !icmp_ln1489)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%ni = load i4 %fpr_p2_tab_addr" [../FalconHLS/code_hls/fft.c:1492]   --->   Operation 51 'load' 'ni' <Predicate = (icmp_ln1453 & !icmp_ln1489)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 11> <ROM>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln1493 = store i64 0, i64 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 52 'store' 'store_ln1493' <Predicate = (icmp_ln1453 & !icmp_ln1489)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 %add_ln1459, void %for.inc32.loopexit, i64 %t, void %VITIS_LOOP_1459_2.split"   --->   Operation 53 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i1 = phi i64 %i1_1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split"   --->   Operation 54 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j1_6 = phi i64 %j1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split"   --->   Operation 55 'phi' 'j1_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.77ns)   --->   "%icmp_ln1459 = icmp_ult  i64 %j1_6, i64 %zext_ln1452" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 56 'icmp' 'icmp_ln1459' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (3.52ns)   --->   "%i1_1 = add i64 %i1, i64 1" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 57 'add' 'i1_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln1459 = br i1 %icmp_ln1459, void %for.inc36, void %VITIS_LOOP_1468_3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 58 'br' 'br_ln1459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1466 = trunc i64 %i1" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 59 'trunc' 'trunc_ln1466' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln1466 = add i10 %trunc_ln1466, i10 %trunc_ln17" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 60 'add' 'add_ln1466' <Predicate = (icmp_ln1459)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln1466, i1 0" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 61 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1466 = zext i11 %shl_ln" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 62 'zext' 'zext_ln1466' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1466" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 63 'getelementptr' 'fpr_gm_tab_addr' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 64 'load' 's_re' <Predicate = (icmp_ln1459)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln1467 = or i11 %shl_ln, i11 1" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 65 'or' 'or_ln1467' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1467 = zext i11 %or_ln1467" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 66 'zext' 'zext_ln1467' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr_1 = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1467" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 67 'getelementptr' 'fpr_gm_tab_addr_1' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_1" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 68 'load' 'fpr_gm_tab_load' <Predicate = (icmp_ln1459)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 69 [1/1] (3.52ns)   --->   "%u = add i64 %u_228, i64 18446744073709551615" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 69 'add' 'u' <Predicate = (!icmp_ln1459)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %dt, i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 70 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %u, i64 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 71 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %zext_ln1457, i64 %m_07" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 72 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %VITIS_LOOP_1459_2" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 73 'br' 'br_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1460 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0" [../FalconHLS/code_hls/fft.c:1460]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln1460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [../FalconHLS/code_hls/fft.c:1461]   --->   Operation 75 'specloopname' 'specloopname_ln1461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 76 'load' 's_re' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_1" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 77 'load' 'fpr_gm_tab_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %fpr_gm_tab_load" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 78 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.99ns)   --->   "%xor_ln147 = xor i64 %bitcast_ln147, i64 9223372036854775808" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 79 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%s_im = bitcast i64 %xor_ln147" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 80 'bitcast' 's_im' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln1468 = br void %for.inc" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 81 'br' 'br_ln1468' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%j_03 = phi i64 %j1_6, void %VITIS_LOOP_1468_3, i64 %j_10, void %for.inc.split"   --->   Operation 82 'phi' 'j_03' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.77ns)   --->   "%icmp_ln1468 = icmp_ult  i64 %j_03, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 83 'icmp' 'icmp_ln1468' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1468 = br i1 %icmp_ln1468, void %for.inc32.loopexit, void %for.inc.split" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 84 'br' 'br_ln1468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1472 = trunc i64 %j_03" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 85 'trunc' 'trunc_ln1472' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln97 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln1472, i3 0" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 86 'bitconcatenate' 'shl_ln97' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.94ns)   --->   "%add_ln1472 = add i15 %shl_ln97, i15 %f_read" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 87 'add' 'add_ln1472' <Predicate = (icmp_ln1468)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1472, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 88 'partselect' 'trunc_ln18' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1472 = zext i13 %trunc_ln18" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 89 'zext' 'zext_ln1472' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%vla18_addr_349 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1472" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 90 'getelementptr' 'vla18_addr_349' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (3.25ns)   --->   "%vla18_load_229 = load i13 %vla18_addr_349" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 91 'load' 'vla18_load_229' <Predicate = (icmp_ln1468)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 92 [1/1] (1.67ns)   --->   "%add_ln1472_1 = add i13 %trunc_ln18, i13 1" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 92 'add' 'add_ln1472_1' <Predicate = (icmp_ln1468)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1472_1 = zext i13 %add_ln1472_1" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 93 'zext' 'zext_ln1472_1' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%vla18_addr_350 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1472_1" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 94 'getelementptr' 'vla18_addr_350' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 95 [2/2] (3.25ns)   --->   "%vla18_load_230 = load i13 %vla18_addr_350" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 95 'load' 'vla18_load_230' <Predicate = (icmp_ln1468)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 96 [1/1] (1.54ns)   --->   "%add_ln1473 = add i12 %trunc_ln1472, i12 %trunc_ln" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 96 'add' 'add_ln1473' <Predicate = (icmp_ln1468)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln98 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln1473, i3 0" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 97 'bitconcatenate' 'shl_ln98' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.94ns)   --->   "%add_ln1473_1 = add i15 %shl_ln98, i15 %f_read" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 98 'add' 'add_ln1473_1' <Predicate = (icmp_ln1468)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln1473_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1473_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 99 'partselect' 'trunc_ln1473_2' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.54ns)   --->   "%add_ln1474 = add i12 %trunc_ln1472, i12 %trunc_ln1474" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 100 'add' 'add_ln1474' <Predicate = (icmp_ln1468)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln99 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln1474, i3 0" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 101 'bitconcatenate' 'shl_ln99' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.94ns)   --->   "%add_ln1474_1 = add i15 %shl_ln99, i15 %f_read" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 102 'add' 'add_ln1474_1' <Predicate = (icmp_ln1468)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1474_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1474_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 103 'partselect' 'trunc_ln1474_1' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.54ns)   --->   "%add_ln1475 = add i12 %add_ln1474, i12 %trunc_ln" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 104 'add' 'add_ln1475' <Predicate = (icmp_ln1468)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln100 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln1475, i3 0" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 105 'bitconcatenate' 'shl_ln100' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.94ns)   --->   "%add_ln1475_1 = add i15 %shl_ln100, i15 %f_read" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 106 'add' 'add_ln1475_1' <Predicate = (icmp_ln1468)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1475_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 107 'partselect' 'trunc_ln19' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (3.52ns)   --->   "%j_10 = add i64 %j_03, i64 1" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 108 'add' 'j_10' <Predicate = (icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (3.52ns)   --->   "%j1 = add i64 %dt, i64 %j1_6" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 109 'add' 'j1' <Predicate = (!icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (3.52ns)   --->   "%add_ln1459 = add i64 %dt, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 110 'add' 'add_ln1459' <Predicate = (!icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln1459 = br void %for.cond3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 111 'br' 'br_ln1459' <Predicate = (!icmp_ln1468)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 112 [1/2] (3.25ns)   --->   "%vla18_load_229 = load i13 %vla18_addr_349" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 112 'load' 'vla18_load_229' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 113 [1/2] (3.25ns)   --->   "%vla18_load_230 = load i13 %vla18_addr_350" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 113 'load' 'vla18_load_230' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1473 = zext i13 %trunc_ln1473_2" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 114 'zext' 'zext_ln1473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%vla18_addr_351 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1473" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 115 'getelementptr' 'vla18_addr_351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (3.25ns)   --->   "%vla18_load_231 = load i13 %vla18_addr_351" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 116 'load' 'vla18_load_231' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 117 [1/1] (1.67ns)   --->   "%add_ln1473_2 = add i13 %trunc_ln1473_2, i13 1" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 117 'add' 'add_ln1473_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1473_1 = zext i13 %add_ln1473_2" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 118 'zext' 'zext_ln1473_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%vla18_addr_352 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1473_1" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 119 'getelementptr' 'vla18_addr_352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (3.25ns)   --->   "%vla18_load_232 = load i13 %vla18_addr_352" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 120 'load' 'vla18_load_232' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 7 <SV = 6> <Delay = 4.93>
ST_7 : Operation 121 [1/2] (3.25ns)   --->   "%vla18_load_231 = load i13 %vla18_addr_351" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 121 'load' 'vla18_load_231' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 122 [1/2] (3.25ns)   --->   "%vla18_load_232 = load i13 %vla18_addr_352" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 122 'load' 'vla18_load_232' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1474 = zext i13 %trunc_ln1474_1" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 123 'zext' 'zext_ln1474' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%vla18_addr_353 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1474" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 124 'getelementptr' 'vla18_addr_353' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [2/2] (3.25ns)   --->   "%vla18_load_233 = load i13 %vla18_addr_353" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 125 'load' 'vla18_load_233' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 126 [1/1] (1.67ns)   --->   "%add_ln1474_2 = add i13 %trunc_ln1474_1, i13 1" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 126 'add' 'add_ln1474_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1474_1 = zext i13 %add_ln1474_2" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 127 'zext' 'zext_ln1474_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%vla18_addr_354 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1474_1" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 128 'getelementptr' 'vla18_addr_354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (3.25ns)   --->   "%vla18_load_234 = load i13 %vla18_addr_354" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 129 'load' 'vla18_load_234' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 8 <SV = 7> <Delay = 34.3>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_230, i32 %vla18_load_229" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 130 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%x_re = bitcast i64 %tmp_s" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 131 'bitcast' 'x_re' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/2] (3.25ns)   --->   "%vla18_load_233 = load i13 %vla18_addr_353" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 132 'load' 'vla18_load_233' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 133 [1/2] (3.25ns)   --->   "%vla18_load_234 = load i13 %vla18_addr_354" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 133 'load' 'vla18_load_234' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_234, i32 %vla18_load_233" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 134 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%y_re = bitcast i64 %tmp_87" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 135 'bitcast' 'y_re' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1475 = zext i13 %trunc_ln19" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 136 'zext' 'zext_ln1475' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%vla18_addr_355 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1475" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 137 'getelementptr' 'vla18_addr_355' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (3.25ns)   --->   "%vla18_load_235 = load i13 %vla18_addr_355" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 138 'load' 'vla18_load_235' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 139 [1/1] (1.67ns)   --->   "%add_ln1475_2 = add i13 %trunc_ln19, i13 1" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 139 'add' 'add_ln1475_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1475_1 = zext i13 %add_ln1475_2" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 140 'zext' 'zext_ln1475_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%vla18_addr_356 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1475_1" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 141 'getelementptr' 'vla18_addr_356' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (3.25ns)   --->   "%vla18_load_236 = load i13 %vla18_addr_356" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 142 'load' 'vla18_load_236' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 143 [2/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 143 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [2/2] (31.0ns)   --->   "%fpct_re_2 = dsub i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 144 'dsub' 'fpct_re_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 34.3>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_232, i32 %vla18_load_231" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 145 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%x_im = bitcast i64 %tmp_86" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 146 'bitcast' 'x_im' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/2] (3.25ns)   --->   "%vla18_load_235 = load i13 %vla18_addr_355" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 147 'load' 'vla18_load_235' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 148 [1/2] (3.25ns)   --->   "%vla18_load_236 = load i13 %vla18_addr_356" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 148 'load' 'vla18_load_236' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_236, i32 %vla18_load_235" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 149 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%y_im = bitcast i64 %tmp_88" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 150 'bitcast' 'y_im' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 151 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [2/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 152 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i64 %fpct_re" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 153 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i64 %bitcast_ln12" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 154 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_349, i32 %trunc_ln12, i4 15" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 155 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln12, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 156 'partselect' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_350, i32 %trunc_ln12_1, i4 15" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 157 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 158 [1/2] (31.0ns)   --->   "%fpct_re_2 = dsub i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 158 'dsub' 'fpct_re_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [2/2] (31.0ns)   --->   "%fpct_im_2 = dsub i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 159 'dsub' 'fpct_im_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 63.4>
ST_10 : Operation 160 [1/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 160 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %fpct_im" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 161 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i64 %bitcast_ln13" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 162 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_351, i32 %trunc_ln13, i4 15" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 163 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln13, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 164 'partselect' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_352, i32 %trunc_ln13_1, i4 15" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 165 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 166 [1/2] (31.0ns)   --->   "%fpct_im_2 = dsub i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 166 'dsub' 'fpct_im_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [2/2] (32.3ns)   --->   "%test1 = dmul i64 %fpct_re_2, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 167 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [2/2] (32.3ns)   --->   "%test2 = dmul i64 %fpct_im_2, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 168 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [2/2] (32.3ns)   --->   "%test1_5 = dmul i64 %fpct_re_2, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 169 'dmul' 'test1_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [2/2] (32.3ns)   --->   "%test2_5 = dmul i64 %fpct_im_2, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 170 'dmul' 'test2_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 63.4>
ST_11 : Operation 171 [1/2] (32.3ns)   --->   "%test1 = dmul i64 %fpct_re_2, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 171 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/2] (32.3ns)   --->   "%test2 = dmul i64 %fpct_im_2, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 172 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [2/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 173 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/2] (32.3ns)   --->   "%test1_5 = dmul i64 %fpct_re_2, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 174 'dmul' 'test1_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/2] (32.3ns)   --->   "%test2_5 = dmul i64 %fpct_im_2, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 175 'dmul' 'test2_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [2/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_5, i64 %test2_5" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 176 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 34.3>
ST_12 : Operation 177 [1/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 177 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_5, i64 %test2_5" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 178 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i64 %fpct_d_re" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 179 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %bitcast_ln64" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 180 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_353, i32 %trunc_ln64, i4 15" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 181 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln64, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 182 'partselect' 'trunc_ln64_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_354, i32 %trunc_ln64_2, i4 15" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 183 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1469 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2305, i64 1152" [../FalconHLS/code_hls/fft.c:1469]   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln1469' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../FalconHLS/code_hls/fft.c:1461]   --->   Operation 185 'specloopname' 'specloopname_ln1461' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i64 %fpct_d_im" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 186 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i64 %bitcast_ln65" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 187 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_355, i32 %trunc_ln65, i4 15" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 188 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln65, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 189 'partselect' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_356, i32 %trunc_ln65_2, i4 15" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 190 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln1468 = br void %for.inc" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 191 'br' 'br_ln1468' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 2.32>
ST_14 : Operation 192 [1/2] (2.32ns)   --->   "%ni = load i4 %fpr_p2_tab_addr" [../FalconHLS/code_hls/fft.c:1492]   --->   Operation 192 'load' 'ni' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 11> <ROM>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln1493 = br void %for.inc46" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 193 'br' 'br_ln1493' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 6.87>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%u_229 = load i64 %u_11" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 194 'load' 'u_229' <Predicate = (!icmp_ln1489)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (2.77ns)   --->   "%icmp_ln1493 = icmp_eq  i64 %u_229, i64 %n" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 195 'icmp' 'icmp_ln1493' <Predicate = (!icmp_ln1489)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (3.52ns)   --->   "%u_230 = add i64 %u_229, i64 1" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 196 'add' 'u_230' <Predicate = (!icmp_ln1489)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln1493 = br i1 %icmp_ln1493, void %for.inc46.split, void %if.end.loopexit" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 197 'br' 'br_ln1493' <Predicate = (!icmp_ln1489)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i64 %u_229" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 198 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln96 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln1494, i3 0" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 199 'bitconcatenate' 'shl_ln96' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (1.94ns)   --->   "%add_ln1494 = add i15 %shl_ln96, i15 %f_read" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 200 'add' 'add_ln1494' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1494, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 201 'partselect' 'trunc_ln1494_2' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i13 %trunc_ln1494_2" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 202 'zext' 'zext_ln1494' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1494" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 203 'getelementptr' 'vla18_addr' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 204 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 204 'load' 'vla18_load' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_15 : Operation 205 [1/1] (1.67ns)   --->   "%add_ln1494_1 = add i13 %trunc_ln1494_2, i13 1" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 205 'add' 'add_ln1494_1' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i13 %add_ln1494_1" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 206 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%vla18_addr_348 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1494_1" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 207 'getelementptr' 'vla18_addr_348' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 208 [2/2] (3.25ns)   --->   "%vla18_load_228 = load i13 %vla18_addr_348" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 208 'load' 'vla18_load_228' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_15 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln1493 = store i64 %u_230, i64 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 209 'store' 'store_ln1493' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 1.58>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!icmp_ln1489 & icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln1497 = ret" [../FalconHLS/code_hls/fft.c:1497]   --->   Operation 211 'ret' 'ret_ln1497' <Predicate = (icmp_ln1493) | (icmp_ln1489)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 35.6>
ST_16 : Operation 212 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 212 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_16 : Operation 213 [1/2] (3.25ns)   --->   "%vla18_load_228 = load i13 %vla18_addr_348" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 213 'load' 'vla18_load_228' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_228, i32 %vla18_load" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 214 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln1494_1 = bitcast i64 %tmp" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 215 'bitcast' 'bitcast_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [2/2] (32.3ns)   --->   "%mul_i = dmul i64 %bitcast_ln1494_1, i64 %ni" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 216 'dmul' 'mul_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 35.6>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../FalconHLS/code_hls/fft.c:1447]   --->   Operation 217 'specloopname' 'specloopname_ln1447' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/2] (32.3ns)   --->   "%mul_i = dmul i64 %bitcast_ln1494_1, i64 %ni" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 218 'dmul' 'mul_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln1494 = bitcast i64 %mul_i" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 219 'bitcast' 'bitcast_ln1494' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln1494_3 = trunc i64 %bitcast_ln1494" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 220 'trunc' 'trunc_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln1494 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %trunc_ln1494_3, i4 15" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 221 'store' 'store_ln1494' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln1494, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 222 'partselect' 'trunc_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln1494 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_348, i32 %trunc_ln1494_1, i4 15" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 223 'store' 'store_ln1494' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln1493 = br void %for.inc46" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 224 'br' 'br_ln1493' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vla18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ f]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fpr_gm_tab]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ fpr_p2_tab]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_07                       (alloca                ) [ 011111111111110000]
u_08                       (alloca                ) [ 011111111111110000]
t_06                       (alloca                ) [ 011111111111110000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000000]
logn_read                  (read                  ) [ 001111111111110000]
f_read                     (read                  ) [ 001111111111111111]
zext_ln1449                (zext                  ) [ 001111111111110000]
n                          (shl                   ) [ 001111111111111111]
hn                         (partselect            ) [ 000000000000000000]
zext_ln1452                (zext                  ) [ 001111111111110000]
trunc_ln                   (partselect            ) [ 001111111111110000]
store_ln1453               (store                 ) [ 000000000000000000]
store_ln1453               (store                 ) [ 000000000000000000]
store_ln1453               (store                 ) [ 000000000000000000]
br_ln1453                  (br                    ) [ 000000000000000000]
u_228                      (load                  ) [ 000111111111110000]
t                          (load                  ) [ 001111111111110000]
tmp_211                    (partselect            ) [ 000000000000000000]
icmp_ln1453                (icmp                  ) [ 001111111111110000]
br_ln1453                  (br                    ) [ 000000000000000000]
m_07_load                  (load                  ) [ 000000000000000000]
speclooptripcount_ln1454   (speclooptripcount     ) [ 000000000000000000]
specloopname_ln1447        (specloopname          ) [ 000000000000000000]
hm                         (partselect            ) [ 000000000000000000]
zext_ln1457                (zext                  ) [ 000111111111110000]
dt                         (shl                   ) [ 000111111111110000]
trunc_ln17                 (partselect            ) [ 000111111111110000]
trunc_ln1474               (trunc                 ) [ 000111111111110000]
br_ln1459                  (br                    ) [ 001111111111110000]
icmp_ln1489                (icmp                  ) [ 001111111111111111]
br_ln1489                  (br                    ) [ 000000000000000000]
u_11                       (alloca                ) [ 001111111111111111]
fpr_p2_tab_addr            (getelementptr         ) [ 000000000000001000]
store_ln1493               (store                 ) [ 000000000000000000]
indvars_iv                 (phi                   ) [ 000111111111110000]
i1                         (phi                   ) [ 000100000000000000]
j1_6                       (phi                   ) [ 000111111111110000]
icmp_ln1459                (icmp                  ) [ 001111111111110000]
i1_1                       (add                   ) [ 001111111111110000]
br_ln1459                  (br                    ) [ 000000000000000000]
trunc_ln1466               (trunc                 ) [ 000000000000000000]
add_ln1466                 (add                   ) [ 000000000000000000]
shl_ln                     (bitconcatenate        ) [ 000000000000000000]
zext_ln1466                (zext                  ) [ 000000000000000000]
fpr_gm_tab_addr            (getelementptr         ) [ 000010000000000000]
or_ln1467                  (or                    ) [ 000000000000000000]
zext_ln1467                (zext                  ) [ 000000000000000000]
fpr_gm_tab_addr_1          (getelementptr         ) [ 000010000000000000]
u                          (add                   ) [ 000000000000000000]
store_ln1453               (store                 ) [ 000000000000000000]
store_ln1453               (store                 ) [ 000000000000000000]
store_ln1453               (store                 ) [ 000000000000000000]
br_ln1453                  (br                    ) [ 000000000000000000]
speclooptripcount_ln1460   (speclooptripcount     ) [ 000000000000000000]
specloopname_ln1461        (specloopname          ) [ 000000000000000000]
s_re                       (load                  ) [ 000001111111110000]
fpr_gm_tab_load            (load                  ) [ 000000000000000000]
bitcast_ln147              (bitcast               ) [ 000000000000000000]
xor_ln147                  (xor                   ) [ 000000000000000000]
s_im                       (bitcast               ) [ 000001111111110000]
br_ln1468                  (br                    ) [ 001111111111110000]
j_03                       (phi                   ) [ 000001000000000000]
icmp_ln1468                (icmp                  ) [ 001111111111110000]
br_ln1468                  (br                    ) [ 000000000000000000]
trunc_ln1472               (trunc                 ) [ 000000000000000000]
shl_ln97                   (bitconcatenate        ) [ 000000000000000000]
add_ln1472                 (add                   ) [ 000000000000000000]
trunc_ln18                 (partselect            ) [ 000000000000000000]
zext_ln1472                (zext                  ) [ 000000000000000000]
vla18_addr_349             (getelementptr         ) [ 000000111100000000]
add_ln1472_1               (add                   ) [ 000000000000000000]
zext_ln1472_1              (zext                  ) [ 000000000000000000]
vla18_addr_350             (getelementptr         ) [ 000000111100000000]
add_ln1473                 (add                   ) [ 000000000000000000]
shl_ln98                   (bitconcatenate        ) [ 000000000000000000]
add_ln1473_1               (add                   ) [ 000000000000000000]
trunc_ln1473_2             (partselect            ) [ 000000100000000000]
add_ln1474                 (add                   ) [ 000000000000000000]
shl_ln99                   (bitconcatenate        ) [ 000000000000000000]
add_ln1474_1               (add                   ) [ 000000000000000000]
trunc_ln1474_1             (partselect            ) [ 000000110000000000]
add_ln1475                 (add                   ) [ 000000000000000000]
shl_ln100                  (bitconcatenate        ) [ 000000000000000000]
add_ln1475_1               (add                   ) [ 000000000000000000]
trunc_ln19                 (partselect            ) [ 000000111000000000]
j_10                       (add                   ) [ 001111111111110000]
j1                         (add                   ) [ 001111111111110000]
add_ln1459                 (add                   ) [ 001111111111110000]
br_ln1459                  (br                    ) [ 001111111111110000]
vla18_load_229             (load                  ) [ 000000011000000000]
vla18_load_230             (load                  ) [ 000000011000000000]
zext_ln1473                (zext                  ) [ 000000000000000000]
vla18_addr_351             (getelementptr         ) [ 000000011110000000]
add_ln1473_2               (add                   ) [ 000000000000000000]
zext_ln1473_1              (zext                  ) [ 000000000000000000]
vla18_addr_352             (getelementptr         ) [ 000000011110000000]
vla18_load_231             (load                  ) [ 000000001100000000]
vla18_load_232             (load                  ) [ 000000001100000000]
zext_ln1474                (zext                  ) [ 000000000000000000]
vla18_addr_353             (getelementptr         ) [ 000000001111100000]
add_ln1474_2               (add                   ) [ 000000000000000000]
zext_ln1474_1              (zext                  ) [ 000000000000000000]
vla18_addr_354             (getelementptr         ) [ 000000001111100000]
tmp_s                      (bitconcatenate        ) [ 000000000000000000]
x_re                       (bitcast               ) [ 000000000100000000]
vla18_load_233             (load                  ) [ 000000000000000000]
vla18_load_234             (load                  ) [ 000000000000000000]
tmp_87                     (bitconcatenate        ) [ 000000000000000000]
y_re                       (bitcast               ) [ 000000000100000000]
zext_ln1475                (zext                  ) [ 000000000000000000]
vla18_addr_355             (getelementptr         ) [ 000000000111110000]
add_ln1475_2               (add                   ) [ 000000000000000000]
zext_ln1475_1              (zext                  ) [ 000000000000000000]
vla18_addr_356             (getelementptr         ) [ 000000000111110000]
tmp_86                     (bitconcatenate        ) [ 000000000000000000]
x_im                       (bitcast               ) [ 000000000010000000]
vla18_load_235             (load                  ) [ 000000000000000000]
vla18_load_236             (load                  ) [ 000000000000000000]
tmp_88                     (bitconcatenate        ) [ 000000000000000000]
y_im                       (bitcast               ) [ 000000000010000000]
fpct_re                    (dadd                  ) [ 000000000000000000]
bitcast_ln12               (bitcast               ) [ 000000000000000000]
trunc_ln12                 (trunc                 ) [ 000000000000000000]
store_ln12                 (store                 ) [ 000000000000000000]
trunc_ln12_1               (partselect            ) [ 000000000000000000]
store_ln12                 (store                 ) [ 000000000000000000]
fpct_re_2                  (dsub                  ) [ 000000000011000000]
fpct_im                    (dadd                  ) [ 000000000000000000]
bitcast_ln13               (bitcast               ) [ 000000000000000000]
trunc_ln13                 (trunc                 ) [ 000000000000000000]
store_ln13                 (store                 ) [ 000000000000000000]
trunc_ln13_1               (partselect            ) [ 000000000000000000]
store_ln13                 (store                 ) [ 000000000000000000]
fpct_im_2                  (dsub                  ) [ 000000000001000000]
test1                      (dmul                  ) [ 000000000000100000]
test2                      (dmul                  ) [ 000000000000100000]
test1_5                    (dmul                  ) [ 000000000000100000]
test2_5                    (dmul                  ) [ 000000000000100000]
fpct_d_re                  (dsub                  ) [ 000000000000000000]
fpct_d_im                  (dadd                  ) [ 000000000000010000]
bitcast_ln64               (bitcast               ) [ 000000000000000000]
trunc_ln64                 (trunc                 ) [ 000000000000000000]
store_ln64                 (store                 ) [ 000000000000000000]
trunc_ln64_2               (partselect            ) [ 000000000000000000]
store_ln64                 (store                 ) [ 000000000000000000]
speclooptripcount_ln1469   (speclooptripcount     ) [ 000000000000000000]
specloopname_ln1461        (specloopname          ) [ 000000000000000000]
bitcast_ln65               (bitcast               ) [ 000000000000000000]
trunc_ln65                 (trunc                 ) [ 000000000000000000]
store_ln65                 (store                 ) [ 000000000000000000]
trunc_ln65_2               (partselect            ) [ 000000000000000000]
store_ln65                 (store                 ) [ 000000000000000000]
br_ln1468                  (br                    ) [ 001111111111110000]
ni                         (load                  ) [ 000000000000000111]
br_ln1493                  (br                    ) [ 000000000000000000]
u_229                      (load                  ) [ 000000000000000000]
icmp_ln1493                (icmp                  ) [ 000000000000000111]
u_230                      (add                   ) [ 000000000000000000]
br_ln1493                  (br                    ) [ 000000000000000000]
trunc_ln1494               (trunc                 ) [ 000000000000000000]
shl_ln96                   (bitconcatenate        ) [ 000000000000000000]
add_ln1494                 (add                   ) [ 000000000000000000]
trunc_ln1494_2             (partselect            ) [ 000000000000000000]
zext_ln1494                (zext                  ) [ 000000000000000000]
vla18_addr                 (getelementptr         ) [ 000000000000000011]
add_ln1494_1               (add                   ) [ 000000000000000000]
zext_ln1494_1              (zext                  ) [ 000000000000000000]
vla18_addr_348             (getelementptr         ) [ 000000000000000011]
store_ln1493               (store                 ) [ 000000000000000000]
br_ln0                     (br                    ) [ 000000000000000000]
ret_ln1497                 (ret                   ) [ 000000000000000000]
vla18_load                 (load                  ) [ 000000000000000000]
vla18_load_228             (load                  ) [ 000000000000000000]
tmp                        (bitconcatenate        ) [ 000000000000000000]
bitcast_ln1494_1           (bitcast               ) [ 000000000000000001]
specloopname_ln1447        (specloopname          ) [ 000000000000000000]
mul_i                      (dmul                  ) [ 000000000000000000]
bitcast_ln1494             (bitcast               ) [ 000000000000000000]
trunc_ln1494_3             (trunc                 ) [ 000000000000000000]
store_ln1494               (store                 ) [ 000000000000000000]
trunc_ln1494_1             (partselect            ) [ 000000000000000000]
store_ln1494               (store                 ) [ 000000000000000000]
br_ln1493                  (br                    ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vla18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla18"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="logn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fpr_gm_tab">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpr_gm_tab"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fpr_p2_tab">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpr_p2_tab"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_121"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="m_07_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_07/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="u_08_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_08/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="t_06_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_06/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="u_11_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_11/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="logn_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logn_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="f_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="15" slack="0"/>
<pin id="110" dir="0" index="1" bw="15" slack="0"/>
<pin id="111" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="fpr_p2_tab_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="1"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fpr_p2_tab_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ni/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="fpr_gm_tab_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fpr_gm_tab_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="64" slack="0"/>
<pin id="142" dir="1" index="7" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_re/3 fpr_gm_tab_load/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="fpr_gm_tab_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fpr_gm_tab_addr_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="vla18_addr_349_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="13" slack="0"/>
<pin id="156" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_349/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="13" slack="2"/>
<pin id="165" dir="0" index="5" bw="32" slack="0"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
<pin id="167" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="vla18_load_229/5 vla18_load_230/5 vla18_load_231/6 vla18_load_232/6 vla18_load_233/7 vla18_load_234/7 vla18_load_235/8 vla18_load_236/8 store_ln12/9 store_ln12/9 store_ln13/10 store_ln13/10 store_ln64/12 store_ln64/12 store_ln65/13 store_ln65/13 vla18_load/15 vla18_load_228/15 store_ln1494/17 store_ln1494/17 "/>
</bind>
</comp>

<comp id="169" class="1004" name="vla18_addr_350_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="13" slack="0"/>
<pin id="173" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_350/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="vla18_addr_351_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="13" slack="0"/>
<pin id="181" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_351/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="vla18_addr_352_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="13" slack="0"/>
<pin id="189" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_352/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="vla18_addr_353_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="13" slack="0"/>
<pin id="197" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_353/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="vla18_addr_354_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="13" slack="0"/>
<pin id="205" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_354/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="vla18_addr_355_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="13" slack="0"/>
<pin id="213" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_355/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="vla18_addr_356_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="13" slack="0"/>
<pin id="221" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_356/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="vla18_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="13" slack="0"/>
<pin id="229" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr/15 "/>
</bind>
</comp>

<comp id="233" class="1004" name="vla18_addr_348_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="13" slack="0"/>
<pin id="237" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_348/15 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvars_iv_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="2"/>
<pin id="243" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvars_iv_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="j1_6_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j1_6 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="j1_6_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_6/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_03_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="276" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_03 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="j_03_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="2"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="64" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_03/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="fpct_re/8 fpct_im/9 fpct_d_re/11 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="fpct_re_2/8 fpct_im_2/9 fpct_d_im/11 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="2"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test1/10 mul_i/16 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="6"/>
<pin id="300" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test2/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="0" index="1" bw="64" slack="6"/>
<pin id="306" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test1_5/10 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="6"/>
<pin id="311" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test2_5/10 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fpct_re_2 fpct_d_im "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln1449_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1449/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="n_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="hn_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="63" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="0" index="3" bw="7" slack="0"/>
<pin id="335" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="hn/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln1452_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="63" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1452/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="5" slack="0"/>
<pin id="349" dir="1" index="4" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln1453_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln1453_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln1453_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="u_228_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_228/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="t_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_211_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="63" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_211/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln1453_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="63" slack="0"/>
<pin id="387" dir="0" index="1" bw="63" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1453/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="m_07_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_07_load/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="hm_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="63" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="hm/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln1457_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="63" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1457/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="dt_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="dt/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln17_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="0" index="3" bw="5" slack="0"/>
<pin id="419" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln17/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln1474_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1474/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln1489_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1489/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln1493_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1493/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln1459_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="2"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1459/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="i1_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln1466_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1466/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln1466_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="1"/>
<pin id="456" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1466/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="shl_ln_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="0" index="1" bw="10" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln1466_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1466/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="or_ln1467_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1467/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln1467_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1467/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="u_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln1453_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="0" index="1" bw="64" slack="2"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln1453_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="2"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln1453_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="63" slack="1"/>
<pin id="498" dir="0" index="1" bw="64" slack="2"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1453/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="bitcast_ln147_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln147/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln147_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="s_im_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="s_im/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln1468_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="2"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1468/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln1472_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1472/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="shl_ln97_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="15" slack="0"/>
<pin id="526" dir="0" index="1" bw="12" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln97/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln1472_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="0"/>
<pin id="534" dir="0" index="1" bw="15" slack="4"/>
<pin id="535" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1472/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln18_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="13" slack="0"/>
<pin id="539" dir="0" index="1" bw="15" slack="0"/>
<pin id="540" dir="0" index="2" bw="3" slack="0"/>
<pin id="541" dir="0" index="3" bw="5" slack="0"/>
<pin id="542" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln1472_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="13" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1472/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln1472_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1472_1/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln1472_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1472_1/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln1473_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="0"/>
<pin id="565" dir="0" index="1" bw="12" slack="4"/>
<pin id="566" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1473/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="shl_ln98_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="15" slack="0"/>
<pin id="570" dir="0" index="1" bw="12" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln98/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln1473_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="15" slack="0"/>
<pin id="578" dir="0" index="1" bw="15" slack="4"/>
<pin id="579" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1473_1/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln1473_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="13" slack="0"/>
<pin id="583" dir="0" index="1" bw="15" slack="0"/>
<pin id="584" dir="0" index="2" bw="3" slack="0"/>
<pin id="585" dir="0" index="3" bw="5" slack="0"/>
<pin id="586" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1473_2/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln1474_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="0"/>
<pin id="593" dir="0" index="1" bw="12" slack="3"/>
<pin id="594" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1474/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="shl_ln99_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="15" slack="0"/>
<pin id="598" dir="0" index="1" bw="12" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln99/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln1474_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="15" slack="0"/>
<pin id="606" dir="0" index="1" bw="15" slack="4"/>
<pin id="607" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1474_1/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln1474_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="13" slack="0"/>
<pin id="611" dir="0" index="1" bw="15" slack="0"/>
<pin id="612" dir="0" index="2" bw="3" slack="0"/>
<pin id="613" dir="0" index="3" bw="5" slack="0"/>
<pin id="614" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1474_1/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln1475_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="12" slack="0"/>
<pin id="621" dir="0" index="1" bw="12" slack="4"/>
<pin id="622" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1475/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="shl_ln100_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="15" slack="0"/>
<pin id="626" dir="0" index="1" bw="12" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln100/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln1475_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="15" slack="0"/>
<pin id="634" dir="0" index="1" bw="15" slack="4"/>
<pin id="635" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1475_1/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln19_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="13" slack="0"/>
<pin id="639" dir="0" index="1" bw="15" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="0" index="3" bw="5" slack="0"/>
<pin id="642" dir="1" index="4" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="j_10_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_10/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="j1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="3"/>
<pin id="655" dir="0" index="1" bw="64" slack="2"/>
<pin id="656" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln1459_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="3"/>
<pin id="660" dir="0" index="1" bw="64" slack="2"/>
<pin id="661" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1459/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln1473_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="13" slack="1"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1473/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln1473_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="1"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1473_2/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln1473_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="13" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1473_1/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln1474_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="13" slack="2"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1474/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln1474_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="13" slack="2"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1474_2/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln1474_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="13" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1474_1/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_s_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="2"/>
<pin id="694" dir="0" index="2" bw="32" slack="2"/>
<pin id="695" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="x_re_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_re/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_87_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="0" index="2" bw="32" slack="0"/>
<pin id="707" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_87/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="y_re_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="y_re/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln1475_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="13" slack="3"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1475/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln1475_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="13" slack="3"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1475_2/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln1475_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1475_1/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_86_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="2"/>
<pin id="734" dir="0" index="2" bw="32" slack="2"/>
<pin id="735" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_86/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="x_im_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_im/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_88_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="32" slack="0"/>
<pin id="747" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="y_im_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="y_im/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="bitcast_ln12_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln12_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="0"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="trunc_ln12_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="64" slack="0"/>
<pin id="769" dir="0" index="2" bw="7" slack="0"/>
<pin id="770" dir="0" index="3" bw="7" slack="0"/>
<pin id="771" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12_1/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="bitcast_ln13_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/10 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln13_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="64" slack="0"/>
<pin id="783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="trunc_ln13_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="0" index="1" bw="64" slack="0"/>
<pin id="789" dir="0" index="2" bw="7" slack="0"/>
<pin id="790" dir="0" index="3" bw="7" slack="0"/>
<pin id="791" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13_1/10 "/>
</bind>
</comp>

<comp id="797" class="1004" name="bitcast_ln64_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/12 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln64_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/12 "/>
</bind>
</comp>

<comp id="806" class="1004" name="trunc_ln64_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="64" slack="0"/>
<pin id="809" dir="0" index="2" bw="7" slack="0"/>
<pin id="810" dir="0" index="3" bw="7" slack="0"/>
<pin id="811" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln64_2/12 "/>
</bind>
</comp>

<comp id="817" class="1004" name="bitcast_ln65_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/13 "/>
</bind>
</comp>

<comp id="821" class="1004" name="trunc_ln65_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="0"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/13 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln65_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="0" index="1" bw="64" slack="0"/>
<pin id="829" dir="0" index="2" bw="7" slack="0"/>
<pin id="830" dir="0" index="3" bw="7" slack="0"/>
<pin id="831" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln65_2/13 "/>
</bind>
</comp>

<comp id="837" class="1004" name="u_229_load_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="2"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_229/15 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln1493_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="0"/>
<pin id="842" dir="0" index="1" bw="64" slack="3"/>
<pin id="843" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1493/15 "/>
</bind>
</comp>

<comp id="845" class="1004" name="u_230_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_230/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="trunc_ln1494_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="0"/>
<pin id="853" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/15 "/>
</bind>
</comp>

<comp id="855" class="1004" name="shl_ln96_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="15" slack="0"/>
<pin id="857" dir="0" index="1" bw="12" slack="0"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln96/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln1494_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="15" slack="0"/>
<pin id="865" dir="0" index="1" bw="15" slack="3"/>
<pin id="866" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/15 "/>
</bind>
</comp>

<comp id="868" class="1004" name="trunc_ln1494_2_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="13" slack="0"/>
<pin id="870" dir="0" index="1" bw="15" slack="0"/>
<pin id="871" dir="0" index="2" bw="3" slack="0"/>
<pin id="872" dir="0" index="3" bw="5" slack="0"/>
<pin id="873" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1494_2/15 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln1494_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="13" slack="0"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/15 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln1494_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="13" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/15 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln1494_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="13" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/15 "/>
</bind>
</comp>

<comp id="894" class="1004" name="store_ln1493_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="64" slack="0"/>
<pin id="896" dir="0" index="1" bw="64" slack="2"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1493/15 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="64" slack="0"/>
<pin id="901" dir="0" index="1" bw="32" slack="0"/>
<pin id="902" dir="0" index="2" bw="32" slack="0"/>
<pin id="903" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="907" class="1004" name="bitcast_ln1494_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="0"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1494_1/16 "/>
</bind>
</comp>

<comp id="912" class="1004" name="bitcast_ln1494_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1494/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln1494_3_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="64" slack="0"/>
<pin id="918" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_3/17 "/>
</bind>
</comp>

<comp id="921" class="1004" name="trunc_ln1494_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="0" index="1" bw="64" slack="0"/>
<pin id="924" dir="0" index="2" bw="7" slack="0"/>
<pin id="925" dir="0" index="3" bw="7" slack="0"/>
<pin id="926" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1494_1/17 "/>
</bind>
</comp>

<comp id="932" class="1005" name="m_07_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="0"/>
<pin id="934" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="m_07 "/>
</bind>
</comp>

<comp id="939" class="1005" name="u_08_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="64" slack="0"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_08 "/>
</bind>
</comp>

<comp id="946" class="1005" name="t_06_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="64" slack="0"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t_06 "/>
</bind>
</comp>

<comp id="953" class="1005" name="logn_read_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="logn_read "/>
</bind>
</comp>

<comp id="958" class="1005" name="f_read_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="15" slack="3"/>
<pin id="960" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="f_read "/>
</bind>
</comp>

<comp id="967" class="1005" name="zext_ln1449_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="64" slack="1"/>
<pin id="969" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1449 "/>
</bind>
</comp>

<comp id="972" class="1005" name="n_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="64" slack="3"/>
<pin id="974" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="977" class="1005" name="zext_ln1452_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="2"/>
<pin id="979" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1452 "/>
</bind>
</comp>

<comp id="982" class="1005" name="trunc_ln_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="12" slack="4"/>
<pin id="984" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="997" class="1005" name="zext_ln1457_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="64" slack="1"/>
<pin id="999" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1457 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="dt_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="1"/>
<pin id="1004" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dt "/>
</bind>
</comp>

<comp id="1009" class="1005" name="trunc_ln17_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="10" slack="1"/>
<pin id="1011" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="trunc_ln1474_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="12" slack="3"/>
<pin id="1016" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1474 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="icmp_ln1489_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="2"/>
<pin id="1021" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1489 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="u_11_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="64" slack="0"/>
<pin id="1025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_11 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="fpr_p2_tab_addr_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="1"/>
<pin id="1032" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fpr_p2_tab_addr "/>
</bind>
</comp>

<comp id="1038" class="1005" name="i1_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="64" slack="0"/>
<pin id="1040" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i1_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="fpr_gm_tab_addr_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="11" slack="1"/>
<pin id="1045" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fpr_gm_tab_addr "/>
</bind>
</comp>

<comp id="1048" class="1005" name="fpr_gm_tab_addr_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="11" slack="1"/>
<pin id="1050" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fpr_gm_tab_addr_1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="s_re_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="6"/>
<pin id="1055" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="s_re "/>
</bind>
</comp>

<comp id="1059" class="1005" name="s_im_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="64" slack="6"/>
<pin id="1061" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="s_im "/>
</bind>
</comp>

<comp id="1068" class="1005" name="vla18_addr_349_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="13" slack="1"/>
<pin id="1070" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_349 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="vla18_addr_350_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="13" slack="1"/>
<pin id="1076" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_350 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="trunc_ln1473_2_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="13" slack="1"/>
<pin id="1081" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1473_2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="trunc_ln1474_1_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="13" slack="2"/>
<pin id="1087" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1474_1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="trunc_ln19_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="13" slack="3"/>
<pin id="1093" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="j_10_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="64" slack="0"/>
<pin id="1099" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="j1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="1"/>
<pin id="1104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="add_ln1459_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="1"/>
<pin id="1109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1459 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="vla18_load_229_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="2"/>
<pin id="1114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vla18_load_229 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="vla18_load_230_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="2"/>
<pin id="1119" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vla18_load_230 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="vla18_addr_351_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="13" slack="1"/>
<pin id="1124" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_351 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="vla18_addr_352_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="13" slack="1"/>
<pin id="1130" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_352 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="vla18_load_231_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="2"/>
<pin id="1135" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vla18_load_231 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="vla18_load_232_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="2"/>
<pin id="1140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vla18_load_232 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="vla18_addr_353_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="13" slack="1"/>
<pin id="1145" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_353 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="vla18_addr_354_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="13" slack="1"/>
<pin id="1151" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_354 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="x_re_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="64" slack="1"/>
<pin id="1156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_re "/>
</bind>
</comp>

<comp id="1160" class="1005" name="y_re_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="64" slack="1"/>
<pin id="1162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_re "/>
</bind>
</comp>

<comp id="1166" class="1005" name="vla18_addr_355_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="13" slack="1"/>
<pin id="1168" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_355 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="vla18_addr_356_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="13" slack="1"/>
<pin id="1174" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_356 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="x_im_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="64" slack="1"/>
<pin id="1179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_im "/>
</bind>
</comp>

<comp id="1183" class="1005" name="y_im_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="64" slack="1"/>
<pin id="1185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_im "/>
</bind>
</comp>

<comp id="1189" class="1005" name="fpct_im_2_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="64" slack="1"/>
<pin id="1191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fpct_im_2 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="test1_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="64" slack="1"/>
<pin id="1197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test1 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="test2_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="64" slack="1"/>
<pin id="1202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test2 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="test1_5_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="64" slack="1"/>
<pin id="1207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test1_5 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="test2_5_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="64" slack="1"/>
<pin id="1212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test2_5 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="ni_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="64" slack="2"/>
<pin id="1217" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="ni "/>
</bind>
</comp>

<comp id="1223" class="1005" name="vla18_addr_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="13" slack="1"/>
<pin id="1225" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr "/>
</bind>
</comp>

<comp id="1229" class="1005" name="vla18_addr_348_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="13" slack="1"/>
<pin id="1231" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_348 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="bitcast_ln1494_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="64" slack="1"/>
<pin id="1236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln1494_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="127" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="152" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="250"><net_src comp="244" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="283"><net_src comp="262" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="296"><net_src comp="292" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="301"><net_src comp="297" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="302"><net_src comp="288" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="303" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="312"><net_src comp="308" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="313"><net_src comp="288" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="288" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="323"><net_src comp="102" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="20" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="10" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="324" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="10" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="358"><net_src comp="18" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="320" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="324" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="381"><net_src comp="20" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="369" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="10" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="22" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="389"><net_src comp="375" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="28" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="10" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="372" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="38" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="391" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="10" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="427"><net_src comp="372" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="266" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="255" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="18" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="255" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="475"><net_src comp="458" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="48" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="495"><net_src comp="482" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="503"><net_src comp="134" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="277" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="241" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="277" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="56" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="543"><net_src comp="60" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="62" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="64" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="550"><net_src comp="537" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="556"><net_src comp="537" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="66" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="567"><net_src comp="520" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="56" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="58" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="568" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="576" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="62" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="64" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="595"><net_src comp="520" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="56" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="58" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="615"><net_src comp="60" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="604" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="62" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="64" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="623"><net_src comp="591" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="629"><net_src comp="56" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="619" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="58" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="643"><net_src comp="60" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="632" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="62" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="64" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="651"><net_src comp="277" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="18" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="262" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="241" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="671"><net_src comp="66" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="685"><net_src comp="66" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="696"><net_src comp="68" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="691" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="708"><net_src comp="68" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="159" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="159" pin="7"/><net_sink comp="703" pin=2"/></net>

<net id="714"><net_src comp="703" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="720"><net_src comp="717" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="725"><net_src comp="66" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="736"><net_src comp="68" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="731" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="748"><net_src comp="68" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="159" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="159" pin="7"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="760"><net_src comp="284" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="757" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="772"><net_src comp="74" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="757" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="76" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="22" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="776"><net_src comp="766" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="780"><net_src comp="284" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="777" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="792"><net_src comp="74" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="777" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="76" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="22" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="796"><net_src comp="786" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="800"><net_src comp="284" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="812"><net_src comp="74" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="797" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="76" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="815"><net_src comp="22" pin="0"/><net_sink comp="806" pin=3"/></net>

<net id="816"><net_src comp="806" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="820"><net_src comp="314" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="832"><net_src comp="74" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="817" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="76" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="22" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="836"><net_src comp="826" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="837" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="18" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="854"><net_src comp="837" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="56" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="851" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="58" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="867"><net_src comp="855" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="874"><net_src comp="60" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="863" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="62" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="64" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="881"><net_src comp="868" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="887"><net_src comp="868" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="66" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="898"><net_src comp="845" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="904"><net_src comp="68" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="159" pin="3"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="159" pin="7"/><net_sink comp="899" pin=2"/></net>

<net id="910"><net_src comp="899" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="915"><net_src comp="292" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="912" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="927"><net_src comp="74" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="912" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="76" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="22" pin="0"/><net_sink comp="921" pin=3"/></net>

<net id="931"><net_src comp="921" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="935"><net_src comp="86" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="942"><net_src comp="90" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="949"><net_src comp="94" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="956"><net_src comp="102" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="961"><net_src comp="108" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="964"><net_src comp="958" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="965"><net_src comp="958" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="970"><net_src comp="320" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="975"><net_src comp="324" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="980"><net_src comp="340" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="985"><net_src comp="344" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1000"><net_src comp="404" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1005"><net_src comp="408" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1012"><net_src comp="414" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1017"><net_src comp="424" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1022"><net_src comp="428" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1026"><net_src comp="98" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1033"><net_src comp="114" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1041"><net_src comp="443" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1046"><net_src comp="127" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="1051"><net_src comp="144" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1056"><net_src comp="134" pin="7"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1062"><net_src comp="510" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1071"><net_src comp="152" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="1077"><net_src comp="169" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1082"><net_src comp="581" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1088"><net_src comp="609" pin="4"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1094"><net_src comp="637" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1100"><net_src comp="647" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1105"><net_src comp="653" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1110"><net_src comp="658" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1115"><net_src comp="159" pin="7"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="1120"><net_src comp="159" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1125"><net_src comp="177" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="1131"><net_src comp="185" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1136"><net_src comp="159" pin="7"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="1141"><net_src comp="159" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1146"><net_src comp="193" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="1152"><net_src comp="201" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1157"><net_src comp="697" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1163"><net_src comp="711" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1169"><net_src comp="209" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="1175"><net_src comp="217" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1180"><net_src comp="737" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1186"><net_src comp="751" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1192"><net_src comp="288" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1198"><net_src comp="292" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1203"><net_src comp="297" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1208"><net_src comp="303" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1213"><net_src comp="308" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1218"><net_src comp="121" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1226"><net_src comp="225" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="1232"><net_src comp="233" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1237"><net_src comp="907" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="292" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vla18 | {9 10 12 13 17 }
	Port: fpr_gm_tab | {}
	Port: fpr_p2_tab | {}
 - Input state : 
	Port: iFFT.1 : vla18 | {5 6 7 8 9 15 16 }
	Port: iFFT.1 : f | {1 }
	Port: iFFT.1 : logn | {1 }
	Port: iFFT.1 : fpr_gm_tab | {3 4 }
	Port: iFFT.1 : fpr_p2_tab | {2 14 }
  - Chain level:
	State 1
		n : 1
		hn : 2
		zext_ln1452 : 3
		trunc_ln : 2
		store_ln1453 : 1
		store_ln1453 : 1
		store_ln1453 : 2
	State 2
		tmp_211 : 1
		icmp_ln1453 : 2
		br_ln1453 : 3
		hm : 1
		zext_ln1457 : 2
		dt : 1
		trunc_ln17 : 1
		trunc_ln1474 : 1
		br_ln1489 : 1
		ni : 1
		store_ln1493 : 1
	State 3
		icmp_ln1459 : 1
		i1_1 : 1
		br_ln1459 : 2
		trunc_ln1466 : 1
		add_ln1466 : 2
		shl_ln : 3
		zext_ln1466 : 4
		fpr_gm_tab_addr : 5
		s_re : 6
		or_ln1467 : 4
		zext_ln1467 : 4
		fpr_gm_tab_addr_1 : 5
		fpr_gm_tab_load : 6
		store_ln1453 : 1
	State 4
		bitcast_ln147 : 1
		xor_ln147 : 2
		s_im : 2
	State 5
		icmp_ln1468 : 1
		br_ln1468 : 2
		trunc_ln1472 : 1
		shl_ln97 : 2
		add_ln1472 : 3
		trunc_ln18 : 4
		zext_ln1472 : 5
		vla18_addr_349 : 6
		vla18_load_229 : 7
		add_ln1472_1 : 5
		zext_ln1472_1 : 6
		vla18_addr_350 : 7
		vla18_load_230 : 8
		add_ln1473 : 2
		shl_ln98 : 3
		add_ln1473_1 : 4
		trunc_ln1473_2 : 5
		add_ln1474 : 2
		shl_ln99 : 3
		add_ln1474_1 : 4
		trunc_ln1474_1 : 5
		add_ln1475 : 3
		shl_ln100 : 4
		add_ln1475_1 : 5
		trunc_ln19 : 6
		j_10 : 1
	State 6
		vla18_addr_351 : 1
		vla18_load_231 : 2
		zext_ln1473_1 : 1
		vla18_addr_352 : 2
		vla18_load_232 : 3
	State 7
		vla18_addr_353 : 1
		vla18_load_233 : 2
		zext_ln1474_1 : 1
		vla18_addr_354 : 2
		vla18_load_234 : 3
	State 8
		x_re : 1
		tmp_87 : 1
		y_re : 2
		vla18_addr_355 : 1
		vla18_load_235 : 2
		zext_ln1475_1 : 1
		vla18_addr_356 : 2
		vla18_load_236 : 3
		fpct_re : 3
		fpct_re_2 : 3
	State 9
		x_im : 1
		tmp_88 : 1
		y_im : 2
		fpct_im : 3
		bitcast_ln12 : 1
		trunc_ln12 : 2
		store_ln12 : 3
		trunc_ln12_1 : 2
		store_ln12 : 3
		fpct_im_2 : 3
	State 10
		bitcast_ln13 : 1
		trunc_ln13 : 2
		store_ln13 : 3
		trunc_ln13_1 : 2
		store_ln13 : 3
		test2 : 1
		test2_5 : 1
	State 11
		fpct_d_re : 1
		fpct_d_im : 1
	State 12
		bitcast_ln64 : 1
		trunc_ln64 : 2
		store_ln64 : 3
		trunc_ln64_2 : 2
		store_ln64 : 3
	State 13
		trunc_ln65 : 1
		store_ln65 : 2
		trunc_ln65_2 : 1
		store_ln65 : 2
	State 14
	State 15
		icmp_ln1493 : 1
		u_230 : 1
		br_ln1493 : 2
		trunc_ln1494 : 1
		shl_ln96 : 2
		add_ln1494 : 3
		trunc_ln1494_2 : 4
		zext_ln1494 : 5
		vla18_addr : 6
		vla18_load : 7
		add_ln1494_1 : 5
		zext_ln1494_1 : 6
		vla18_addr_348 : 7
		vla18_load_228 : 8
		store_ln1493 : 2
	State 16
		tmp : 1
		bitcast_ln1494_1 : 2
		mul_i : 3
	State 17
		bitcast_ln1494 : 1
		trunc_ln1494_3 : 2
		store_ln1494 : 3
		trunc_ln1494_1 : 2
		store_ln1494 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_292      |    11   |   256   |   546   |
|   dmul   |       grp_fu_297      |    11   |   256   |   546   |
|          |       grp_fu_303      |    11   |   256   |   546   |
|          |       grp_fu_308      |    11   |   256   |   546   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_284      |    3    |   342   |   1065  |
|          |       grp_fu_288      |    3    |   342   |   1065  |
|----------|-----------------------|---------|---------|---------|
|          |      i1_1_fu_443      |    0    |    0    |    71   |
|          |   add_ln1466_fu_453   |    0    |    0    |    13   |
|          |        u_fu_482       |    0    |    0    |    71   |
|          |   add_ln1472_fu_532   |    0    |    0    |    20   |
|          |  add_ln1472_1_fu_552  |    0    |    0    |    14   |
|          |   add_ln1473_fu_563   |    0    |    0    |    12   |
|          |  add_ln1473_1_fu_576  |    0    |    0    |    20   |
|          |   add_ln1474_fu_591   |    0    |    0    |    12   |
|          |  add_ln1474_1_fu_604  |    0    |    0    |    20   |
|    add   |   add_ln1475_fu_619   |    0    |    0    |    12   |
|          |  add_ln1475_1_fu_632  |    0    |    0    |    20   |
|          |      j_10_fu_647      |    0    |    0    |    71   |
|          |       j1_fu_653       |    0    |    0    |    71   |
|          |   add_ln1459_fu_658   |    0    |    0    |    71   |
|          |  add_ln1473_2_fu_667  |    0    |    0    |    14   |
|          |  add_ln1474_2_fu_681  |    0    |    0    |    14   |
|          |  add_ln1475_2_fu_721  |    0    |    0    |    14   |
|          |      u_230_fu_845     |    0    |    0    |    71   |
|          |   add_ln1494_fu_863   |    0    |    0    |    20   |
|          |  add_ln1494_1_fu_883  |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln1453_fu_385  |    0    |    0    |    28   |
|          |   icmp_ln1489_fu_428  |    0    |    0    |    18   |
|   icmp   |   icmp_ln1459_fu_438  |    0    |    0    |    29   |
|          |   icmp_ln1468_fu_514  |    0    |    0    |    29   |
|          |   icmp_ln1493_fu_840  |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|    shl   |        n_fu_324       |    0    |    0    |   100   |
|          |       dt_fu_408       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln147_fu_504   |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|   read   | logn_read_read_fu_102 |    0    |    0    |    0    |
|          |   f_read_read_fu_108  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln1449_fu_320  |    0    |    0    |    0    |
|          |   zext_ln1452_fu_340  |    0    |    0    |    0    |
|          |   zext_ln1457_fu_404  |    0    |    0    |    0    |
|          |   zext_ln1466_fu_466  |    0    |    0    |    0    |
|          |   zext_ln1467_fu_477  |    0    |    0    |    0    |
|          |   zext_ln1472_fu_547  |    0    |    0    |    0    |
|          |  zext_ln1472_1_fu_558 |    0    |    0    |    0    |
|   zext   |   zext_ln1473_fu_663  |    0    |    0    |    0    |
|          |  zext_ln1473_1_fu_672 |    0    |    0    |    0    |
|          |   zext_ln1474_fu_677  |    0    |    0    |    0    |
|          |  zext_ln1474_1_fu_686 |    0    |    0    |    0    |
|          |   zext_ln1475_fu_717  |    0    |    0    |    0    |
|          |  zext_ln1475_1_fu_726 |    0    |    0    |    0    |
|          |   zext_ln1494_fu_878  |    0    |    0    |    0    |
|          |  zext_ln1494_1_fu_889 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       hn_fu_330       |    0    |    0    |    0    |
|          |    trunc_ln_fu_344    |    0    |    0    |    0    |
|          |     tmp_211_fu_375    |    0    |    0    |    0    |
|          |       hm_fu_394       |    0    |    0    |    0    |
|          |   trunc_ln17_fu_414   |    0    |    0    |    0    |
|          |   trunc_ln18_fu_537   |    0    |    0    |    0    |
|          | trunc_ln1473_2_fu_581 |    0    |    0    |    0    |
|partselect| trunc_ln1474_1_fu_609 |    0    |    0    |    0    |
|          |   trunc_ln19_fu_637   |    0    |    0    |    0    |
|          |  trunc_ln12_1_fu_766  |    0    |    0    |    0    |
|          |  trunc_ln13_1_fu_786  |    0    |    0    |    0    |
|          |  trunc_ln64_2_fu_806  |    0    |    0    |    0    |
|          |  trunc_ln65_2_fu_826  |    0    |    0    |    0    |
|          | trunc_ln1494_2_fu_868 |    0    |    0    |    0    |
|          | trunc_ln1494_1_fu_921 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  trunc_ln1474_fu_424  |    0    |    0    |    0    |
|          |  trunc_ln1466_fu_449  |    0    |    0    |    0    |
|          |  trunc_ln1472_fu_520  |    0    |    0    |    0    |
|          |   trunc_ln12_fu_761   |    0    |    0    |    0    |
|   trunc  |   trunc_ln13_fu_781   |    0    |    0    |    0    |
|          |   trunc_ln64_fu_801   |    0    |    0    |    0    |
|          |   trunc_ln65_fu_821   |    0    |    0    |    0    |
|          |  trunc_ln1494_fu_851  |    0    |    0    |    0    |
|          | trunc_ln1494_3_fu_916 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_458     |    0    |    0    |    0    |
|          |    shl_ln97_fu_524    |    0    |    0    |    0    |
|          |    shl_ln98_fu_568    |    0    |    0    |    0    |
|          |    shl_ln99_fu_596    |    0    |    0    |    0    |
|          |    shl_ln100_fu_624   |    0    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_691     |    0    |    0    |    0    |
|          |     tmp_87_fu_703     |    0    |    0    |    0    |
|          |     tmp_86_fu_731     |    0    |    0    |    0    |
|          |     tmp_88_fu_743     |    0    |    0    |    0    |
|          |    shl_ln96_fu_855    |    0    |    0    |    0    |
|          |       tmp_fu_899      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln1467_fu_471   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    50   |   1708  |   5256  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln1459_reg_1107   |   64   |
| bitcast_ln1494_1_reg_1234|   64   |
|        dt_reg_1002       |   64   |
|      f_read_reg_958      |   15   |
|    fpct_im_2_reg_1189    |   64   |
|fpr_gm_tab_addr_1_reg_1048|   11   |
| fpr_gm_tab_addr_reg_1043 |   11   |
| fpr_p2_tab_addr_reg_1030 |    4   |
|       i1_1_reg_1038      |   64   |
|        i1_reg_251        |   64   |
|   icmp_ln1489_reg_1019   |    1   |
|    indvars_iv_reg_241    |   64   |
|       j1_6_reg_262       |   64   |
|        j1_reg_1102       |   64   |
|       j_03_reg_274       |   64   |
|       j_10_reg_1097      |   64   |
|     logn_read_reg_953    |   32   |
|       m_07_reg_932       |   64   |
|         n_reg_972        |   64   |
|        ni_reg_1215       |   64   |
|          reg_314         |   64   |
|       s_im_reg_1059      |   64   |
|       s_re_reg_1053      |   64   |
|       t_06_reg_946       |   64   |
|     test1_5_reg_1205     |   64   |
|      test1_reg_1195      |   64   |
|     test2_5_reg_1210     |   64   |
|      test2_reg_1200      |   64   |
|  trunc_ln1473_2_reg_1079 |   13   |
|  trunc_ln1474_1_reg_1085 |   13   |
|   trunc_ln1474_reg_1014  |   12   |
|    trunc_ln17_reg_1009   |   10   |
|    trunc_ln19_reg_1091   |   13   |
|     trunc_ln_reg_982     |   12   |
|       u_08_reg_939       |   64   |
|       u_11_reg_1023      |   64   |
|  vla18_addr_348_reg_1229 |   13   |
|  vla18_addr_349_reg_1068 |   13   |
|  vla18_addr_350_reg_1074 |   13   |
|  vla18_addr_351_reg_1122 |   13   |
|  vla18_addr_352_reg_1128 |   13   |
|  vla18_addr_353_reg_1143 |   13   |
|  vla18_addr_354_reg_1149 |   13   |
|  vla18_addr_355_reg_1166 |   13   |
|  vla18_addr_356_reg_1172 |   13   |
|    vla18_addr_reg_1223   |   13   |
|  vla18_load_229_reg_1112 |   32   |
|  vla18_load_230_reg_1117 |   32   |
|  vla18_load_231_reg_1133 |   32   |
|  vla18_load_232_reg_1138 |   32   |
|       x_im_reg_1177      |   64   |
|       x_re_reg_1154      |   64   |
|       y_im_reg_1183      |   64   |
|       y_re_reg_1160      |   64   |
|    zext_ln1449_reg_967   |   64   |
|    zext_ln1452_reg_977   |   64   |
|    zext_ln1457_reg_997   |   64   |
+--------------------------+--------+
|           Total          |  2389  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_134 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_134 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_159 |  p0  |  10  |  13  |   130  ||    53   |
| grp_access_fu_159 |  p1  |   5  |  32  |   160  ||    25   |
| grp_access_fu_159 |  p2  |  10  |   0  |    0   ||    53   |
| grp_access_fu_159 |  p4  |   5  |  13  |   65   ||    25   |
| grp_access_fu_159 |  p5  |   5  |  32  |   160  ||    25   |
|    j1_6_reg_262   |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_284    |  p0  |   6  |  64  |   384  ||    31   |
|     grp_fu_284    |  p1  |   6  |  64  |   384  ||    31   |
|     grp_fu_288    |  p0  |   6  |  64  |   384  ||    31   |
|     grp_fu_288    |  p1  |   6  |  64  |   384  ||    31   |
|     grp_fu_292    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_292    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_297    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_308    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2785  || 32.0066 ||   382   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   50   |    -   |  1708  |  5256  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   32   |    -   |   382  |
|  Register |    -   |    -   |  2389  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   50   |   32   |  4097  |  5638  |
+-----------+--------+--------+--------+--------+
