#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001443fac9e50 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v000001443fb38270_0 .var "clk", 0 0;
v000001443fb38810_0 .var "reset", 0 0;
v000001443fb38590_0 .net "writedata", 31 0, L_000001443fb94990;  1 drivers
S_000001443fa4af60 .scope module, "dut" "mips" 2 8, 3 3 0, S_000001443fac9e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v000001443fb37700_0 .net "aluen", 0 0, L_000001443fb95a70;  1 drivers
v000001443fb372a0_0 .net "alufunc", 3 0, L_000001443fb94e90;  1 drivers
v000001443fb37340_0 .net "aluout", 31 0, v000001443fb33c80_0;  1 drivers
v000001443fb37520_0 .net "alusel1", 0 0, L_000001443fb95250;  1 drivers
v000001443fb36b20_0 .net "alusel2", 0 0, L_000001443fb945d0;  1 drivers
v000001443fb373e0_0 .net "branch", 0 0, L_000001443fb956b0;  1 drivers
v000001443fb36da0_0 .net "clk", 0 0, v000001443fb38270_0;  1 drivers
v000001443fb36bc0_0 .net "irout", 31 0, v000001443fae8990_0;  1 drivers
v000001443fb36620_0 .net "ldA", 0 0, L_000001443fb95930;  1 drivers
v000001443fb36580_0 .net "ldB", 0 0, L_000001443fb94c10;  1 drivers
v000001443fb37480_0 .net "ldaluout", 0 0, L_000001443fb95610;  1 drivers
v000001443fb375c0_0 .net "ldimm", 0 0, L_000001443fb94ad0;  1 drivers
v000001443fb36800_0 .net "ldir", 0 0, L_000001443fb95390;  1 drivers
v000001443fb37a20_0 .net "ldlmd", 0 0, L_000001443fb94850;  1 drivers
v000001443fb36940_0 .net "ldnpc", 0 0, L_000001443fb94a30;  1 drivers
v000001443fb36d00_0 .net "ldpc", 0 0, L_000001443fb948f0;  1 drivers
v000001443fb37e80_0 .net "opcond", 1 0, L_000001443fb942b0;  1 drivers
v000001443fb37980_0 .net "readdmem", 0 0, L_000001443fb94350;  1 drivers
v000001443fb36c60_0 .net "readim", 0 0, L_000001443fb94b70;  1 drivers
v000001443fb369e0_0 .net "regwrite", 0 0, L_000001443fb95ed0;  1 drivers
v000001443fb37c00_0 .net "reset", 0 0, v000001443fb38810_0;  1 drivers
v000001443fb363a0_0 .net "seldest", 0 0, L_000001443fb94530;  1 drivers
v000001443fb36a80_0 .net "selwb", 0 0, L_000001443fb95d90;  1 drivers
v000001443fb38bd0_0 .net "writedata", 31 0, L_000001443fb94990;  alias, 1 drivers
v000001443fb392b0_0 .net "writedmem", 0 0, L_000001443fb94670;  1 drivers
S_000001443fa4b0f0 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_000001443fa4af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_000001443fa4b280 .param/l "EX" 0 4 14, C4<010>;
P_000001443fa4b2b8 .param/l "HLT" 0 4 14, C4<101>;
P_000001443fa4b2f0 .param/l "ID" 0 4 14, C4<001>;
P_000001443fa4b328 .param/l "IF" 0 4 14, C4<000>;
P_000001443fa4b360 .param/l "MEM" 0 4 14, C4<011>;
P_000001443fa4b398 .param/l "WB" 0 4 14, C4<100>;
v000001443fab4bb0_0 .net *"_ivl_22", 23 0, v000001443fb32ec0_0;  1 drivers
v000001443fab3cb0_0 .net "aluen", 0 0, L_000001443fb95a70;  alias, 1 drivers
v000001443fab42f0_0 .net "alufunc", 3 0, L_000001443fb94e90;  alias, 1 drivers
v000001443faa5d60_0 .net "alusel1", 0 0, L_000001443fb95250;  alias, 1 drivers
v000001443faa6260_0 .net "alusel2", 0 0, L_000001443fb945d0;  alias, 1 drivers
v000001443faa5f40_0 .net "branch", 0 0, L_000001443fb956b0;  alias, 1 drivers
v000001443fb32f60_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fb32ec0_0 .var "control_signals", 23 0;
v000001443fb33140_0 .net "irout", 31 0, v000001443fae8990_0;  alias, 1 drivers
v000001443fb32560_0 .net "ldA", 0 0, L_000001443fb95930;  alias, 1 drivers
v000001443fb32c40_0 .net "ldB", 0 0, L_000001443fb94c10;  alias, 1 drivers
v000001443fb32920_0 .net "ldaluout", 0 0, L_000001443fb95610;  alias, 1 drivers
v000001443fb33be0_0 .net "ldimm", 0 0, L_000001443fb94ad0;  alias, 1 drivers
v000001443fb335a0_0 .net "ldir", 0 0, L_000001443fb95390;  alias, 1 drivers
v000001443fb322e0_0 .net "ldlmd", 0 0, L_000001443fb94850;  alias, 1 drivers
v000001443fb33320_0 .net "ldnpc", 0 0, L_000001443fb94a30;  alias, 1 drivers
v000001443fb32600_0 .net "ldpc", 0 0, L_000001443fb948f0;  alias, 1 drivers
v000001443fb32ce0_0 .net "opcond", 1 0, L_000001443fb942b0;  alias, 1 drivers
v000001443fb33000_0 .net "readdmem", 0 0, L_000001443fb94350;  alias, 1 drivers
v000001443fb33640_0 .net "readim", 0 0, L_000001443fb94b70;  alias, 1 drivers
v000001443fb33aa0_0 .net "regwrite", 0 0, L_000001443fb95ed0;  alias, 1 drivers
v000001443fb33820_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
v000001443fb330a0_0 .net "seldest", 0 0, L_000001443fb94530;  alias, 1 drivers
v000001443fb336e0_0 .net "selwb", 0 0, L_000001443fb95d90;  alias, 1 drivers
v000001443fb33780_0 .var "state", 2 0;
v000001443fb329c0_0 .net "writedmem", 0 0, L_000001443fb94670;  alias, 1 drivers
E_000001443fabff60/0 .event negedge, v000001443fb33820_0;
E_000001443fabff60/1 .event posedge, v000001443fb32f60_0;
E_000001443fabff60 .event/or E_000001443fabff60/0, E_000001443fabff60/1;
L_000001443fb94b70 .part v000001443fb32ec0_0, 23, 1;
L_000001443fb95390 .part v000001443fb32ec0_0, 22, 1;
L_000001443fb94a30 .part v000001443fb32ec0_0, 21, 1;
L_000001443fb95930 .part v000001443fb32ec0_0, 20, 1;
L_000001443fb94c10 .part v000001443fb32ec0_0, 19, 1;
L_000001443fb94ad0 .part v000001443fb32ec0_0, 18, 1;
L_000001443fb942b0 .part v000001443fb32ec0_0, 16, 2;
L_000001443fb95250 .part v000001443fb32ec0_0, 15, 1;
L_000001443fb945d0 .part v000001443fb32ec0_0, 14, 1;
L_000001443fb95a70 .part v000001443fb32ec0_0, 13, 1;
L_000001443fb95610 .part v000001443fb32ec0_0, 12, 1;
L_000001443fb94e90 .part v000001443fb32ec0_0, 8, 4;
L_000001443fb94530 .part v000001443fb32ec0_0, 7, 1;
L_000001443fb95ed0 .part v000001443fb32ec0_0, 6, 1;
L_000001443fb94670 .part v000001443fb32ec0_0, 5, 1;
L_000001443fb94350 .part v000001443fb32ec0_0, 4, 1;
L_000001443fb94850 .part v000001443fb32ec0_0, 3, 1;
L_000001443fb95d90 .part v000001443fb32ec0_0, 2, 1;
L_000001443fb956b0 .part v000001443fb32ec0_0, 1, 1;
L_000001443fb948f0 .part v000001443fb32ec0_0, 0, 1;
S_000001443f9ed440 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_000001443fa4af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v000001443faec5c0_0 .net "Ain", 31 0, L_000001443fab5a80;  1 drivers
v000001443faed100_0 .net "Aout", 31 0, v000001443fb331e0_0;  1 drivers
v000001443faedce0_0 .net "Bin", 31 0, L_000001443fab5d20;  1 drivers
v000001443faed240_0 .net "Bout", 31 0, v000001443fb32ba0_0;  1 drivers
L_000001443fb3a130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001443faece80_0 .net/2u *"_ivl_10", 1 0, L_000001443fb3a130;  1 drivers
L_000001443fb3a178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001443faecde0_0 .net/2u *"_ivl_14", 26 0, L_000001443fb3a178;  1 drivers
v000001443faec700_0 .net *"_ivl_17", 4 0, L_000001443fb38a90;  1 drivers
L_000001443fb3a1c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001443faed6a0_0 .net/2u *"_ivl_20", 26 0, L_000001443fb3a1c0;  1 drivers
v000001443faeca20_0 .net *"_ivl_23", 4 0, L_000001443fb395d0;  1 drivers
v000001443faecac0_0 .net *"_ivl_5", 0 0, L_000001443fb38c70;  1 drivers
v000001443faedec0_0 .net *"_ivl_6", 3 0, L_000001443fb39170;  1 drivers
v000001443faedb00_0 .net *"_ivl_9", 25 0, L_000001443fb39ad0;  1 drivers
v000001443faedba0_0 .net "aluen", 0 0, L_000001443fb95a70;  alias, 1 drivers
v000001443faedc40_0 .net "alufunc", 3 0, L_000001443fb94e90;  alias, 1 drivers
v000001443faecfc0_0 .net "aluin1", 31 0, L_000001443fb386d0;  1 drivers
v000001443faec020_0 .net "aluin2", 31 0, L_000001443fb38770;  1 drivers
v000001443faecb60_0 .net "aluout", 31 0, v000001443fb33c80_0;  alias, 1 drivers
v000001443faec0c0_0 .net "alusel1", 0 0, L_000001443fb95250;  alias, 1 drivers
v000001443faec2a0_0 .net "alusel2", 0 0, L_000001443fb945d0;  alias, 1 drivers
v000001443faec340_0 .net "branch", 0 0, L_000001443fb956b0;  alias, 1 drivers
v000001443faed2e0_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443faec7a0_0 .net "destadd", 31 0, L_000001443fb38d10;  1 drivers
v000001443faec3e0_0 .net "dmemout", 31 0, L_000001443fb389f0;  1 drivers
v000001443faec8e0_0 .net "imm", 31 0, L_000001443fb39f30;  1 drivers
v000001443faed380_0 .net "immout", 31 0, v000001443fae8ad0_0;  1 drivers
v000001443faed420_0 .net "instr", 31 0, L_000001443fb38630;  1 drivers
v000001443fb36120_0 .net "irout", 31 0, v000001443fae8990_0;  alias, 1 drivers
v000001443fb36f80_0 .net "ldA", 0 0, L_000001443fb95930;  alias, 1 drivers
v000001443fb37ac0_0 .net "ldB", 0 0, L_000001443fb94c10;  alias, 1 drivers
v000001443fb36080_0 .net "ldaluout", 0 0, L_000001443fb95610;  alias, 1 drivers
v000001443fb37b60_0 .net "ldimm", 0 0, L_000001443fb94ad0;  alias, 1 drivers
v000001443fb361c0_0 .net "ldir", 0 0, L_000001443fb95390;  alias, 1 drivers
v000001443fb366c0_0 .net "ldlmd", 0 0, L_000001443fb94850;  alias, 1 drivers
v000001443fb37020_0 .net "ldnpc", 0 0, L_000001443fb94a30;  alias, 1 drivers
v000001443fb377a0_0 .net "ldpc", 0 0, L_000001443fb948f0;  alias, 1 drivers
v000001443fb36300_0 .net "lmdout", 31 0, v000001443fae7770_0;  1 drivers
v000001443fb36ee0_0 .net "memmuxout", 31 0, L_000001443fb39030;  1 drivers
v000001443fb36760_0 .net "npcout", 31 0, v000001443fae8170_0;  1 drivers
v000001443fb37660_0 .net "opcond", 1 0, L_000001443fb942b0;  alias, 1 drivers
v000001443fb37160_0 .net "pcbranch", 31 0, L_000001443fb39490;  1 drivers
v000001443fb37d40_0 .net "pcnext", 31 0, L_000001443fb39b70;  1 drivers
v000001443fb37de0_0 .net "pcout", 31 0, v000001443fae8670_0;  1 drivers
v000001443fb364e0_0 .net "pcplus4", 31 0, L_000001443fb38450;  1 drivers
v000001443fb37ca0_0 .net "readdmem", 0 0, L_000001443fb94350;  alias, 1 drivers
v000001443fb37840_0 .net "readim", 0 0, L_000001443fb94b70;  alias, 1 drivers
v000001443fb36e40_0 .net "regwrite", 0 0, L_000001443fb95ed0;  alias, 1 drivers
v000001443fb370c0_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
v000001443fb36260_0 .net "result", 31 0, L_000001443fab5930;  1 drivers
v000001443fb37200_0 .net "seldest", 0 0, L_000001443fb94530;  alias, 1 drivers
v000001443fb368a0_0 .net "selmem", 0 0, L_000001443fab5e70;  1 drivers
v000001443fb37f20_0 .net "selwb", 0 0, L_000001443fb95d90;  alias, 1 drivers
v000001443fb36440_0 .net "writedata", 31 0, L_000001443fb94990;  alias, 1 drivers
v000001443fb378e0_0 .net "writedmem", 0 0, L_000001443fb94670;  alias, 1 drivers
L_000001443fb381d0 .part v000001443fae8670_0, 2, 6;
L_000001443fb38c70 .part v000001443fae8990_0, 25, 1;
L_000001443fb39170 .concat [ 1 1 1 1], L_000001443fb38c70, L_000001443fb38c70, L_000001443fb38c70, L_000001443fb38c70;
L_000001443fb39ad0 .part v000001443fae8990_0, 0, 26;
L_000001443fb38ef0 .concat [ 2 26 4 0], L_000001443fb3a130, L_000001443fb39ad0, L_000001443fb39170;
L_000001443fb38a90 .part v000001443fae8990_0, 11, 5;
L_000001443fb39c10 .concat [ 5 27 0 0], L_000001443fb38a90, L_000001443fb3a178;
L_000001443fb395d0 .part v000001443fae8990_0, 16, 5;
L_000001443fb39990 .concat [ 5 27 0 0], L_000001443fb395d0, L_000001443fb3a1c0;
L_000001443fb39a30 .part v000001443fae8990_0, 21, 5;
L_000001443fb38090 .part v000001443fae8990_0, 16, 5;
L_000001443fb39cb0 .part L_000001443fb38d10, 0, 5;
L_000001443fb39df0 .part L_000001443fb38630, 0, 16;
S_000001443fa35950 .scope module, "A" "register" 5 48, 6 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001443fb326a0_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fb338c0_0 .net/s "din", 31 0, L_000001443fab5a80;  alias, 1 drivers
v000001443fb331e0_0 .var/s "dout", 31 0;
v000001443fb33280_0 .net "ld", 0 0, L_000001443fb95930;  alias, 1 drivers
v000001443fb33d20_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
E_000001443fac0360 .event posedge, v000001443fb32f60_0;
S_000001443fa83470 .scope module, "B" "register" 5 49, 6 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001443fb333c0_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fb32100_0 .net/s "din", 31 0, L_000001443fab5d20;  alias, 1 drivers
v000001443fb32ba0_0 .var/s "dout", 31 0;
v000001443fb33dc0_0 .net "ld", 0 0, L_000001443fb94c10;  alias, 1 drivers
v000001443fb32b00_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
S_000001443fa83600 .scope module, "addpc" "adder" 5 39, 7 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001443fb33b40_0 .net "a", 31 0, v000001443fae8670_0;  alias, 1 drivers
L_000001443fb3a0e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001443fb33460_0 .net "b", 31 0, L_000001443fb3a0e8;  1 drivers
v000001443fb32740_0 .net "out", 31 0, L_000001443fb38450;  alias, 1 drivers
L_000001443fb38450 .arith/sum 32, v000001443fae8670_0, L_000001443fb3a0e8;
S_000001443fa79e20 .scope module, "alu" "ALU" 5 56, 8 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_000001443fab5930 .functor BUFZ 32, v000001443fb327e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001443fb327e0_0 .var/s "ALUout", 31 0;
v000001443fb33e60_0 .net "en", 0 0, L_000001443fb95a70;  alias, 1 drivers
v000001443fb33960_0 .net "mode", 3 0, L_000001443fb94e90;  alias, 1 drivers
v000001443fb32a60_0 .net/s "operand1", 31 0, L_000001443fb386d0;  alias, 1 drivers
v000001443fb33500_0 .net/s "operand2", 31 0, L_000001443fb38770;  alias, 1 drivers
v000001443fb33a00_0 .net/s "out", 31 0, L_000001443fab5930;  alias, 1 drivers
E_000001443fac03e0 .event anyedge, v000001443fab3cb0_0, v000001443fab42f0_0, v000001443fb32a60_0, v000001443fb33500_0;
S_000001443fa79fb0 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001443fb32d80_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fb32e20_0 .net/s "din", 31 0, L_000001443fab5930;  alias, 1 drivers
v000001443fb33c80_0 .var/s "dout", 31 0;
v000001443fb33f00_0 .net "ld", 0 0, L_000001443fb95610;  alias, 1 drivers
v000001443fb32060_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
S_000001443fa3bdb0 .scope module, "bradd" "adder" 5 41, 7 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001443fb321a0_0 .net "a", 31 0, v000001443fae8170_0;  alias, 1 drivers
v000001443fb32240_0 .net "b", 31 0, L_000001443fb38ef0;  1 drivers
v000001443fb32380_0 .net "out", 31 0, L_000001443fb39490;  alias, 1 drivers
L_000001443fb39490 .arith/sum 32, v000001443fae8170_0, L_000001443fb38ef0;
S_000001443fa3bf40 .scope module, "cond" "condition" 5 53, 9 11 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_000001443fab6420 .functor NOT 1, L_000001443fb393f0, C4<0>, C4<0>, C4<0>;
L_000001443fab6030 .functor NOT 1, L_000001443fb39210, C4<0>, C4<0>, C4<0>;
L_000001443fab5d90 .functor AND 1, L_000001443fab6420, L_000001443fab6030, C4<1>, C4<1>;
L_000001443fab57e0 .functor AND 1, L_000001443fab5d90, L_000001443fb39350, C4<1>, C4<1>;
L_000001443fab6340 .functor NOT 1, L_000001443fb397b0, C4<0>, C4<0>, C4<0>;
L_000001443fab5540 .functor AND 1, L_000001443fab6340, L_000001443fb38950, C4<1>, C4<1>;
L_000001443fab5bd0 .functor AND 1, L_000001443fab5540, L_000001443fb383b0, C4<1>, C4<1>;
L_000001443fab6110 .functor OR 1, L_000001443fab57e0, L_000001443fab5bd0, C4<0>, C4<0>;
L_000001443fab5f50 .functor NOT 1, L_000001443fb39e90, C4<0>, C4<0>, C4<0>;
L_000001443fab5b60 .functor AND 1, L_000001443fb39530, L_000001443fab5f50, C4<1>, C4<1>;
L_000001443fab5690 .functor AND 1, L_000001443fab5b60, L_000001443fb38130, C4<1>, C4<1>;
L_000001443fab5850 .functor OR 1, L_000001443fab6110, L_000001443fab5690, C4<0>, C4<0>;
L_000001443fab5e00 .functor AND 1, L_000001443fb38db0, L_000001443fb384f0, C4<1>, C4<1>;
L_000001443fb3a2e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001443fab5700 .functor AND 1, L_000001443fab5e00, L_000001443fb3a2e0, C4<1>, C4<1>;
L_000001443fab5e70 .functor OR 1, L_000001443fab5850, L_000001443fab5700, C4<0>, C4<0>;
v000001443fae58a0_0 .net *"_ivl_10", 0 0, L_000001443fab5d90;  1 drivers
v000001443fae5bc0_0 .net *"_ivl_12", 0 0, L_000001443fab57e0;  1 drivers
v000001443fae6160_0 .net *"_ivl_15", 0 0, L_000001443fb397b0;  1 drivers
v000001443fae5120_0 .net *"_ivl_16", 0 0, L_000001443fab6340;  1 drivers
v000001443fae5da0_0 .net *"_ivl_19", 0 0, L_000001443fb38950;  1 drivers
v000001443fae4fe0_0 .net *"_ivl_20", 0 0, L_000001443fab5540;  1 drivers
v000001443fae51c0_0 .net *"_ivl_22", 0 0, L_000001443fab5bd0;  1 drivers
v000001443fae5e40_0 .net *"_ivl_24", 0 0, L_000001443fab6110;  1 drivers
v000001443fae5ee0_0 .net *"_ivl_27", 0 0, L_000001443fb39530;  1 drivers
v000001443fae60c0_0 .net *"_ivl_29", 0 0, L_000001443fb39e90;  1 drivers
v000001443fae59e0_0 .net *"_ivl_3", 0 0, L_000001443fb393f0;  1 drivers
v000001443fae53a0_0 .net *"_ivl_30", 0 0, L_000001443fab5f50;  1 drivers
v000001443fae5a80_0 .net *"_ivl_32", 0 0, L_000001443fab5b60;  1 drivers
v000001443fae5580_0 .net *"_ivl_34", 0 0, L_000001443fab5690;  1 drivers
v000001443fae5620_0 .net *"_ivl_36", 0 0, L_000001443fab5850;  1 drivers
v000001443fae6de0_0 .net *"_ivl_39", 0 0, L_000001443fb38db0;  1 drivers
v000001443fae5f80_0 .net *"_ivl_4", 0 0, L_000001443fab6420;  1 drivers
v000001443fae5440_0 .net *"_ivl_41", 0 0, L_000001443fb384f0;  1 drivers
v000001443fae62a0_0 .net *"_ivl_42", 0 0, L_000001443fab5e00;  1 drivers
v000001443fae6020_0 .net/2u *"_ivl_44", 0 0, L_000001443fb3a2e0;  1 drivers
v000001443fae5c60_0 .net *"_ivl_46", 0 0, L_000001443fab5700;  1 drivers
v000001443fae6200_0 .net *"_ivl_7", 0 0, L_000001443fb39210;  1 drivers
v000001443fae56c0_0 .net *"_ivl_8", 0 0, L_000001443fab6030;  1 drivers
v000001443fae5b20_0 .net "a", 31 0, v000001443fb331e0_0;  alias, 1 drivers
v000001443fae6c00_0 .net "eq", 0 0, L_000001443fb38130;  1 drivers
v000001443fae65c0_0 .net "gt", 0 0, L_000001443fb39350;  1 drivers
v000001443fae5300_0 .net "lt", 0 0, L_000001443fb383b0;  1 drivers
v000001443fae6340_0 .net "opcond", 1 0, L_000001443fb942b0;  alias, 1 drivers
v000001443fae63e0_0 .net "y", 0 0, L_000001443fab5e70;  alias, 1 drivers
L_000001443fb393f0 .part L_000001443fb942b0, 1, 1;
L_000001443fb39210 .part L_000001443fb942b0, 0, 1;
L_000001443fb397b0 .part L_000001443fb942b0, 1, 1;
L_000001443fb38950 .part L_000001443fb942b0, 0, 1;
L_000001443fb39530 .part L_000001443fb942b0, 1, 1;
L_000001443fb39e90 .part L_000001443fb942b0, 0, 1;
L_000001443fb38db0 .part L_000001443fb942b0, 1, 1;
L_000001443fb384f0 .part L_000001443fb942b0, 0, 1;
S_000001443fa505b0 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_000001443fa3bf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v000001443fb32420_0 .net/s "data1", 31 0, v000001443fb331e0_0;  alias, 1 drivers
L_000001443fb3a298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001443fb324c0_0 .net/s "data2", 31 0, L_000001443fb3a298;  1 drivers
v000001443fb32880_0 .net "eq", 0 0, L_000001443fb38130;  alias, 1 drivers
v000001443fae5d00_0 .net "gt", 0 0, L_000001443fb39350;  alias, 1 drivers
v000001443fae6a20_0 .net "lt", 0 0, L_000001443fb383b0;  alias, 1 drivers
L_000001443fb383b0 .cmp/gt.s 32, L_000001443fb3a298, v000001443fb331e0_0;
L_000001443fb39350 .cmp/gt.s 32, v000001443fb331e0_0, L_000001443fb3a298;
L_000001443fb38130 .cmp/eq 32, v000001443fb331e0_0, L_000001443fb3a298;
S_000001443fa50740 .scope module, "destmux" "mux" 5 45, 10 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001443fac06a0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001443fae6480_0 .net/s "a", 31 0, L_000001443fb39c10;  1 drivers
v000001443fae67a0_0 .net/s "b", 31 0, L_000001443fb39990;  1 drivers
v000001443fae5760_0 .net/s "out", 31 0, L_000001443fb38d10;  alias, 1 drivers
v000001443fae5260_0 .net "s", 0 0, L_000001443fb94530;  alias, 1 drivers
L_000001443fb38d10 .functor MUXZ 32, L_000001443fb39c10, L_000001443fb39990, L_000001443fb94530, C4<>;
S_000001443fa3e130 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v000001443fae6660_0 .net *"_ivl_0", 31 0, L_000001443fb388b0;  1 drivers
v000001443fae6520_0 .net *"_ivl_3", 9 0, L_000001443fb38e50;  1 drivers
v000001443fae6ac0_0 .net *"_ivl_4", 11 0, L_000001443fb38f90;  1 drivers
L_000001443fb3a328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001443fae6700_0 .net *"_ivl_7", 1 0, L_000001443fb3a328;  1 drivers
L_000001443fb3a370 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001443fae6840_0 .net *"_ivl_8", 31 0, L_000001443fb3a370;  1 drivers
v000001443fae6e80_0 .net "addr", 31 0, v000001443fb33c80_0;  alias, 1 drivers
v000001443fae5080_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fae5940_0 .net "din", 31 0, v000001443fb32ba0_0;  alias, 1 drivers
v000001443fae6d40 .array/s "dmem", 1023 0, 31 0;
v000001443fae5800_0 .net "dout", 31 0, L_000001443fb389f0;  alias, 1 drivers
v000001443fae6ca0_0 .var/i "k", 31 0;
v000001443fae68e0_0 .net "read", 0 0, L_000001443fb94350;  alias, 1 drivers
v000001443fae6980_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
v000001443fae6b60_0 .net "write", 0 0, L_000001443fb94670;  alias, 1 drivers
L_000001443fb388b0 .array/port v000001443fae6d40, L_000001443fb38f90;
L_000001443fb38e50 .part v000001443fb33c80_0, 0, 10;
L_000001443fb38f90 .concat [ 10 2 0 0], L_000001443fb38e50, L_000001443fb3a328;
L_000001443fb389f0 .functor MUXZ 32, L_000001443fb3a370, L_000001443fb388b0, L_000001443fb94350, C4<>;
S_000001443fa3e2c0 .scope module, "ext" "signext" 5 47, 12 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001443fae54e0_0 .net *"_ivl_1", 0 0, L_000001443fb38310;  1 drivers
v000001443fae7bd0_0 .net *"_ivl_2", 15 0, L_000001443fb39d50;  1 drivers
v000001443fae8530_0 .net "a", 15 0, L_000001443fb39df0;  1 drivers
v000001443fae74f0_0 .net "y", 31 0, L_000001443fb39f30;  alias, 1 drivers
L_000001443fb38310 .part L_000001443fb39df0, 15, 1;
LS_000001443fb39d50_0_0 .concat [ 1 1 1 1], L_000001443fb38310, L_000001443fb38310, L_000001443fb38310, L_000001443fb38310;
LS_000001443fb39d50_0_4 .concat [ 1 1 1 1], L_000001443fb38310, L_000001443fb38310, L_000001443fb38310, L_000001443fb38310;
LS_000001443fb39d50_0_8 .concat [ 1 1 1 1], L_000001443fb38310, L_000001443fb38310, L_000001443fb38310, L_000001443fb38310;
LS_000001443fb39d50_0_12 .concat [ 1 1 1 1], L_000001443fb38310, L_000001443fb38310, L_000001443fb38310, L_000001443fb38310;
L_000001443fb39d50 .concat [ 4 4 4 4], LS_000001443fb39d50_0_0, LS_000001443fb39d50_0_4, LS_000001443fb39d50_0_8, LS_000001443fb39d50_0_12;
L_000001443fb39f30 .concat [ 16 16 0 0], L_000001443fb39df0, L_000001443fb39d50;
S_000001443fa5f2a0 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v000001443fae7130_0 .net "I", 31 0, L_000001443fb38630;  alias, 1 drivers
v000001443fae7450_0 .net *"_ivl_0", 31 0, L_000001443fb38b30;  1 drivers
v000001443fae7d10_0 .net *"_ivl_2", 7 0, L_000001443fb39710;  1 drivers
L_000001443fb3a058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001443fae87b0_0 .net *"_ivl_5", 1 0, L_000001443fb3a058;  1 drivers
L_000001443fb3a0a0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001443fae8710_0 .net *"_ivl_6", 31 0, L_000001443fb3a0a0;  1 drivers
v000001443fae7090_0 .net "addr", 5 0, L_000001443fb381d0;  1 drivers
v000001443fae7a90 .array "imem", 63 0, 31 0;
v000001443fae7c70_0 .net "read", 0 0, L_000001443fb94b70;  alias, 1 drivers
L_000001443fb38b30 .array/port v000001443fae7a90, L_000001443fb39710;
L_000001443fb39710 .concat [ 6 2 0 0], L_000001443fb381d0, L_000001443fb3a058;
L_000001443fb38630 .functor MUXZ 32, L_000001443fb3a0a0, L_000001443fb38b30, L_000001443fb94b70, C4<>;
S_000001443fae9190 .scope module, "immreg" "register" 5 50, 6 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001443fae7590_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fae79f0_0 .net/s "din", 31 0, L_000001443fb39f30;  alias, 1 drivers
v000001443fae8ad0_0 .var/s "dout", 31 0;
v000001443fae71d0_0 .net "ld", 0 0, L_000001443fb94ad0;  alias, 1 drivers
v000001443fae7630_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
S_000001443fae94b0 .scope module, "irreg" "register" 5 38, 6 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001443fae76d0_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fae8c10_0 .net/s "din", 31 0, L_000001443fb38630;  alias, 1 drivers
v000001443fae8990_0 .var/s "dout", 31 0;
v000001443fae8b70_0 .net "ld", 0 0, L_000001443fb95390;  alias, 1 drivers
v000001443fae8cb0_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
S_000001443fae9e10 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001443fae8d50_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fae7b30_0 .net/s "din", 31 0, L_000001443fb389f0;  alias, 1 drivers
v000001443fae7770_0 .var/s "dout", 31 0;
v000001443fae8850_0 .net "ld", 0 0, L_000001443fb94850;  alias, 1 drivers
v000001443fae7270_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
S_000001443fae9640 .scope module, "memmux" "mux" 5 62, 10 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001443fac06e0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001443fae7810_0 .net/s "a", 31 0, v000001443fae8170_0;  alias, 1 drivers
v000001443fae7db0_0 .net/s "b", 31 0, v000001443fb33c80_0;  alias, 1 drivers
v000001443fae88f0_0 .net/s "out", 31 0, L_000001443fb39030;  alias, 1 drivers
v000001443fae78b0_0 .net "s", 0 0, L_000001443fab5e70;  alias, 1 drivers
L_000001443fb39030 .functor MUXZ 32, v000001443fae8170_0, v000001443fb33c80_0, L_000001443fab5e70, C4<>;
S_000001443fae9000 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001443fabf960 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001443fae7e50_0 .net/s "a", 31 0, v000001443fae8170_0;  alias, 1 drivers
v000001443fae8df0_0 .net/s "b", 31 0, v000001443fb331e0_0;  alias, 1 drivers
v000001443fae8490_0 .net/s "out", 31 0, L_000001443fb386d0;  alias, 1 drivers
v000001443fae8030_0 .net "s", 0 0, L_000001443fb95250;  alias, 1 drivers
L_000001443fb386d0 .functor MUXZ 32, v000001443fae8170_0, v000001443fb331e0_0, L_000001443fb95250, C4<>;
S_000001443fae9960 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001443fabf9a0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001443fae7950_0 .net/s "a", 31 0, v000001443fb32ba0_0;  alias, 1 drivers
v000001443fae7ef0_0 .net/s "b", 31 0, v000001443fae8ad0_0;  alias, 1 drivers
v000001443fae85d0_0 .net/s "out", 31 0, L_000001443fb38770;  alias, 1 drivers
v000001443fae82b0_0 .net "s", 0 0, L_000001443fb945d0;  alias, 1 drivers
L_000001443fb38770 .functor MUXZ 32, v000001443fb32ba0_0, v000001443fae8ad0_0, L_000001443fb945d0, C4<>;
S_000001443fae9320 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001443fabd3e0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001443fae7f90_0 .net/s "a", 31 0, L_000001443fb39030;  alias, 1 drivers
v000001443fae7310_0 .net/s "b", 31 0, L_000001443fb39490;  alias, 1 drivers
v000001443fae80d0_0 .net/s "out", 31 0, L_000001443fb39b70;  alias, 1 drivers
v000001443fae8a30_0 .net "s", 0 0, L_000001443fb956b0;  alias, 1 drivers
L_000001443fb39b70 .functor MUXZ 32, L_000001443fb39030, L_000001443fb39490, L_000001443fb956b0, C4<>;
S_000001443fae97d0 .scope module, "npcreg" "register" 5 40, 6 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001443fae73b0_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fae8e90_0 .net/s "din", 31 0, L_000001443fb38450;  alias, 1 drivers
v000001443fae8170_0 .var/s "dout", 31 0;
v000001443fae8350_0 .net "ld", 0 0, L_000001443fb94a30;  alias, 1 drivers
v000001443fae8210_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
S_000001443fae9af0 .scope module, "pcreg" "register" 5 36, 6 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001443fae6ff0_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443fae83f0_0 .net/s "din", 31 0, L_000001443fb39b70;  alias, 1 drivers
v000001443fae8670_0 .var/s "dout", 31 0;
v000001443faec480_0 .net "ld", 0 0, L_000001443fb948f0;  alias, 1 drivers
v000001443faede20_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
S_000001443fae9c80 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_000001443fab5a80 .functor BUFZ 32, L_000001443fb39670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001443fab5d20 .functor BUFZ 32, L_000001443fb390d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001443faec660_0 .net *"_ivl_0", 31 0, L_000001443fb39670;  1 drivers
v000001443faeda60_0 .net *"_ivl_10", 6 0, L_000001443fb398f0;  1 drivers
L_000001443fb3a250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001443faecc00_0 .net *"_ivl_13", 1 0, L_000001443fb3a250;  1 drivers
v000001443faed560_0 .net *"_ivl_2", 6 0, L_000001443fb39850;  1 drivers
L_000001443fb3a208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001443faec520_0 .net *"_ivl_5", 1 0, L_000001443fb3a208;  1 drivers
v000001443faed1a0_0 .net *"_ivl_8", 31 0, L_000001443fb390d0;  1 drivers
v000001443faed7e0_0 .net "clk", 0 0, v000001443fb38270_0;  alias, 1 drivers
v000001443faed4c0_0 .net "dr", 4 0, L_000001443fb39cb0;  1 drivers
v000001443faec160_0 .var/i "k", 31 0;
v000001443faed740_0 .net/s "rData1", 31 0, L_000001443fab5a80;  alias, 1 drivers
v000001443faecd40_0 .net/s "rData2", 31 0, L_000001443fab5d20;  alias, 1 drivers
v000001443faedd80 .array/s "regfile", 31 0, 31 0;
v000001443faecca0_0 .net "reset", 0 0, v000001443fb38810_0;  alias, 1 drivers
v000001443faed880_0 .net "sr1", 4 0, L_000001443fb39a30;  1 drivers
v000001443faed920_0 .net "sr2", 4 0, L_000001443fb38090;  1 drivers
v000001443faed060_0 .net/s "wrData", 31 0, L_000001443fb94990;  alias, 1 drivers
v000001443faec980_0 .net "write", 0 0, L_000001443fb95ed0;  alias, 1 drivers
L_000001443fb39670 .array/port v000001443faedd80, L_000001443fb39850;
L_000001443fb39850 .concat [ 5 2 0 0], L_000001443fb39a30, L_000001443fb3a208;
L_000001443fb390d0 .array/port v000001443faedd80, L_000001443fb398f0;
L_000001443fb398f0 .concat [ 5 2 0 0], L_000001443fb38090, L_000001443fb3a250;
S_000001443fb349d0 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_000001443f9ed440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001443fabcd20 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001443faec200_0 .net/s "a", 31 0, v000001443fae7770_0;  alias, 1 drivers
v000001443faed9c0_0 .net/s "b", 31 0, v000001443fb33c80_0;  alias, 1 drivers
v000001443faed600_0 .net/s "out", 31 0, L_000001443fb94990;  alias, 1 drivers
v000001443faec840_0 .net "s", 0 0, L_000001443fb95d90;  alias, 1 drivers
L_000001443fb94990 .functor MUXZ 32, v000001443fae7770_0, v000001443fb33c80_0, L_000001443fb95d90, C4<>;
    .scope S_000001443fae9af0;
T_0 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443faede20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001443fae8670_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001443faec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001443fae83f0_0;
    %assign/vec4 v000001443fae8670_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001443fae94b0;
T_1 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443fae8cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001443fae8990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001443fae8b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001443fae8c10_0;
    %assign/vec4 v000001443fae8990_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001443fae97d0;
T_2 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443fae8210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001443fae8170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001443fae8350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001443fae8e90_0;
    %assign/vec4 v000001443fae8170_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001443fae9c80;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001443faedd80, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001443fae9c80;
T_4 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443faecca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001443faec160_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001443faec160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001443faec160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001443faedd80, 0, 4;
    %load/vec4 v000001443faec160_0;
    %addi 1, 0, 32;
    %store/vec4 v000001443faec160_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001443faec980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001443faed4c0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001443faed4c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001443faedd80, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001443faed060_0;
    %load/vec4 v000001443faed4c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001443faedd80, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001443fa35950;
T_5 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443fb33d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001443fb331e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001443fb33280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001443fb338c0_0;
    %assign/vec4 v000001443fb331e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001443fa83470;
T_6 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443fb32b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001443fb32ba0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001443fb33dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001443fb32100_0;
    %assign/vec4 v000001443fb32ba0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001443fae9190;
T_7 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443fae7630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001443fae8ad0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001443fae71d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001443fae79f0_0;
    %assign/vec4 v000001443fae8ad0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001443fa79e20;
T_8 ;
    %wait E_000001443fac03e0;
    %load/vec4 v000001443fb33e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001443fb33960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %add;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %sub;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %and;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %or;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %xor;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v000001443fb32a60_0;
    %inv;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001443fb32a60_0;
    %load/vec4 v000001443fb33500_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000001443fb327e0_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001443fa79fb0;
T_9 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443fb32060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001443fb33c80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001443fb33f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001443fb32e20_0;
    %assign/vec4 v000001443fb33c80_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001443fa3e130;
T_10 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443fae6980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001443fae6ca0_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001443fae6ca0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001443fae6ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001443fae6d40, 0, 4;
    %load/vec4 v000001443fae6ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001443fae6ca0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001443fae6b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001443fae5940_0;
    %load/vec4 v000001443fae6e80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001443fae6d40, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001443fae9e10;
T_11 ;
    %wait E_000001443fac0360;
    %load/vec4 v000001443fae7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001443fae7770_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001443fae8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001443fae7b30_0;
    %assign/vec4 v000001443fae7770_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001443fa4b0f0;
T_12 ;
    %wait E_000001443fabff60;
    %load/vec4 v000001443fb33820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001443fb32ec0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001443fb33780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001443fb33780_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v000001443fb33140_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001443fb32ec0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001443fb33780_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001443fb33780_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001443fb33780_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v000001443fb33140_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %load/vec4 v000001443fb33140_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %load/vec4 v000001443fb33140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %load/vec4 v000001443fb33140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %load/vec4 v000001443fb33140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001443fb33780_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v000001443fb33140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v000001443fb33140_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001443fb33780_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v000001443fb33140_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v000001443fb33140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001443fb32ec0_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001443fb33780_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001443fb32ec0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001443fb33780_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001443fac9e50;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001443fb38270_0;
    %inv;
    %store/vec4 v000001443fb38270_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001443fac9e50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001443fb38270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001443fb38810_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001443fb38810_0, 0, 1;
    %vpi_call 2 24 "$readmemh", "gcd_test.txt", v000001443fae7a90 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001443fac9e50;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001443fac9e50 {0 0 0};
    %vpi_call 2 43 "$monitor", $time, " register values : %d  %d  %d data_memory:  %d  %d  %d", &A<v000001443faedd80, 1>, &A<v000001443faedd80, 2>, &A<v000001443faedd80, 3>, &A<v000001443fae6d40, 0>, &A<v000001443fae6d40, 1>, &A<v000001443fae6d40, 2> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
