C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE CYFITTER_CFG
OBJECT MODULE PLACED IN .\DP8051_Keil_951\Debug\cyfitter_cfg.obj
COMPILER INVOKED BY: C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe 
                    -.\Generated_Source\PSoC3\cyfitter_cfg.c NOIV LARGE MODDP2 OMF2 VB(1) NOIP INCDIR(.,Generated_Source\PSoC3) FF(3) DB WL(2
                    -) PR(.\DP8051_Keil_951\Debug/cyfitter_cfg.lst) CD OT(2,SIZE) DF(CYAPP_ECC_OFFSET=1216) OJ(.\DP8051_Keil_951\Debug\cyfitt
                    -er_cfg.obj)

line level    source

   1          /*******************************************************************************
   2          * File Name: cyfitter_cfg.c
   3          * 
   4          * PSoC Creator  3.3 CP1
   5          *
   6          * Description:
   7          * This file contains device initialization code.
   8          * Except for the user defined sections in CyClockStartupError(), this file should not be modified.
   9          * This file is automatically generated by PSoC Creator.
  10          *
  11          ********************************************************************************
  12          * Copyright (c) 2007-2015 Cypress Semiconductor.  All rights reserved.
  13          * You may use this file only in accordance with the license, terms, conditions, 
  14          * disclaimers, and limitations in the end user license agreement accompanying 
  15          * the software package with which this file was provided.
  16          ********************************************************************************/
  17          
  18          #include <string.h>
  19          #include "cytypes.h"
  20          #include "cydevice_trm.h"
  21          #include "cyfitter.h"
  22          #include "CyLib.h"
  23          #include "cyfitter_cfg.h"
  24          
  25          #define CY_NEED_CYCLOCKSTARTUPERROR 1
  26          
  27          
  28          #if defined(__C51__) || defined(__CX51__)
  29                  #define CYPACKED
  30                  #define CYPACKED_ATTR
  31                  #define CYALIGNED
  32                  #define DMAINITSEC
  33              #define CY_CFG_UNUSED
  34                  #define CY_CFG_MEMORY_BARRIER() do { } while (0)
  35          
  36          
  37          
  38                  #define CYMEMZERO(a,c) cymemzero((a),(c))
  39                  #define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
  40                  #define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
  41          #else
                      #error Unsupported toolchain
              #endif
  44          
  45          
  46          
  47          /* Clock startup error codes                                                   */
  48          #define CYCLOCKSTART_NO_ERROR    0u
  49          #define CYCLOCKSTART_XTAL_ERROR  1u
  50          #define CYCLOCKSTART_32KHZ_ERROR 2u
  51          #define CYCLOCKSTART_PLL_ERROR   3u
  52          
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 2   

  53          #ifdef CY_NEED_CYCLOCKSTARTUPERROR
  54          /*******************************************************************************
  55          * Function Name: CyClockStartupError
  56          ********************************************************************************
  57          * Summary:
  58          *  If an error is encountered during clock configuration (crystal startup error,
  59          *  PLL lock error, etc.), the system will end up here.  Unless reimplemented by
  60          *  the customer, this function will stop in an infinite loop.
  61          *
  62          * Parameters:
  63          *   void
  64          *
  65          * Return:
  66          *   void
  67          *
  68          *******************************************************************************/
  69          CY_CFG_UNUSED
  70          static void CyClockStartupError(uint8 errorCode);
  71          CY_CFG_UNUSED
  72          static void CyClockStartupError(uint8 errorCode)
  73          {
  74   1          /* To remove the compiler warning if errorCode not used.                */
  75   1          errorCode = errorCode;
  76   1      
  77   1          /* `#START CyClockStartupError` */
  78   1      
  79   1          /* If we have a clock startup error (bad MHz crystal, PLL lock, etc.),  */
  80   1          /* we will end up here to allow the customer to implement something to  */
  81   1          /* deal with the clock condition.                                       */
  82   1      
  83   1          /* `#END` */
  84   1      
  85   1          /* If nothing else, stop here since the clocks have not started         */
  86   1          /* correctly.                                                           */
  87   1          while(1) {}
  88   1      }
  89          #endif
  90          
  91          /* IDMUX Address: CYREG_IDMUX_DRQ_CTL0 Size (bytes): 6 */
  92          #define BS_IDMUX_VAL ((const uint8 CYFAR *)(0x00080000u + CYAPP_ECC_OFFSET))
  93          
  94          /* IOPORT_0 Address: CYDEV_PRTDSI_PRT0_BASE Size (bytes): 7 */
  95          #define BS_IOPORT_0_VAL ((const uint8 CYFAR *)(0x00080008u + CYAPP_ECC_OFFSET))
  96          
  97          /* IOPORT_1 Address: CYDEV_PRTDSI_PRT1_BASE Size (bytes): 7 */
  98          #define BS_IOPORT_1_VAL ((const uint8 CYFAR *)(0x00080010u + CYAPP_ECC_OFFSET))
  99          
 100          /* IOPORT_2 Address: CYDEV_PRTDSI_PRT2_BASE Size (bytes): 7 */
 101          #define BS_IOPORT_2_VAL ((const uint8 CYFAR *)(0x00080018u + CYAPP_ECC_OFFSET))
 102          
 103          /* IOPORT_7 Address: CYDEV_PRTDSI_PRT12_BASE Size (bytes): 6 */
 104          #define BS_IOPORT_7_VAL ((const uint8 CYFAR *)(0x00080020u + CYAPP_ECC_OFFSET))
 105          
 106          /* IOPORT_8 Address: CYDEV_PRTDSI_PRT15_BASE Size (bytes): 7 */
 107          #define BS_IOPORT_8_VAL ((const uint8 CYFAR *)(0x00080028u + CYAPP_ECC_OFFSET))
 108          
 109          /* IDMUX_IRQ Address: CYREG_IDMUX_IRQ_CTL0 Size (bytes): 8 */
 110          #define BS_IDMUX_IRQ_VAL ((const uint8 CYFAR *)(0x00080030u + CYAPP_ECC_OFFSET))
 111          
 112          /* TMR0 Address: CYREG_TMR0_CFG0 Size (bytes): 12 */
 113          #define BS_TMR0_VAL ((const uint8 CYFAR *)(0x00080038u + CYAPP_ECC_OFFSET))
 114          
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 3   

 115          /* TMR1 Address: CYREG_TMR1_CFG0 Size (bytes): 12 */
 116          #define BS_TMR1_VAL ((const uint8 CYFAR *)(0x00080044u + CYAPP_ECC_OFFSET))
 117          
 118          /* UDB_1_5_0_CONFIG Address: CYDEV_UCFG_B0_P0_U0_BASE Size (bytes): 128 */
 119          #define BS_UDB_1_5_0_CONFIG_VAL ((const uint8 CYFAR *)(0x00080050u + CYAPP_ECC_OFFSET))
 120          
 121          /* UDB_1_5_1_CONFIG Address: CYDEV_UCFG_B0_P0_U1_BASE Size (bytes): 128 */
 122          #define BS_UDB_1_5_1_CONFIG_VAL ((const uint8 CYFAR *)(0x000800D0u + CYAPP_ECC_OFFSET))
 123          
 124          /* UDB_1_4_1_CONFIG Address: CYDEV_UCFG_B0_P1_U0_BASE Size (bytes): 128 */
 125          #define BS_UDB_1_4_1_CONFIG_VAL ((const uint8 CYFAR *)(0x00080150u + CYAPP_ECC_OFFSET))
 126          
 127          /* UDB_1_4_0_CONFIG Address: CYDEV_UCFG_B0_P1_U1_BASE Size (bytes): 128 */
 128          #define BS_UDB_1_4_0_CONFIG_VAL ((const uint8 CYFAR *)(0x000801D0u + CYAPP_ECC_OFFSET))
 129          
 130          /* UDB_1_3_0_CONFIG Address: CYDEV_UCFG_B0_P2_U0_BASE Size (bytes): 128 */
 131          #define BS_UDB_1_3_0_CONFIG_VAL ((const uint8 CYFAR *)(0x00080250u + CYAPP_ECC_OFFSET))
 132          
 133          /* UDB_1_3_1_CONFIG Address: CYDEV_UCFG_B0_P2_U1_BASE Size (bytes): 128 */
 134          #define BS_UDB_1_3_1_CONFIG_VAL ((const uint8 CYFAR *)(0x000802D0u + CYAPP_ECC_OFFSET))
 135          
 136          /* UDB_1_2_1_CONFIG Address: CYDEV_UCFG_B0_P3_U0_BASE Size (bytes): 128 */
 137          #define BS_UDB_1_2_1_CONFIG_VAL ((const uint8 CYFAR *)(0x00080350u + CYAPP_ECC_OFFSET))
 138          
 139          /* UDB_1_2_0_CONFIG Address: CYDEV_UCFG_B0_P3_U1_BASE Size (bytes): 128 */
 140          #define BS_UDB_1_2_0_CONFIG_VAL ((const uint8 CYFAR *)(0x000803D0u + CYAPP_ECC_OFFSET))
 141          
 142          /* UDB_0_2_1_CONFIG Address: CYDEV_UCFG_B0_P4_U0_BASE Size (bytes): 128 */
 143          #define BS_UDB_0_2_1_CONFIG_VAL ((const uint8 CYFAR *)(0x00080450u + CYAPP_ECC_OFFSET))
 144          
 145          /* UDB_0_2_0_CONFIG Address: CYDEV_UCFG_B0_P4_U1_BASE Size (bytes): 128 */
 146          #define BS_UDB_0_2_0_CONFIG_VAL ((const uint8 CYFAR *)(0x000804D0u + CYAPP_ECC_OFFSET))
 147          
 148          /* UDB_0_3_0_CONFIG Address: CYDEV_UCFG_B0_P5_U0_BASE Size (bytes): 128 */
 149          #define BS_UDB_0_3_0_CONFIG_VAL ((const uint8 CYFAR *)(0x00080550u + CYAPP_ECC_OFFSET))
 150          
 151          /* UDB_0_3_1_CONFIG Address: CYDEV_UCFG_B0_P5_U1_BASE Size (bytes): 128 */
 152          #define BS_UDB_0_3_1_CONFIG_VAL ((const uint8 CYFAR *)(0x000805D0u + CYAPP_ECC_OFFSET))
 153          
 154          /* UDB_0_4_1_CONFIG Address: CYDEV_UCFG_B0_P6_U0_BASE Size (bytes): 128 */
 155          #define BS_UDB_0_4_1_CONFIG_VAL ((const uint8 CYFAR *)(0x00080650u + CYAPP_ECC_OFFSET))
 156          
 157          /* UDB_0_4_0_CONFIG Address: CYDEV_UCFG_B0_P6_U1_BASE Size (bytes): 128 */
 158          #define BS_UDB_0_4_0_CONFIG_VAL ((const uint8 CYFAR *)(0x000806D0u + CYAPP_ECC_OFFSET))
 159          
 160          /* UDB_1_0_0_CONFIG Address: CYDEV_UCFG_B1_P2_U0_BASE Size (bytes): 128 */
 161          #define BS_UDB_1_0_0_CONFIG_VAL ((const uint8 CYFAR *)(0x00080750u + CYAPP_ECC_OFFSET))
 162          
 163          /* UDB_1_0_1_CONFIG Address: CYDEV_UCFG_B1_P2_U1_BASE Size (bytes): 128 */
 164          #define BS_UDB_1_0_1_CONFIG_VAL ((const uint8 CYFAR *)(0x000807D0u + CYAPP_ECC_OFFSET))
 165          
 166          /* UDB_1_1_1_CONFIG Address: CYDEV_UCFG_B1_P3_U0_BASE Size (bytes): 128 */
 167          #define BS_UDB_1_1_1_CONFIG_VAL ((const uint8 CYFAR *)(0x00080850u + CYAPP_ECC_OFFSET))
 168          
 169          /* UDB_1_1_0_CONFIG Address: CYDEV_UCFG_B1_P3_U1_BASE Size (bytes): 128 */
 170          #define BS_UDB_1_1_0_CONFIG_VAL ((const uint8 CYFAR *)(0x000808D0u + CYAPP_ECC_OFFSET))
 171          
 172          /* UDB_0_1_1_CONFIG Address: CYDEV_UCFG_B1_P4_U0_BASE Size (bytes): 128 */
 173          #define BS_UDB_0_1_1_CONFIG_VAL ((const uint8 CYFAR *)(0x00080950u + CYAPP_ECC_OFFSET))
 174          
 175          /* UDB_0_1_0_CONFIG Address: CYDEV_UCFG_B1_P4_U1_BASE Size (bytes): 128 */
 176          #define BS_UDB_0_1_0_CONFIG_VAL ((const uint8 CYFAR *)(0x000809D0u + CYAPP_ECC_OFFSET))
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 4   

 177          
 178          /* UDB_0_0_0_CONFIG Address: CYDEV_UCFG_B1_P5_U0_BASE Size (bytes): 128 */
 179          #define BS_UDB_0_0_0_CONFIG_VAL ((const uint8 CYFAR *)(0x00080A50u + CYAPP_ECC_OFFSET))
 180          
 181          /* UDB_0_0_1_CONFIG Address: CYDEV_UCFG_B1_P5_U1_BASE Size (bytes): 128 */
 182          #define BS_UDB_0_0_1_CONFIG_VAL ((const uint8 CYFAR *)(0x00080AD0u + CYAPP_ECC_OFFSET))
 183          
 184          /* UWRK_B0_WRK_STATCTL_BITS Address: CYDEV_UWRK_UWRK8_B0_BASE + 0x00000070u Size (bytes): 32 */
 185          #define BS_UWRK_B0_WRK_STATCTL_BITS_VAL ((const uint8 CYFAR *)(0x00080B50u + CYAPP_ECC_OFFSET))
 186          
 187          /* UWRK_B1_WRK_STATCTL_BITS Address: CYDEV_UWRK_UWRK8_B1_BASE + 0x00000070u Size (bytes): 32 */
 188          #define BS_UWRK_B1_WRK_STATCTL_BITS_VAL ((const uint8 CYFAR *)(0x00080B70u + CYAPP_ECC_OFFSET))
 189          
 190          /* UCFG_BCTL1 Address: CYREG_BCTL1_MDCLK_EN Size (bytes): 16 */
 191          #define BS_UCFG_BCTL1_VAL ((const uint8 CYFAR *)(0x00080B90u + CYAPP_ECC_OFFSET))
 192          
 193          /* UCFG_BCTL0 Address: CYREG_BCTL0_MDCLK_EN Size (bytes): 16 */
 194          #define BS_UCFG_BCTL0_VAL ((const uint8 CYFAR *)(0x00080BA0u + CYAPP_ECC_OFFSET))
 195          
 196          /* DSI0_0_HV_ROUTING Address: CYDEV_UCFG_DSI13_BASE + 0x00000080u Size (bytes): 128 */
 197          #define BS_DSI0_0_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00080BB0u + CYAPP_ECC_OFFSET))
 198          
 199          /* DSISWITCH_0_1 Address: CYDEV_UCFG_DSI12_BASE Size (bytes): 128 */
 200          #define BS_DSISWITCH_0_1_VAL ((const uint8 CYFAR *)(0x00080C30u + CYAPP_ECC_OFFSET))
 201          
 202          /* DSI0_1_HV_ROUTING Address: CYDEV_UCFG_DSI12_BASE + 0x00000080u Size (bytes): 128 */
 203          #define BS_DSI0_1_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00080CB0u + CYAPP_ECC_OFFSET))
 204          
 205          /* DSI0_2_HV_ROUTING Address: CYDEV_UCFG_DSI7_BASE + 0x00000080u Size (bytes): 128 */
 206          #define BS_DSI0_2_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00080D30u + CYAPP_ECC_OFFSET))
 207          
 208          /* DSISWITCH_0_3 Address: CYDEV_UCFG_DSI6_BASE Size (bytes): 128 */
 209          #define BS_DSISWITCH_0_3_VAL ((const uint8 CYFAR *)(0x00080DB0u + CYAPP_ECC_OFFSET))
 210          
 211          /* DSI0_3_HV_ROUTING Address: CYDEV_UCFG_DSI6_BASE + 0x00000080u Size (bytes): 128 */
 212          #define BS_DSI0_3_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00080E30u + CYAPP_ECC_OFFSET))
 213          
 214          /* DSISWITCH_0_4 Address: CYDEV_UCFG_DSI5_BASE Size (bytes): 128 */
 215          #define BS_DSISWITCH_0_4_VAL ((const uint8 CYFAR *)(0x00080EB0u + CYAPP_ECC_OFFSET))
 216          
 217          /* DSI0_4_HV_ROUTING Address: CYDEV_UCFG_DSI5_BASE + 0x00000080u Size (bytes): 128 */
 218          #define BS_DSI0_4_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00080F30u + CYAPP_ECC_OFFSET))
 219          
 220          /* DSISWITCH_0_5 Address: CYDEV_UCFG_DSI4_BASE Size (bytes): 128 */
 221          #define BS_DSISWITCH_0_5_VAL ((const uint8 CYFAR *)(0x00080FB0u + CYAPP_ECC_OFFSET))
 222          
 223          /* DSI0_5_HV_ROUTING Address: CYDEV_UCFG_DSI4_BASE + 0x00000080u Size (bytes): 128 */
 224          #define BS_DSI0_5_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081030u + CYAPP_ECC_OFFSET))
 225          
 226          /* UDBSWITCH_0_0 Address: CYDEV_UCFG_B1_P5_ROUTE_BASE Size (bytes): 128 */
 227          #define BS_UDBSWITCH_0_0_VAL ((const uint8 CYFAR *)(0x000810B0u + CYAPP_ECC_OFFSET))
 228          
 229          /* UDB_1_0_HV_ROUTING Address: CYDEV_UCFG_B1_P5_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 230          #define BS_UDB_1_0_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081130u + CYAPP_ECC_OFFSET))
 231          
 232          /* UDBSWITCH_1_0 Address: CYDEV_UCFG_B1_P2_ROUTE_BASE Size (bytes): 128 */
 233          #define BS_UDBSWITCH_1_0_VAL ((const uint8 CYFAR *)(0x000811B0u + CYAPP_ECC_OFFSET))
 234          
 235          /* UDB_2_0_HV_ROUTING Address: CYDEV_UCFG_B1_P2_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 236          #define BS_UDB_2_0_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081230u + CYAPP_ECC_OFFSET))
 237          
 238          /* UDBSWITCH_0_1 Address: CYDEV_UCFG_B1_P4_ROUTE_BASE Size (bytes): 128 */
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 5   

 239          #define BS_UDBSWITCH_0_1_VAL ((const uint8 CYFAR *)(0x000812B0u + CYAPP_ECC_OFFSET))
 240          
 241          /* UDB_1_1_HV_ROUTING Address: CYDEV_UCFG_B1_P4_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 242          #define BS_UDB_1_1_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081330u + CYAPP_ECC_OFFSET))
 243          
 244          /* UDBSWITCH_1_1 Address: CYDEV_UCFG_B1_P3_ROUTE_BASE Size (bytes): 128 */
 245          #define BS_UDBSWITCH_1_1_VAL ((const uint8 CYFAR *)(0x000813B0u + CYAPP_ECC_OFFSET))
 246          
 247          /* UDB_2_1_HV_ROUTING Address: CYDEV_UCFG_B1_P3_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 248          #define BS_UDB_2_1_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081430u + CYAPP_ECC_OFFSET))
 249          
 250          /* UDBSWITCH_0_2 Address: CYDEV_UCFG_B0_P4_ROUTE_BASE Size (bytes): 128 */
 251          #define BS_UDBSWITCH_0_2_VAL ((const uint8 CYFAR *)(0x000814B0u + CYAPP_ECC_OFFSET))
 252          
 253          /* UDB_1_2_HV_ROUTING Address: CYDEV_UCFG_B0_P4_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 254          #define BS_UDB_1_2_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081530u + CYAPP_ECC_OFFSET))
 255          
 256          /* UDBSWITCH_1_2 Address: CYDEV_UCFG_B0_P3_ROUTE_BASE Size (bytes): 128 */
 257          #define BS_UDBSWITCH_1_2_VAL ((const uint8 CYFAR *)(0x000815B0u + CYAPP_ECC_OFFSET))
 258          
 259          /* UDB_2_2_HV_ROUTING Address: CYDEV_UCFG_B0_P3_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 260          #define BS_UDB_2_2_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081630u + CYAPP_ECC_OFFSET))
 261          
 262          /* UDBSWITCH_0_3 Address: CYDEV_UCFG_B0_P5_ROUTE_BASE Size (bytes): 128 */
 263          #define BS_UDBSWITCH_0_3_VAL ((const uint8 CYFAR *)(0x000816B0u + CYAPP_ECC_OFFSET))
 264          
 265          /* UDB_1_3_HV_ROUTING Address: CYDEV_UCFG_B0_P5_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 266          #define BS_UDB_1_3_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081730u + CYAPP_ECC_OFFSET))
 267          
 268          /* UDBSWITCH_1_3 Address: CYDEV_UCFG_B0_P2_ROUTE_BASE Size (bytes): 128 */
 269          #define BS_UDBSWITCH_1_3_VAL ((const uint8 CYFAR *)(0x000817B0u + CYAPP_ECC_OFFSET))
 270          
 271          /* UDB_2_3_HV_ROUTING Address: CYDEV_UCFG_B0_P2_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 272          #define BS_UDB_2_3_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081830u + CYAPP_ECC_OFFSET))
 273          
 274          /* UDBSWITCH_0_4 Address: CYDEV_UCFG_B0_P6_ROUTE_BASE Size (bytes): 128 */
 275          #define BS_UDBSWITCH_0_4_VAL ((const uint8 CYFAR *)(0x000818B0u + CYAPP_ECC_OFFSET))
 276          
 277          /* UDB_1_4_HV_ROUTING Address: CYDEV_UCFG_B0_P6_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 278          #define BS_UDB_1_4_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081930u + CYAPP_ECC_OFFSET))
 279          
 280          /* UDBSWITCH_1_4 Address: CYDEV_UCFG_B0_P1_ROUTE_BASE Size (bytes): 128 */
 281          #define BS_UDBSWITCH_1_4_VAL ((const uint8 CYFAR *)(0x000819B0u + CYAPP_ECC_OFFSET))
 282          
 283          /* UDB_2_4_HV_ROUTING Address: CYDEV_UCFG_B0_P1_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 284          #define BS_UDB_2_4_HV_ROUTING_VAL ((const uint8 CYFAR *)(0x00081A30u + CYAPP_ECC_OFFSET))
 285          
 286          /* UDBSWITCH_1_5 Address: CYDEV_UCFG_B0_P0_ROUTE_BASE Size (bytes): 128 */
 287          #define BS_UDBSWITCH_1_5_VAL ((const uint8 CYFAR *)(0x00081AB0u + CYAPP_ECC_OFFSET))
 288          
 289          /* IOPINS0_0 Address: CYREG_PRT0_DM0 Size (bytes): 8 */
 290          #define BS_IOPINS0_0_VAL ((const uint8 CYFAR *)(0x00081B30u + CYAPP_ECC_OFFSET))
 291          
 292          /* CYDEV_CLKDIST_ACFG0_CFG0 Address: CYREG_CLKDIST_ACFG0_CFG0 Size (bytes): 4 */
 293          #define BS_CYDEV_CLKDIST_ACFG0_CFG0_VAL ((const uint8 CYFAR *)(0x00081B38u + CYAPP_ECC_OFFSET))
 294          
 295          
 296          /*******************************************************************************
 297          * Function Name: cfg_dma_init
 298          ********************************************************************************
 299          * Summary:
 300          *  This function is used to copy device configuration data from constant values
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 6   

 301          *  stored in memory into the proper chip configuration registers using DMA.  It
 302          *  pulls data out of the CFG_TD_LISTs to know exactly how/what to configure.
 303          *
 304          * Parameters:  
 305          *   void
 306          *
 307          * Return:
 308          *   void
 309          *
 310          *******************************************************************************/
 311          static void cfg_dma_init(void);
 312          static void cfg_dma_init(void)
 313          {
 314   1              /* TD structure for big-endian systems. Requires 2-byte endian swap */
 315   1              CYPACKED struct td_t {
 316   1                      uint16 size;
 317   1                      uint8 flags;
 318   1                      uint8 next_td_ptr;
 319   1                      uint16 src;
 320   1                      uint16 dest;
 321   1              } CYPACKED_ATTR;
 322   1      
 323   1              /* UDB_2_5_HV_ROUTING Address: CYDEV_UCFG_B0_P0_ROUTE_BASE + 0x00000080u Size (bytes): 128 */
 324   1              DMAINITSEC static const uint8 CYCODE BS_UDB_2_5_HV_ROUTING_VAL[] = {
 325   1                      0x00u, 0x00u, 0x02u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 326   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 327   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 328   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 329   1                      0x55u, 0x00u, 0xF2u, 0x00u, 0x22u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x20u, 0x00u, 0x70u, 0x00u, 0x00u,
             - 0x00u, 
 330   1                      0x81u, 0x00u, 0x3Cu, 0x00u, 0x00u, 0x00u, 0x18u, 0x00u, 0x08u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x42u,
             - 0x00u, 
 331   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 332   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 333   1      
 334   1              /* DSI3_0_HV_ROUTING Address: CYDEV_UCFG_DSI9_BASE + 0x00000080u Size (bytes): 128 */
 335   1              DMAINITSEC static const uint8 CYCODE BS_DSI3_0_HV_ROUTING_VAL[] = {
 336   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 337   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 338   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x80u, 0x00u,
             - 0x00u, 
 339   1                      0x00u, 0x01u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 340   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 341   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 342   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x40u,
             - 0x00u, 
 343   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 344   1      
 345   1              /* DSISWITCH_1_1 Address: CYDEV_UCFG_DSI8_BASE Size (bytes): 128 */
 346   1              DMAINITSEC static const uint8 CYCODE BS_DSISWITCH_1_1_VAL[] = {
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 7   

 347   1                      0x00u, 0x00u, 0x00u, 0x08u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 348   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 349   1                      0x00u, 0x01u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 350   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 351   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 352   1                      0x01u, 0x10u, 0x00u, 0x00u, 0x00u, 0x80u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 353   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 354   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 355   1      
 356   1              /* DSI3_1_HV_ROUTING Address: CYDEV_UCFG_DSI8_BASE + 0x00000080u Size (bytes): 128 */
 357   1              DMAINITSEC static const uint8 CYCODE BS_DSI3_1_HV_ROUTING_VAL[] = {
 358   1                      0x01u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x08u, 
 359   1                      0x00u, 0x20u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 360   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 361   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 362   1                      0x40u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x40u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 363   1                      0x00u, 0x00u, 0x00u, 0x00u, 0xE0u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 364   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x20u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 365   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 366   1      
 367   1              /* DSISWITCH_1_2 Address: CYDEV_UCFG_DSI3_BASE Size (bytes): 128 */
 368   1              DMAINITSEC static const uint8 CYCODE BS_DSISWITCH_1_2_VAL[] = {
 369   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 370   1                      0x00u, 0x10u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 371   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 372   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 373   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 374   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 375   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x08u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 376   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 377   1      
 378   1              /* DSI3_2_HV_ROUTING Address: CYDEV_UCFG_DSI3_BASE + 0x00000080u Size (bytes): 128 */
 379   1              DMAINITSEC static const uint8 CYCODE BS_DSI3_2_HV_ROUTING_VAL[] = {
 380   1                      0x80u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 381   1                      0x00u, 0x20u, 0x00u, 0x00u, 0x00u, 0x10u, 0x00u, 0x00u, 0x00u, 0x00u, 0x08u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 382   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x80u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x20u, 0x04u, 0x00u, 0x00u, 0x00u,
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 8   

             - 0x00u, 
 383   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 384   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x40u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 385   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x80u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 386   1                      0x00u, 0x00u, 0x20u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x80u, 0x00u, 0x00u, 0x00u, 0x80u,
             - 0x00u, 
 387   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 388   1      
 389   1              /* DSISWITCH_1_3 Address: CYDEV_UCFG_DSI2_BASE Size (bytes): 128 */
 390   1              DMAINITSEC static const uint8 CYCODE BS_DSISWITCH_1_3_VAL[] = {
 391   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 392   1                      0x10u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 393   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 394   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 395   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x10u, 0x00u,
             - 0x00u, 
 396   1                      0x00u, 0x00u, 0x20u, 0x00u, 0x00u, 0x00u, 0x00u, 0x10u, 0x00u, 0x04u, 0x00u, 0x00u, 0x01u, 0x00u, 0x00u,
             - 0x00u, 
 397   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 398   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 399   1      
 400   1              /* DSI3_3_HV_ROUTING Address: CYDEV_UCFG_DSI2_BASE + 0x00000080u Size (bytes): 128 */
 401   1              DMAINITSEC static const uint8 CYCODE BS_DSI3_3_HV_ROUTING_VAL[] = {
 402   1                      0x00u, 0x00u, 0x00u, 0x10u, 0x00u, 0x10u, 0x08u, 0x00u, 0x10u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 403   1                      0x01u, 0x00u, 0x00u, 0x00u, 0x00u, 0x10u, 0x00u, 0x00u, 0x00u, 0x04u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x04u, 
 404   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x80u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x01u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 405   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x01u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 406   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x10u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 407   1                      0x00u, 0x00u, 0x20u, 0x00u, 0x60u, 0x00u, 0xC0u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 408   1                      0x00u, 0x00u, 0x40u, 0x00u, 0x00u, 0x00u, 0xC0u, 0x00u, 0x20u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 409   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 410   1      
 411   1              /* DSISWITCH_1_4 Address: CYDEV_UCFG_DSI1_BASE Size (bytes): 128 */
 412   1              DMAINITSEC static const uint8 CYCODE BS_DSISWITCH_1_4_VAL[] = {
 413   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 414   1                      0x00u, 0x00u, 0x01u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 415   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 416   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 417   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 9   

 418   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x04u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 419   1                      0x00u, 0x00u, 0x04u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 420   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 421   1      
 422   1              /* DSI3_4_HV_ROUTING Address: CYDEV_UCFG_DSI1_BASE + 0x00000080u Size (bytes): 128 */
 423   1              DMAINITSEC static const uint8 CYCODE BS_DSI3_4_HV_ROUTING_VAL[] = {
 424   1                      0x00u, 0x04u, 0x00u, 0x00u, 0x00u, 0x10u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 425   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x04u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 426   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x80u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 427   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 428   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x40u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 429   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x40u, 0x00u, 0x40u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 430   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x10u, 0x00u, 0x80u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 431   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 432   1      
 433   1              /* DSISWITCH_1_5 Address: CYDEV_UCFG_DSI0_BASE Size (bytes): 128 */
 434   1              DMAINITSEC static const uint8 CYCODE BS_DSISWITCH_1_5_VAL[] = {
 435   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 436   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 437   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 438   1                      0x80u, 0x00u, 0x20u, 0x00u, 0x00u, 0x00u, 0x20u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 439   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 440   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 441   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 442   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u};
 443   1      
 444   1              /* DSI3_5_HV_ROUTING Address: CYDEV_UCFG_DSI0_BASE + 0x00000080u Size (bytes): 128 */
 445   1              DMAINITSEC static const uint8 CYCODE BS_DSI3_5_HV_ROUTING_VAL[] = {
 446   1                      0x00u, 0x00u, 0x04u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 447   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 448   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 449   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 450   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x30u, 0x00u, 0x00u,
             - 0x00u, 
 451   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 452   1                      0x00u, 0x00u, 0x80u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
             - 0x00u, 
 453   1                      0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u,
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 10  

             - 0x00u};
 454   1      
 455   1              /* PHUB_CH1_CFGMEM_CFG0/1 initialization data */
 456   1              DMAINITSEC static const uint8 CYCODE CH1_ADDR_DATA0[] = { 0x01u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u
             -, 0x00u };
 457   1      
 458   1              /* PHUB_CH2_CFGMEM_CFG0/1 initialization data */
 459   1              DMAINITSEC static const uint8 CYCODE CH2_ADDR_DATA0[] = { 0x01u, 0x00u, 0x00u, 0x00u, 0x00u, 0x00u, 0x01u
             -, 0x00u };
 460   1      
 461   1              /* PHUB_CH4_CFGMEM_CFG0/1 initialization data */
 462   1              DMAINITSEC static const uint8 CYCODE CH4_ADDR_DATA0[] = { 0x01u, 0x00u, 0x00u, 0x00u, 0x10u, 0x00u, 0x01u
             -, 0x00u };
 463   1      
 464   1              /* PHUB_CH5_CFGMEM_CFG0/1 initialization data */
 465   1              DMAINITSEC static const uint8 CYCODE CH5_ADDR_DATA0[] = { 0x01u, 0x00u, 0x00u, 0x00u, 0x08u, 0x00u, 0x00u
             -, 0x00u };
 466   1      
 467   1              /* PHUB_CH6_CFGMEM_CFG0/1 initialization data */
 468   1              DMAINITSEC static const uint8 CYCODE CH6_ADDR_DATA0[] = { 0x01u, 0x00u, 0x00u, 0x00u, 0x08u, 0x00u, 0x01u
             -, 0x00u };
 469   1      
 470   1              /* Initialization data for each DMA channel's TD registers */
 471   1              DMAINITSEC static const uint8 CYCODE DMA_TD_START_CMD[] = { 0x01u, 0x00u, 0x00u, 0x00u, 0x01u };
 472   1      
 473   1              CYALIGNED static uint32 CYXDATA DMA_ZERO_VAL;
 474   1      
 475   1              /* This table holds all of the initialization data necessary for the DMA
 476   1                 process to transfer data from the source location to the destination. */
 477   1              DMAINITSEC static const struct td_t CYCODE CFG_TD_LIST0[] = {
 478   1                      /* Size, Flags, Next, Source, Destination */
 479   1                      { 8u, 0x23u, 0x02u, (uint16)(uint32)(CH1_ADDR_DATA0), (uint16)(CYREG_PHUB_CFGMEM1_CFG0) },      /* TD 1 */
 480   1                      { 8u, 0x23u, 0x03u, (uint16)(uint32)(CH2_ADDR_DATA0), (uint16)(CYREG_PHUB_CFGMEM2_CFG0) },      /* TD 2 */
 481   1                      { 8u, 0x23u, 0x04u, (uint16)(uint32)(CH4_ADDR_DATA0), (uint16)(CYREG_PHUB_CFGMEM4_CFG0) },      /* TD 3 */
 482   1                      { 8u, 0x23u, 0x05u, (uint16)(uint32)(CH5_ADDR_DATA0), (uint16)(CYREG_PHUB_CFGMEM5_CFG0) },      /* TD 4 */
 483   1                      { 8u, 0x23u, 0x06u, (uint16)(uint32)(CH6_ADDR_DATA0), (uint16)(CYREG_PHUB_CFGMEM6_CFG0) },      /* TD 5 */
 484   1                      { 5u, 0x23u, 0x07u, (uint16)(uint32)(DMA_TD_START_CMD), (uint16)(CYREG_PHUB_CH1_BASIC_CFG) },   /* TD 6 */
 485   1                      { 5u, 0x23u, 0x08u, (uint16)(uint32)(DMA_TD_START_CMD), (uint16)(CYREG_PHUB_CH2_BASIC_CFG) },   /* TD 7 */
 486   1                      { 5u, 0x23u, 0x09u, (uint16)(uint32)(DMA_TD_START_CMD), (uint16)(CYREG_PHUB_CH4_BASIC_CFG) },   /* TD 8 */
 487   1                      { 5u, 0x23u, 0x0Au, (uint16)(uint32)(DMA_TD_START_CMD), (uint16)(CYREG_PHUB_CH5_BASIC_CFG) },   /* TD 9 */
 488   1                      { 5u, 0x23u, 0xFEu, (uint16)(uint32)(DMA_TD_START_CMD), (uint16)(CYREG_PHUB_CH6_BASIC_CFG) },   /* TD 10 *
             -/
 489   1                      { 64u, 0x22u, 0xFEu, (uint16)(uint32)(&DMA_ZERO_VAL), (uint16)(CYREG_PRT3_DR) },        /* TD 11 */
 490   1                      { 512u, 0x22u, 0x0Du, (uint16)(uint32)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_B0_P7_U0_BASE) },    /* TD 12 */
 491   1                      { 128u, 0x22u, 0x0Eu, (uint16)(uint32)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI7_BASE) },        /* TD 13 */
 492   1                      { 128u, 0x22u, 0x0Fu, (uint16)(uint32)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI9_BASE) },        /* TD 14 */
 493   1                      { 128u, 0x22u, 0xFEu, (uint16)(uint32)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI13_BASE) },       /* TD 15 */
 494   1                      { 128u, 0x23u, 0x11u, (uint16)(uint32)(BS_UDB_2_5_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P0_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 16 */
 495   1                      { 128u, 0x23u, 0x12u, (uint16)(uint32)(BS_DSI3_0_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI9_BASE + 0x0000
             -0080u) },        /* TD 17 */
 496   1                      { 128u, 0x23u, 0x13u, (uint16)(uint32)(BS_DSISWITCH_1_1_VAL), (uint16)(CYDEV_UCFG_DSI8_BASE) }, /* TD 18
             - */
 497   1                      { 128u, 0x23u, 0x14u, (uint16)(uint32)(BS_DSI3_1_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI8_BASE + 0x0000
             -0080u) },        /* TD 19 */
 498   1                      { 128u, 0x23u, 0x15u, (uint16)(uint32)(BS_DSISWITCH_1_2_VAL), (uint16)(CYDEV_UCFG_DSI3_BASE) }, /* TD 20
             - */
 499   1                      { 128u, 0x23u, 0x16u, (uint16)(uint32)(BS_DSI3_2_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI3_BASE + 0x0000
             -0080u) },        /* TD 21 */
 500   1                      { 128u, 0x23u, 0x17u, (uint16)(uint32)(BS_DSISWITCH_1_3_VAL), (uint16)(CYDEV_UCFG_DSI2_BASE) }, /* TD 22
             - */
 501   1                      { 128u, 0x23u, 0x18u, (uint16)(uint32)(BS_DSI3_3_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI2_BASE + 0x0000
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 11  

             -0080u) },        /* TD 23 */
 502   1                      { 128u, 0x23u, 0x19u, (uint16)(uint32)(BS_DSISWITCH_1_4_VAL), (uint16)(CYDEV_UCFG_DSI1_BASE) }, /* TD 24
             - */
 503   1                      { 128u, 0x23u, 0x1Au, (uint16)(uint32)(BS_DSI3_4_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI1_BASE + 0x0000
             -0080u) },        /* TD 25 */
 504   1                      { 128u, 0x23u, 0x1Bu, (uint16)(uint32)(BS_DSISWITCH_1_5_VAL), (uint16)(CYDEV_UCFG_DSI0_BASE) }, /* TD 26
             - */
 505   1                      { 128u, 0x23u, 0xFEu, (uint16)(uint32)(BS_DSI3_5_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI0_BASE + 0x0000
             -0080u) },        /* TD 27 */
 506   1                      { 7u, 0x23u, 0x1Du, (uint16)(uint32)(BS_IOPORT_0_VAL), (uint16)(CYDEV_PRTDSI_PRT0_BASE) },      /* TD 28 */
 507   1                      { 7u, 0x23u, 0x1Eu, (uint16)(uint32)(BS_IOPORT_1_VAL), (uint16)(CYDEV_PRTDSI_PRT1_BASE) },      /* TD 29 */
 508   1                      { 7u, 0x23u, 0x1Fu, (uint16)(uint32)(BS_IOPORT_2_VAL), (uint16)(CYDEV_PRTDSI_PRT2_BASE) },      /* TD 30 */
 509   1                      { 6u, 0x23u, 0x20u, (uint16)(uint32)(BS_IOPORT_7_VAL), (uint16)(CYDEV_PRTDSI_PRT12_BASE) },     /* TD 31 */
 510   1                      { 7u, 0x23u, 0x21u, (uint16)(uint32)(BS_IOPORT_8_VAL), (uint16)(CYDEV_PRTDSI_PRT15_BASE) },     /* TD 32 */
 511   1                      { 12u, 0x23u, 0x22u, (uint16)(uint32)(BS_TMR0_VAL), (uint16)(CYREG_TMR0_CFG0) },        /* TD 33 */
 512   1                      { 12u, 0x23u, 0x23u, (uint16)(uint32)(BS_TMR1_VAL), (uint16)(CYREG_TMR1_CFG0) },        /* TD 34 */
 513   1                      { 32u, 0x23u, 0x24u, (uint16)(uint32)(BS_UWRK_B0_WRK_STATCTL_BITS_VAL), (uint16)(CYDEV_UWRK_UWRK8_B0_BAS
             -E + 0x00000070u) },   /* TD 35 */
 514   1                      { 32u, 0x23u, 0xFEu, (uint16)(uint32)(BS_UWRK_B1_WRK_STATCTL_BITS_VAL), (uint16)(CYDEV_UWRK_UWRK8_B1_BAS
             -E + 0x00000070u) },   /* TD 36 */
 515   1                      { 8u, 0x23u, 0x26u, (uint16)(uint32)(BS_IDMUX_IRQ_VAL), (uint16)(CYREG_IDMUX_IRQ_CTL0) },       /* TD 37 */
 516   1                      { 128u, 0x23u, 0x27u, (uint16)(uint32)(BS_UDB_1_5_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P0_U0_BASE) },  /
             -* TD 38 */
 517   1                      { 128u, 0x23u, 0x28u, (uint16)(uint32)(BS_UDB_1_5_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P0_U1_BASE) },  /
             -* TD 39 */
 518   1                      { 128u, 0x23u, 0x29u, (uint16)(uint32)(BS_UDB_1_4_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P1_U0_BASE) },  /
             -* TD 40 */
 519   1                      { 128u, 0x23u, 0x2Au, (uint16)(uint32)(BS_UDB_1_4_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P1_U1_BASE) },  /
             -* TD 41 */
 520   1                      { 128u, 0x23u, 0x2Bu, (uint16)(uint32)(BS_UDB_1_3_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P2_U0_BASE) },  /
             -* TD 42 */
 521   1                      { 128u, 0x23u, 0x2Cu, (uint16)(uint32)(BS_UDB_1_3_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P2_U1_BASE) },  /
             -* TD 43 */
 522   1                      { 128u, 0x23u, 0x2Du, (uint16)(uint32)(BS_UDB_1_2_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P3_U0_BASE) },  /
             -* TD 44 */
 523   1                      { 128u, 0x23u, 0x2Eu, (uint16)(uint32)(BS_UDB_1_2_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P3_U1_BASE) },  /
             -* TD 45 */
 524   1                      { 128u, 0x23u, 0x2Fu, (uint16)(uint32)(BS_UDB_0_2_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P4_U0_BASE) },  /
             -* TD 46 */
 525   1                      { 128u, 0x23u, 0x30u, (uint16)(uint32)(BS_UDB_0_2_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P4_U1_BASE) },  /
             -* TD 47 */
 526   1                      { 128u, 0x23u, 0x31u, (uint16)(uint32)(BS_UDB_0_3_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P5_U0_BASE) },  /
             -* TD 48 */
 527   1                      { 128u, 0x23u, 0x32u, (uint16)(uint32)(BS_UDB_0_3_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P5_U1_BASE) },  /
             -* TD 49 */
 528   1                      { 128u, 0x23u, 0x33u, (uint16)(uint32)(BS_UDB_0_4_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P6_U0_BASE) },  /
             -* TD 50 */
 529   1                      { 128u, 0x23u, 0x34u, (uint16)(uint32)(BS_UDB_0_4_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P6_U1_BASE) },  /
             -* TD 51 */
 530   1                      { 128u, 0x23u, 0x35u, (uint16)(uint32)(BS_UDB_1_0_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P2_U0_BASE) },  /
             -* TD 52 */
 531   1                      { 128u, 0x23u, 0x36u, (uint16)(uint32)(BS_UDB_1_0_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P2_U1_BASE) },  /
             -* TD 53 */
 532   1                      { 128u, 0x23u, 0x37u, (uint16)(uint32)(BS_UDB_1_1_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P3_U0_BASE) },  /
             -* TD 54 */
 533   1                      { 128u, 0x23u, 0x38u, (uint16)(uint32)(BS_UDB_1_1_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P3_U1_BASE) },  /
             -* TD 55 */
 534   1                      { 128u, 0x23u, 0x39u, (uint16)(uint32)(BS_UDB_0_1_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P4_U0_BASE) },  /
             -* TD 56 */
 535   1                      { 128u, 0x23u, 0x3Au, (uint16)(uint32)(BS_UDB_0_1_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P4_U1_BASE) },  /
             -* TD 57 */
 536   1                      { 128u, 0x23u, 0x3Bu, (uint16)(uint32)(BS_UDB_0_0_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P5_U0_BASE) },  /
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 12  

             -* TD 58 */
 537   1                      { 128u, 0x23u, 0x3Cu, (uint16)(uint32)(BS_UDB_0_0_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P5_U1_BASE) },  /
             -* TD 59 */
 538   1                      { 16u, 0x23u, 0x3Du, (uint16)(uint32)(BS_UCFG_BCTL1_VAL), (uint16)(CYREG_BCTL1_MDCLK_EN) },     /* TD 60 */
 539   1                      { 16u, 0x23u, 0x3Eu, (uint16)(uint32)(BS_UCFG_BCTL0_VAL), (uint16)(CYREG_BCTL0_MDCLK_EN) },     /* TD 61 */
 540   1                      { 128u, 0x23u, 0x3Fu, (uint16)(uint32)(BS_DSI0_0_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI13_BASE + 0x000
             -00080u) },        /* TD 62 */
 541   1                      { 128u, 0x23u, 0x40u, (uint16)(uint32)(BS_DSISWITCH_0_1_VAL), (uint16)(CYDEV_UCFG_DSI12_BASE) },        /* TD 6
             -3 */
 542   1                      { 128u, 0x23u, 0x41u, (uint16)(uint32)(BS_DSI0_1_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI12_BASE + 0x000
             -00080u) },        /* TD 64 */
 543   1                      { 128u, 0x23u, 0x42u, (uint16)(uint32)(BS_DSI0_2_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI7_BASE + 0x0000
             -0080u) },        /* TD 65 */
 544   1                      { 128u, 0x23u, 0x43u, (uint16)(uint32)(BS_DSISWITCH_0_3_VAL), (uint16)(CYDEV_UCFG_DSI6_BASE) }, /* TD 66
             - */
 545   1                      { 128u, 0x23u, 0x44u, (uint16)(uint32)(BS_DSI0_3_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI6_BASE + 0x0000
             -0080u) },        /* TD 67 */
 546   1                      { 128u, 0x23u, 0x45u, (uint16)(uint32)(BS_DSISWITCH_0_4_VAL), (uint16)(CYDEV_UCFG_DSI5_BASE) }, /* TD 68
             - */
 547   1                      { 128u, 0x23u, 0x46u, (uint16)(uint32)(BS_DSI0_4_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI5_BASE + 0x0000
             -0080u) },        /* TD 69 */
 548   1                      { 128u, 0x23u, 0x47u, (uint16)(uint32)(BS_DSISWITCH_0_5_VAL), (uint16)(CYDEV_UCFG_DSI4_BASE) }, /* TD 70
             - */
 549   1                      { 128u, 0x23u, 0x48u, (uint16)(uint32)(BS_DSI0_5_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI4_BASE + 0x0000
             -0080u) },        /* TD 71 */
 550   1                      { 128u, 0x23u, 0x49u, (uint16)(uint32)(BS_UDBSWITCH_0_0_VAL), (uint16)(CYDEV_UCFG_B1_P5_ROUTE_BASE) },  /
             -* TD 72 */
 551   1                      { 128u, 0x23u, 0x4Au, (uint16)(uint32)(BS_UDB_1_0_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B1_P5_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 73 */
 552   1                      { 128u, 0x23u, 0x4Bu, (uint16)(uint32)(BS_UDBSWITCH_1_0_VAL), (uint16)(CYDEV_UCFG_B1_P2_ROUTE_BASE) },  /
             -* TD 74 */
 553   1                      { 128u, 0x23u, 0x4Cu, (uint16)(uint32)(BS_UDB_2_0_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B1_P2_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 75 */
 554   1                      { 128u, 0x23u, 0x4Du, (uint16)(uint32)(BS_UDBSWITCH_0_1_VAL), (uint16)(CYDEV_UCFG_B1_P4_ROUTE_BASE) },  /
             -* TD 76 */
 555   1                      { 128u, 0x23u, 0x4Eu, (uint16)(uint32)(BS_UDB_1_1_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B1_P4_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 77 */
 556   1                      { 128u, 0x23u, 0x4Fu, (uint16)(uint32)(BS_UDBSWITCH_1_1_VAL), (uint16)(CYDEV_UCFG_B1_P3_ROUTE_BASE) },  /
             -* TD 78 */
 557   1                      { 128u, 0x23u, 0x50u, (uint16)(uint32)(BS_UDB_2_1_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B1_P3_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 79 */
 558   1                      { 128u, 0x23u, 0x51u, (uint16)(uint32)(BS_UDBSWITCH_0_2_VAL), (uint16)(CYDEV_UCFG_B0_P4_ROUTE_BASE) },  /
             -* TD 80 */
 559   1                      { 128u, 0x23u, 0x52u, (uint16)(uint32)(BS_UDB_1_2_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P4_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 81 */
 560   1                      { 128u, 0x23u, 0x53u, (uint16)(uint32)(BS_UDBSWITCH_1_2_VAL), (uint16)(CYDEV_UCFG_B0_P3_ROUTE_BASE) },  /
             -* TD 82 */
 561   1                      { 128u, 0x23u, 0x54u, (uint16)(uint32)(BS_UDB_2_2_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P3_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 83 */
 562   1                      { 128u, 0x23u, 0x55u, (uint16)(uint32)(BS_UDBSWITCH_0_3_VAL), (uint16)(CYDEV_UCFG_B0_P5_ROUTE_BASE) },  /
             -* TD 84 */
 563   1                      { 128u, 0x23u, 0x56u, (uint16)(uint32)(BS_UDB_1_3_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P5_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 85 */
 564   1                      { 128u, 0x23u, 0x57u, (uint16)(uint32)(BS_UDBSWITCH_1_3_VAL), (uint16)(CYDEV_UCFG_B0_P2_ROUTE_BASE) },  /
             -* TD 86 */
 565   1                      { 128u, 0x23u, 0x58u, (uint16)(uint32)(BS_UDB_2_3_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P2_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 87 */
 566   1                      { 128u, 0x23u, 0x59u, (uint16)(uint32)(BS_UDBSWITCH_0_4_VAL), (uint16)(CYDEV_UCFG_B0_P6_ROUTE_BASE) },  /
             -* TD 88 */
 567   1                      { 128u, 0x23u, 0x5Au, (uint16)(uint32)(BS_UDB_1_4_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P6_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 89 */
 568   1                      { 128u, 0x23u, 0x5Bu, (uint16)(uint32)(BS_UDBSWITCH_1_4_VAL), (uint16)(CYDEV_UCFG_B0_P1_ROUTE_BASE) },  /
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 13  

             -* TD 90 */
 569   1                      { 128u, 0x23u, 0x5Cu, (uint16)(uint32)(BS_UDB_2_4_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P1_ROUTE_BASE 
             -+ 0x00000080u) },     /* TD 91 */
 570   1                      { 128u, 0x23u, 0xFEu, (uint16)(uint32)(BS_UDBSWITCH_1_5_VAL), (uint16)(CYDEV_UCFG_B0_P0_ROUTE_BASE) },  /
             -* TD 92 */
 571   1              };
 572   1      
 573   1              DMA_ZERO_VAL = 0u;
 574   1              CY_SET_REG8((void CYXDATA *)CYREG_PHUB_CFGMEM0_CFG0, 0x10u);    /* set burstcnt */
 575   1              CY_SET_REG8((void CYXDATA *)CYREG_PHUB_CH0_BASIC_CFG, 0x01u);   /* enable ch0 */
 576   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_CH0_BASIC_STATUS+1u), 0x00u);   /* set first TD to 0 */
 577   1              CY_SET_REG16((void CYXDATA *)CYREG_PHUB_TDMEM0_ORIG_TD0, 92u*8u);       /* transfer size */
 578   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_TDMEM0_ORIG_TD0+2u), 0x01u);    /* set next TD to 1 */
 579   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_TDMEM0_ORIG_TD0+3u), 0xA3u);    /* set TD flags */
 580   1              CY_SET_REG16((void CYXDATA *)CYREG_PHUB_TDMEM0_ORIG_TD1, (uint16)((uint32)CFG_TD_LIST0 & 0x0000FFFFu)); /
             -* set td0's src addr */
 581   1              CY_SET_REG16((void CYXDATA *)(CYREG_PHUB_TDMEM0_ORIG_TD1+2u), CYDEV_PHUB_TDMEM1_BASE);  /* set td0's dst a
             -ddr */
 582   1              CY_SET_REG16((void CYXDATA *)CYREG_PHUB_CFGMEM0_CFG1, (uint16)(CYDEV_FLS_BASE >> 16));  /* set ch0's src h
             -igh addr */
 583   1              CY_SET_REG16((void CYXDATA *)(CYREG_PHUB_CFGMEM0_CFG1+2u), (uint16)(CYDEV_PHUB_TDMEM1_BASE >> 16));     /* se
             -t ch0's dst high addr */
 584   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_CH1_BASIC_STATUS+1u), 0x0Bu);   /* ch1 first TD: 11 */
 585   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_CH2_BASIC_STATUS+1u), 0x0Cu);   /* ch2 first TD: 12 */
 586   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_CH4_BASIC_STATUS+1u), 0x10u);   /* ch4 first TD: 16 */
 587   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_CH5_BASIC_STATUS+1u), 0x1Cu);   /* ch5 first TD: 28 */
 588   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_CH6_BASIC_STATUS+1u), 0x25u);   /* ch6 first TD: 37 */
 589   1      
 590   1              CY_CFG_MEMORY_BARRIER();
 591   1              CY_SET_REG8((void CYXDATA *)CYREG_PHUB_CH0_ACTION, 0x01u); /* cpu_req */
 592   1              CY_CFG_MEMORY_BARRIER();
 593   1      
 594   1              /* Wait for all DMA transfers to complete */
 595   1              while(0u != (CY_GET_REG8((void CYXDATA *)CYREG_PHUB_CH0_BASIC_STATUS) & 0x01u)){}
 596   1              while(0u != (CY_GET_REG8((void CYXDATA *)CYREG_PHUB_CH1_BASIC_STATUS) & 0x01u)){}
 597   1              while(0u != (CY_GET_REG8((void CYXDATA *)CYREG_PHUB_CH2_BASIC_STATUS) & 0x01u)){}
 598   1              while(0u != (CY_GET_REG8((void CYXDATA *)CYREG_PHUB_CH4_BASIC_STATUS) & 0x01u)){}
 599   1              while(0u != (CY_GET_REG8((void CYXDATA *)CYREG_PHUB_CH5_BASIC_STATUS) & 0x01u)){}
 600   1              while(0u != (CY_GET_REG8((void CYXDATA *)CYREG_PHUB_CH6_BASIC_STATUS) & 0x01u)){}
 601   1      
 602   1      
 603   1              CYCONFIGCPY((void CYFAR *)(CYREG_IDMUX_DRQ_CTL0), (const void CYFAR *)(BS_IDMUX_VAL), 6u);
 604   1      
 605   1      }
 606          /*******************************************************************************
 607          * Function Name: ClockSetup
 608          ********************************************************************************
 609          *
 610          * Summary:
 611          *  Performs the initialization of all of the clocks in the device based on the
 612          *  settings in the Clock tab of the DWR.  This includes enabling the requested
 613          *  clocks and setting the necessary dividers to produce the desired frequency. 
 614          *
 615          * Parameters:
 616          *  void
 617          *
 618          * Return:
 619          *  void
 620          *
 621          *******************************************************************************/
 622          static void ClockSetup(void);
 623          static void ClockSetup(void)
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 14  

 624          {
 625   1              uint32 timeout;
 626   1              uint8 pllLock;
 627   1      
 628   1      
 629   1              /* Configure Digital Clocks based on settings from Clock DWR */
 630   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0x0002u);
 631   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG0_CFG0 + 0x2u), 0x18u);
 632   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG1_CFG0), 0x0000u);
 633   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG1_CFG0 + 0x2u), 0x50u);
 634   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG2_CFG0), 0x0FFFu);
 635   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG2_CFG0 + 0x2u), 0x1Bu);
 636   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG3_CFG0), 0x000Bu);
 637   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG3_CFG0 + 0x2u), 0x19u);
 638   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG4_CFG0), 0x002Fu);
 639   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG4_CFG0 + 0x2u), 0x18u);
 640   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG5_CFG0), 0x00EFu);
 641   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG5_CFG0 + 0x2u), 0x18u);
 642   1      
 643   1              /* Configure Analog Clocks based on settings from Clock DWR */
 644   1              CYCONFIGCPY((void CYFAR *)(CYREG_CLKDIST_ACFG0_CFG0), (const void CYFAR *)(BS_CYDEV_CLKDIST_ACFG0_CFG0_VA
             -L), 4u);
 645   1      
 646   1              /* Configure ILO based on settings from Clock DWR */
 647   1              CY_SET_REG8((void CYXDATA *)(CYREG_SLOWCLK_ILO_CR0), 0x06u);
 648   1      
 649   1              /* Configure IMO based on settings from Clock DWR */
 650   1              CY_SET_REG8((void CYXDATA *)(CYREG_FASTCLK_IMO_CR), 0x52u);
 651   1              CY_SET_REG8((void CYXDATA *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8((void CYFAR *)CYREG_FLSHID_CUST_TABLES_IMO
             -_USB)));
 652   1      
 653   1              /* Configure PLL based on settings from Clock DWR */
 654   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0710u);
 655   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1251u);
 656   1              /* Wait up to 250us for the PLL to lock */
 657   1              pllLock = 0u;
 658   1              for (timeout = 250u / 10u; (timeout > 0u) && (pllLock != 0x03u); timeout--)
 659   1              { 
 660   2                      pllLock = 0x03u & ((uint8)((uint8)pllLock << 1) | ((CY_GET_REG8((void CYXDATA *)CYREG_FASTCLK_PLL_SR) & 
             -0x01u) >> 0));
 661   2                      CyDelayCycles(10u * 48u); /* Delay 10us based on 48MHz clock */
 662   2              }
 663   1              /* If we ran out of time the PLL didn't lock so go to the error function */
 664   1              if (timeout == 0u)
 665   1              {
 666   2                      CyClockStartupError(CYCLOCKSTART_PLL_ERROR);
 667   2              }
 668   1      
 669   1              /* Configure Bus/Master Clock based on settings from Clock DWR */
 670   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0100u);
 671   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x07u);
 672   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG0), 0x00u);
 673   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG2), 0x48u);
 674   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00u);
 675   1      
 676   1              /* Configure USB Clock based on settings from Clock DWR */
 677   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_UCFG), 0x00u);
 678   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_LD), 0x02u);
 679   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DLY1), 0x04u);
 680   1      
 681   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG2), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG2) | 0x3Fu
             -)));
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 15  

 682   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG1), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG1) | 0x01u
             -)));
 683   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG0), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x80u
             -)));
 684   1      }
 685          
 686          
 687          /* Analog API Functions */
 688          
 689          
 690          /*******************************************************************************
 691          * Function Name: AnalogSetDefault
 692          ********************************************************************************
 693          *
 694          * Summary:
 695          *  Sets up the analog portions of the chip to default values based on chip
 696          *  configuration options from the project.
 697          *
 698          * Parameters:
 699          *  void
 700          *
 701          * Return:
 702          *  void
 703          *
 704          *******************************************************************************/
 705          static void AnalogSetDefault(void);
 706          static void AnalogSetDefault(void)
 707          {
 708   1              uint8 bg_xover_inl_trim = CY_GET_XTND_REG8((void CYFAR *)(CYREG_FLSHID_MFG_CFG_BG_XOVER_INL_TRIM + 1u));
 709   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT0), (bg_xover_inl_trim & 0x07u));
 710   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT1), ((bg_xover_inl_trim >> 4) & 0x0Fu));
 711   1              CY_SET_REG8((void CYXDATA *)CYREG_PRT0_AG, 0x60u);
 712   1              CY_SET_REG8((void CYXDATA *)CYREG_PRT1_AG, 0x80u);
 713   1              CY_SET_REG8((void CYXDATA *)CYREG_PRT15_AG, 0x01u);
 714   1              CY_SET_REG8((void CYXDATA *)CYREG_DSM0_SW0, 0x78u);
 715   1              CY_SET_REG8((void CYXDATA *)CYREG_BUS_SW0, 0x18u);
 716   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, 0x44u);
 717   1      }
 718          
 719          
 720          /*******************************************************************************
 721          * Function Name: SetAnalogRoutingPumps
 722          ********************************************************************************
 723          *
 724          * Summary:
 725          * Enables or disables the analog pumps feeding analog routing switches.
 726          * Intended to be called at startup, based on the Vdda system configuration;
 727          * may be called during operation when the user informs us that the Vdda voltage
 728          * crossed the pump threshold.
 729          *
 730          * Parameters:
 731          *  enabled - 1 to enable the pumps, 0 to disable the pumps
 732          *
 733          * Return:
 734          *  void
 735          *
 736          *******************************************************************************/
 737          void SetAnalogRoutingPumps(uint8 enabled)
 738          {
 739   1              uint8 regValue = CY_GET_REG8((void CYXDATA *)CYREG_PUMP_CR0);
 740   1              if (enabled != 0u)
 741   1              {
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 16  

 742   2                      regValue |= 0x22u;
 743   2              }
 744   1              else
 745   1              {
 746   2                      regValue &= (uint8)~0x22u;
 747   2              }
 748   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, regValue);
 749   1      }
 750          
 751          #define CY_AMUX_UNUSED CYREG_BOOST_SR
 752          /* This is an implementation detail of the AMux. Code that depends on it may be
 753             incompatible with other versions of PSoC Creator. */
 754          uint8 CYXDATA * const CYCODE ADC_AMux__addrTable[2] = {
 755                  (uint8 CYXDATA *)CYREG_DSM0_SW3, 
 756                  (uint8 CYXDATA *)CY_AMUX_UNUSED, 
 757          };
 758          
 759          /* This is an implementation detail of the AMux. Code that depends on it may be
 760             incompatible with other versions of PSoC Creator. */
 761          const uint8 CYCODE ADC_AMux__maskTable[2] = {
 762                  0x40u, 
 763                  0x00u, 
 764          };
 765          
 766          /*******************************************************************************
 767          * Function Name: ADC_AMux_Set
 768          ********************************************************************************
 769          * Summary:
 770          *  This function is used to set a particular channel as active on the AMux.
 771          *
 772          * Parameters:  
 773          *   channel - The mux channel input to set as active
 774          *
 775          * Return:
 776          *   void
 777          *
 778          *******************************************************************************/
 779          void ADC_AMux_Set(uint8 channel)
 780          {
 781   1              if (channel < 2)
 782   1              {
 783   2                      *ADC_AMux__addrTable[channel] |= ADC_AMux__maskTable[channel];
 784   2              }
 785   1      }
 786          
 787          /*******************************************************************************
 788          * Function Name: ADC_AMux_Unset
 789          ********************************************************************************
 790          * Summary:
 791          *  This function is used to clear a particular channel from being active on the
 792          *  AMux.
 793          *
 794          * Parameters:  
 795          *   channel - The mux channel input to mark inactive
 796          *
 797          * Return:
 798          *   void
 799          *
 800          *******************************************************************************/
 801          void ADC_AMux_Unset(uint8 channel)
 802          {
 803   1              if (channel < 2)
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 17  

 804   1              {
 805   2                      *ADC_AMux__addrTable[channel] &= (uint8)~ADC_AMux__maskTable[channel];
 806   2              }
 807   1      }
 808          
 809          
 810          
 811          /*******************************************************************************
 812          * Function Name: cyfitter_cfg
 813          ********************************************************************************
 814          * Summary:
 815          *  This function is called by the start-up code for the selected device. It
 816          *  performs all of the necessary device configuration based on the design
 817          *  settings.  This includes settings from the Design Wide Resources (DWR) such
 818          *  as Clocks and Pins as well as any component configuration that is necessary.
 819          *
 820          * Parameters:  
 821          *   void
 822          *
 823          * Return:
 824          *   void
 825          *
 826          *******************************************************************************/
 827          
 828          void cyfitter_cfg(void)
 829          {
 830   1              /* IOPINS0_7 Address: CYREG_PRT12_DM0 Size (bytes): 8 */
 831   1              DMAINITSEC static const uint8 CYCODE BS_IOPINS0_7_VAL[] = {
 832   1                      0x00u, 0x0Cu, 0x0Cu, 0x00u, 0x0Cu, 0x00u, 0x00u, 0x00u};
 833   1      
 834   1              /* IOPINS0_8 Address: CYREG_PRT15_DR Size (bytes): 10 */
 835   1              DMAINITSEC static const uint8 CYCODE BS_IOPINS0_8_VAL[] = {
 836   1                      0x06u, 0x00u, 0x00u, 0x0Eu, 0x08u, 0x00u, 0x0Au, 0x01u, 0x01u, 0x00u};
 837   1      
 838   1              /* IOPINS0_1 Address: CYREG_PRT1_DR Size (bytes): 10 */
 839   1              DMAINITSEC static const uint8 CYCODE BS_IOPINS0_1_VAL[] = {
 840   1                      0x00u, 0x00u, 0x00u, 0x7Fu, 0x7Bu, 0x00u, 0x7Bu, 0x80u, 0x80u, 0x00u};
 841   1      
 842   1              /* IOPINS0_2 Address: CYREG_PRT2_DM0 Size (bytes): 8 */
 843   1              DMAINITSEC static const uint8 CYCODE BS_IOPINS0_2_VAL[] = {
 844   1                      0x30u, 0xD8u, 0xC8u, 0x00u, 0xD8u, 0x00u, 0x00u, 0x00u};
 845   1      
 846   1              /* PHUB_CFGMEM10 Address: CYREG_PHUB_CFGMEM10_CFG0 Size (bytes): 4 */
 847   1              DMAINITSEC static const uint8 CYCODE BS_PHUB_CFGMEM10_VAL[] = {
 848   1                      0x00u, 0x0Au, 0x00u, 0x00u};
 849   1      
 850   1              /* Enable/Disable Debug functionality based on settings from System DWR */
 851   1              CY_SET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG, (CY_GET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG) | 
             -0x01u));
 852   1      
 853   1              {
 854   2                      cfg_dma_init();
 855   2      
 856   2                      /* Perform normal device configuration. Order is not critical for these items. */
 857   2                      CY_SET_REG8((void CYXDATA *)(CYREG_DSM0_CR3), 0x0Au);
 858   2                      CYCONFIGCPYCODE((void CYFAR *)(CYREG_PHUB_CFGMEM10_CFG0), (const void CYCODE *)(BS_PHUB_CFGMEM10_VAL), 4
             -u);
 859   2      
 860   2                      /* Enable digital routing */
 861   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL
             -) | 0x02u);
 862   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 18  

             -) | 0x02u);
 863   2      
 864   2                      /* Enable UDB array */
 865   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x40u);
 866   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2, CY_GET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2) | 0x10u)
             -;
 867   2              }
 868   1      
 869   1      
 870   1              /* Perform second pass device configuration. These items must be configured in specific order after the r
             -egular configuration is done. */
 871   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT0_DM0), (const void CYFAR *)(BS_IOPINS0_0_VAL), 8u);
 872   1              CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT12_DM0), (const void CYCODE *)(BS_IOPINS0_7_VAL), 8u);
 873   1              CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT15_DR), (const void CYCODE *)(BS_IOPINS0_8_VAL), 10u);
 874   1              CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT1_DR), (const void CYCODE *)(BS_IOPINS0_1_VAL), 10u);
 875   1              CYCONFIGCPYCODE((void CYFAR *)(CYREG_PRT2_DM0), (const void CYCODE *)(BS_IOPINS0_2_VAL), 8u);
 876   1              CY_SET_XTND_REG8((void CYFAR *)(CYREG_B1_P3_U1_CFG27), 0xC4u);
 877   1              CY_SET_REG8((void CYXDATA *)(CYREG_INTC_CSR_EN), 0x01u);
 878   1              /* Switch Boost to the precision bandgap reference from its internal reference */
 879   1              CY_SET_REG8((void CYXDATA *)CYREG_BOOST_CR2, (CY_GET_REG8((void CYXDATA *)CYREG_BOOST_CR2) | 0x08u));
 880   1              if (CYDEV_CHIP_REV_ACTUAL < 5u)
 881   1              {
 882   2                      CY_SET_REG8((void CYXDATA *)CYREG_PWRSYS_WAKE_TR2, 0x3Au);
 883   2              }
 884   1      
 885   1      
 886   1              /* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
 887   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xF1u : 0xC0u));
 888   1              /* Setup clocks based on selections from Clock DWR */
 889   1              ClockSetup();
 890   1      
 891   1              /* Perform basic analog initialization to defaults */
 892   1              AnalogSetDefault();
 893   1      
 894   1              /* Configure alternate active mode */
 895   1              CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (const void CYFAR *)CYDEV_PM_ACT_BASE, 14u);
 896   1              CY_SET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0) & (uint8)
             -~0x02u);        /* Disable CPU */
 897   1      }
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 19  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _CyClockStartupError (BEGIN)
                                           ; SOURCE LINE # 72
0000 900000      R     MOV     DPTR,#errorCode
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 73
                                           ; SOURCE LINE # 75
0005 900000      R     MOV     DPTR,#errorCode
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#errorCode
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
000F         ?C0001:
                                           ; SOURCE LINE # 87
000F 80FE              SJMP    ?C0001
0011 22                RET     
             ; FUNCTION _CyClockStartupError (END)

             ; FUNCTION cfg_dma_init (BEGIN)
                                           ; SOURCE LINE # 312
                                           ; SOURCE LINE # 313
                                           ; SOURCE LINE # 573
0000 7F00              MOV     R7,#00H
0002 7E00              MOV     R6,#00H
0004 7D00              MOV     R5,#00H
0006 7C00              MOV     R4,#00H
0008 900000      R     MOV     DPTR,#DMA_ZERO_VAL
000B 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 574
000E 907600            MOV     DPTR,#07600H
0011 7410              MOV     A,#010H
0013 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 575
0014 907010            MOV     DPTR,#07010H
0017 7401              MOV     A,#01H
0019 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 576
001A 907019            MOV     DPTR,#07019H
001D E4                CLR     A
001E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 577
001F 7B02              MOV     R3,#02H
0021 7A78              MOV     R2,#078H
0023 7900              MOV     R1,#00H
0025 7DE0              MOV     R5,#0E0H
0027 7C02              MOV     R4,#02H
0029 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 578
002C 907802            MOV     DPTR,#07802H
002F 7401              MOV     A,#01H
0031 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 579
0032 907803            MOV     DPTR,#07803H
0035 74A3              MOV     A,#0A3H
0037 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 580
0038 7B02              MOV     R3,#02H
003A 7A78              MOV     R2,#078H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 20  

003C 7904              MOV     R1,#04H
003E C003              PUSH    AR3
0040 C002              PUSH    AR2
0042 C001              PUSH    AR1
0044 7BFF              MOV     R3,#0FFH
0046 7A00        R     MOV     R2,#HIGH CFG_TD_LIST0
0048 7900        R     MOV     R1,#LOW CFG_TD_LIST0
004A AF01              MOV     R7,AR1
004C AE02              MOV     R6,AR2
004E AD03              MOV     R5,AR3
0050 7C00              MOV     R4,#00H
0052 EF                MOV     A,R7
0053 54FF              ANL     A,#0FFH
0055 FF                MOV     R7,A
0056 EE                MOV     A,R6
0057 54FF              ANL     A,#0FFH
0059 FE                MOV     R6,A
005A ED                MOV     A,R5
005B 5400              ANL     A,#00H
005D FD                MOV     R5,A
005E EC                MOV     A,R4
005F 5400              ANL     A,#00H
0061 FC                MOV     R4,A
0062 AD07              MOV     R5,AR7
0064 AC06              MOV     R4,AR6
0066 D001              POP     AR1
0068 D002              POP     AR2
006A D003              POP     AR3
006C 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 581
006F 7B02              MOV     R3,#02H
0071 7A78              MOV     R2,#078H
0073 7906              MOV     R1,#06H
0075 7D08              MOV     R5,#08H
0077 7C78              MOV     R4,#078H
0079 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 582
007C 7B02              MOV     R3,#02H
007E 7A76              MOV     R2,#076H
0080 7904              MOV     R1,#04H
0082 7D10              MOV     R5,#010H
0084 7C00              MOV     R4,#00H
0086 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 583
0089 7B02              MOV     R3,#02H
008B 7A76              MOV     R2,#076H
008D 7906              MOV     R1,#06H
008F 7D00              MOV     R5,#00H
0091 7C00              MOV     R4,#00H
0093 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 584
0096 907029            MOV     DPTR,#07029H
0099 740B              MOV     A,#0BH
009B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 585
009C 907039            MOV     DPTR,#07039H
009F 740C              MOV     A,#0CH
00A1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 586
00A2 907059            MOV     DPTR,#07059H
00A5 7410              MOV     A,#010H
00A7 F0                MOVX    @DPTR,A
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 21  

                                           ; SOURCE LINE # 587
00A8 907069            MOV     DPTR,#07069H
00AB 741C              MOV     A,#01CH
00AD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 588
00AE 907079            MOV     DPTR,#07079H
00B1 7425              MOV     A,#025H
00B3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 590
                                           ; SOURCE LINE # 591
00B4 907014            MOV     DPTR,#07014H
00B7 7401              MOV     A,#01H
00B9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 592
00BA         ?C0010:
                                           ; SOURCE LINE # 595
00BA 907018            MOV     DPTR,#07018H
00BD E0                MOVX    A,@DPTR
00BE FF                MOV     R7,A
00BF EF                MOV     A,R7
00C0 5401              ANL     A,#01H
00C2 FF                MOV     R7,A
00C3 7E00              MOV     R6,#00H
00C5 EF                MOV     A,R7
00C6 4E                ORL     A,R6
00C7 70F1              JNZ     ?C0010
00C9         ?C0011:
00C9         ?C0012:
                                           ; SOURCE LINE # 596
00C9 907028            MOV     DPTR,#07028H
00CC E0                MOVX    A,@DPTR
00CD FF                MOV     R7,A
00CE EF                MOV     A,R7
00CF 5401              ANL     A,#01H
00D1 FF                MOV     R7,A
00D2 7E00              MOV     R6,#00H
00D4 EF                MOV     A,R7
00D5 4E                ORL     A,R6
00D6 70F1              JNZ     ?C0012
00D8         ?C0013:
00D8         ?C0014:
                                           ; SOURCE LINE # 597
00D8 907038            MOV     DPTR,#07038H
00DB E0                MOVX    A,@DPTR
00DC FF                MOV     R7,A
00DD EF                MOV     A,R7
00DE 5401              ANL     A,#01H
00E0 FF                MOV     R7,A
00E1 7E00              MOV     R6,#00H
00E3 EF                MOV     A,R7
00E4 4E                ORL     A,R6
00E5 70F1              JNZ     ?C0014
00E7         ?C0015:
00E7         ?C0016:
                                           ; SOURCE LINE # 598
00E7 907058            MOV     DPTR,#07058H
00EA E0                MOVX    A,@DPTR
00EB FF                MOV     R7,A
00EC EF                MOV     A,R7
00ED 5401              ANL     A,#01H
00EF FF                MOV     R7,A
00F0 7E00              MOV     R6,#00H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 22  

00F2 EF                MOV     A,R7
00F3 4E                ORL     A,R6
00F4 70F1              JNZ     ?C0016
00F6         ?C0017:
00F6         ?C0018:
                                           ; SOURCE LINE # 599
00F6 907068            MOV     DPTR,#07068H
00F9 E0                MOVX    A,@DPTR
00FA FF                MOV     R7,A
00FB EF                MOV     A,R7
00FC 5401              ANL     A,#01H
00FE FF                MOV     R7,A
00FF 7E00              MOV     R6,#00H
0101 EF                MOV     A,R7
0102 4E                ORL     A,R6
0103 70F1              JNZ     ?C0018
0105         ?C0019:
0105         ?C0020:
                                           ; SOURCE LINE # 600
0105 907078            MOV     DPTR,#07078H
0108 E0                MOVX    A,@DPTR
0109 FF                MOV     R7,A
010A EF                MOV     A,R7
010B 5401              ANL     A,#01H
010D FF                MOV     R7,A
010E 7E00              MOV     R6,#00H
0110 EF                MOV     A,R7
0111 4E                ORL     A,R6
0112 70F1              JNZ     ?C0020
0114         ?C0021:
                                           ; SOURCE LINE # 603
0114 7B08              MOV     R3,#08H
0116 7A04              MOV     R2,#04H
0118 79C0              MOV     R1,#0C0H
011A C003              PUSH    AR3
011C C002              PUSH    AR2
011E C001              PUSH    AR1
0120 7B01              MOV     R3,#01H
0122 7A51              MOV     R2,#051H
0124 7910              MOV     R1,#010H
0126 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0129 120000      E     LCALL   ?C?PSTXDATA
012C D001              POP     AR1
012E D002              POP     AR2
0130 D003              POP     AR3
0132 7F06              MOV     R7,#06H
0134 7E00              MOV     R6,#00H
0136 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 605
0139 22                RET     
             ; FUNCTION cfg_dma_init (END)

             ; FUNCTION ClockSetup (BEGIN)
                                           ; SOURCE LINE # 623
                                           ; SOURCE LINE # 624
                                           ; SOURCE LINE # 630
0000 7B00              MOV     R3,#00H
0002 7A40              MOV     R2,#040H
0004 7980              MOV     R1,#080H
0006 7D02              MOV     R5,#02H
0008 7C00              MOV     R4,#00H
000A 120000      E     LCALL   _cywrite16
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 23  

                                           ; SOURCE LINE # 631
000D 904082            MOV     DPTR,#04082H
0010 7418              MOV     A,#018H
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 632
0013 7B00              MOV     R3,#00H
0015 7A40              MOV     R2,#040H
0017 7984              MOV     R1,#084H
0019 7D00              MOV     R5,#00H
001B 7C00              MOV     R4,#00H
001D 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 633
0020 904086            MOV     DPTR,#04086H
0023 7450              MOV     A,#050H
0025 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 634
0026 7B00              MOV     R3,#00H
0028 7A40              MOV     R2,#040H
002A 7988              MOV     R1,#088H
002C 7DFF              MOV     R5,#0FFH
002E 7C0F              MOV     R4,#0FH
0030 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 635
0033 90408A            MOV     DPTR,#0408AH
0036 741B              MOV     A,#01BH
0038 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 636
0039 7B00              MOV     R3,#00H
003B 7A40              MOV     R2,#040H
003D 798C              MOV     R1,#08CH
003F 7D0B              MOV     R5,#0BH
0041 7C00              MOV     R4,#00H
0043 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 637
0046 90408E            MOV     DPTR,#0408EH
0049 7419              MOV     A,#019H
004B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 638
004C 7B00              MOV     R3,#00H
004E 7A40              MOV     R2,#040H
0050 7990              MOV     R1,#090H
0052 7D2F              MOV     R5,#02FH
0054 7C00              MOV     R4,#00H
0056 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 639
0059 904092            MOV     DPTR,#04092H
005C 7418              MOV     A,#018H
005E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 640
005F 7B00              MOV     R3,#00H
0061 7A40              MOV     R2,#040H
0063 7994              MOV     R1,#094H
0065 7DEF              MOV     R5,#0EFH
0067 7C00              MOV     R4,#00H
0069 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 641
006C 904096            MOV     DPTR,#04096H
006F 7418              MOV     A,#018H
0071 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 644
0072 7B08              MOV     R3,#08H
0074 7A1F              MOV     R2,#01FH
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 24  

0076 79F8              MOV     R1,#0F8H
0078 C003              PUSH    AR3
007A C002              PUSH    AR2
007C C001              PUSH    AR1
007E 7B00              MOV     R3,#00H
0080 7A41              MOV     R2,#041H
0082 7900              MOV     R1,#00H
0084 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0087 120000      E     LCALL   ?C?PSTXDATA
008A D001              POP     AR1
008C D002              POP     AR2
008E D003              POP     AR3
0090 7F04              MOV     R7,#04H
0092 7E00              MOV     R6,#00H
0094 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 647
0097 904300            MOV     DPTR,#04300H
009A 7406              MOV     A,#06H
009C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 650
009D 904200            MOV     DPTR,#04200H
00A0 7452              MOV     A,#052H
00A2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 651
00A3 7B0C              MOV     R3,#0CH
00A5 7A01              MOV     R2,#01H
00A7 790F              MOV     R1,#0FH
00A9 120000      E     LCALL   _cyread8
00AC 9046A1            MOV     DPTR,#046A1H
00AF EF                MOV     A,R7
00B0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 654
00B1 7B00              MOV     R3,#00H
00B3 7A42              MOV     R2,#042H
00B5 7922              MOV     R1,#022H
00B7 7D10              MOV     R5,#010H
00B9 7C07              MOV     R4,#07H
00BB 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 655
00BE 7B00              MOV     R3,#00H
00C0 7A42              MOV     R2,#042H
00C2 7920              MOV     R1,#020H
00C4 7D51              MOV     R5,#051H
00C6 7C12              MOV     R4,#012H
00C8 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 657
00CB 900000      R     MOV     DPTR,#pllLock
00CE E4                CLR     A
00CF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 658
00D0 7F19              MOV     R7,#019H
00D2 7E00              MOV     R6,#00H
00D4 7D00              MOV     R5,#00H
00D6 7C00              MOV     R4,#00H
00D8 900000      R     MOV     DPTR,#timeout
00DB 120000      E     LCALL   ?C?LSTXDATA
00DE         ?C0023:
00DE 900000      R     MOV     DPTR,#timeout
00E1 120000      E     LCALL   ?C?LLDXDATA
00E4 D3                SETB    C
00E5 EF                MOV     A,R7
00E6 9400              SUBB    A,#00H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 25  

00E8 EE                MOV     A,R6
00E9 9400              SUBB    A,#00H
00EB 404E              JC      ?C0024
00ED 900000      R     MOV     DPTR,#pllLock
00F0 E0                MOVX    A,@DPTR
00F1 FF                MOV     R7,A
00F2 EF                MOV     A,R7
00F3 6403              XRL     A,#03H
00F5 6044              JZ      ?C0024
                                           ; SOURCE LINE # 659
                                           ; SOURCE LINE # 660
00F7 904225            MOV     DPTR,#04225H
00FA E0                MOVX    A,@DPTR
00FB FF                MOV     R7,A
00FC EF                MOV     A,R7
00FD 5401              ANL     A,#01H
00FF FF                MOV     R7,A
0100 7E00              MOV     R6,#00H
0102 900000      R     MOV     DPTR,#pllLock
0105 E0                MOVX    A,@DPTR
0106 FE                MOV     R6,A
0107 EE                MOV     A,R6
0108 25E0              ADD     A,ACC
010A FE                MOV     R6,A
010B EE                MOV     A,R6
010C 4F                ORL     A,R7
010D FF                MOV     R7,A
010E EF                MOV     A,R7
010F 5403              ANL     A,#03H
0111 FF                MOV     R7,A
0112 900000      R     MOV     DPTR,#pllLock
0115 EF                MOV     A,R7
0116 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 661
0117 7FE0              MOV     R7,#0E0H
0119 7E01              MOV     R6,#01H
011B 7D00              MOV     R5,#00H
011D 7C00              MOV     R4,#00H
011F 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 662
0122 900000      R     MOV     DPTR,#timeout
0125 120000      E     LCALL   ?C?LLDXDATA
0128 7BFF              MOV     R3,#0FFH
012A 7AFF              MOV     R2,#0FFH
012C 79FF              MOV     R1,#0FFH
012E 78FF              MOV     R0,#0FFH
0130 120000      E     LCALL   ?C?LADD
0133 900000      R     MOV     DPTR,#timeout
0136 120000      E     LCALL   ?C?LSTXDATA
0139 80A3              SJMP    ?C0023
013B         ?C0024:
                                           ; SOURCE LINE # 664
013B 900000      R     MOV     DPTR,#timeout
013E 120000      E     LCALL   ?C?LLDXDATA
0141 EF                MOV     A,R7
0142 4E                ORL     A,R6
0143 7005              JNZ     ?C0026
                                           ; SOURCE LINE # 665
                                           ; SOURCE LINE # 666
0145 7F03              MOV     R7,#03H
0147 120000      R     LCALL   _CyClockStartupError
                                           ; SOURCE LINE # 667
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 26  

014A         ?C0026:
                                           ; SOURCE LINE # 670
014A 7B00              MOV     R3,#00H
014C 7A40              MOV     R2,#040H
014E 7904              MOV     R1,#04H
0150 7D00              MOV     R5,#00H
0152 7C01              MOV     R4,#01H
0154 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 671
0157 904004            MOV     DPTR,#04004H
015A 7407              MOV     A,#07H
015C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 672
015D 904006            MOV     DPTR,#04006H
0160 E4                CLR     A
0161 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 673
0162 904008            MOV     DPTR,#04008H
0165 7448              MOV     A,#048H
0167 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 674
0168 904004            MOV     DPTR,#04004H
016B E4                CLR     A
016C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 677
016D 904009            MOV     DPTR,#04009H
0170 E4                CLR     A
0171 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 678
0172 904001            MOV     DPTR,#04001H
0175 7402              MOV     A,#02H
0177 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 679
0178 90400B            MOV     DPTR,#0400BH
017B 7404              MOV     A,#04H
017D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 681
017E 9043A2            MOV     DPTR,#043A2H
0181 E0                MOVX    A,@DPTR
0182 FF                MOV     R7,A
0183 EF                MOV     A,R7
0184 443F              ORL     A,#03FH
0186 FF                MOV     R7,A
0187 9043A2            MOV     DPTR,#043A2H
018A EF                MOV     A,R7
018B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 682
018C 9043A1            MOV     DPTR,#043A1H
018F E0                MOVX    A,@DPTR
0190 FF                MOV     R7,A
0191 EF                MOV     A,R7
0192 4401              ORL     A,#01H
0194 FF                MOV     R7,A
0195 9043A1            MOV     DPTR,#043A1H
0198 EF                MOV     A,R7
0199 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 683
019A 9043A0            MOV     DPTR,#043A0H
019D E0                MOVX    A,@DPTR
019E FF                MOV     R7,A
019F EF                MOV     A,R7
01A0 4480              ORL     A,#080H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 27  

01A2 FF                MOV     R7,A
01A3 9043A0            MOV     DPTR,#043A0H
01A6 EF                MOV     A,R7
01A7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 684
01A8 22                RET     
             ; FUNCTION ClockSetup (END)

             ; FUNCTION AnalogSetDefault (BEGIN)
                                           ; SOURCE LINE # 706
                                           ; SOURCE LINE # 707
                                           ; SOURCE LINE # 708
0000 7B0C              MOV     R3,#0CH
0002 7A01              MOV     R2,#01H
0004 79CF              MOV     R1,#0CFH
0006 120000      E     LCALL   _cyread8
0009 900000      R     MOV     DPTR,#bg_xover_inl_trim
000C EF                MOV     A,R7
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 709
000E 900000      R     MOV     DPTR,#bg_xover_inl_trim
0011 E0                MOVX    A,@DPTR
0012 FF                MOV     R7,A
0013 EF                MOV     A,R7
0014 5407              ANL     A,#07H
0016 FF                MOV     R7,A
0017 90586E            MOV     DPTR,#0586EH
001A EF                MOV     A,R7
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 710
001C 900000      R     MOV     DPTR,#bg_xover_inl_trim
001F E0                MOVX    A,@DPTR
0020 FF                MOV     R7,A
0021 EF                MOV     A,R7
0022 C4                SWAP    A
0023 540F              ANL     A,#0FH
0025 FF                MOV     R7,A
0026 EF                MOV     A,R7
0027 540F              ANL     A,#0FH
0029 FF                MOV     R7,A
002A 90586F            MOV     DPTR,#0586FH
002D EF                MOV     A,R7
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 711
002F 90510D            MOV     DPTR,#0510DH
0032 7460              MOV     A,#060H
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 712
0035 90511D            MOV     DPTR,#0511DH
0038 7480              MOV     A,#080H
003A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 713
003B 9051FD            MOV     DPTR,#051FDH
003E 7401              MOV     A,#01H
0040 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 714
0041 905B00            MOV     DPTR,#05B00H
0044 7478              MOV     A,#078H
0046 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 715
0047 905B58            MOV     DPTR,#05B58H
004A 7418              MOV     A,#018H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 28  

004C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 716
004D 905876            MOV     DPTR,#05876H
0050 7444              MOV     A,#044H
0052 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 717
0053 22                RET     
             ; FUNCTION AnalogSetDefault (END)

             ; FUNCTION _SetAnalogRoutingPumps (BEGIN)
                                           ; SOURCE LINE # 737
0000 900000      R     MOV     DPTR,#enabled
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 738
                                           ; SOURCE LINE # 739
0005 905876            MOV     DPTR,#05876H
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#regValue
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 740
000F 900000      R     MOV     DPTR,#enabled
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 6010              JZ      ?C0029
                                           ; SOURCE LINE # 741
                                           ; SOURCE LINE # 742
0017 900000      R     MOV     DPTR,#regValue
001A E0                MOVX    A,@DPTR
001B FF                MOV     R7,A
001C EF                MOV     A,R7
001D 4422              ORL     A,#022H
001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#regValue
0023 EF                MOV     A,R7
0024 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 743
0025 800E              SJMP    ?C0030
0027         ?C0029:
                                           ; SOURCE LINE # 745
                                           ; SOURCE LINE # 746
0027 900000      R     MOV     DPTR,#regValue
002A E0                MOVX    A,@DPTR
002B FF                MOV     R7,A
002C EF                MOV     A,R7
002D 54DD              ANL     A,#0DDH
002F FF                MOV     R7,A
0030 900000      R     MOV     DPTR,#regValue
0033 EF                MOV     A,R7
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 747
0035         ?C0030:
                                           ; SOURCE LINE # 748
0035 900000      R     MOV     DPTR,#regValue
0038 E0                MOVX    A,@DPTR
0039 FF                MOV     R7,A
003A 905876            MOV     DPTR,#05876H
003D EF                MOV     A,R7
003E F0                MOVX    @DPTR,A
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 29  

                                           ; SOURCE LINE # 749
003F 22                RET     
             ; FUNCTION _SetAnalogRoutingPumps (END)

             ; FUNCTION _ADC_AMux_Set (BEGIN)
                                           ; SOURCE LINE # 779
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 780
                                           ; SOURCE LINE # 781
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9402              SUBB    A,#02H
000E 5036              JNC     ?C0033
                                           ; SOURCE LINE # 782
                                           ; SOURCE LINE # 783
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW ADC_AMux__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH ADC_AMux__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#ADC_AMux__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EF                MOV     A,R7
003E 4E                ORL     A,R6
003F FF                MOV     R7,A
0040 D082              POP     DPL
0042 D083              POP     DPH
0044 EF                MOV     A,R7
0045 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 784
                                           ; SOURCE LINE # 785
0046         ?C0033:
0046 22                RET     
             ; FUNCTION _ADC_AMux_Set (END)

C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 30  

             ; FUNCTION _ADC_AMux_Unset (BEGIN)
                                           ; SOURCE LINE # 801
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 802
                                           ; SOURCE LINE # 803
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9402              SUBB    A,#02H
000E 5039              JNC     ?C0035
                                           ; SOURCE LINE # 804
                                           ; SOURCE LINE # 805
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW ADC_AMux__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH ADC_AMux__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#ADC_AMux__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EE                MOV     A,R6
003E F4                CPL     A
003F FE                MOV     R6,A
0040 EF                MOV     A,R7
0041 5E                ANL     A,R6
0042 FF                MOV     R7,A
0043 D082              POP     DPL
0045 D083              POP     DPH
0047 EF                MOV     A,R7
0048 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 806
                                           ; SOURCE LINE # 807
0049         ?C0035:
0049 22                RET     
             ; FUNCTION _ADC_AMux_Unset (END)

             ; FUNCTION cyfitter_cfg (BEGIN)
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 31  

                                           ; SOURCE LINE # 828
                                           ; SOURCE LINE # 829
                                           ; SOURCE LINE # 851
0000 7B00              MOV     R3,#00H
0002 7A46              MOV     R2,#046H
0004 79E8              MOV     R1,#0E8H
0006 120000      E     LCALL   _cyread8
0009 EF                MOV     A,R7
000A 4401              ORL     A,#01H
000C FD                MOV     R5,A
000D 7B00              MOV     R3,#00H
000F 7A46              MOV     R2,#046H
0011 79E8              MOV     R1,#0E8H
0013 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 853
                                           ; SOURCE LINE # 854
0016 120000      R     LCALL   cfg_dma_init
                                           ; SOURCE LINE # 857
0019 905883            MOV     DPTR,#05883H
001C 740A              MOV     A,#0AH
001E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 858
001F 7C00        R     MOV     R4,#HIGH BS_PHUB_CFGMEM10_VAL
0021 7D00        R     MOV     R5,#LOW BS_PHUB_CFGMEM10_VAL
0023 7B00              MOV     R3,#00H
0025 7A76              MOV     R2,#076H
0027 7950              MOV     R1,#050H
0029 7F04              MOV     R7,#04H
002B 7E00              MOV     R6,#00H
002D 120000      E     LCALL   _cyconfigcpycode
                                           ; SOURCE LINE # 861
0030 7B01              MOV     R3,#01H
0032 7A50              MOV     R2,#050H
0034 7903              MOV     R1,#03H
0036 120000      E     LCALL   _cyread8
0039 EF                MOV     A,R7
003A 4402              ORL     A,#02H
003C FD                MOV     R5,A
003D 7B01              MOV     R3,#01H
003F 7A50              MOV     R2,#050H
0041 7903              MOV     R1,#03H
0043 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 862
0046 7B01              MOV     R3,#01H
0048 7A50              MOV     R2,#050H
004A 7913              MOV     R1,#013H
004C 120000      E     LCALL   _cyread8
004F EF                MOV     A,R7
0050 4402              ORL     A,#02H
0052 FD                MOV     R5,A
0053 7B01              MOV     R3,#01H
0055 7A50              MOV     R2,#050H
0057 7913              MOV     R1,#013H
0059 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 865
005C 9043A0            MOV     DPTR,#043A0H
005F E0                MOVX    A,@DPTR
0060 FF                MOV     R7,A
0061 EF                MOV     A,R7
0062 4440              ORL     A,#040H
0064 FF                MOV     R7,A
0065 9043A0            MOV     DPTR,#043A0H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 32  

0068 EF                MOV     A,R7
0069 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 866
006A 9043C2            MOV     DPTR,#043C2H
006D E0                MOVX    A,@DPTR
006E FF                MOV     R7,A
006F EF                MOV     A,R7
0070 4410              ORL     A,#010H
0072 FF                MOV     R7,A
0073 9043C2            MOV     DPTR,#043C2H
0076 EF                MOV     A,R7
0077 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 867
                                           ; SOURCE LINE # 871
0078 7B08              MOV     R3,#08H
007A 7A1F              MOV     R2,#01FH
007C 79F0              MOV     R1,#0F0H
007E C003              PUSH    AR3
0080 C002              PUSH    AR2
0082 C001              PUSH    AR1
0084 7B00              MOV     R3,#00H
0086 7A51              MOV     R2,#051H
0088 7902              MOV     R1,#02H
008A 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
008D 120000      E     LCALL   ?C?PSTXDATA
0090 D001              POP     AR1
0092 D002              POP     AR2
0094 D003              POP     AR3
0096 7F08              MOV     R7,#08H
0098 7E00              MOV     R6,#00H
009A 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 872
009D 7C00        R     MOV     R4,#HIGH BS_IOPINS0_7_VAL
009F 7D00        R     MOV     R5,#LOW BS_IOPINS0_7_VAL
00A1 7B00              MOV     R3,#00H
00A3 7A51              MOV     R2,#051H
00A5 79C2              MOV     R1,#0C2H
00A7 7F08              MOV     R7,#08H
00A9 7E00              MOV     R6,#00H
00AB 120000      E     LCALL   _cyconfigcpycode
                                           ; SOURCE LINE # 873
00AE 7C00        R     MOV     R4,#HIGH BS_IOPINS0_8_VAL
00B0 7D00        R     MOV     R5,#LOW BS_IOPINS0_8_VAL
00B2 7B00              MOV     R3,#00H
00B4 7A51              MOV     R2,#051H
00B6 79F0              MOV     R1,#0F0H
00B8 7F0A              MOV     R7,#0AH
00BA 7E00              MOV     R6,#00H
00BC 120000      E     LCALL   _cyconfigcpycode
                                           ; SOURCE LINE # 874
00BF 7C00        R     MOV     R4,#HIGH BS_IOPINS0_1_VAL
00C1 7D00        R     MOV     R5,#LOW BS_IOPINS0_1_VAL
00C3 7B00              MOV     R3,#00H
00C5 7A51              MOV     R2,#051H
00C7 7910              MOV     R1,#010H
00C9 7F0A              MOV     R7,#0AH
00CB 7E00              MOV     R6,#00H
00CD 120000      E     LCALL   _cyconfigcpycode
                                           ; SOURCE LINE # 875
00D0 7C00        R     MOV     R4,#HIGH BS_IOPINS0_2_VAL
00D2 7D00        R     MOV     R5,#LOW BS_IOPINS0_2_VAL
00D4 7B00              MOV     R3,#00H
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 33  

00D6 7A51              MOV     R2,#051H
00D8 7922              MOV     R1,#022H
00DA 7F08              MOV     R7,#08H
00DC 7E00              MOV     R6,#00H
00DE 120000      E     LCALL   _cyconfigcpycode
                                           ; SOURCE LINE # 876
00E1 7B01              MOV     R3,#01H
00E3 7A16              MOV     R2,#016H
00E5 79DB              MOV     R1,#0DBH
00E7 7DC4              MOV     R5,#0C4H
00E9 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 877
00EC 9044F4            MOV     DPTR,#044F4H
00EF 7401              MOV     A,#01H
00F1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 879
00F2 904322            MOV     DPTR,#04322H
00F5 E0                MOVX    A,@DPTR
00F6 FF                MOV     R7,A
00F7 EF                MOV     A,R7
00F8 4408              ORL     A,#08H
00FA FF                MOV     R7,A
00FB 904322            MOV     DPTR,#04322H
00FE EF                MOV     A,R7
00FF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 880
0100 9046EC            MOV     DPTR,#046ECH
0103 E0                MOVX    A,@DPTR
0104 FF                MOV     R7,A
0105 EF                MOV     A,R7
0106 C3                CLR     C
0107 9405              SUBB    A,#05H
0109 5006              JNC     ?C0036
                                           ; SOURCE LINE # 881
                                           ; SOURCE LINE # 882
010B 904689            MOV     DPTR,#04689H
010E 743A              MOV     A,#03AH
0110 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 883
0111         ?C0036:
                                           ; SOURCE LINE # 887
0111 904800            MOV     DPTR,#04800H
0114 74F1              MOV     A,#0F1H
0116 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 889
0117 120000      R     LCALL   ClockSetup
                                           ; SOURCE LINE # 892
011A 120000      R     LCALL   AnalogSetDefault
                                           ; SOURCE LINE # 895
011D 7B00              MOV     R3,#00H
011F 7A43              MOV     R2,#043H
0121 79A0              MOV     R1,#0A0H
0123 C003              PUSH    AR3
0125 C002              PUSH    AR2
0127 C001              PUSH    AR1
0129 7B00              MOV     R3,#00H
012B 7A43              MOV     R2,#043H
012D 79B0              MOV     R1,#0B0H
012F 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0132 120000      E     LCALL   ?C?PSTXDATA
0135 D001              POP     AR1
0137 D002              POP     AR2
C51 COMPILER V9.51   CYFITTER_CFG                                                          05/16/2016 11:38:03 PAGE 34  

0139 D003              POP     AR3
013B 7F0E              MOV     R7,#0EH
013D 7E00              MOV     R6,#00H
013F 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 896
0142 9043B0            MOV     DPTR,#043B0H
0145 E0                MOVX    A,@DPTR
0146 FF                MOV     R7,A
0147 EF                MOV     A,R7
0148 54FD              ANL     A,#0FDH
014A FF                MOV     R7,A
014B EF                MOV     A,R7
014C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 897
014D 22                RET     
             ; FUNCTION cyfitter_cfg (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1384    ----
   CONSTANT SIZE    =   2363    ----
   XDATA SIZE       =      4      11
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
