mdp

const int CTX_1; // SaO2_sensor = true 
const int CTX_2; // ECG_sensor = true 
const int CTX_3; // SaO2_sensor = true & ECG_sensor = true 
const int CTX_4; // TEMP_sensor = true 
const int CTX_5; // SaO2_sensor = true & TEMP_sensor = true 
const int CTX_6; // ECG_sensor = true & TEMP_sensor = true 
const int CTX_7; // SaO2_sensor = true & ECG_sensor = true & TEMP_sensor = true 
const int CTX_8; // ABP_sensor = true 
const int CTX_9; // SaO2_sensor = true & ABP_sensor = true 
const int CTX_10; // ECG_sensor = true & ABP_sensor = true 
const int CTX_11; // SaO2_sensor = true & ECG_sensor = true & ABP_sensor = true 
const int CTX_12; // TEMP_sensor = true & ABP_sensor = true 
const int CTX_13; // SaO2_sensor = true & TEMP_sensor = true & ABP_sensor = true 
const int CTX_14; // ECG_sensor = true & TEMP_sensor = true & ABP_sensor = true 
const int CTX_15; // SaO2_sensor = true & ECG_sensor = true & TEMP_sensor = true & ABP_sensor = true 
const int CTX_16; // Unknown_sensor = true 
const int CTX_17; // SaO2_sensor = true & Unknown_sensor = true 
const int CTX_18; // ECG_sensor = true & Unknown_sensor = true 
const int CTX_19; // SaO2_sensor = true & ECG_sensor = true & Unknown_sensor = true 
const int CTX_20; // TEMP_sensor = true & Unknown_sensor = true 
const int CTX_21; // SaO2_sensor = true & TEMP_sensor = true & Unknown_sensor = true 
const int CTX_22; // ECG_sensor = true & TEMP_sensor = true & Unknown_sensor = true 
const int CTX_23; // SaO2_sensor = true & ECG_sensor = true & TEMP_sensor = true & Unknown_sensor = true 
const int CTX_24; // ABP_sensor = true & Unknown_sensor = true 
const int CTX_25; // SaO2_sensor = true & ABP_sensor = true & Unknown_sensor = true 
const int CTX_26; // ECG_sensor = true & ABP_sensor = true & Unknown_sensor = true 
const int CTX_27; // SaO2_sensor = true & ECG_sensor = true & ABP_sensor = true & Unknown_sensor = true 
const int CTX_28; // TEMP_sensor = true & ABP_sensor = true & Unknown_sensor = true 
const int CTX_29; // SaO2_sensor = true & TEMP_sensor = true & ABP_sensor = true & Unknown_sensor = true 
const int CTX_30; // ECG_sensor = true & TEMP_sensor = true & ABP_sensor = true & Unknown_sensor = true 
const int CTX_31; // SaO2_sensor = true & ECG_sensor = true & TEMP_sensor = true & ABP_sensor = true & Unknown_sensor = true 

global CTX_G3_T1_1: [0..1] init 0;
global CTX_G3_T1_2: [0..1] init 0;
global CTX_G3_T1_3: [0..1] init 0;
global CTX_G3_T1_4: [0..1] init 0;
global CTX_G3_T1_X: [0..1] init 0;


module NonDeterminism_G3_T1
	sG3_T1 :[0..33] init 0;
	
	[next_0] sG3_T1 = 0 -> (sG3_T1'= 1);

	[] sG3_T1 = 1 -> CTX_1 : (sG3_T1'= 2)  + (1 - CTX_1) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_2 : (sG3_T1'= 3)  + (1 - CTX_2) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_3 : (sG3_T1'= 4)  + (1 - CTX_3) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_4 : (sG3_T1'= 5)  + (1 - CTX_4) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_5 : (sG3_T1'= 6)  + (1 - CTX_5) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_6 : (sG3_T1'= 7)  + (1 - CTX_6) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_7 : (sG3_T1'= 8)  + (1 - CTX_7) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_8 : (sG3_T1'= 9)  + (1 - CTX_8) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_9 : (sG3_T1'= 10)  + (1 - CTX_9) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_10 : (sG3_T1'= 11)  + (1 - CTX_10) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_11 : (sG3_T1'= 12)  + (1 - CTX_11) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_12 : (sG3_T1'= 13)  + (1 - CTX_12) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_13 : (sG3_T1'= 14)  + (1 - CTX_13) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_14 : (sG3_T1'= 15)  + (1 - CTX_14) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_15 : (sG3_T1'= 16)  + (1 - CTX_15) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_16 : (sG3_T1'= 17)  + (1 - CTX_16) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_17 : (sG3_T1'= 18)  + (1 - CTX_17) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_18 : (sG3_T1'= 19)  + (1 - CTX_18) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_19 : (sG3_T1'= 20)  + (1 - CTX_19) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_20 : (sG3_T1'= 21)  + (1 - CTX_20) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_21 : (sG3_T1'= 22)  + (1 - CTX_21) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_22 : (sG3_T1'= 23)  + (1 - CTX_22) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_23 : (sG3_T1'= 24)  + (1 - CTX_23) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_24 : (sG3_T1'= 25)  + (1 - CTX_24) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_25 : (sG3_T1'= 26)  + (1 - CTX_25) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_26 : (sG3_T1'= 27)  + (1 - CTX_26) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_27 : (sG3_T1'= 28)  + (1 - CTX_27) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_28 : (sG3_T1'= 29)  + (1 - CTX_28) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_29 : (sG3_T1'= 30)  + (1 - CTX_29) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_30 : (sG3_T1'= 31)  + (1 - CTX_30) : (sG3_T1'=1);
	[] sG3_T1 = 1 -> CTX_31 : (sG3_T1'= 32)  + (1 - CTX_31) : (sG3_T1'=1);

	[] sG3_T1 = 1 -> (sG3_T1'=33); //no uncertainty holding

	[] sG3_T1 = 2 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1);
	[] sG3_T1 = 3 -> (sG3_T1'=33) & (CTX_G3_T1_2'=1);
	[] sG3_T1 = 4 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_2'=1);
	[] sG3_T1 = 5 -> (sG3_T1'=33) & (CTX_G3_T1_3'=1);
	[] sG3_T1 = 6 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_3'=1);
	[] sG3_T1 = 7 -> (sG3_T1'=33) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_3'=1);
	[] sG3_T1 = 8 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_3'=1);
	[] sG3_T1 = 9 -> (sG3_T1'=33) & (CTX_G3_T1_4'=1);
	[] sG3_T1 = 10 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_4'=1);
	[] sG3_T1 = 11 -> (sG3_T1'=33) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_4'=1);
	[] sG3_T1 = 12 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_4'=1);
	[] sG3_T1 = 13 -> (sG3_T1'=33) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_4'=1);
	[] sG3_T1 = 14 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_4'=1);
	[] sG3_T1 = 15 -> (sG3_T1'=33) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_4'=1);
	[] sG3_T1 = 16 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_4'=1);
	[] sG3_T1 = 17 -> (sG3_T1'=33) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 18 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 19 -> (sG3_T1'=33) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 20 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 21 -> (sG3_T1'=33) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 22 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 23 -> (sG3_T1'=33) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 24 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 25 -> (sG3_T1'=33) & (CTX_G3_T1_4'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 26 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_4'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 27 -> (sG3_T1'=33) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_4'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 28 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_4'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 29 -> (sG3_T1'=33) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_4'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 30 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_4'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 31 -> (sG3_T1'=33) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_4'=1) & (CTX_G3_T1_X'=1);
	[] sG3_T1 = 32 -> (sG3_T1'=33) & (CTX_G3_T1_1'=1) & (CTX_G3_T1_2'=1) & (CTX_G3_T1_3'=1) & (CTX_G3_T1_4'=1) & (CTX_G3_T1_X'=1);

	 
	[next_1] sG3_T1 = 33 -> (sG3_T1'=33);
endmodule

const double R_G3_T1_11;
const double F_G3_T1_11;

module G3_T1_11_ReadData
	sG3_T1_11 :[0..4] init 0;
	
	[next_1] sG3_T1_11 = 0 -> F_G3_T1_11*CTX_G3_T1_1 : (sG3_T1_11'=1) + (1 - F_G3_T1_11*CTX_G3_T1_1) : (sG3_T1_11'=3); //init to running or skip

	[] sG3_T1_11 =  1 -> R_G3_T1_11 : (sG3_T1_11'=2) + (1 - R_G3_T1_11) : (sG3_T1_11'=4);//running to final state
	[next_2] sG3_T1_11 = 2 -> (sG3_T1_11'=2);//final state success
	[next_2] sG3_T1_11 = 3 -> (sG3_T1_11'=3);//final state skipped
	[next_2] sG3_T1_11 = 4 -> (sG3_T1_11'=4);//final state failure
endmodule

const double R_G3_T1_12;
const double F_G3_T1_12;

module G3_T1_12_FilterData
	sG3_T1_12 :[0..4] init 0;
	
	[next_2] sG3_T1_12 = 0 -> F_G3_T1_12*CTX_G3_T1_1 : (sG3_T1_12'=1) + (1 - F_G3_T1_12*CTX_G3_T1_1) : (sG3_T1_12'=3); //init to running or skip

	[] sG3_T1_12 =  1 -> R_G3_T1_12 : (sG3_T1_12'=2) + (1 - R_G3_T1_12) : (sG3_T1_12'=4);//running to final state
	[next_3] sG3_T1_12 = 2 -> (sG3_T1_12'=2);//final state success
	[next_3] sG3_T1_12 = 3 -> (sG3_T1_12'=3);//final state skipped
	[next_3] sG3_T1_12 = 4 -> (sG3_T1_12'=4);//final state failure
endmodule

const double R_G3_T1_13;
const double F_G3_T1_13;

module G3_T1_13_TransferData
	sG3_T1_13 :[0..4] init 0;
	
	[next_3] sG3_T1_13 = 0 -> F_G3_T1_13*CTX_G3_T1_1 : (sG3_T1_13'=1) + (1 - F_G3_T1_13*CTX_G3_T1_1) : (sG3_T1_13'=3); //init to running or skip

	[] sG3_T1_13 =  1 -> R_G3_T1_13 : (sG3_T1_13'=2) + (1 - R_G3_T1_13) : (sG3_T1_13'=4);//running to final state
	[next_4] sG3_T1_13 = 2 -> (sG3_T1_13'=2);//final state success
	[next_4] sG3_T1_13 = 3 -> (sG3_T1_13'=3);//final state skipped
	[next_4] sG3_T1_13 = 4 -> (sG3_T1_13'=4);//final state failure
endmodule

const double R_G3_T1_21;
const double F_G3_T1_21;

module G3_T1_21_ReadData
	sG3_T1_21 :[0..4] init 0;
	
	[next_1] sG3_T1_21 = 0 -> F_G3_T1_21*CTX_G3_T1_2 : (sG3_T1_21'=1) + (1 - F_G3_T1_21*CTX_G3_T1_2) : (sG3_T1_21'=3); //init to running or skip

	[] sG3_T1_21 =  1 -> R_G3_T1_21 : (sG3_T1_21'=2) + (1 - R_G3_T1_21) : (sG3_T1_21'=4);//running to final state
	[next_2] sG3_T1_21 = 2 -> (sG3_T1_21'=2);//final state success
	[next_2] sG3_T1_21 = 3 -> (sG3_T1_21'=3);//final state skipped
	[next_2] sG3_T1_21 = 4 -> (sG3_T1_21'=4);//final state failure
endmodule

const double R_G3_T1_22;
const double F_G3_T1_22;

module G3_T1_22_FilterData
	sG3_T1_22 :[0..4] init 0;
	
	[next_2] sG3_T1_22 = 0 -> F_G3_T1_22*CTX_G3_T1_2 : (sG3_T1_22'=1) + (1 - F_G3_T1_22*CTX_G3_T1_2) : (sG3_T1_22'=3); //init to running or skip

	[] sG3_T1_22 =  1 -> R_G3_T1_22 : (sG3_T1_22'=2) + (1 - R_G3_T1_22) : (sG3_T1_22'=4);//running to final state
	[next_3] sG3_T1_22 = 2 -> (sG3_T1_22'=2);//final state success
	[next_3] sG3_T1_22 = 3 -> (sG3_T1_22'=3);//final state skipped
	[next_3] sG3_T1_22 = 4 -> (sG3_T1_22'=4);//final state failure
endmodule

const double R_G3_T1_23;
const double F_G3_T1_23;

module G3_T1_23_TransferData
	sG3_T1_23 :[0..4] init 0;
	
	[next_3] sG3_T1_23 = 0 -> F_G3_T1_23*CTX_G3_T1_2 : (sG3_T1_23'=1) + (1 - F_G3_T1_23*CTX_G3_T1_2) : (sG3_T1_23'=3); //init to running or skip

	[] sG3_T1_23 =  1 -> R_G3_T1_23 : (sG3_T1_23'=2) + (1 - R_G3_T1_23) : (sG3_T1_23'=4);//running to final state
	[next_4] sG3_T1_23 = 2 -> (sG3_T1_23'=2);//final state success
	[next_4] sG3_T1_23 = 3 -> (sG3_T1_23'=3);//final state skipped
	[next_4] sG3_T1_23 = 4 -> (sG3_T1_23'=4);//final state failure
endmodule

const double R_G3_T1_31;
const double F_G3_T1_31;

module G3_T1_31_ReadData
	sG3_T1_31 :[0..4] init 0;
	
	[next_1] sG3_T1_31 = 0 -> F_G3_T1_31*CTX_G3_T1_3 : (sG3_T1_31'=1) + (1 - F_G3_T1_31*CTX_G3_T1_3) : (sG3_T1_31'=3); //init to running or skip

	[] sG3_T1_31 =  1 -> R_G3_T1_31 : (sG3_T1_31'=2) + (1 - R_G3_T1_31) : (sG3_T1_31'=4);//running to final state
	[next_2] sG3_T1_31 = 2 -> (sG3_T1_31'=2);//final state success
	[next_2] sG3_T1_31 = 3 -> (sG3_T1_31'=3);//final state skipped
	[next_2] sG3_T1_31 = 4 -> (sG3_T1_31'=4);//final state failure
endmodule

const double R_G3_T1_32;
const double F_G3_T1_32;

module G3_T1_32_FilterData
	sG3_T1_32 :[0..4] init 0;
	
	[next_2] sG3_T1_32 = 0 -> F_G3_T1_32*CTX_G3_T1_3 : (sG3_T1_32'=1) + (1 - F_G3_T1_32*CTX_G3_T1_3) : (sG3_T1_32'=3); //init to running or skip

	[] sG3_T1_32 =  1 -> R_G3_T1_32 : (sG3_T1_32'=2) + (1 - R_G3_T1_32) : (sG3_T1_32'=4);//running to final state
	[next_3] sG3_T1_32 = 2 -> (sG3_T1_32'=2);//final state success
	[next_3] sG3_T1_32 = 3 -> (sG3_T1_32'=3);//final state skipped
	[next_3] sG3_T1_32 = 4 -> (sG3_T1_32'=4);//final state failure
endmodule

const double R_G3_T1_33;
const double F_G3_T1_33;

module G3_T1_33_TransferData
	sG3_T1_33 :[0..4] init 0;
	
	[next_3] sG3_T1_33 = 0 -> F_G3_T1_33*CTX_G3_T1_3 : (sG3_T1_33'=1) + (1 - F_G3_T1_33*CTX_G3_T1_3) : (sG3_T1_33'=3); //init to running or skip

	[] sG3_T1_33 =  1 -> R_G3_T1_33 : (sG3_T1_33'=2) + (1 - R_G3_T1_33) : (sG3_T1_33'=4);//running to final state
	[next_4] sG3_T1_33 = 2 -> (sG3_T1_33'=2);//final state success
	[next_4] sG3_T1_33 = 3 -> (sG3_T1_33'=3);//final state skipped
	[next_4] sG3_T1_33 = 4 -> (sG3_T1_33'=4);//final state failure
endmodule

const double R_G3_T1_411;
const double F_G3_T1_411;

module G3_T1_411_ReadDiastolic
	sG3_T1_411 :[0..4] init 0;
	
	[next_1] sG3_T1_411 = 0 -> F_G3_T1_411*CTX_G3_T1_4 : (sG3_T1_411'=1) + (1 - F_G3_T1_411*CTX_G3_T1_4) : (sG3_T1_411'=3); //init to running or skip

	[] sG3_T1_411 =  1 -> R_G3_T1_411 : (sG3_T1_411'=2) + (1 - R_G3_T1_411) : (sG3_T1_411'=4);//running to final state
	[next_2] sG3_T1_411 = 2 -> (sG3_T1_411'=2);//final state success
	[next_2] sG3_T1_411 = 3 -> (sG3_T1_411'=3);//final state skipped
	[next_2] sG3_T1_411 = 4 -> (sG3_T1_411'=4);//final state failure
endmodule

const double R_G3_T1_412;
const double F_G3_T1_412;

module G3_T1_412_ReadSystolic
	sG3_T1_412 :[0..4] init 0;
	
	[next_2] sG3_T1_412 = 0 -> F_G3_T1_412*CTX_G3_T1_4 : (sG3_T1_412'=1) + (1 - F_G3_T1_412*CTX_G3_T1_4) : (sG3_T1_412'=3); //init to running or skip

	[] sG3_T1_412 =  1 -> R_G3_T1_412 : (sG3_T1_412'=2) + (1 - R_G3_T1_412) : (sG3_T1_412'=4);//running to final state
	[next_3] sG3_T1_412 = 2 -> (sG3_T1_412'=2);//final state success
	[next_3] sG3_T1_412 = 3 -> (sG3_T1_412'=3);//final state skipped
	[next_3] sG3_T1_412 = 4 -> (sG3_T1_412'=4);//final state failure
endmodule

const double R_G3_T1_42;
const double F_G3_T1_42;

module G3_T1_42_FilterData
	sG3_T1_42 :[0..4] init 0;
	
	[next_3] sG3_T1_42 = 0 -> F_G3_T1_42*CTX_G3_T1_4 : (sG3_T1_42'=1) + (1 - F_G3_T1_42*CTX_G3_T1_4) : (sG3_T1_42'=3); //init to running or skip

	[] sG3_T1_42 =  1 -> R_G3_T1_42 : (sG3_T1_42'=2) + (1 - R_G3_T1_42) : (sG3_T1_42'=4);//running to final state
	[next_4] sG3_T1_42 = 2 -> (sG3_T1_42'=2);//final state success
	[next_4] sG3_T1_42 = 3 -> (sG3_T1_42'=3);//final state skipped
	[next_4] sG3_T1_42 = 4 -> (sG3_T1_42'=4);//final state failure
endmodule

const double R_G3_T1_43;
const double F_G3_T1_43;

module G3_T1_43_TransferData
	sG3_T1_43 :[0..4] init 0;
	
	[next_4] sG3_T1_43 = 0 -> F_G3_T1_43*CTX_G3_T1_4 : (sG3_T1_43'=1) + (1 - F_G3_T1_43*CTX_G3_T1_4) : (sG3_T1_43'=3); //init to running or skip

	[] sG3_T1_43 =  1 -> R_G3_T1_43 : (sG3_T1_43'=2) + (1 - R_G3_T1_43) : (sG3_T1_43'=4);//running to final state
	[next_5] sG3_T1_43 = 2 -> (sG3_T1_43'=2);//final state success
	[next_5] sG3_T1_43 = 3 -> (sG3_T1_43'=3);//final state skipped
	[next_5] sG3_T1_43 = 4 -> (sG3_T1_43'=4);//final state failure
endmodule

const int OPT_G3_T1_X;
const double R_G3_T1_X;
const double F_G3_T1_X;

module G3_T1_X_Unknown
	sG3_T1_X :[0..4] init 0;
	
	[next_1] sG3_T1_X = 0 -> F_G3_T1_X*OPT_G3_T1_X*CTX_G3_T1_X : (sG3_T1_X'=1) + (1 - F_G3_T1_X*OPT_G3_T1_X*CTX_G3_T1_X) : (sG3_T1_X'=3); //init to running or skip

	[] sG3_T1_X =  1 -> R_G3_T1_X : (sG3_T1_X'=2) + (1 - R_G3_T1_X) : (sG3_T1_X'=4);//running to final state
	[next_2] sG3_T1_X = 2 -> (sG3_T1_X'=2);//final state success
	[next_2] sG3_T1_X = 3 -> (sG3_T1_X'=3);//final state skipped
	[next_2] sG3_T1_X = 4 -> (sG3_T1_X'=4);//final state failure
endmodule

formula G3 = (((sG3_T1_11=2) & (sG3_T1_12=2) & (sG3_T1_13=2)) | ((sG3_T1_21=2) & (sG3_T1_22=2) & (sG3_T1_23=2)) | ((sG3_T1_31=2) & (sG3_T1_32=2) & (sG3_T1_33=2)) | (((sG3_T1_411=2) & (sG3_T1_412=2)) & (sG3_T1_42=2) & (sG3_T1_43=2)) | (sG3_T1_X=2 | sG3_T1_X=3));

const int CTX_G4_T1_1; //SaO2_data > 0 & SaO2_data < 100 & ECG_data > 0 & ECG_data < 300 & TEMP_data > 0 & TEMP_data < 50 & Systolic_data > 0 & Systolic_data < 300 & Diastolic_data > 0 & Diastolic_data < 300
const double R_G4_T1_1;
const double F_G4_T1_1;

module G4_T1_1_FuseSensorsData
	sG4_T1_1 :[0..4] init 0;
	
	[next_2] sG4_T1_1 = 0 -> F_G4_T1_1*CTX_G4_T1_1 : (sG4_T1_1'=1) + (1 - F_G4_T1_1*CTX_G4_T1_1) : (sG4_T1_1'=3); //init to running or skip

	[] sG4_T1_1 =  1 -> R_G4_T1_1 : (sG4_T1_1'=2) + (1 - R_G4_T1_1) : (sG4_T1_1'=4);//running to final state
	[next_3] sG4_T1_1 = 2 -> (sG4_T1_1'=2);//final state success
	[next_3] sG4_T1_1 = 3 -> (sG4_T1_1'=3);//final state skipped
	[next_3] sG4_T1_1 = 4 -> (sG4_T1_1'=4);//final state failure
endmodule

const int CTX_G4_T1_2; //SaO2_data > 0 & SaO2_data < 100 & ECG_data > 0 & ECG_data < 300 & TEMP_data > 0 & TEMP_data < 50 & Systolic_data > 0 & Systolic_data < 300 & Diastolic_data > 0 & Diastolic_data < 300
const double R_G4_T1_2;
const double F_G4_T1_2;

module G4_T1_2_DetectPatientStatus
	sG4_T1_2 :[0..4] init 0;
	
	[next_3] sG4_T1_2 = 0 -> F_G4_T1_2*CTX_G4_T1_2 : (sG4_T1_2'=1) + (1 - F_G4_T1_2*CTX_G4_T1_2) : (sG4_T1_2'=3); //init to running or skip

	[] sG4_T1_2 =  1 -> R_G4_T1_2 : (sG4_T1_2'=2) + (1 - R_G4_T1_2) : (sG4_T1_2'=4);//running to final state
	[next_4] sG4_T1_2 = 2 -> (sG4_T1_2'=2);//final state success
	[next_4] sG4_T1_2 = 3 -> (sG4_T1_2'=3);//final state skipped
	[next_4] sG4_T1_2 = 4 -> (sG4_T1_2'=4);//final state failure
endmodule

const int CTX_G4_T1_3; //SaO2_data > 0 & SaO2_data < 100 & ECG_data > 0 & ECG_data < 300 & TEMP_data > 0 & TEMP_data < 50 & Systolic_data > 0 & Systolic_data < 300 & Diastolic_data > 0 & Diastolic_data < 300
const double R_G4_T1_3;
const double F_G4_T1_3;

module G4_T1_3_PersistData
	sG4_T1_3 :[0..4] init 0;
	
	[next_4] sG4_T1_3 = 0 -> F_G4_T1_3*CTX_G4_T1_3 : (sG4_T1_3'=1) + (1 - F_G4_T1_3*CTX_G4_T1_3) : (sG4_T1_3'=3); //init to running or skip

	[] sG4_T1_3 =  1 -> R_G4_T1_3 : (sG4_T1_3'=2) + (1 - R_G4_T1_3) : (sG4_T1_3'=4);//running to final state
	[next_5] sG4_T1_3 = 2 -> (sG4_T1_3'=2);//final state success
	[next_5] sG4_T1_3 = 3 -> (sG4_T1_3'=3);//final state skipped
	[next_5] sG4_T1_3 = 4 -> (sG4_T1_3'=4);//final state failure
endmodule

formula G4 = ((sG4_T1_1=2) & (sG4_T1_2=2) & (sG4_T1_3=2));

formula G2 = G3 & G4;
formula G1 = G2;
label "success" = G1;

const double W_G3_T1_11;
const double W_G3_T1_12;
const double W_G3_T1_13;
const double W_G3_T1_21;
const double W_G3_T1_22;
const double W_G3_T1_23;
const double W_G3_T1_31;
const double W_G3_T1_32;
const double W_G3_T1_33;
const double W_G3_T1_411;
const double W_G3_T1_412;
const double W_G3_T1_42;
const double W_G3_T1_43;
const double W_G3_T1_X;
const double W_G4_T1_1;
const double W_G4_T1_2;
const double W_G4_T1_3;
rewards "cost"
	sG3_T1_11 = 1 : W_G3_T1_11;
	sG3_T1_12 = 1 : W_G3_T1_12;
	sG3_T1_13 = 1 : W_G3_T1_13;
	sG3_T1_21 = 1 : W_G3_T1_21;
	sG3_T1_22 = 1 : W_G3_T1_22;
	sG3_T1_23 = 1 : W_G3_T1_23;
	sG3_T1_31 = 1 : W_G3_T1_31;
	sG3_T1_32 = 1 : W_G3_T1_32;
	sG3_T1_33 = 1 : W_G3_T1_33;
	sG3_T1_411 = 1 : W_G3_T1_411;
	sG3_T1_412 = 1 : W_G3_T1_412;
	sG3_T1_42 = 1 : W_G3_T1_42;
	sG3_T1_43 = 1 : W_G3_T1_43;
	sG3_T1_X = 1 : W_G3_T1_X;
	sG4_T1_1 = 1 : W_G4_T1_1;
	sG4_T1_2 = 1 : W_G4_T1_2;
	sG4_T1_3 = 1 : W_G4_T1_3;
	
endrewards

