\hypertarget{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields}{}\section{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+:\+:\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields Struct Reference}
\label{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields}\index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields_ac36be469ac81fbd73a3d538ee4768af6}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 5
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields_a5a92332780a22133ded37bd2d0a74e9a}{S\+R\+T\+A\+D\+DR}\+: 27
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields_ac36be469ac81fbd73a3d538ee4768af6}{}\label{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields_ac36be469ac81fbd73a3d538ee4768af6}
\mbox{[}4\+:0\mbox{]} \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields}!S\+R\+T\+A\+D\+DR@{S\+R\+T\+A\+D\+DR}}
\index{S\+R\+T\+A\+D\+DR@{S\+R\+T\+A\+D\+DR}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+R\+T\+A\+D\+DR}{SRTADDR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+bitfields\+::\+S\+R\+T\+A\+D\+DR}\hypertarget{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields_a5a92332780a22133ded37bd2d0a74e9a}{}\label{struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields_a5a92332780a22133ded37bd2d0a74e9a}
\mbox{[}31\+:5\mbox{]} Start Address 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
