
---------- Begin Simulation Statistics ----------
final_tick                               2541929276500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223126                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   223125                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.80                       # Real time elapsed on the host
host_tick_rate                              634005741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194782                       # Number of instructions simulated
sim_ops                                       4194782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011919                       # Number of seconds simulated
sim_ticks                                 11919431500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.789550                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  400023                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               873612                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85979                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            809783                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53428                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278591                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225163                       # Number of indirect misses.
system.cpu.branchPred.lookups                  985848                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65259                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27047                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194782                       # Number of instructions committed
system.cpu.committedOps                       4194782                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.679721                       # CPI: cycles per instruction
system.cpu.discardedOps                        196653                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608281                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1454179                       # DTB hits
system.cpu.dtb.data_misses                       7452                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406923                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       851661                       # DTB read hits
system.cpu.dtb.read_misses                       6624                       # DTB read misses
system.cpu.dtb.write_accesses                  201358                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602518                       # DTB write hits
system.cpu.dtb.write_misses                       828                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3409420                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042392                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664187                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16773433                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176065                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  991840                       # ITB accesses
system.cpu.itb.fetch_acv                          880                       # ITB acv
system.cpu.itb.fetch_hits                      983868                       # ITB hits
system.cpu.itb.fetch_misses                      7972                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11010386500     92.34%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9153500      0.08%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18068500      0.15%     92.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886147500      7.43%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11923756000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8034365000     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3889391000     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23825190                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85398      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540785     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839015     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592397     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194782                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7051757                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22776456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22776456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22776456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22776456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116802.338462                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116802.338462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116802.338462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116802.338462                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13010493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13010493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13010493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13010493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66720.476923                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66720.476923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66720.476923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66720.476923                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22426959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22426959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116807.078125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116807.078125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12810996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12810996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66723.937500                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66723.937500                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267550                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539493990000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267550                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204222                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204222                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128703                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34868                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87054                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34168                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28933                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28933                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40951                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6692672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6693105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17881265                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157942                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002780                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052648                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157503     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157942                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           824097040                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375919750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464710000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5605440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10077824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5605440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5605440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470277462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375217895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845495358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470277462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470277462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187219667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187219667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187219667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470277462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375217895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032715025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204021750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112228                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121706                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121706                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10351                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2175                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5716                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013868250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4772274500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13689.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32439.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104200                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80539                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121706                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.397127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.309243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.409751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34658     42.33%     42.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24267     29.64%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10100     12.34%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4703      5.74%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2419      2.95%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1434      1.75%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          915      1.12%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          570      0.70%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2802      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81868                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.992525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.394779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.551293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1300     17.67%     17.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5572     75.73%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           298      4.05%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            46      0.63%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7358                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.241370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.226002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6569     89.28%     89.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               82      1.11%     90.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              490      6.66%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      2.11%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7358                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9415360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7648256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10077824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7789184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11919426500                       # Total gap between requests
system.mem_ctrls.avgGap                      42695.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4974528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7648256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417346078.963581442833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372570789.135371148586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641662817.559713363647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121706                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2520954000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2251320500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292668539500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28782.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32216.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404717.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314259960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167006565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560454300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309264120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5206875330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192324960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7690584435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.214030                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    448393750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11073237750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270363240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143682495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489946800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314546760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5145924660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243651840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7548514995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.294884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    580248250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10941383250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11912231500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1686183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1686183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1686183                       # number of overall hits
system.cpu.icache.overall_hits::total         1686183                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87645                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87645                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87645                       # number of overall misses
system.cpu.icache.overall_misses::total         87645                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5387490000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5387490000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5387490000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5387490000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1773828                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1773828                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1773828                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1773828                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049410                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049410                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049410                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049410                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61469.450625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61469.450625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61469.450625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61469.450625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87054                       # number of writebacks
system.cpu.icache.writebacks::total             87054                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87645                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87645                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87645                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87645                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5299846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5299846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5299846000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5299846000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049410                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049410                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049410                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049410                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60469.462034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60469.462034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60469.462034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60469.462034                       # average overall mshr miss latency
system.cpu.icache.replacements                  87054                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1686183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1686183                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87645                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87645                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5387490000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5387490000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1773828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1773828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61469.450625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61469.450625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5299846000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5299846000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60469.462034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60469.462034                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.823986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1710882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87132                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.635519                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.823986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3635300                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3635300                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314779                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314779                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314779                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105677                       # number of overall misses
system.cpu.dcache.overall_misses::total        105677                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6782553500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6782553500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6782553500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6782553500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074397                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074397                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074397                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074397                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64181.927004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64181.927004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64181.927004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64181.927004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34692                       # number of writebacks
system.cpu.dcache.writebacks::total             34692                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36685                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4397657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4397657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4397657500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4397657500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048570                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048570                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63741.556992                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63741.556992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63741.556992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63741.556992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       784010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          784010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3298975500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298975500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66944.854806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66944.854806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2674370500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2674370500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66782.462668                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66782.462668                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530769                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530769                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3483578000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3483578000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61767.757722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61767.757722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723287000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723287000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59534.547088                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59534.547088                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65529000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65529000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72487.831858                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72487.831858                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71487.831858                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71487.831858                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541929276500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.574178                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.986610                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.574178                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2955397                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2955397                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602229886500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283599                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   283599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   134.67                       # Real time elapsed on the host
host_tick_rate                              430897042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38193085                       # Number of instructions simulated
sim_ops                                      38193085                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058030                       # Number of seconds simulated
sim_ticks                                 58030186000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.569316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2869679                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4984737                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             110897                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            426577                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4472771                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             209175                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1006244                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           797069                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6316272                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1074135                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67021                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33256900                       # Number of instructions committed
system.cpu.committedOps                      33256900                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.460444                       # CPI: cycles per instruction
system.cpu.discardedOps                       2709594                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6422605                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9632205                       # DTB hits
system.cpu.dtb.data_misses                      14073                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3624214                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5430262                       # DTB read hits
system.cpu.dtb.read_misses                      12698                       # DTB read misses
system.cpu.dtb.write_accesses                 2798391                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4201943                       # DTB write hits
system.cpu.dtb.write_misses                      1375                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613442                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26107710                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7614651                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4425488                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61986152                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288980                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10471085                       # ITB accesses
system.cpu.itb.fetch_acv                         1204                       # ITB acv
system.cpu.itb.fetch_hits                    10466449                       # ITB hits
system.cpu.itb.fetch_misses                      4636                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   327      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15692     27.92%     28.52% # number of callpals executed
system.cpu.kern.callpal::rdps                     720      1.28%     29.80% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.80% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.80% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.65% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.51% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.52% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56211                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63470                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6959     39.82%     39.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      59      0.34%     40.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10333     59.13%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17476                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6588     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       59      0.44%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6588     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13360                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49075842000     84.57%     84.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               230170500      0.40%     84.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                68755000      0.12%     85.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8657766500     14.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58032534000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946688                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637569                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764477                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1100                      
system.cpu.kern.mode_good::user                  1077                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1878                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1077                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  49                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.585729                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.469388                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.732357                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32688359500     56.33%     56.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24199582500     41.70%     98.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1144592000      1.97%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      327                       # number of times the context was actually changed
system.cpu.numCycles                        115083637                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328046      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18475802     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533689      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282164      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456515     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429030     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771717      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           772002      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184416      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33256900                       # Class of committed instruction
system.cpu.quiesceCycles                       976735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53097485                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          762                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       750783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1500918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15470306862                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15470306862                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15470306862                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15470306862                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117992.166009                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117992.166009                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117992.166009                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117992.166009                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           708                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   29                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    24.413793                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8907291545                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8907291545                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8907291545                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8907291545                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67935.990672                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67935.990672                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67935.990672                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67935.990672                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35366380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35366380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 119078.720539                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119078.720539                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20516380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20516380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 69078.720539                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69078.720539                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15434940482                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15434940482                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117989.699135                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117989.699135                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8886775165                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8886775165                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67933.396259                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67933.396259                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             510209                       # Transaction distribution
system.membus.trans_dist::WriteReq               2242                       # Transaction distribution
system.membus.trans_dist::WriteResp              2242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267160                       # Transaction distribution
system.membus.trans_dist::WritebackClean       358334                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124638                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               51                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110700                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110700                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         358335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150352                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1074988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1074988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       782243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       789771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2126992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45865792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45865792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25414144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25421793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79660257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            754018                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032738                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  753209     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     809      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              754018                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7079000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4073240549                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1660378                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1400891750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1880782250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22932416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16688128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39620992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22932416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22932416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17098240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17098240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          358319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              619078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267160                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         395180812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         287576676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             682765208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    395180812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        395180812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294643894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294643894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294643894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        395180812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        287576676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            977409102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    556358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    264579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000432224750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34051                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34051                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1520688                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             525973                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      619078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     625150                       # Number of write requests accepted
system.mem_ctrls.readBursts                    619078                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   625150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95856                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68792                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30247                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7297471750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2616110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17107884250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13947.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32697.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       532                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   379298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  411018                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                619078                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               625150                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  486860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       289263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.858285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.047488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.863622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119600     41.35%     41.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82299     28.45%     69.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33478     11.57%     81.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14306      4.95%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8838      3.06%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4647      1.61%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2965      1.03%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2340      0.81%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20790      7.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       289263                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.365834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.080045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8370     24.58%     24.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4282     12.58%     37.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18119     53.21%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1550      4.55%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           611      1.79%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           348      1.02%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           234      0.69%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           130      0.38%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           107      0.31%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            71      0.21%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            56      0.16%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            21      0.06%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           38      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           21      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           24      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           26      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           22      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34051                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.338992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.305230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.451659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30575     89.79%     89.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3050      8.96%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           285      0.84%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            81      0.24%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            23      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             7      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34051                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33486208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6134784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35606976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39620992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40009600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       577.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       613.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    682.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    689.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58030186000                       # Total gap between requests
system.mem_ctrls.avgGap                      46639.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16933056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16552768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35606976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 291797375.938102304935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 285244096.925693154335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6617.245721045940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 613594035.352566361427                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       358319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       625150                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8953141750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8153741250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1001250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1474670086750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24986.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31270.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    143035.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2358906.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1118481000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            594467775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1977730020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1499862600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4580911920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23769262200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2268243360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35808958875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.074687                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5667088000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1937780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50427590000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            947056740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            503353620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1758374940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1404498420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4580911920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23855558490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2195865600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35245619730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.366996                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5471226500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1937780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50624213750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133058                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133058                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               796000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683055862                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5564500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              538500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     1401742.382271                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    11110538.917953                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    211816500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59794581000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    506029000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14067497                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14067497                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14067497                       # number of overall hits
system.cpu.icache.overall_hits::total        14067497                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       358335                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         358335                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       358335                       # number of overall misses
system.cpu.icache.overall_misses::total        358335                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20131364500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20131364500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20131364500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20131364500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14425832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14425832                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14425832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14425832                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024840                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024840                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024840                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024840                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56180.290789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56180.290789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56180.290789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56180.290789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       358334                       # number of writebacks
system.cpu.icache.writebacks::total            358334                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       358335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       358335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       358335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       358335                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19773029500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19773029500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19773029500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19773029500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024840                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024840                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024840                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024840                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55180.290789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55180.290789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55180.290789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55180.290789                       # average overall mshr miss latency
system.cpu.icache.replacements                 358334                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14067497                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14067497                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       358335                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        358335                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20131364500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20131364500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14425832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14425832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56180.290789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56180.290789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       358335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       358335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19773029500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19773029500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55180.290789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55180.290789                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14451208                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            358334                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.328878                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29209999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29209999                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9024586                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9024586                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9024586                       # number of overall hits
system.cpu.dcache.overall_hits::total         9024586                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366842                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366842                       # number of overall misses
system.cpu.dcache.overall_misses::total        366842                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23262091000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23262091000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23262091000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23262091000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9391428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9391428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9391428                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9391428                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039061                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039061                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039061                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039061                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63411.744021                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63411.744021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63411.744021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63411.744021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136344                       # number of writebacks
system.cpu.dcache.writebacks::total            136344                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107935                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107935                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107935                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107935                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258907                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258907                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16238795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16238795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16238795000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16238795000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256154500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256154500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027568                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62720.571479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62720.571479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62720.571479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62720.571479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68053.799150                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68053.799150                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260685                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5155721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5155721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10065727500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10065727500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5307325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5307325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66394.867550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66394.867550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9694574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9694574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256154500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256154500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65434.023137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65434.023137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168301.248357                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168301.248357                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13196363500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13196363500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61310.565514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61310.565514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104489                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104489                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6544221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6544221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59090.565152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59090.565152                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106812                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106812                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1906                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1906                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145697500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145697500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017532                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017532                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76441.500525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76441.500525                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143314000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143314000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017467                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017467                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75468.141127                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75468.141127                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108577                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108577                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108577                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108577                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60300610000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.608870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9276061                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.573857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.608870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19478201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19478201                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3112372296500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 334260                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758148                       # Number of bytes of host memory used
host_op_rate                                   334260                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1641.09                       # Real time elapsed on the host
host_tick_rate                              310856751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   548549298                       # Number of instructions simulated
sim_ops                                     548549298                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.510142                       # Number of seconds simulated
sim_ticks                                510142410000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.531270                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                32460962                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             46685415                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              16255                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5187160                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          52597009                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             834685                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3220008                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2385323                       # Number of indirect misses.
system.cpu.branchPred.lookups                61242285                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2847169                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       115793                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   510356213                       # Number of instructions committed
system.cpu.committedOps                     510356213                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.970268                       # CPI: cycles per instruction
system.cpu.discardedOps                      14308172                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                141946331                       # DTB accesses
system.cpu.dtb.data_acv                           102                       # DTB access violations
system.cpu.dtb.data_hits                    143330223                       # DTB hits
system.cpu.dtb.data_misses                     393590                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                100087626                       # DTB read accesses
system.cpu.dtb.read_acv                            99                       # DTB read access violations
system.cpu.dtb.read_hits                    100525001                       # DTB read hits
system.cpu.dtb.read_misses                     339655                       # DTB read misses
system.cpu.dtb.write_accesses                41858705                       # DTB write accesses
system.cpu.dtb.write_acv                            3                       # DTB write access violations
system.cpu.dtb.write_hits                    42805222                       # DTB write hits
system.cpu.dtb.write_misses                     53935                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            85621395                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          288185408                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         113055555                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         46737990                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       334433535                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.507545                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               130855996                       # ITB accesses
system.cpu.itb.fetch_acv                          733                       # ITB acv
system.cpu.itb.fetch_hits                   130826058                       # ITB hits
system.cpu.itb.fetch_misses                     29938                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   324      0.32%      0.32% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.32% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15124     14.71%     15.03% # number of callpals executed
system.cpu.kern.callpal::rdps                    1253      1.22%     16.25% # number of callpals executed
system.cpu.kern.callpal::rti                     1709      1.66%     17.91% # number of callpals executed
system.cpu.kern.callpal::callsys                  527      0.51%     18.42% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     18.42% # number of callpals executed
system.cpu.kern.callpal::rdunique               83858     81.58%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 102798                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     237687                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5599     32.21%     32.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.15%     32.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     523      3.01%     35.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11234     64.63%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17382                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5598     47.66%     47.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.22%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      523      4.45%     52.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5598     47.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11745                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             500738810500     98.17%     98.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                49905000      0.01%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               685627500      0.13%     98.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8612176000      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         510086519000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999821                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.498309                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.675699                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1674                      
system.cpu.kern.mode_good::user                  1666                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2010                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1666                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.832836                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.905109                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20081033500      3.94%      3.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         482344158500     94.56%     98.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7661327000      1.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      324                       # number of times the context was actually changed
system.cpu.numCycles                       1005538397                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36406245      7.13%      7.13% # Class of committed instruction
system.cpu.op_class_0::IntAlu               252001643     49.38%     56.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                1801238      0.35%     56.86% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.86% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51386638     10.07%     66.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11704505      2.29%     69.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2126125      0.42%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11675791      2.29%     71.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1109836      0.22%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               284370      0.06%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::MemRead               64772733     12.69%     84.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36599836      7.17%     92.07% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          33120014      6.49%     98.56% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5870945      1.15%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1496294      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                510356213                       # Class of committed instruction
system.cpu.quiesceCycles                     14746423                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       671104862                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3315965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6631888                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1463037881                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1463037881                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1463037881                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1463037881                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118120.287502                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118120.287502                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118120.287502                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118120.287502                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            19                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    843049985                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    843049985                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    843049985                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    843049985                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68064.749314                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68064.749314                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68064.749314                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68064.749314                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       115323                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       115323                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        65323                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        65323                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1459116899                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1459116899                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118127.987290                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118127.987290                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    840829003                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    840829003                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68072.296227                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68072.296227                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 299                       # Transaction distribution
system.membus.trans_dist::ReadResp            1902034                       # Transaction distribution
system.membus.trans_dist::WriteReq                908                       # Transaction distribution
system.membus.trans_dist::WriteResp               908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1800798                       # Transaction distribution
system.membus.trans_dist::WritebackClean       487946                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1027179                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1401836                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1401836                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         487946                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1413789                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1463780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1463780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8446742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8449156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9937708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     62453376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     62453376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    294656384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    294661950                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               357905854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              123                       # Total snoops (count)
system.membus.snoopTraffic                       7872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3317130                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000049                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006988                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3316968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     162      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3317130                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2546500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16659648122                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15005326500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2573875250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       31224832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      180195840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          211420672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     31224832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31224832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    115251072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       115251072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          487888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2815560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3303448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1800798                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1800798                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          61208069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         353226543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             414434612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     61208069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61208069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225919409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225919409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225919409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         61208069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        353226543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            640354022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2239606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    387079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2755740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013650379750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       137014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       137014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8521313                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2105160                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3303448                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2288658                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3303448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2288658                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 160629                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49052                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            142496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            132929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            200002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            163424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            152983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            151536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            331053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            241745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           215502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           243877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           204935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           211740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           232424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            105565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             94827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            107746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            157409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             85229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             90583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            268675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            168717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           150135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           161877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           162297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           150922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           182606                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37105900000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15714095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             96033756250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11806.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30556.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        42                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2347543                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1726535                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3303448                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2288658                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3009429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  128700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 122543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 137103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 140420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 138464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 138413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 138578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 137483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 137659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 138364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 137731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 137651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 137754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 137189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 137244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 137179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    160                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1308359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.287981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.509249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.952282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       509734     38.96%     38.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       360268     27.54%     66.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138890     10.62%     77.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71295      5.45%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60379      4.61%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23871      1.82%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17584      1.34%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14150      1.08%     91.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112188      8.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1308359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       137014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.937999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.161979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        136932     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           62      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        137014                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       137014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.325234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        116513     85.04%     85.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         19640     14.33%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           831      0.61%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::126-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        137014                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              201140416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10280256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               143335232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               211420672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            146474112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       394.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       280.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    414.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    287.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  510141018000                       # Total gap between requests
system.mem_ctrls.avgGap                      91225.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     24773056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    176367360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    143335232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 48561059.646070197225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 345721815.208423852921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 280971017.485097885132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       487888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2815560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2288658                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12909991750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  83123764500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12335175372750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26460.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29523.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5389697.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5323019940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2829263580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13610596440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7383371580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40269983520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     177221876040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46655210880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       293293321980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        574.924406                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 119433440750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17034680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 373674289250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4018627620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2135958825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8829131220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4307408280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40269983520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     166111444020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56011364160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       281683917645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.167223                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 143839349750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17034680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 349268380250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  333                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 333                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13260                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13260                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5566                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796366                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1413000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1506000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64492881                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              837000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              194500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     115246328.125000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    309672848.100399                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974351500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    502766645000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7375765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    131694613                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        131694613                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    131694613                       # number of overall hits
system.cpu.icache.overall_hits::total       131694613                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       487945                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         487945                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       487945                       # number of overall misses
system.cpu.icache.overall_misses::total        487945                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  28346380000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28346380000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  28346380000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28346380000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    132182558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    132182558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    132182558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    132182558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58093.391673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58093.391673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58093.391673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58093.391673                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       487946                       # number of writebacks
system.cpu.icache.writebacks::total            487946                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       487945                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       487945                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       487945                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       487945                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27858434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27858434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27858434000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27858434000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003691                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003691                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003691                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003691                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57093.389624                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57093.389624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57093.389624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57093.389624                       # average overall mshr miss latency
system.cpu.icache.replacements                 487946                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    131694613                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       131694613                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       487945                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        487945                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  28346380000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28346380000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    132182558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    132182558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58093.391673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58093.391673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       487945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       487945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27858434000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27858434000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57093.389624                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57093.389624                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           132195177                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            488458                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            270.637756                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         264853062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        264853062                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    129078114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        129078114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    129078114                       # number of overall hits
system.cpu.dcache.overall_hits::total       129078114                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4065772                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4065772                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4065772                       # number of overall misses
system.cpu.dcache.overall_misses::total       4065772                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 252708135000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 252708135000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 252708135000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 252708135000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    133143886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    133143886                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    133143886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    133143886                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030537                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030537                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030537                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62155.018776                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62155.018776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62155.018776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62155.018776                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1788446                       # number of writebacks
system.cpu.dcache.writebacks::total           1788446                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1253267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1253267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1253267                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1253267                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2812505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2812505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2812505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2812505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 171799494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 171799494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 171799494000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 171799494000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     53744000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     53744000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021124                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61084.155939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61084.155939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61084.155939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61084.155939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44526.926263                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44526.926263                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2815591                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     89285554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        89285554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1516957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1516957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  94327793000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  94327793000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     90802511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     90802511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62182.245772                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62182.245772                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       106176                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       106176                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1410781                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410781                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          299                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          299                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  86728456000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86728456000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     53744000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     53744000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015537                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015537                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61475.491944                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61475.491944                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 179745.819398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179745.819398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39792560                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39792560                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2548815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2548815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 158380342000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 158380342000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42341375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42341375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62138.814312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62138.814312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1147091                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1147091                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1401724                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1401724                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          908                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          908                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  85071038000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  85071038000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60690.291384                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60690.291384                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        70995                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        70995                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3087                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3087                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    234000500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    234000500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        74082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        74082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75801.911241                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75801.911241                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3086                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3086                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    230857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    230857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041657                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041657                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74808.003889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74808.003889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        73955                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        73955                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        73955                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        73955                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 510142410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           132293959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2816615                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.969131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          731                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         269399437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        269399437                       # Number of data accesses

---------- End Simulation Statistics   ----------
