# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv failed with 2 errors.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv failed with 1 errors.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv failed with 1 errors.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv failed with 1 errors.
# 9 compiles, 2 failed with 2 errors.
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv failed with 1 errors.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv failed with 1 errors.
# 9 compiles, 2 failed with 2 errors.
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv failed with 1 errors.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 12:36:13 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione (stile Verilog classico)...
# Tempo: 0 ns -> Avvio reset.
# Tempo: 0 ns -> Invio del segnale di start.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xac64a17b
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(116)
#    Time: 17850 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 116
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
vsim -gui work.testbench
# End time: 12:40:55 on Aug 30,2025, Elapsed time: 0:04:42
# Errors: 0, Warnings: 9
# vsim -gui work.testbench 
# Start time: 12:40:55 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 12:41:24 on Aug 30,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 12:41:24 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione (stile Verilog classico)...
# Tempo: 0 ns -> Avvio reset.
# Tempo: 0 ns -> Invio del segnale di start.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(116)
#    Time: 17850 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 116
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv failed with 1 errors.
# Compile of inverter.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 13:37:04 on Aug 30,2025, Elapsed time: 0:55:40
# Errors: 0, Warnings: 3
# vsim -gui work.testbench 
# Start time: 13:37:04 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17890000 ns -> Invio del segnale di start.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 33710000 ns -> Reset rilasciato.
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 49390000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x11db4d39
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(159)
#    Time: 49550 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 159
add wave -position insertpoint  \
sim:/testbench/dut/operative/R_c
restart
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17890000 ns -> Invio del segnale di start.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 33710000 ns -> Reset rilasciato.
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 49390000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x11db4d39
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(159)
#    Time: 49550 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 159
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 15:43:02 on Aug 30,2025, Elapsed time: 2:05:58
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 15:43:02 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17890000 ns -> Invio del segnale di start.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 33710000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 51350000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x43306bc3
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(159)
#    Time: 51510 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 159
add wave -position insertpoint  \
sim:/testbench/dut/control/clk
add wave -position insertpoint  \
sim:/testbench/dut/control/F_dr \
sim:/testbench/dut/control/F_rtr
add wave -position insertpoint  \
sim:/testbench/dut/control/End_of_File
add wave -position insertpoint  \
sim:/testbench/dut/control/Eof
add wave -position insertpoint sim:/testbench/dut/control/*
add wave -position insertpoint  \
sim:/testbench/dut/operative/R_b \
sim:/testbench/dut/operative/R_c \
sim:/testbench/dut/operative/R_h \
sim:/testbench/dut/operative/rstn
restart
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17890000 ns -> Invio del segnale di start.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 33710000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 51350000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x43306bc3
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(159)
#    Time: 51510 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 159
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 15:57:57 on Aug 30,2025, Elapsed time: 0:14:55
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 15:57:57 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/control/*
add wave -position insertpoint  \
sim:/testbench/dut/operative/R_b \
sim:/testbench/dut/operative/R_c \
sim:/testbench/dut/operative/R_h
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17890000 ns -> Invio del segnale di start.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 33710000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 51370000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(159)
#    Time: 51530 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 159
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 16:35:59 on Aug 30,2025, Elapsed time: 0:38:02
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 16:35:59 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint  \
sim:/testbench/clk
# Paste insertion failed: sim:/testbench/dut/control/R_start: ** UI-Msg: (vish-4014) No objects found matching '/testbench/dut/control/R_start'.
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17890000 ns -> Invio del segnale di start.
run -all
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 16:37:14 on Aug 30,2025, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 16:37:14 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint  \
sim:/testbench/clk
# Paste insertion failed: sim:/testbench/dut/control/R_start: ** UI-Msg: (vish-4014) No objects found matching '/testbench/dut/control/R_start'.
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17890000 ns -> Invio del segnale di start.
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 16:41:15 on Aug 30,2025, Elapsed time: 0:04:01
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 16:41:15 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 33810000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 51470000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(160)
#    Time: 51630 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 160
restart
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 33810000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 51470000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(160)
#    Time: 51630 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 160
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 16:46:35 on Aug 30,2025, Elapsed time: 0:05:20
# Errors: 0, Warnings: 3
# vsim -gui work.testbench 
# Start time: 16:46:35 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 8000
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 33810000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 51470000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(160)
#    Time: 51630 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 160
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 16:49:39 on Aug 30,2025, Elapsed time: 0:03:04
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 16:49:39 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6000
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(160)
#    Time: 47710 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 160
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 16:56:01 on Aug 30,2025, Elapsed time: 0:06:22
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 16:56:01 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x78a8715a
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(218)
#    Time: 65650 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 218
# WARNING: No extended dataflow license exists
restart
add wave -position insertpoint  \
sim:/testbench/dut/control/real_start
add wave -position insertpoint  \
sim:/testbench/dut/control/start
add wave -position insertpoint  \
sim:/testbench/dut/control/case_rc0
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x78a8715a
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(218)
#    Time: 65650 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 218
restart
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x78a8715a
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(218)
#    Time: 65650 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 218
restart
add wave -position insertpoint  \
sim:/testbench/dut/operative/R_b
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x78a8715a
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(218)
#    Time: 65650 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 218
add wave -position insertpoint  \
sim:/testbench/dut/control/validate_input \
sim:/testbench/dut/control/VLI
restart
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x78a8715a
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(218)
#    Time: 65650 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 218
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 17:12:46 on Aug 30,2025, Elapsed time: 0:16:45
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 17:12:46 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(218)
#    Time: 65650 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 218
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 17:15:56 on Aug 30,2025, Elapsed time: 0:03:10
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 17:15:56 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
# WARNING: No extended dataflow license exists
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 17:16:25 on Aug 30,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 17:16:25 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
# Load canceled
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 65650000 ns -> Start
# Tempo: 65750000 ns -> Invio del segnale di start.
# Tempo: 65770000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x3fa97088
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(272)
#    Time: 65910 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 272
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 17:40:59 on Aug 30,2025, Elapsed time: 0:24:34
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 17:40:59 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint sim:/testbench/dut/*
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 65650000 ns -> Start
# Tempo: 65750000 ns -> Invio del segnale di start.
# Tempo: 65770000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x3f697088
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(272)
#    Time: 65910 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 272
restart
add wave -position insertpoint  \
sim:/testbench/dut/control/case_empty_input
add wave -position insertpoint  \
sim:/testbench/dut/control/Eof
add wave -position insertpoint  \
sim:/testbench/dut/control/case_rc0
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 65650000 ns -> Start
# Tempo: 65750000 ns -> Invio del segnale di start.
# Tempo: 65770000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0x3f697088
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(272)
#    Time: 65910 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 272
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
# Load canceled
# Compile of c6.sv was successful.
# Compile of control_part.sv was successful.
# Compile of full_hash_v3.sv was successful.
# Compile of m6.sv was successful.
# Compile of operative_part.sv was successful.
# Compile of sbox.sv was successful.
# Compile of xor_shift.sv was successful.
# Compile of testbench.sv was successful.
# Compile of inverter.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 18:00:54 on Aug 30,2025, Elapsed time: 0:19:55
# Errors: 0, Warnings: 3
# vsim -gui work.testbench 
# Start time: 18:00:54 on Aug 30,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.full_hash
# Loading work.control_part
# Loading work.operative_part
# Loading work.M6
# Loading work.C6
# Loading work.sbox
# Loading work.xor_shift
# Loading work.inverter
add wave -position insertpoint  \
sim:/testbench/clk
run -all
# Avvio della simulazione ...
# Tempo: 0 ns -> Start
# Tempo: 0 ns -> Invio del segnale di start.
# Tempo: 17690000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 17890000 ns -> Start
# Tempo: 17990000 ns -> Invio del segnale di start.
# Punto di reset: 6
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Tempo: 29890000 ns -> Reset rilasciato.
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 47550000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 47710000 ns -> Start
# Tempo: 47810000 ns -> Invio del segnale di start.
# Punto di start: 4
# Byte: C
# Byte: i
# Byte: a
# Byte: o
# Byte: M
# Byte: o
# Byte: n
# Byte: d
# Byte: o
# Tempo: 65490000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xca461ab7
# Tempo: 65650000 ns -> Start
# Tempo: 65750000 ns -> Invio del segnale di start.
# Tempo: 65770000 ns -> Tutti i byte sono stati inviati. Attendo il risultato...
# Valore Hash finale (R_h) = 0xd869708f
# ** Note: $stop    : D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv(272)
#    Time: 65930 ns  Iteration: 2  Instance: /testbench
# Break in Module testbench at D:/Universita/Magistrale/HES/progettoHESfull_hash_v3/tb/testbench.sv line 272
# End time: 20:33:49 on Aug 30,2025, Elapsed time: 2:32:55
# Errors: 0, Warnings: 1
