// Generated by stratus_hls 23.01-s004  (99406.080430)
// Tue Feb  4 13:10:51 2025
// from streamer_handler.cc

`timescale 1ps / 1ps


module streamer_handler( clk, rst, stream_acc_port_0_valid, stream_acc_port_0_data, stream_acc_port_0_ready, stream_acc_port_1_valid, stream_acc_port_1_data, stream_acc_port_1_ready, stream_acc_port_2_valid, stream_acc_port_2_data, stream_acc_port_2_ready, stream_acc_port_3_valid, stream_acc_port_3_data, stream_acc_port_3_ready, acc_stream_port_valid, acc_stream_port_data, acc_stream_port_ready, conv_kernel_qkv_out_valid, conv_kernel_qkv_out_data_0, conv_kernel_qkv_out_data_1
      , conv_kernel_qkv_out_data_2, conv_kernel_qkv_out_data_3, conv_kernel_qkv_out_data_4, conv_kernel_qkv_out_data_5, conv_kernel_qkv_out_data_6, conv_kernel_qkv_out_data_7, conv_kernel_qkv_out_data_8, conv_kernel_qkv_out_data_9, conv_kernel_qkv_out_data_10, conv_kernel_qkv_out_data_11, conv_kernel_qkv_out_data_12, conv_kernel_qkv_out_data_13, conv_kernel_qkv_out_data_14, conv_kernel_qkv_out_data_15, conv_kernel_qkv_out_ready, conv_kernel_qkt_out_valid, conv_kernel_qkt_out_data_0
      , conv_kernel_qkt_out_data_1, conv_kernel_qkt_out_data_2, conv_kernel_qkt_out_data_3, conv_kernel_qkt_out_data_4, conv_kernel_qkt_out_data_5, conv_kernel_qkt_out_data_6, conv_kernel_qkt_out_data_7, conv_kernel_qkt_out_data_8, conv_kernel_qkt_out_data_9, conv_kernel_qkt_out_data_10, conv_kernel_qkt_out_data_11, conv_kernel_qkt_out_data_12, conv_kernel_qkt_out_data_13, conv_kernel_qkt_out_data_14, conv_kernel_qkt_out_data_15, conv_kernel_qkt_out_ready, fwd_streamer_qkv_master_valid
      , fwd_streamer_qkv_master_data_0, fwd_streamer_qkv_master_data_1, fwd_streamer_qkv_master_data_2, fwd_streamer_qkv_master_data_3, fwd_streamer_qkv_master_data_4, fwd_streamer_qkv_master_data_5, fwd_streamer_qkv_master_data_6, fwd_streamer_qkv_master_data_7, fwd_streamer_qkv_master_data_8, fwd_streamer_qkv_master_data_9, fwd_streamer_qkv_master_data_10, fwd_streamer_qkv_master_data_11, fwd_streamer_qkv_master_data_12, fwd_streamer_qkv_master_data_13, fwd_streamer_qkv_master_data_14
      , fwd_streamer_qkv_master_data_15, fwd_streamer_qkv_master_ready, fwd_streamer_qkt_master_valid, fwd_streamer_qkt_master_data_0, fwd_streamer_qkt_master_data_1, fwd_streamer_qkt_master_data_2, fwd_streamer_qkt_master_data_3, fwd_streamer_qkt_master_data_4, fwd_streamer_qkt_master_data_5, fwd_streamer_qkt_master_data_6, fwd_streamer_qkt_master_data_7, fwd_streamer_qkt_master_data_8, fwd_streamer_qkt_master_data_9, fwd_streamer_qkt_master_data_10, fwd_streamer_qkt_master_data_11
      , fwd_streamer_qkt_master_data_12, fwd_streamer_qkt_master_data_13, fwd_streamer_qkt_master_data_14, fwd_streamer_qkt_master_data_15, fwd_streamer_qkt_master_data_16, fwd_streamer_qkt_master_data_17, fwd_streamer_qkt_master_data_18, fwd_streamer_qkt_master_data_19, fwd_streamer_qkt_master_data_20, fwd_streamer_qkt_master_data_21, fwd_streamer_qkt_master_data_22, fwd_streamer_qkt_master_data_23, fwd_streamer_qkt_master_data_24, fwd_streamer_qkt_master_data_25
      , fwd_streamer_qkt_master_data_26, fwd_streamer_qkt_master_data_27, fwd_streamer_qkt_master_data_28, fwd_streamer_qkt_master_data_29, fwd_streamer_qkt_master_data_30, fwd_streamer_qkt_master_data_31, fwd_streamer_qkt_master_data_32, fwd_streamer_qkt_master_data_33, fwd_streamer_qkt_master_data_34, fwd_streamer_qkt_master_data_35, fwd_streamer_qkt_master_data_36, fwd_streamer_qkt_master_data_37, fwd_streamer_qkt_master_data_38, fwd_streamer_qkt_master_data_39
      , fwd_streamer_qkt_master_data_40, fwd_streamer_qkt_master_data_41, fwd_streamer_qkt_master_data_42, fwd_streamer_qkt_master_data_43, fwd_streamer_qkt_master_data_44, fwd_streamer_qkt_master_data_45, fwd_streamer_qkt_master_data_46, fwd_streamer_qkt_master_data_47, fwd_streamer_qkt_master_data_48, fwd_streamer_qkt_master_data_49, fwd_streamer_qkt_master_data_50, fwd_streamer_qkt_master_data_51, fwd_streamer_qkt_master_data_52, fwd_streamer_qkt_master_data_53
      , fwd_streamer_qkt_master_data_54, fwd_streamer_qkt_master_data_55, fwd_streamer_qkt_master_data_56, fwd_streamer_qkt_master_data_57, fwd_streamer_qkt_master_data_58, fwd_streamer_qkt_master_data_59, fwd_streamer_qkt_master_data_60, fwd_streamer_qkt_master_data_61, fwd_streamer_qkt_master_data_62, fwd_streamer_qkt_master_data_63, fwd_streamer_qkt_master_ready, fwd_qkt_streamer_mha_slave_valid, fwd_qkt_streamer_mha_slave_data_0, fwd_qkt_streamer_mha_slave_data_1
      , fwd_qkt_streamer_mha_slave_data_2, fwd_qkt_streamer_mha_slave_data_3, fwd_qkt_streamer_mha_slave_data_4, fwd_qkt_streamer_mha_slave_data_5, fwd_qkt_streamer_mha_slave_data_6, fwd_qkt_streamer_mha_slave_data_7, fwd_qkt_streamer_mha_slave_data_8, fwd_qkt_streamer_mha_slave_data_9, fwd_qkt_streamer_mha_slave_data_10, fwd_qkt_streamer_mha_slave_data_11, fwd_qkt_streamer_mha_slave_data_12, fwd_qkt_streamer_mha_slave_data_13, fwd_qkt_streamer_mha_slave_data_14
      , fwd_qkt_streamer_mha_slave_data_15, fwd_qkt_streamer_mha_slave_data_16, fwd_qkt_streamer_mha_slave_data_17, fwd_qkt_streamer_mha_slave_data_18, fwd_qkt_streamer_mha_slave_data_19, fwd_qkt_streamer_mha_slave_data_20, fwd_qkt_streamer_mha_slave_data_21, fwd_qkt_streamer_mha_slave_data_22, fwd_qkt_streamer_mha_slave_data_23, fwd_qkt_streamer_mha_slave_data_24, fwd_qkt_streamer_mha_slave_data_25, fwd_qkt_streamer_mha_slave_data_26, fwd_qkt_streamer_mha_slave_data_27
      , fwd_qkt_streamer_mha_slave_data_28, fwd_qkt_streamer_mha_slave_data_29, fwd_qkt_streamer_mha_slave_data_30, fwd_qkt_streamer_mha_slave_data_31, fwd_qkt_streamer_mha_slave_data_32, fwd_qkt_streamer_mha_slave_data_33, fwd_qkt_streamer_mha_slave_data_34, fwd_qkt_streamer_mha_slave_data_35, fwd_qkt_streamer_mha_slave_data_36, fwd_qkt_streamer_mha_slave_data_37, fwd_qkt_streamer_mha_slave_data_38, fwd_qkt_streamer_mha_slave_data_39, fwd_qkt_streamer_mha_slave_data_40
      , fwd_qkt_streamer_mha_slave_data_41, fwd_qkt_streamer_mha_slave_data_42, fwd_qkt_streamer_mha_slave_data_43, fwd_qkt_streamer_mha_slave_data_44, fwd_qkt_streamer_mha_slave_data_45, fwd_qkt_streamer_mha_slave_data_46, fwd_qkt_streamer_mha_slave_data_47, fwd_qkt_streamer_mha_slave_data_48, fwd_qkt_streamer_mha_slave_data_49, fwd_qkt_streamer_mha_slave_data_50, fwd_qkt_streamer_mha_slave_data_51, fwd_qkt_streamer_mha_slave_data_52, fwd_qkt_streamer_mha_slave_data_53
      , fwd_qkt_streamer_mha_slave_data_54, fwd_qkt_streamer_mha_slave_data_55, fwd_qkt_streamer_mha_slave_data_56, fwd_qkt_streamer_mha_slave_data_57, fwd_qkt_streamer_mha_slave_data_58, fwd_qkt_streamer_mha_slave_data_59, fwd_qkt_streamer_mha_slave_data_60, fwd_qkt_streamer_mha_slave_data_61, fwd_qkt_streamer_mha_slave_data_62, fwd_qkt_streamer_mha_slave_data_63, fwd_qkt_streamer_mha_slave_ready, fwd_qkv_streamer_conv_slave_valid, fwd_qkv_streamer_conv_slave_data_0
      , fwd_qkv_streamer_conv_slave_data_1, fwd_qkv_streamer_conv_slave_data_2, fwd_qkv_streamer_conv_slave_data_3, fwd_qkv_streamer_conv_slave_data_4, fwd_qkv_streamer_conv_slave_data_5, fwd_qkv_streamer_conv_slave_data_6, fwd_qkv_streamer_conv_slave_data_7, fwd_qkv_streamer_conv_slave_data_8, fwd_qkv_streamer_conv_slave_data_9, fwd_qkv_streamer_conv_slave_data_10, fwd_qkv_streamer_conv_slave_data_11, fwd_qkv_streamer_conv_slave_data_12, fwd_qkv_streamer_conv_slave_data_13
      , fwd_qkv_streamer_conv_slave_data_14, fwd_qkv_streamer_conv_slave_data_15, fwd_qkv_streamer_conv_slave_data_16, fwd_qkv_streamer_conv_slave_data_17, fwd_qkv_streamer_conv_slave_data_18, fwd_qkv_streamer_conv_slave_data_19, fwd_qkv_streamer_conv_slave_data_20, fwd_qkv_streamer_conv_slave_data_21, fwd_qkv_streamer_conv_slave_data_22, fwd_qkv_streamer_conv_slave_data_23, fwd_qkv_streamer_conv_slave_data_24, fwd_qkv_streamer_conv_slave_data_25, fwd_qkv_streamer_conv_slave_data_26
      , fwd_qkv_streamer_conv_slave_data_27, fwd_qkv_streamer_conv_slave_data_28, fwd_qkv_streamer_conv_slave_data_29, fwd_qkv_streamer_conv_slave_data_30, fwd_qkv_streamer_conv_slave_data_31, fwd_qkv_streamer_conv_slave_ready, fwd_qkt_streamer_conv_slave_valid, fwd_qkt_streamer_conv_slave_data_0, fwd_qkt_streamer_conv_slave_data_1, fwd_qkt_streamer_conv_slave_data_2, fwd_qkt_streamer_conv_slave_data_3, fwd_qkt_streamer_conv_slave_ready, trig_hub_streamer_handler_slave_data_in_0
      , trig_hub_streamer_handler_slave_data_in_1, trig_hub_streamer_handler_slave_data_in_2, trig_hub_streamer_handler_slave_data_in_3, trig_hub_streamer_handler_slave_in_cur_write, trig_hub_streamer_handler_slave_out_cur_write );

    input clk;
    input rst;
    input stream_acc_port_0_valid;
    input [511:0] stream_acc_port_0_data;
    input stream_acc_port_1_valid;
    input [511:0] stream_acc_port_1_data;
    input stream_acc_port_2_valid;
    input [511:0] stream_acc_port_2_data;
    input stream_acc_port_3_valid;
    input [511:0] stream_acc_port_3_data;
    input acc_stream_port_ready;
    input conv_kernel_qkv_out_ready;
    input conv_kernel_qkt_out_ready;
    input fwd_streamer_qkv_master_ready;
    input fwd_streamer_qkt_master_ready;
    input fwd_qkt_streamer_mha_slave_valid;
    input [7:0] fwd_qkt_streamer_mha_slave_data_0;
    input [7:0] fwd_qkt_streamer_mha_slave_data_1;
    input [7:0] fwd_qkt_streamer_mha_slave_data_2;
    input [7:0] fwd_qkt_streamer_mha_slave_data_3;
    input [7:0] fwd_qkt_streamer_mha_slave_data_4;
    input [7:0] fwd_qkt_streamer_mha_slave_data_5;
    input [7:0] fwd_qkt_streamer_mha_slave_data_6;
    input [7:0] fwd_qkt_streamer_mha_slave_data_7;
    input [7:0] fwd_qkt_streamer_mha_slave_data_8;
    input [7:0] fwd_qkt_streamer_mha_slave_data_9;
    input [7:0] fwd_qkt_streamer_mha_slave_data_10;
    input [7:0] fwd_qkt_streamer_mha_slave_data_11;
    input [7:0] fwd_qkt_streamer_mha_slave_data_12;
    input [7:0] fwd_qkt_streamer_mha_slave_data_13;
    input [7:0] fwd_qkt_streamer_mha_slave_data_14;
    input [7:0] fwd_qkt_streamer_mha_slave_data_15;
    input [7:0] fwd_qkt_streamer_mha_slave_data_16;
    input [7:0] fwd_qkt_streamer_mha_slave_data_17;
    input [7:0] fwd_qkt_streamer_mha_slave_data_18;
    input [7:0] fwd_qkt_streamer_mha_slave_data_19;
    input [7:0] fwd_qkt_streamer_mha_slave_data_20;
    input [7:0] fwd_qkt_streamer_mha_slave_data_21;
    input [7:0] fwd_qkt_streamer_mha_slave_data_22;
    input [7:0] fwd_qkt_streamer_mha_slave_data_23;
    input [7:0] fwd_qkt_streamer_mha_slave_data_24;
    input [7:0] fwd_qkt_streamer_mha_slave_data_25;
    input [7:0] fwd_qkt_streamer_mha_slave_data_26;
    input [7:0] fwd_qkt_streamer_mha_slave_data_27;
    input [7:0] fwd_qkt_streamer_mha_slave_data_28;
    input [7:0] fwd_qkt_streamer_mha_slave_data_29;
    input [7:0] fwd_qkt_streamer_mha_slave_data_30;
    input [7:0] fwd_qkt_streamer_mha_slave_data_31;
    input [7:0] fwd_qkt_streamer_mha_slave_data_32;
    input [7:0] fwd_qkt_streamer_mha_slave_data_33;
    input [7:0] fwd_qkt_streamer_mha_slave_data_34;
    input [7:0] fwd_qkt_streamer_mha_slave_data_35;
    input [7:0] fwd_qkt_streamer_mha_slave_data_36;
    input [7:0] fwd_qkt_streamer_mha_slave_data_37;
    input [7:0] fwd_qkt_streamer_mha_slave_data_38;
    input [7:0] fwd_qkt_streamer_mha_slave_data_39;
    input [7:0] fwd_qkt_streamer_mha_slave_data_40;
    input [7:0] fwd_qkt_streamer_mha_slave_data_41;
    input [7:0] fwd_qkt_streamer_mha_slave_data_42;
    input [7:0] fwd_qkt_streamer_mha_slave_data_43;
    input [7:0] fwd_qkt_streamer_mha_slave_data_44;
    input [7:0] fwd_qkt_streamer_mha_slave_data_45;
    input [7:0] fwd_qkt_streamer_mha_slave_data_46;
    input [7:0] fwd_qkt_streamer_mha_slave_data_47;
    input [7:0] fwd_qkt_streamer_mha_slave_data_48;
    input [7:0] fwd_qkt_streamer_mha_slave_data_49;
    input [7:0] fwd_qkt_streamer_mha_slave_data_50;
    input [7:0] fwd_qkt_streamer_mha_slave_data_51;
    input [7:0] fwd_qkt_streamer_mha_slave_data_52;
    input [7:0] fwd_qkt_streamer_mha_slave_data_53;
    input [7:0] fwd_qkt_streamer_mha_slave_data_54;
    input [7:0] fwd_qkt_streamer_mha_slave_data_55;
    input [7:0] fwd_qkt_streamer_mha_slave_data_56;
    input [7:0] fwd_qkt_streamer_mha_slave_data_57;
    input [7:0] fwd_qkt_streamer_mha_slave_data_58;
    input [7:0] fwd_qkt_streamer_mha_slave_data_59;
    input [7:0] fwd_qkt_streamer_mha_slave_data_60;
    input [7:0] fwd_qkt_streamer_mha_slave_data_61;
    input [7:0] fwd_qkt_streamer_mha_slave_data_62;
    input [7:0] fwd_qkt_streamer_mha_slave_data_63;
    input fwd_qkv_streamer_conv_slave_valid;
    input [7:0] fwd_qkv_streamer_conv_slave_data_0;
    input [7:0] fwd_qkv_streamer_conv_slave_data_1;
    input [7:0] fwd_qkv_streamer_conv_slave_data_2;
    input [7:0] fwd_qkv_streamer_conv_slave_data_3;
    input [7:0] fwd_qkv_streamer_conv_slave_data_4;
    input [7:0] fwd_qkv_streamer_conv_slave_data_5;
    input [7:0] fwd_qkv_streamer_conv_slave_data_6;
    input [7:0] fwd_qkv_streamer_conv_slave_data_7;
    input [7:0] fwd_qkv_streamer_conv_slave_data_8;
    input [7:0] fwd_qkv_streamer_conv_slave_data_9;
    input [7:0] fwd_qkv_streamer_conv_slave_data_10;
    input [7:0] fwd_qkv_streamer_conv_slave_data_11;
    input [7:0] fwd_qkv_streamer_conv_slave_data_12;
    input [7:0] fwd_qkv_streamer_conv_slave_data_13;
    input [7:0] fwd_qkv_streamer_conv_slave_data_14;
    input [7:0] fwd_qkv_streamer_conv_slave_data_15;
    input [7:0] fwd_qkv_streamer_conv_slave_data_16;
    input [7:0] fwd_qkv_streamer_conv_slave_data_17;
    input [7:0] fwd_qkv_streamer_conv_slave_data_18;
    input [7:0] fwd_qkv_streamer_conv_slave_data_19;
    input [7:0] fwd_qkv_streamer_conv_slave_data_20;
    input [7:0] fwd_qkv_streamer_conv_slave_data_21;
    input [7:0] fwd_qkv_streamer_conv_slave_data_22;
    input [7:0] fwd_qkv_streamer_conv_slave_data_23;
    input [7:0] fwd_qkv_streamer_conv_slave_data_24;
    input [7:0] fwd_qkv_streamer_conv_slave_data_25;
    input [7:0] fwd_qkv_streamer_conv_slave_data_26;
    input [7:0] fwd_qkv_streamer_conv_slave_data_27;
    input [7:0] fwd_qkv_streamer_conv_slave_data_28;
    input [7:0] fwd_qkv_streamer_conv_slave_data_29;
    input [7:0] fwd_qkv_streamer_conv_slave_data_30;
    input [7:0] fwd_qkv_streamer_conv_slave_data_31;
    input fwd_qkt_streamer_conv_slave_valid;
    input [7:0] fwd_qkt_streamer_conv_slave_data_0;
    input [7:0] fwd_qkt_streamer_conv_slave_data_1;
    input [7:0] fwd_qkt_streamer_conv_slave_data_2;
    input [7:0] fwd_qkt_streamer_conv_slave_data_3;
    input trig_hub_streamer_handler_slave_data_in_0;
    input trig_hub_streamer_handler_slave_data_in_1;
    input trig_hub_streamer_handler_slave_data_in_2;
    input trig_hub_streamer_handler_slave_data_in_3;
    input trig_hub_streamer_handler_slave_in_cur_write;
    output stream_acc_port_0_ready;
    reg stream_acc_port_0_ready;
    output stream_acc_port_1_ready;
    reg stream_acc_port_1_ready;
    output stream_acc_port_2_ready;
    reg stream_acc_port_2_ready;
    output stream_acc_port_3_ready;
    reg stream_acc_port_3_ready;
    output acc_stream_port_valid;
    reg acc_stream_port_valid;
    output [511:0] acc_stream_port_data;
    reg [511:0] acc_stream_port_data;
    output conv_kernel_qkv_out_valid;
    reg conv_kernel_qkv_out_valid;
    output [7:0] conv_kernel_qkv_out_data_0;
    reg [7:0] conv_kernel_qkv_out_data_0;
    output [7:0] conv_kernel_qkv_out_data_1;
    reg [7:0] conv_kernel_qkv_out_data_1;
    output [7:0] conv_kernel_qkv_out_data_2;
    reg [7:0] conv_kernel_qkv_out_data_2;
    output [7:0] conv_kernel_qkv_out_data_3;
    reg [7:0] conv_kernel_qkv_out_data_3;
    output [7:0] conv_kernel_qkv_out_data_4;
    reg [7:0] conv_kernel_qkv_out_data_4;
    output [7:0] conv_kernel_qkv_out_data_5;
    reg [7:0] conv_kernel_qkv_out_data_5;
    output [7:0] conv_kernel_qkv_out_data_6;
    reg [7:0] conv_kernel_qkv_out_data_6;
    output [7:0] conv_kernel_qkv_out_data_7;
    reg [7:0] conv_kernel_qkv_out_data_7;
    output [7:0] conv_kernel_qkv_out_data_8;
    reg [7:0] conv_kernel_qkv_out_data_8;
    output [7:0] conv_kernel_qkv_out_data_9;
    reg [7:0] conv_kernel_qkv_out_data_9;
    output [7:0] conv_kernel_qkv_out_data_10;
    reg [7:0] conv_kernel_qkv_out_data_10;
    output [7:0] conv_kernel_qkv_out_data_11;
    reg [7:0] conv_kernel_qkv_out_data_11;
    output [7:0] conv_kernel_qkv_out_data_12;
    reg [7:0] conv_kernel_qkv_out_data_12;
    output [7:0] conv_kernel_qkv_out_data_13;
    reg [7:0] conv_kernel_qkv_out_data_13;
    output [7:0] conv_kernel_qkv_out_data_14;
    reg [7:0] conv_kernel_qkv_out_data_14;
    output [7:0] conv_kernel_qkv_out_data_15;
    reg [7:0] conv_kernel_qkv_out_data_15;
    output conv_kernel_qkt_out_valid;
    reg conv_kernel_qkt_out_valid;
    output [7:0] conv_kernel_qkt_out_data_0;
    reg [7:0] conv_kernel_qkt_out_data_0;
    output [7:0] conv_kernel_qkt_out_data_1;
    reg [7:0] conv_kernel_qkt_out_data_1;
    output [7:0] conv_kernel_qkt_out_data_2;
    reg [7:0] conv_kernel_qkt_out_data_2;
    output [7:0] conv_kernel_qkt_out_data_3;
    reg [7:0] conv_kernel_qkt_out_data_3;
    output [7:0] conv_kernel_qkt_out_data_4;
    reg [7:0] conv_kernel_qkt_out_data_4;
    output [7:0] conv_kernel_qkt_out_data_5;
    reg [7:0] conv_kernel_qkt_out_data_5;
    output [7:0] conv_kernel_qkt_out_data_6;
    reg [7:0] conv_kernel_qkt_out_data_6;
    output [7:0] conv_kernel_qkt_out_data_7;
    reg [7:0] conv_kernel_qkt_out_data_7;
    output [7:0] conv_kernel_qkt_out_data_8;
    reg [7:0] conv_kernel_qkt_out_data_8;
    output [7:0] conv_kernel_qkt_out_data_9;
    reg [7:0] conv_kernel_qkt_out_data_9;
    output [7:0] conv_kernel_qkt_out_data_10;
    reg [7:0] conv_kernel_qkt_out_data_10;
    output [7:0] conv_kernel_qkt_out_data_11;
    reg [7:0] conv_kernel_qkt_out_data_11;
    output [7:0] conv_kernel_qkt_out_data_12;
    reg [7:0] conv_kernel_qkt_out_data_12;
    output [7:0] conv_kernel_qkt_out_data_13;
    reg [7:0] conv_kernel_qkt_out_data_13;
    output [7:0] conv_kernel_qkt_out_data_14;
    reg [7:0] conv_kernel_qkt_out_data_14;
    output [7:0] conv_kernel_qkt_out_data_15;
    reg [7:0] conv_kernel_qkt_out_data_15;
    output fwd_streamer_qkv_master_valid;
    output [127:0] fwd_streamer_qkv_master_data_0;
    reg [127:0] fwd_streamer_qkv_master_data_0;
    output [127:0] fwd_streamer_qkv_master_data_1;
    reg [127:0] fwd_streamer_qkv_master_data_1;
    output [127:0] fwd_streamer_qkv_master_data_2;
    reg [127:0] fwd_streamer_qkv_master_data_2;
    output [127:0] fwd_streamer_qkv_master_data_3;
    reg [127:0] fwd_streamer_qkv_master_data_3;
    output [127:0] fwd_streamer_qkv_master_data_4;
    reg [127:0] fwd_streamer_qkv_master_data_4;
    output [127:0] fwd_streamer_qkv_master_data_5;
    reg [127:0] fwd_streamer_qkv_master_data_5;
    output [127:0] fwd_streamer_qkv_master_data_6;
    reg [127:0] fwd_streamer_qkv_master_data_6;
    output [127:0] fwd_streamer_qkv_master_data_7;
    reg [127:0] fwd_streamer_qkv_master_data_7;
    output [127:0] fwd_streamer_qkv_master_data_8;
    reg [127:0] fwd_streamer_qkv_master_data_8;
    output [127:0] fwd_streamer_qkv_master_data_9;
    reg [127:0] fwd_streamer_qkv_master_data_9;
    output [127:0] fwd_streamer_qkv_master_data_10;
    reg [127:0] fwd_streamer_qkv_master_data_10;
    output [127:0] fwd_streamer_qkv_master_data_11;
    reg [127:0] fwd_streamer_qkv_master_data_11;
    output [127:0] fwd_streamer_qkv_master_data_12;
    reg [127:0] fwd_streamer_qkv_master_data_12;
    output [127:0] fwd_streamer_qkv_master_data_13;
    reg [127:0] fwd_streamer_qkv_master_data_13;
    output [127:0] fwd_streamer_qkv_master_data_14;
    reg [127:0] fwd_streamer_qkv_master_data_14;
    output [127:0] fwd_streamer_qkv_master_data_15;
    reg [127:0] fwd_streamer_qkv_master_data_15;
    output fwd_streamer_qkt_master_valid;
    output [7:0] fwd_streamer_qkt_master_data_0;
    reg [7:0] fwd_streamer_qkt_master_data_0;
    output [7:0] fwd_streamer_qkt_master_data_1;
    reg [7:0] fwd_streamer_qkt_master_data_1;
    output [7:0] fwd_streamer_qkt_master_data_2;
    reg [7:0] fwd_streamer_qkt_master_data_2;
    output [7:0] fwd_streamer_qkt_master_data_3;
    reg [7:0] fwd_streamer_qkt_master_data_3;
    output [7:0] fwd_streamer_qkt_master_data_4;
    reg [7:0] fwd_streamer_qkt_master_data_4;
    output [7:0] fwd_streamer_qkt_master_data_5;
    reg [7:0] fwd_streamer_qkt_master_data_5;
    output [7:0] fwd_streamer_qkt_master_data_6;
    reg [7:0] fwd_streamer_qkt_master_data_6;
    output [7:0] fwd_streamer_qkt_master_data_7;
    reg [7:0] fwd_streamer_qkt_master_data_7;
    output [7:0] fwd_streamer_qkt_master_data_8;
    reg [7:0] fwd_streamer_qkt_master_data_8;
    output [7:0] fwd_streamer_qkt_master_data_9;
    reg [7:0] fwd_streamer_qkt_master_data_9;
    output [7:0] fwd_streamer_qkt_master_data_10;
    reg [7:0] fwd_streamer_qkt_master_data_10;
    output [7:0] fwd_streamer_qkt_master_data_11;
    reg [7:0] fwd_streamer_qkt_master_data_11;
    output [7:0] fwd_streamer_qkt_master_data_12;
    reg [7:0] fwd_streamer_qkt_master_data_12;
    output [7:0] fwd_streamer_qkt_master_data_13;
    reg [7:0] fwd_streamer_qkt_master_data_13;
    output [7:0] fwd_streamer_qkt_master_data_14;
    reg [7:0] fwd_streamer_qkt_master_data_14;
    output [7:0] fwd_streamer_qkt_master_data_15;
    reg [7:0] fwd_streamer_qkt_master_data_15;
    output [7:0] fwd_streamer_qkt_master_data_16;
    reg [7:0] fwd_streamer_qkt_master_data_16;
    output [7:0] fwd_streamer_qkt_master_data_17;
    reg [7:0] fwd_streamer_qkt_master_data_17;
    output [7:0] fwd_streamer_qkt_master_data_18;
    reg [7:0] fwd_streamer_qkt_master_data_18;
    output [7:0] fwd_streamer_qkt_master_data_19;
    reg [7:0] fwd_streamer_qkt_master_data_19;
    output [7:0] fwd_streamer_qkt_master_data_20;
    reg [7:0] fwd_streamer_qkt_master_data_20;
    output [7:0] fwd_streamer_qkt_master_data_21;
    reg [7:0] fwd_streamer_qkt_master_data_21;
    output [7:0] fwd_streamer_qkt_master_data_22;
    reg [7:0] fwd_streamer_qkt_master_data_22;
    output [7:0] fwd_streamer_qkt_master_data_23;
    reg [7:0] fwd_streamer_qkt_master_data_23;
    output [7:0] fwd_streamer_qkt_master_data_24;
    reg [7:0] fwd_streamer_qkt_master_data_24;
    output [7:0] fwd_streamer_qkt_master_data_25;
    reg [7:0] fwd_streamer_qkt_master_data_25;
    output [7:0] fwd_streamer_qkt_master_data_26;
    reg [7:0] fwd_streamer_qkt_master_data_26;
    output [7:0] fwd_streamer_qkt_master_data_27;
    reg [7:0] fwd_streamer_qkt_master_data_27;
    output [7:0] fwd_streamer_qkt_master_data_28;
    reg [7:0] fwd_streamer_qkt_master_data_28;
    output [7:0] fwd_streamer_qkt_master_data_29;
    reg [7:0] fwd_streamer_qkt_master_data_29;
    output [7:0] fwd_streamer_qkt_master_data_30;
    reg [7:0] fwd_streamer_qkt_master_data_30;
    output [7:0] fwd_streamer_qkt_master_data_31;
    reg [7:0] fwd_streamer_qkt_master_data_31;
    output [7:0] fwd_streamer_qkt_master_data_32;
    reg [7:0] fwd_streamer_qkt_master_data_32;
    output [7:0] fwd_streamer_qkt_master_data_33;
    reg [7:0] fwd_streamer_qkt_master_data_33;
    output [7:0] fwd_streamer_qkt_master_data_34;
    reg [7:0] fwd_streamer_qkt_master_data_34;
    output [7:0] fwd_streamer_qkt_master_data_35;
    reg [7:0] fwd_streamer_qkt_master_data_35;
    output [7:0] fwd_streamer_qkt_master_data_36;
    reg [7:0] fwd_streamer_qkt_master_data_36;
    output [7:0] fwd_streamer_qkt_master_data_37;
    reg [7:0] fwd_streamer_qkt_master_data_37;
    output [7:0] fwd_streamer_qkt_master_data_38;
    reg [7:0] fwd_streamer_qkt_master_data_38;
    output [7:0] fwd_streamer_qkt_master_data_39;
    reg [7:0] fwd_streamer_qkt_master_data_39;
    output [7:0] fwd_streamer_qkt_master_data_40;
    reg [7:0] fwd_streamer_qkt_master_data_40;
    output [7:0] fwd_streamer_qkt_master_data_41;
    reg [7:0] fwd_streamer_qkt_master_data_41;
    output [7:0] fwd_streamer_qkt_master_data_42;
    reg [7:0] fwd_streamer_qkt_master_data_42;
    output [7:0] fwd_streamer_qkt_master_data_43;
    reg [7:0] fwd_streamer_qkt_master_data_43;
    output [7:0] fwd_streamer_qkt_master_data_44;
    reg [7:0] fwd_streamer_qkt_master_data_44;
    output [7:0] fwd_streamer_qkt_master_data_45;
    reg [7:0] fwd_streamer_qkt_master_data_45;
    output [7:0] fwd_streamer_qkt_master_data_46;
    reg [7:0] fwd_streamer_qkt_master_data_46;
    output [7:0] fwd_streamer_qkt_master_data_47;
    reg [7:0] fwd_streamer_qkt_master_data_47;
    output [7:0] fwd_streamer_qkt_master_data_48;
    reg [7:0] fwd_streamer_qkt_master_data_48;
    output [7:0] fwd_streamer_qkt_master_data_49;
    reg [7:0] fwd_streamer_qkt_master_data_49;
    output [7:0] fwd_streamer_qkt_master_data_50;
    reg [7:0] fwd_streamer_qkt_master_data_50;
    output [7:0] fwd_streamer_qkt_master_data_51;
    reg [7:0] fwd_streamer_qkt_master_data_51;
    output [7:0] fwd_streamer_qkt_master_data_52;
    reg [7:0] fwd_streamer_qkt_master_data_52;
    output [7:0] fwd_streamer_qkt_master_data_53;
    reg [7:0] fwd_streamer_qkt_master_data_53;
    output [7:0] fwd_streamer_qkt_master_data_54;
    reg [7:0] fwd_streamer_qkt_master_data_54;
    output [7:0] fwd_streamer_qkt_master_data_55;
    reg [7:0] fwd_streamer_qkt_master_data_55;
    output [7:0] fwd_streamer_qkt_master_data_56;
    reg [7:0] fwd_streamer_qkt_master_data_56;
    output [7:0] fwd_streamer_qkt_master_data_57;
    reg [7:0] fwd_streamer_qkt_master_data_57;
    output [7:0] fwd_streamer_qkt_master_data_58;
    reg [7:0] fwd_streamer_qkt_master_data_58;
    output [7:0] fwd_streamer_qkt_master_data_59;
    reg [7:0] fwd_streamer_qkt_master_data_59;
    output [7:0] fwd_streamer_qkt_master_data_60;
    reg [7:0] fwd_streamer_qkt_master_data_60;
    output [7:0] fwd_streamer_qkt_master_data_61;
    reg [7:0] fwd_streamer_qkt_master_data_61;
    output [7:0] fwd_streamer_qkt_master_data_62;
    reg [7:0] fwd_streamer_qkt_master_data_62;
    output [7:0] fwd_streamer_qkt_master_data_63;
    reg [7:0] fwd_streamer_qkt_master_data_63;
    output fwd_qkt_streamer_mha_slave_ready;
    output fwd_qkv_streamer_conv_slave_ready;
    reg fwd_qkv_streamer_conv_slave_ready;
    output fwd_qkt_streamer_conv_slave_ready;
    reg fwd_qkt_streamer_conv_slave_ready;
    output trig_hub_streamer_handler_slave_out_cur_write;
    reg trig_hub_streamer_handler_slave_out_cur_write;
    reg [5:0] global_state_next;
    reg [127:0] sreg_12;
    reg [127:0] sreg_11;
    reg [127:0] sreg_10;
    reg [127:0] sreg_9;
    reg [127:0] sreg_8;
    reg [127:0] sreg_7;
    reg [127:0] sreg_6;
    reg [127:0] sreg_5;
    reg [127:0] sreg_4;
    reg [127:0] sreg_3;
    reg [127:0] sreg_2;
    reg [127:0] sreg_1;
    /*signed*/wire [2:0] streamer_handler_LessThan_1U_2_1_326_in1;
    wire [7:0] conv_kernel_reg_11_0;
    wire [7:0] conv_kernel_reg_10_0;
    wire [7:0] conv_kernel_reg_9_0;
    wire [7:0] conv_kernel_reg_8_0;
    wire [7:0] conv_kernel_reg_7_0;
    wire [7:0] conv_kernel_reg_6_0;
    wire [7:0] conv_kernel_reg_5_0;
    wire [7:0] conv_kernel_reg_4_0;
    wire [7:0] conv_kernel_reg_3_0;
    wire [7:0] conv_kernel_reg_2_0;
    wire [7:0] conv_kernel_reg_1_0;
    wire [7:0] conv_kernel_reg_0_0;
    wire [7:0] conv_kernel_reg_11_1;
    wire [7:0] conv_kernel_reg_10_1;
    wire [7:0] conv_kernel_reg_9_1;
    wire [7:0] conv_kernel_reg_8_1;
    wire [7:0] conv_kernel_reg_7_1;
    wire [7:0] conv_kernel_reg_6_1;
    wire [7:0] conv_kernel_reg_5_1;
    wire [7:0] conv_kernel_reg_4_1;
    wire [7:0] conv_kernel_reg_3_1;
    wire [7:0] conv_kernel_reg_2_1;
    wire [7:0] conv_kernel_reg_1_1;
    wire [7:0] conv_kernel_reg_0_1;
    wire [7:0] conv_kernel_reg_11_2;
    wire [7:0] conv_kernel_reg_10_2;
    wire [7:0] conv_kernel_reg_9_2;
    wire [7:0] conv_kernel_reg_8_2;
    wire [7:0] conv_kernel_reg_7_2;
    wire [7:0] conv_kernel_reg_6_2;
    wire [7:0] conv_kernel_reg_5_2;
    wire [7:0] conv_kernel_reg_4_2;
    wire [7:0] conv_kernel_reg_3_2;
    wire [7:0] conv_kernel_reg_2_2;
    wire [7:0] conv_kernel_reg_1_2;
    wire [7:0] conv_kernel_reg_0_2;
    wire [7:0] conv_kernel_reg_11_3;
    wire [7:0] conv_kernel_reg_10_3;
    wire [7:0] conv_kernel_reg_9_3;
    wire [7:0] conv_kernel_reg_8_3;
    wire [7:0] conv_kernel_reg_7_3;
    wire [7:0] conv_kernel_reg_6_3;
    wire [7:0] conv_kernel_reg_5_3;
    wire [7:0] conv_kernel_reg_4_3;
    wire [7:0] conv_kernel_reg_3_3;
    wire [7:0] conv_kernel_reg_2_3;
    wire [7:0] conv_kernel_reg_1_3;
    wire [7:0] conv_kernel_reg_0_3;
    wire [7:0] conv_kernel_reg_11_4;
    wire [7:0] conv_kernel_reg_10_4;
    wire [7:0] conv_kernel_reg_9_4;
    wire [7:0] conv_kernel_reg_8_4;
    wire [7:0] conv_kernel_reg_7_4;
    wire [7:0] conv_kernel_reg_6_4;
    wire [7:0] conv_kernel_reg_5_4;
    wire [7:0] conv_kernel_reg_4_4;
    wire [7:0] conv_kernel_reg_3_4;
    wire [7:0] conv_kernel_reg_2_4;
    wire [7:0] conv_kernel_reg_1_4;
    wire [7:0] conv_kernel_reg_0_4;
    wire [7:0] conv_kernel_reg_11_5;
    wire [7:0] conv_kernel_reg_10_5;
    wire [7:0] conv_kernel_reg_9_5;
    wire [7:0] conv_kernel_reg_8_5;
    wire [7:0] conv_kernel_reg_7_5;
    wire [7:0] conv_kernel_reg_6_5;
    wire [7:0] conv_kernel_reg_5_5;
    wire [7:0] conv_kernel_reg_4_5;
    wire [7:0] conv_kernel_reg_3_5;
    wire [7:0] conv_kernel_reg_2_5;
    wire [7:0] conv_kernel_reg_1_5;
    wire [7:0] conv_kernel_reg_0_5;
    wire [7:0] conv_kernel_reg_11_6;
    wire [7:0] conv_kernel_reg_10_6;
    wire [7:0] conv_kernel_reg_9_6;
    wire [7:0] conv_kernel_reg_8_6;
    wire [7:0] conv_kernel_reg_7_6;
    wire [7:0] conv_kernel_reg_6_6;
    wire [7:0] conv_kernel_reg_5_6;
    wire [7:0] conv_kernel_reg_4_6;
    wire [7:0] conv_kernel_reg_3_6;
    wire [7:0] conv_kernel_reg_2_6;
    wire [7:0] conv_kernel_reg_1_6;
    wire [7:0] conv_kernel_reg_0_6;
    wire [7:0] conv_kernel_reg_11_7;
    wire [7:0] conv_kernel_reg_10_7;
    wire [7:0] conv_kernel_reg_9_7;
    wire [7:0] conv_kernel_reg_8_7;
    wire [7:0] conv_kernel_reg_7_7;
    wire [7:0] conv_kernel_reg_6_7;
    wire [7:0] conv_kernel_reg_5_7;
    wire [7:0] conv_kernel_reg_4_7;
    wire [7:0] conv_kernel_reg_3_7;
    wire [7:0] conv_kernel_reg_2_7;
    wire [7:0] conv_kernel_reg_1_7;
    wire [7:0] conv_kernel_reg_0_7;
    wire [7:0] conv_kernel_reg_11_8;
    wire [7:0] conv_kernel_reg_10_8;
    wire [7:0] conv_kernel_reg_9_8;
    wire [7:0] conv_kernel_reg_8_8;
    wire [7:0] conv_kernel_reg_7_8;
    wire [7:0] conv_kernel_reg_6_8;
    wire [7:0] conv_kernel_reg_5_8;
    wire [7:0] conv_kernel_reg_4_8;
    wire [7:0] conv_kernel_reg_3_8;
    wire [7:0] conv_kernel_reg_2_8;
    wire [7:0] conv_kernel_reg_1_8;
    wire [7:0] conv_kernel_reg_0_8;
    wire [7:0] conv_kernel_reg_11_9;
    wire [7:0] conv_kernel_reg_10_9;
    wire [7:0] conv_kernel_reg_9_9;
    wire [7:0] conv_kernel_reg_8_9;
    wire [7:0] conv_kernel_reg_7_9;
    wire [7:0] conv_kernel_reg_6_9;
    wire [7:0] conv_kernel_reg_5_9;
    wire [7:0] conv_kernel_reg_4_9;
    wire [7:0] conv_kernel_reg_3_9;
    wire [7:0] conv_kernel_reg_2_9;
    wire [7:0] conv_kernel_reg_1_9;
    wire [7:0] conv_kernel_reg_0_9;
    wire [7:0] conv_kernel_reg_11_10;
    wire [7:0] conv_kernel_reg_10_10;
    wire [7:0] conv_kernel_reg_9_10;
    wire [7:0] conv_kernel_reg_8_10;
    wire [7:0] conv_kernel_reg_7_10;
    wire [7:0] conv_kernel_reg_6_10;
    wire [7:0] conv_kernel_reg_5_10;
    wire [7:0] conv_kernel_reg_4_10;
    wire [7:0] conv_kernel_reg_3_10;
    wire [7:0] conv_kernel_reg_2_10;
    wire [7:0] conv_kernel_reg_1_10;
    wire [7:0] conv_kernel_reg_0_10;
    wire [7:0] conv_kernel_reg_11_11;
    wire [7:0] conv_kernel_reg_10_11;
    wire [7:0] conv_kernel_reg_9_11;
    wire [7:0] conv_kernel_reg_8_11;
    wire [7:0] conv_kernel_reg_7_11;
    wire [7:0] conv_kernel_reg_6_11;
    wire [7:0] conv_kernel_reg_5_11;
    wire [7:0] conv_kernel_reg_4_11;
    wire [7:0] conv_kernel_reg_3_11;
    wire [7:0] conv_kernel_reg_2_11;
    wire [7:0] conv_kernel_reg_1_11;
    wire [7:0] conv_kernel_reg_0_11;
    wire [7:0] conv_kernel_reg_11_12;
    wire [7:0] conv_kernel_reg_10_12;
    wire [7:0] conv_kernel_reg_9_12;
    wire [7:0] conv_kernel_reg_8_12;
    wire [7:0] conv_kernel_reg_7_12;
    wire [7:0] conv_kernel_reg_6_12;
    wire [7:0] conv_kernel_reg_5_12;
    wire [7:0] conv_kernel_reg_4_12;
    wire [7:0] conv_kernel_reg_3_12;
    wire [7:0] conv_kernel_reg_2_12;
    wire [7:0] conv_kernel_reg_1_12;
    wire [7:0] conv_kernel_reg_0_12;
    wire [7:0] conv_kernel_reg_11_13;
    wire [7:0] conv_kernel_reg_10_13;
    wire [7:0] conv_kernel_reg_9_13;
    wire [7:0] conv_kernel_reg_8_13;
    wire [7:0] conv_kernel_reg_7_13;
    wire [7:0] conv_kernel_reg_6_13;
    wire [7:0] conv_kernel_reg_5_13;
    wire [7:0] conv_kernel_reg_4_13;
    wire [7:0] conv_kernel_reg_3_13;
    wire [7:0] conv_kernel_reg_2_13;
    wire [7:0] conv_kernel_reg_1_13;
    wire [7:0] conv_kernel_reg_0_13;
    wire [7:0] conv_kernel_reg_11_14;
    wire [7:0] conv_kernel_reg_10_14;
    wire [7:0] conv_kernel_reg_9_14;
    wire [7:0] conv_kernel_reg_8_14;
    wire [7:0] conv_kernel_reg_7_14;
    wire [7:0] conv_kernel_reg_6_14;
    wire [7:0] conv_kernel_reg_5_14;
    wire [7:0] conv_kernel_reg_4_14;
    wire [7:0] conv_kernel_reg_3_14;
    wire [7:0] conv_kernel_reg_2_14;
    wire [7:0] conv_kernel_reg_1_14;
    wire [7:0] conv_kernel_reg_0_14;
    wire [7:0] conv_kernel_reg_11_15;
    wire [7:0] conv_kernel_reg_10_15;
    wire [7:0] conv_kernel_reg_9_15;
    wire [7:0] conv_kernel_reg_8_15;
    wire [7:0] conv_kernel_reg_7_15;
    wire [7:0] conv_kernel_reg_6_15;
    wire [7:0] conv_kernel_reg_5_15;
    wire [7:0] conv_kernel_reg_4_15;
    wire [7:0] conv_kernel_reg_3_15;
    wire [7:0] conv_kernel_reg_2_15;
    wire [7:0] conv_kernel_reg_1_15;
    wire [7:0] conv_kernel_reg_0_15;
    reg [3:0] streamer_handler_N_Mux_8_16_25_4_306_ctrl1;
    reg  gs_ctrl_f_streamer_handler_h800000000000000;
    /*signed*/wire [5:0] streamer_handler_LessThan_1U_23_1_305_in1;
    /*signed*/wire [7:0] streamer_handler_LessThan_1U_21_4_303_in1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_237_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_236_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_235_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_234_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_233_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_232_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_231_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_230_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_229_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_228_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_227_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_226_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_225_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_224_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_223_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_222_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_221_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_220_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_219_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_218_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_217_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_216_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_215_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_214_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_213_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_212_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_211_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_210_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_209_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_208_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_207_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_206_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_205_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_204_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_203_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_202_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_201_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_200_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_199_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_198_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_197_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_196_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_195_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_194_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_193_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_192_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_191_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_190_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_189_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_188_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_187_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_186_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_185_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_184_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_183_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_182_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_181_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_180_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_179_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_178_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_177_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_176_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_175_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_174_out1;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_173_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_172_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_171_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_170_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_169_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_168_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_167_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_166_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_165_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_164_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_163_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_162_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_161_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_160_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_159_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_158_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_157_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_156_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_155_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_154_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_153_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_152_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_151_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_150_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_149_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_148_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_147_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_146_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_145_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_144_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_143_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_142_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_141_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_140_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_139_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_138_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_137_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_136_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_135_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_134_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_133_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_132_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_131_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_130_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_129_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_128_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_127_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_126_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_125_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_124_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_123_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_122_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_121_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_120_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_119_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_118_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_117_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_116_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_115_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_114_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_113_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_112_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_111_in5;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_110_in5;
    reg [1:0] streamer_handler_Add_3U_22_4_108_in1;
    reg [3:0] streamer_handler_Add_5U_20_4_104_in1;
    reg  gs_ctrl_f_streamer_handler_h20000000000000;
    /*signed*/wire [7:0] streamer_handler_LessThan_1U_21_4_103_in1;
    reg [5:0] streamer_handler_Add_7U_12_4_92_in1;
    reg  gs_ctrl_f_streamer_handler_h80020000000000;
    wire  streamer_handler_Xor_1Ux1U_1U_s_4_89_out1;
    wire [1:0] streamer_handler_Add_2U_13_4_99_out1;
    wire [1:0] streamer_handler_Add_2U_13_4_105_out1;
    wire [4:0] streamer_handler_Add_5U_20_4_322_out1;
    wire [4:0] streamer_handler_Add_5U_20_4_104_out1;
    wire [4:0] streamer_handler_Add_5U_20_4_333_out1;
    wire [2:0] streamer_handler_Add_3U_22_4_93_out1;
    wire  streamer_handler_LessThan_1U_21_4_329_out1;
    wire  streamer_handler_LessThan_1U_3_1_109_out1;
    wire  streamer_handler_LessThan_1U_2_1_101_out1;
    wire  streamer_handler_LessThan_1U_2_1_326_out1;
    wire  streamer_handler_LessThan_1U_2_1_94_out1;
    wire [1:0] streamer_handler_Add_2U_13_4_325_out1;
    reg [1:0] s_reg_434;
    wire [1:0] streamer_handler_Add_2U_13_4_91_out1;
    reg [1:0] s_reg_371;
    wire  streamer_handler_LessThan_1U_21_4_103_out1;
    wire  streamer_handler_LessThan_1U_2_1_328_out1;
    wire  streamer_handler_LessThan_1U_21_4_303_out1;
    wire [6:0] streamer_handler_Add_7U_12_4_92_out1;
    wire [2:0] streamer_handler_Add_3U_22_4_108_out1;
    wire [1:0] streamer_handler_Add_2U_13_4_323_out1;
    reg [5:0] s_reg_433;
    wire  streamer_handler_LessThan_1U_9_4_96_out1;
    wire  streamer_handler_LessThan_1U_21_4_98_out1;
    reg [3:0] s_reg_348;
    reg [7:0] conv_kernel_reg_15_15;
    reg [7:0] conv_kernel_reg_15_14;
    reg [7:0] conv_kernel_reg_15_13;
    reg [7:0] conv_kernel_reg_15_12;
    reg [7:0] conv_kernel_reg_15_11;
    reg [7:0] conv_kernel_reg_15_10;
    reg [7:0] conv_kernel_reg_15_9;
    reg [7:0] conv_kernel_reg_15_8;
    reg [7:0] conv_kernel_reg_15_7;
    reg [7:0] conv_kernel_reg_15_6;
    reg [7:0] conv_kernel_reg_15_5;
    reg [7:0] conv_kernel_reg_15_4;
    reg [7:0] conv_kernel_reg_15_3;
    reg [7:0] conv_kernel_reg_15_2;
    reg [7:0] conv_kernel_reg_15_1;
    reg [7:0] conv_kernel_reg_15_0;
    reg [7:0] conv_kernel_reg_14_15;
    reg [7:0] conv_kernel_reg_14_14;
    reg [7:0] conv_kernel_reg_14_13;
    reg [7:0] conv_kernel_reg_14_12;
    reg [7:0] conv_kernel_reg_14_11;
    reg [7:0] conv_kernel_reg_14_10;
    reg [7:0] conv_kernel_reg_14_9;
    reg [7:0] conv_kernel_reg_14_8;
    reg [7:0] conv_kernel_reg_14_7;
    reg [7:0] conv_kernel_reg_14_6;
    reg [7:0] conv_kernel_reg_14_5;
    reg [7:0] conv_kernel_reg_14_4;
    reg [7:0] conv_kernel_reg_14_3;
    reg [7:0] conv_kernel_reg_14_2;
    reg [7:0] conv_kernel_reg_14_1;
    reg [7:0] conv_kernel_reg_14_0;
    reg [7:0] conv_kernel_reg_13_15;
    reg [7:0] conv_kernel_reg_13_14;
    reg [7:0] conv_kernel_reg_13_13;
    reg [7:0] conv_kernel_reg_13_12;
    reg [7:0] conv_kernel_reg_13_11;
    reg [7:0] conv_kernel_reg_13_10;
    reg [7:0] conv_kernel_reg_13_9;
    reg [7:0] conv_kernel_reg_13_8;
    reg [7:0] conv_kernel_reg_13_7;
    reg [7:0] conv_kernel_reg_13_6;
    reg [7:0] conv_kernel_reg_13_5;
    reg [7:0] conv_kernel_reg_13_4;
    reg [7:0] conv_kernel_reg_13_3;
    reg [7:0] conv_kernel_reg_13_2;
    reg [7:0] conv_kernel_reg_13_1;
    reg [7:0] conv_kernel_reg_13_0;
    reg [7:0] conv_kernel_reg_12_15;
    reg [7:0] conv_kernel_reg_12_14;
    reg [7:0] conv_kernel_reg_12_13;
    reg [7:0] conv_kernel_reg_12_12;
    reg [7:0] conv_kernel_reg_12_11;
    reg [7:0] conv_kernel_reg_12_10;
    reg [7:0] conv_kernel_reg_12_9;
    reg [7:0] conv_kernel_reg_12_8;
    reg [7:0] conv_kernel_reg_12_7;
    reg [7:0] conv_kernel_reg_12_6;
    reg [7:0] conv_kernel_reg_12_5;
    reg [7:0] conv_kernel_reg_12_4;
    reg [7:0] conv_kernel_reg_12_3;
    reg [7:0] conv_kernel_reg_12_2;
    reg [7:0] conv_kernel_reg_12_1;
    reg [7:0] conv_kernel_reg_12_0;
    wire  streamer_handler_Not_1U_1U_s_4_90_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_306_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_307_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_308_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_309_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_310_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_311_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_312_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_313_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_314_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_315_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_316_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_317_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_318_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_319_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_320_out1;
    reg [7:0] streamer_handler_N_Mux_8_16_25_4_321_out1;
    reg [7:0] s_reg_760;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_173_out1;
    reg [7:0] s_reg_694;
    reg [7:0] s_reg_630;
    reg [7:0] s_reg_566;
    reg [7:0] s_reg_502;
    reg [7:0] s_reg_759;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_172_out1;
    reg [7:0] s_reg_693;
    reg [7:0] s_reg_629;
    reg [7:0] s_reg_565;
    reg [7:0] s_reg_501;
    reg [7:0] s_reg_758;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_171_out1;
    reg [7:0] s_reg_692;
    reg [7:0] s_reg_628;
    reg [7:0] s_reg_564;
    reg [7:0] s_reg_500;
    reg [7:0] s_reg_757;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_170_out1;
    reg [7:0] s_reg_691;
    reg [7:0] s_reg_627;
    reg [7:0] s_reg_563;
    reg [7:0] s_reg_499;
    reg [7:0] s_reg_756;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_169_out1;
    reg [7:0] s_reg_690;
    reg [7:0] s_reg_626;
    reg [7:0] s_reg_562;
    reg [7:0] s_reg_498;
    reg [7:0] s_reg_755;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_168_out1;
    reg [7:0] s_reg_689;
    reg [7:0] s_reg_625;
    reg [7:0] s_reg_561;
    reg [7:0] s_reg_497;
    reg [7:0] s_reg_754;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_167_out1;
    reg [7:0] s_reg_688;
    reg [7:0] s_reg_624;
    reg [7:0] s_reg_560;
    reg [7:0] s_reg_496;
    reg [7:0] s_reg_753;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_166_out1;
    reg [7:0] s_reg_687;
    reg [7:0] s_reg_623;
    reg [7:0] s_reg_559;
    reg [7:0] s_reg_495;
    reg [7:0] s_reg_752;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_165_out1;
    reg [7:0] s_reg_686;
    reg [7:0] s_reg_622;
    reg [7:0] s_reg_558;
    reg [7:0] s_reg_494;
    reg [7:0] s_reg_751;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_164_out1;
    reg [7:0] s_reg_685;
    reg [7:0] s_reg_621;
    reg [7:0] s_reg_557;
    reg [7:0] s_reg_493;
    reg [7:0] s_reg_750;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_163_out1;
    reg [7:0] s_reg_684;
    reg [7:0] s_reg_620;
    reg [7:0] s_reg_556;
    reg [7:0] s_reg_492;
    reg [7:0] s_reg_749;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_162_out1;
    reg [7:0] s_reg_683;
    reg [7:0] s_reg_619;
    reg [7:0] s_reg_555;
    reg [7:0] s_reg_491;
    reg [7:0] s_reg_748;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_161_out1;
    reg [7:0] s_reg_682;
    reg [7:0] s_reg_618;
    reg [7:0] s_reg_554;
    reg [7:0] s_reg_490;
    reg [7:0] s_reg_747;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_160_out1;
    reg [7:0] s_reg_681;
    reg [7:0] s_reg_617;
    reg [7:0] s_reg_553;
    reg [7:0] s_reg_489;
    reg [7:0] s_reg_746;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_159_out1;
    reg [7:0] s_reg_680;
    reg [7:0] s_reg_616;
    reg [7:0] s_reg_552;
    reg [7:0] s_reg_488;
    reg [7:0] s_reg_745;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_158_out1;
    reg [7:0] s_reg_744;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_157_out1;
    reg [7:0] s_reg_678;
    reg [7:0] s_reg_614;
    reg [7:0] s_reg_550;
    reg [7:0] s_reg_486;
    reg [7:0] s_reg_743;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_156_out1;
    reg [7:0] s_reg_677;
    reg [7:0] s_reg_613;
    reg [7:0] s_reg_549;
    reg [7:0] s_reg_485;
    reg [7:0] s_reg_742;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_155_out1;
    reg [7:0] s_reg_676;
    reg [7:0] s_reg_612;
    reg [7:0] s_reg_548;
    reg [7:0] s_reg_484;
    reg [7:0] s_reg_741;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_154_out1;
    reg [7:0] s_reg_675;
    reg [7:0] s_reg_611;
    reg [7:0] s_reg_547;
    reg [7:0] s_reg_483;
    reg [7:0] s_reg_740;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_153_out1;
    reg [7:0] s_reg_674;
    reg [7:0] s_reg_610;
    reg [7:0] s_reg_546;
    reg [7:0] s_reg_482;
    reg [7:0] s_reg_739;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_152_out1;
    reg [7:0] s_reg_673;
    reg [7:0] s_reg_609;
    reg [7:0] s_reg_545;
    reg [7:0] s_reg_481;
    reg [7:0] s_reg_738;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_151_out1;
    reg [7:0] s_reg_672;
    reg [7:0] s_reg_608;
    reg [7:0] s_reg_544;
    reg [7:0] s_reg_480;
    reg [7:0] s_reg_737;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_150_out1;
    reg [7:0] s_reg_671;
    reg [7:0] s_reg_607;
    reg [7:0] s_reg_543;
    reg [7:0] s_reg_479;
    reg [7:0] s_reg_736;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_149_out1;
    reg [7:0] s_reg_670;
    reg [7:0] s_reg_606;
    reg [7:0] s_reg_542;
    reg [7:0] s_reg_478;
    reg [7:0] s_reg_735;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_148_out1;
    reg [7:0] s_reg_669;
    reg [7:0] s_reg_605;
    reg [7:0] s_reg_541;
    reg [7:0] s_reg_477;
    reg [7:0] s_reg_734;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_147_out1;
    reg [7:0] s_reg_668;
    reg [7:0] s_reg_604;
    reg [7:0] s_reg_540;
    reg [7:0] s_reg_476;
    reg [7:0] s_reg_733;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_146_out1;
    reg [7:0] s_reg_667;
    reg [7:0] s_reg_603;
    reg [7:0] s_reg_539;
    reg [7:0] s_reg_475;
    reg [7:0] s_reg_732;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_145_out1;
    reg [7:0] s_reg_666;
    reg [7:0] s_reg_602;
    reg [7:0] s_reg_538;
    reg [7:0] s_reg_474;
    reg [7:0] s_reg_731;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_144_out1;
    reg [7:0] s_reg_665;
    reg [7:0] s_reg_601;
    reg [7:0] s_reg_537;
    reg [7:0] s_reg_473;
    reg [7:0] s_reg_730;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_143_out1;
    reg [7:0] s_reg_664;
    reg [7:0] s_reg_600;
    reg [7:0] s_reg_536;
    reg [7:0] s_reg_472;
    reg [7:0] s_reg_729;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_142_out1;
    reg [7:0] s_reg_728;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_141_out1;
    reg [7:0] s_reg_662;
    reg [7:0] s_reg_598;
    reg [7:0] s_reg_534;
    reg [7:0] s_reg_470;
    reg [7:0] s_reg_727;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_140_out1;
    reg [7:0] s_reg_661;
    reg [7:0] s_reg_597;
    reg [7:0] s_reg_533;
    reg [7:0] s_reg_469;
    reg [7:0] s_reg_726;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_139_out1;
    reg [7:0] s_reg_660;
    reg [7:0] s_reg_596;
    reg [7:0] s_reg_532;
    reg [7:0] s_reg_468;
    reg [7:0] s_reg_725;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_138_out1;
    reg [7:0] s_reg_659;
    reg [7:0] s_reg_595;
    reg [7:0] s_reg_531;
    reg [7:0] s_reg_467;
    reg [7:0] s_reg_724;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_137_out1;
    reg [7:0] s_reg_658;
    reg [7:0] s_reg_594;
    reg [7:0] s_reg_530;
    reg [7:0] s_reg_466;
    reg [7:0] s_reg_723;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_136_out1;
    reg [7:0] s_reg_657;
    reg [7:0] s_reg_593;
    reg [7:0] s_reg_529;
    reg [7:0] s_reg_465;
    reg [7:0] s_reg_722;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_135_out1;
    reg [7:0] s_reg_656;
    reg [7:0] s_reg_592;
    reg [7:0] s_reg_528;
    reg [7:0] s_reg_464;
    reg [7:0] s_reg_721;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_134_out1;
    reg [7:0] s_reg_655;
    reg [7:0] s_reg_591;
    reg [7:0] s_reg_527;
    reg [7:0] s_reg_463;
    reg [7:0] s_reg_720;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_133_out1;
    reg [7:0] s_reg_654;
    reg [7:0] s_reg_590;
    reg [7:0] s_reg_526;
    reg [7:0] s_reg_462;
    reg [7:0] s_reg_719;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_132_out1;
    reg [7:0] s_reg_653;
    reg [7:0] s_reg_589;
    reg [7:0] s_reg_525;
    reg [7:0] s_reg_461;
    reg [7:0] s_reg_718;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_131_out1;
    reg [7:0] s_reg_652;
    reg [7:0] s_reg_588;
    reg [7:0] s_reg_524;
    reg [7:0] s_reg_460;
    reg [7:0] s_reg_717;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_130_out1;
    reg [7:0] s_reg_651;
    reg [7:0] s_reg_587;
    reg [7:0] s_reg_523;
    reg [7:0] s_reg_459;
    reg [7:0] s_reg_716;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_129_out1;
    reg [7:0] s_reg_650;
    reg [7:0] s_reg_586;
    reg [7:0] s_reg_522;
    reg [7:0] s_reg_458;
    reg [7:0] s_reg_715;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_128_out1;
    reg [7:0] s_reg_649;
    reg [7:0] s_reg_585;
    reg [7:0] s_reg_521;
    reg [7:0] s_reg_457;
    reg [7:0] s_reg_714;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_127_out1;
    reg [7:0] s_reg_648;
    reg [7:0] s_reg_584;
    reg [7:0] s_reg_520;
    reg [7:0] s_reg_456;
    reg [7:0] s_reg_713;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_126_out1;
    reg [7:0] s_reg_712;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_125_out1;
    reg [7:0] s_reg_646;
    reg [7:0] s_reg_582;
    reg [7:0] s_reg_518;
    reg [7:0] s_reg_454;
    reg [7:0] s_reg_711;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_124_out1;
    reg [7:0] s_reg_645;
    reg [7:0] s_reg_581;
    reg [7:0] s_reg_517;
    reg [7:0] s_reg_453;
    reg [7:0] s_reg_710;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_123_out1;
    reg [7:0] s_reg_644;
    reg [7:0] s_reg_580;
    reg [7:0] s_reg_516;
    reg [7:0] s_reg_452;
    reg [7:0] s_reg_709;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_122_out1;
    reg [7:0] s_reg_643;
    reg [7:0] s_reg_579;
    reg [7:0] s_reg_515;
    reg [7:0] s_reg_451;
    reg [7:0] s_reg_708;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_121_out1;
    reg [7:0] s_reg_642;
    reg [7:0] s_reg_578;
    reg [7:0] s_reg_514;
    reg [7:0] s_reg_450;
    reg [7:0] s_reg_707;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_120_out1;
    reg [7:0] s_reg_641;
    reg [7:0] s_reg_577;
    reg [7:0] s_reg_513;
    reg [7:0] s_reg_449;
    reg [7:0] s_reg_706;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_119_out1;
    reg [7:0] s_reg_640;
    reg [7:0] s_reg_576;
    reg [7:0] s_reg_512;
    reg [7:0] s_reg_448;
    reg [7:0] s_reg_705;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_118_out1;
    reg [7:0] s_reg_639;
    reg [7:0] s_reg_575;
    reg [7:0] s_reg_511;
    reg [7:0] s_reg_447;
    reg [7:0] s_reg_704;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_117_out1;
    reg [7:0] s_reg_638;
    reg [7:0] s_reg_574;
    reg [7:0] s_reg_510;
    reg [7:0] s_reg_446;
    reg [7:0] s_reg_703;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_116_out1;
    reg [7:0] s_reg_637;
    reg [7:0] s_reg_573;
    reg [7:0] s_reg_509;
    reg [7:0] s_reg_445;
    reg [7:0] s_reg_702;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_115_out1;
    reg [7:0] s_reg_636;
    reg [7:0] s_reg_572;
    reg [7:0] s_reg_508;
    reg [7:0] s_reg_444;
    reg [7:0] s_reg_701;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_114_out1;
    reg [7:0] s_reg_635;
    reg [7:0] s_reg_571;
    reg [7:0] s_reg_507;
    reg [7:0] s_reg_700;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_113_out1;
    reg [7:0] s_reg_634;
    reg [7:0] s_reg_570;
    reg [7:0] s_reg_506;
    reg [7:0] s_reg_699;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_112_out1;
    reg [7:0] s_reg_633;
    reg [7:0] s_reg_569;
    reg [7:0] s_reg_505;
    reg [7:0] s_reg_698;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_111_out1;
    reg [7:0] s_reg_632;
    reg [7:0] s_reg_568;
    reg [7:0] s_reg_504;
    reg [7:0] s_reg_697;
    reg [7:0] streamer_handler_N_Mux_8_4_24_4_110_out1;
    reg [7:0] s_reg_349;
    reg [127:0] s_reg_383;
    reg [127:0] s_reg_382;
    reg [127:0] s_reg_381;
    reg [127:0] s_reg_380;
    reg [127:0] s_reg_375;
    reg [127:0] s_reg_374;
    reg [127:0] s_reg_373;
    reg [127:0] s_reg_372;
    reg [127:0] s_reg_370;
    reg [127:0] s_reg_369;
    reg [127:0] s_reg_368;
    reg [127:0] s_reg_367;
    reg [127:0] s_reg_362;
    reg [127:0] s_reg_361;
    reg [127:0] s_reg_360;
    reg [127:0] s_reg_359;
    reg  trig_hub_streamer_handler_slave_in_last_read;
    wire  streamer_handler_Not_1U_1U_s_4_238_out1;
    wire  streamer_handler_Not_1U_1U_s_4_304_out1;
    wire  streamer_handler_Not_1U_1U_s_4_95_out1;
    wire  streamer_handler_LessThan_1U_23_1_854_out1;
    reg [7:0] s_reg_443;
    reg [7:0] s_reg_442;
    reg [7:0] s_reg_441;
    reg [7:0] s_reg_440;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_302_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_301_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_300_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_299_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_298_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_297_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_296_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_295_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_294_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_293_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_292_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_291_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_290_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_289_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_288_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_287_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_286_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_285_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_284_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_283_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_282_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_281_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_280_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_279_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_278_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_277_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_276_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_275_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_274_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_273_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_272_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_271_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_270_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_269_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_268_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_267_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_266_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_265_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_264_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_263_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_262_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_261_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_260_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_259_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_258_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_257_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_256_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_255_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_254_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_253_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_252_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_251_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_250_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_249_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_248_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_247_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_246_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_245_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_244_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_243_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_242_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_241_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_240_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_16_4_239_out1;
    wire  streamer_handler_LessThan_1U_2_1_106_out1;
    wire  streamer_handler_LessThan_1U_23_1_332_out1;
    wire  streamer_handler_LessThan_1U_23_1_305_out1;
    reg  s_reg_378;
    reg [5:0] global_state;
    reg  trig_hub_streamer_handler_slave_out_cur_write_reg;
    reg  gs_ctrl_f_streamer_handler_h1000001000000000;
    wire  stall0;
    wire  streamer_handler_Not_1U_1U_s_4_87_out1;
    reg  streamer_handler_N_Mux_1_2_6_4_88_out1;
    reg  trig_hub_streamer_handler_slave_out_next_write;
    wire  streamer_handler_Or_1Ux1U_1U_4_870_out1;
    wire  streamer_handler_And_1Ux1U_1U_4_869_out1;
    wire  streamer_handler_And_1Ux1U_1U_4_868_out1;
    wire  streamer_handler_Not_1U_1U_s_4_867_out1;
    wire  streamer_handler_Or_1Ux1U_1U_4_866_out1;
    wire  streamer_handler_And_1Ux1U_1U_4_865_out1;
    wire  streamer_handler_And_1Ux1U_1U_4_864_out1;
    wire  streamer_handler_Not_1U_1U_s_4_863_out1;
    reg  streamer_handler_N_Muxb_1_2_4_4_11_out1;
    wire  streamer_handler_Xor_1Ux1U_1U_s_4_10_out1;
    wire  streamer_handler_Xor_1Ux1U_1U_s_4_9_out1;
    reg  streamer_handler_N_Muxb_1_2_11_4_12_out1;
    wire  streamer_handler_And_1Ux1U_1U_4_21_out1;
    wire  streamer_handler_Not_1U_1U_s_4_19_out1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_86_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_63;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_85_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_62;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_84_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_61;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_83_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_60;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_82_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_59;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_81_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_58;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_80_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_57;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_79_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_56;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_78_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_55;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_77_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_54;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_76_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_53;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_75_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_52;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_74_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_51;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_73_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_50;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_72_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_49;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_71_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_48;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_70_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_47;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_69_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_46;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_68_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_45;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_67_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_44;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_66_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_43;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_65_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_42;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_64_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_41;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_63_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_40;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_62_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_39;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_61_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_38;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_60_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_37;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_59_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_36;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_58_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_35;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_57_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_34;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_56_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_33;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_55_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_32;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_54_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_31;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_53_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_30;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_52_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_29;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_51_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_28;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_50_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_27;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_49_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_26;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_48_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_25;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_47_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_24;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_46_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_23;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_45_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_22;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_44_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_21;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_43_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_20;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_42_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_19;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_41_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_18;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_40_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_17;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_39_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_16;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_38_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_15;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_37_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_14;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_36_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_13;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_35_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_12;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_34_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_11;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_33_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_10;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_32_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_9;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_31_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_8;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_30_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_7;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_29_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_6;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_28_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_5;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_27_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_4;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_26_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_3;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_25_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_2;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_24_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_1;
    reg [7:0] streamer_handler_N_Mux_8_2_17_4_23_out1;
    reg [7:0] fwd_qkt_streamer_mha_slave_data_buf_0;
    reg  streamer_handler_N_Mux_1_2_10_4_20_out1;
    reg  fwd_qkt_streamer_mha_slave_sync_rcv_ready_flop;
    reg  streamer_handler_N_Mux_1_2_6_4_22_out1;
    reg  fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr;
    reg  fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_prev;
    reg  fwd_qkt_streamer_mha_slave_set_ready_curr;
    reg  fwd_qkt_streamer_mha_slave_sync_rcv_set_ready_prev;
    reg  fwd_qkt_streamer_mha_slave_ready_mask;
    wire  streamer_handler_Or_1Ux1U_1U_4_862_out1;
    wire  streamer_handler_Not_1U_1U_s_4_861_out1;
    wire  streamer_handler_Or_1Ux1U_1U_4_860_out1;
    wire  streamer_handler_Not_1U_1U_s_4_859_out1;
    reg  streamer_handler_N_Muxb_1_2_4_4_7_out1;
    wire  streamer_handler_Xor_1Ux1U_1U_s_4_6_out1;
    wire  streamer_handler_Xor_1Ux1U_1U_s_4_5_out1;
    reg  streamer_handler_N_Muxb_1_2_11_4_8_out1;
    wire  streamer_handler_And_1Ux1U_1U_4_17_out1;
    wire  streamer_handler_Not_1U_1U_s_4_16_out1;
    reg  fwd_streamer_qkt_master_sync_snd_valid_flop;
    reg  streamer_handler_N_Mux_1_2_6_4_18_out1;
    reg  fwd_streamer_qkt_master_sync_snd_reset_valid_curr;
    reg  fwd_streamer_qkt_master_sync_snd_reset_valid_prev;
    reg  fwd_streamer_qkt_master_set_valid_curr;
    reg  fwd_streamer_qkt_master_sync_snd_set_valid_prev;
    wire  streamer_handler_Or_1Ux1U_1U_4_858_out1;
    wire  streamer_handler_Not_1U_1U_s_4_857_out1;
    wire  streamer_handler_Or_1Ux1U_1U_4_856_out1;
    wire  streamer_handler_Not_1U_1U_s_4_855_out1;
    reg  streamer_handler_N_Muxb_1_2_4_4_3_out1;
    wire  streamer_handler_Xor_1Ux1U_1U_s_4_2_out1;
    wire  streamer_handler_Xor_1Ux1U_1U_s_4_1_out1;
    reg  streamer_handler_N_Muxb_1_2_11_4_4_out1;
    wire  streamer_handler_And_1Ux1U_1U_4_14_out1;
    wire  streamer_handler_Not_1U_1U_s_4_13_out1;
    reg  fwd_streamer_qkv_master_sync_snd_valid_flop;
    reg  streamer_handler_N_Mux_1_2_6_4_15_out1;
    reg  fwd_streamer_qkv_master_sync_snd_reset_valid_curr;
    reg  fwd_streamer_qkv_master_sync_snd_reset_valid_prev;
    reg  fwd_streamer_qkv_master_set_valid_curr;
    reg  fwd_streamer_qkv_master_sync_snd_set_valid_prev;

    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_sync_snd_set_valid_prev
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_streamer_qkv_master_sync_snd_set_valid_prev
    // at: cynw_sync_snd.h:177:31
    // at: cynw_sync_snd.h:138:13
    // at: cynw_sync_snd.h:147:13
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_sync_snd_set_valid_prev
        if (rst == 1'b0) 
          begin
            // op:fwd_streamer_qkv_master_sync_snd_back_method/OP56
            // at: cynw_sync_snd.h:138:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:138:13
            fwd_streamer_qkv_master_sync_snd_set_valid_prev <= 1'd0;
          end 
        else 
          begin
            // op:fwd_streamer_qkv_master_sync_snd_back_method/OP68
            // at: cynw_sync_snd.h:147:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:147:13
            fwd_streamer_qkv_master_sync_snd_set_valid_prev <= fwd_streamer_qkv_master_set_valid_curr;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_sync_snd_reset_valid_prev
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_streamer_qkv_master_sync_snd_reset_valid_prev
    // at: cynw_sync_snd.h:179:40
    // at: cynw_sync_snd.h:139:13
    // at: cynw_sync_snd.h:148:13
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_sync_snd_reset_valid_prev
        if (rst == 1'b0) 
          begin
            // op:fwd_streamer_qkv_master_sync_snd_back_method/OP57
            // at: cynw_sync_snd.h:139:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:139:13
            fwd_streamer_qkv_master_sync_snd_reset_valid_prev <= 1'd0;
          end 
        else 
          begin
            // op:fwd_streamer_qkv_master_sync_snd_back_method/OP67
            // at: cynw_sync_snd.h:148:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:148:13
            fwd_streamer_qkv_master_sync_snd_reset_valid_prev <= fwd_streamer_qkv_master_sync_snd_reset_valid_curr;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_sync_snd_reset_valid_curr
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_sync_snd_reset_valid_curr
    // at: cynw_sync_snd.h:179:20
    // at: cynw_sync_snd.h:140:13
    // at: cynw_sync_snd.h:136:10
    // at: cynw_sync_snd.h:133:9
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_sync_snd_reset_valid_curr
        if (rst == 1'b0) 
          begin
            // op:fwd_streamer_qkv_master_sync_snd_back_method/OP58
            // at: cynw_sync_snd.h:140:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:140:13
            fwd_streamer_qkv_master_sync_snd_reset_valid_curr <= 1'd0;
          end 
        else 
          begin
            // op:fwd_streamer_qkv_master_sync_snd_back_method/OP73
            // at: cynw_sync_snd.h:133:9
            // Call Stack: 
            // in function reset_valid called from cynw_sync_snd.h:144:17
            fwd_streamer_qkv_master_sync_snd_reset_valid_curr <= streamer_handler_N_Mux_1_2_6_4_15_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_sync_snd_valid_flop
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_streamer_qkv_master_sync_snd_valid_flop
    // at: cynw_sync_snd.h:182:17
    // at: cynw_sync_snd.h:141:13
    // at: cynw_sync_snd.h:146:13
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_sync_snd_valid_flop
        if (rst == 1'b0) 
          begin
            // op:fwd_streamer_qkv_master_sync_snd_back_method/OP59
            // at: cynw_sync_snd.h:141:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:141:13
            fwd_streamer_qkv_master_sync_snd_valid_flop <= 1'd0;
          end 
        else 
          begin
            // op:fwd_streamer_qkv_master_sync_snd_back_method/OP69
            // at: cynw_sync_snd.h:146:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:146:13
            fwd_streamer_qkv_master_sync_snd_valid_flop <= fwd_streamer_qkv_master_valid;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_13
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:133:28
    assign streamer_handler_Not_1U_1U_s_4_13_out1 = !fwd_streamer_qkv_master_sync_snd_reset_valid_curr;
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_4_14
    // Resource=streamer_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:143:30
    assign streamer_handler_And_1Ux1U_1U_4_14_out1 = fwd_streamer_qkv_master_valid & fwd_streamer_qkv_master_ready;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_1_2_6_4_15
    // Resource=streamer_handler_N_Mux_1_2_6_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:143:13
    always @*
      begin : streamer_handler_N_Mux_1_2_6_4_15
        if (streamer_handler_And_1Ux1U_1U_4_14_out1) 
          begin
            streamer_handler_N_Mux_1_2_6_4_15_out1 = streamer_handler_Not_1U_1U_s_4_13_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_1_2_6_4_15_out1 = fwd_streamer_qkv_master_sync_snd_reset_valid_curr;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_valid
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_fwd_streamer_qkv_master_valid
    // at: cynw_sync_snd.h:184:9
    assign fwd_streamer_qkv_master_valid = streamer_handler_N_Muxb_1_2_11_4_4_out1;
    
    // rtl_instance:streamer_handler/streamer_handler_Xor_1Ux1U_1U_s_4_1
    // Resource=streamer_handler_Xor_1Ux1U_1U_s_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:177:28
    assign streamer_handler_Xor_1Ux1U_1U_s_4_1_out1 = fwd_streamer_qkv_master_set_valid_curr ^ fwd_streamer_qkv_master_sync_snd_set_valid_prev;
    
    // rtl_instance:streamer_handler/streamer_handler_Xor_1Ux1U_1U_s_4_2
    // Resource=streamer_handler_Xor_1Ux1U_1U_s_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:179:37
    assign streamer_handler_Xor_1Ux1U_1U_s_4_2_out1 = fwd_streamer_qkv_master_sync_snd_reset_valid_curr ^ fwd_streamer_qkv_master_sync_snd_reset_valid_prev;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Muxb_1_2_4_4_3
    // Resource=streamer_handler_N_Muxb_1_2_4_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:179:16
    always @*
      begin : streamer_handler_N_Muxb_1_2_4_4_3
        if (streamer_handler_Xor_1Ux1U_1U_s_4_2_out1) 
          begin
            streamer_handler_N_Muxb_1_2_4_4_3_out1 = 1'b0;
          end 
        else 
          begin
            streamer_handler_N_Muxb_1_2_4_4_3_out1 = fwd_streamer_qkv_master_sync_snd_valid_flop;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Muxb_1_2_11_4_4
    // Resource=streamer_handler_N_Muxb_1_2_11_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:177:9
    always @*
      begin : streamer_handler_N_Muxb_1_2_11_4_4
        if (streamer_handler_Xor_1Ux1U_1U_s_4_1_out1) 
          begin
            streamer_handler_N_Muxb_1_2_11_4_4_out1 = 1'b1;
          end 
        else 
          begin
            streamer_handler_N_Muxb_1_2_11_4_4_out1 = streamer_handler_N_Muxb_1_2_4_4_3_out1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_855
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_put_mod.h:61:19
    assign streamer_handler_Not_1U_1U_s_4_855_out1 = !fwd_streamer_qkv_master_valid;
    
    // rtl_instance:streamer_handler/streamer_handler_Or_1Ux1U_1U_4_856
    // Resource=streamer_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_put_mod.h:61:27
    assign streamer_handler_Or_1Ux1U_1U_4_856_out1 = streamer_handler_Not_1U_1U_s_4_855_out1 | fwd_streamer_qkv_master_ready;
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_857
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_put_mod.h:61:19
    assign streamer_handler_Not_1U_1U_s_4_857_out1 = !fwd_streamer_qkv_master_valid;
    
    // rtl_instance:streamer_handler/streamer_handler_Or_1Ux1U_1U_4_858
    // Resource=streamer_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_put_mod.h:61:27
    assign streamer_handler_Or_1Ux1U_1U_4_858_out1 = streamer_handler_Not_1U_1U_s_4_857_out1 | fwd_streamer_qkv_master_ready;
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_sync_snd_set_valid_prev
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_streamer_qkt_master_sync_snd_set_valid_prev
    // at: cynw_sync_snd.h:177:31
    // at: cynw_sync_snd.h:138:13
    // at: cynw_sync_snd.h:147:13
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_sync_snd_set_valid_prev
        if (rst == 1'b0) 
          begin
            // op:fwd_streamer_qkt_master_sync_snd_back_method/OP80
            // at: cynw_sync_snd.h:138:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:138:13
            fwd_streamer_qkt_master_sync_snd_set_valid_prev <= 1'd0;
          end 
        else 
          begin
            // op:fwd_streamer_qkt_master_sync_snd_back_method/OP92
            // at: cynw_sync_snd.h:147:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:147:13
            fwd_streamer_qkt_master_sync_snd_set_valid_prev <= fwd_streamer_qkt_master_set_valid_curr;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_sync_snd_reset_valid_prev
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_streamer_qkt_master_sync_snd_reset_valid_prev
    // at: cynw_sync_snd.h:179:40
    // at: cynw_sync_snd.h:139:13
    // at: cynw_sync_snd.h:148:13
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_sync_snd_reset_valid_prev
        if (rst == 1'b0) 
          begin
            // op:fwd_streamer_qkt_master_sync_snd_back_method/OP81
            // at: cynw_sync_snd.h:139:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:139:13
            fwd_streamer_qkt_master_sync_snd_reset_valid_prev <= 1'd0;
          end 
        else 
          begin
            // op:fwd_streamer_qkt_master_sync_snd_back_method/OP91
            // at: cynw_sync_snd.h:148:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:148:13
            fwd_streamer_qkt_master_sync_snd_reset_valid_prev <= fwd_streamer_qkt_master_sync_snd_reset_valid_curr;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_sync_snd_reset_valid_curr
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkt_master_sync_snd_reset_valid_curr
    // at: cynw_sync_snd.h:179:20
    // at: cynw_sync_snd.h:140:13
    // at: cynw_sync_snd.h:136:10
    // at: cynw_sync_snd.h:133:9
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_sync_snd_reset_valid_curr
        if (rst == 1'b0) 
          begin
            // op:fwd_streamer_qkt_master_sync_snd_back_method/OP82
            // at: cynw_sync_snd.h:140:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:140:13
            fwd_streamer_qkt_master_sync_snd_reset_valid_curr <= 1'd0;
          end 
        else 
          begin
            // op:fwd_streamer_qkt_master_sync_snd_back_method/OP97
            // at: cynw_sync_snd.h:133:9
            // Call Stack: 
            // in function reset_valid called from cynw_sync_snd.h:144:17
            fwd_streamer_qkt_master_sync_snd_reset_valid_curr <= streamer_handler_N_Mux_1_2_6_4_18_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_sync_snd_valid_flop
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_streamer_qkt_master_sync_snd_valid_flop
    // at: cynw_sync_snd.h:182:17
    // at: cynw_sync_snd.h:141:13
    // at: cynw_sync_snd.h:146:13
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_sync_snd_valid_flop
        if (rst == 1'b0) 
          begin
            // op:fwd_streamer_qkt_master_sync_snd_back_method/OP83
            // at: cynw_sync_snd.h:141:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:141:13
            fwd_streamer_qkt_master_sync_snd_valid_flop <= 1'd0;
          end 
        else 
          begin
            // op:fwd_streamer_qkt_master_sync_snd_back_method/OP93
            // at: cynw_sync_snd.h:146:13
            // Call Stack: 
            // in function back_method called from cynw_sync_snd.h:146:13
            fwd_streamer_qkt_master_sync_snd_valid_flop <= fwd_streamer_qkt_master_valid;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_16
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:133:28
    assign streamer_handler_Not_1U_1U_s_4_16_out1 = !fwd_streamer_qkt_master_sync_snd_reset_valid_curr;
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_4_17
    // Resource=streamer_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:143:30
    assign streamer_handler_And_1Ux1U_1U_4_17_out1 = fwd_streamer_qkt_master_valid & fwd_streamer_qkt_master_ready;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_1_2_6_4_18
    // Resource=streamer_handler_N_Mux_1_2_6_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:143:13
    always @*
      begin : streamer_handler_N_Mux_1_2_6_4_18
        if (streamer_handler_And_1Ux1U_1U_4_17_out1) 
          begin
            streamer_handler_N_Mux_1_2_6_4_18_out1 = streamer_handler_Not_1U_1U_s_4_16_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_1_2_6_4_18_out1 = fwd_streamer_qkt_master_sync_snd_reset_valid_curr;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_valid
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_fwd_streamer_qkt_master_valid
    // at: cynw_sync_snd.h:184:9
    assign fwd_streamer_qkt_master_valid = streamer_handler_N_Muxb_1_2_11_4_8_out1;
    
    // rtl_instance:streamer_handler/streamer_handler_Xor_1Ux1U_1U_s_4_5
    // Resource=streamer_handler_Xor_1Ux1U_1U_s_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:177:28
    assign streamer_handler_Xor_1Ux1U_1U_s_4_5_out1 = fwd_streamer_qkt_master_set_valid_curr ^ fwd_streamer_qkt_master_sync_snd_set_valid_prev;
    
    // rtl_instance:streamer_handler/streamer_handler_Xor_1Ux1U_1U_s_4_6
    // Resource=streamer_handler_Xor_1Ux1U_1U_s_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:179:37
    assign streamer_handler_Xor_1Ux1U_1U_s_4_6_out1 = fwd_streamer_qkt_master_sync_snd_reset_valid_curr ^ fwd_streamer_qkt_master_sync_snd_reset_valid_prev;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Muxb_1_2_4_4_7
    // Resource=streamer_handler_N_Muxb_1_2_4_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:179:16
    always @*
      begin : streamer_handler_N_Muxb_1_2_4_4_7
        if (streamer_handler_Xor_1Ux1U_1U_s_4_6_out1) 
          begin
            streamer_handler_N_Muxb_1_2_4_4_7_out1 = 1'b0;
          end 
        else 
          begin
            streamer_handler_N_Muxb_1_2_4_4_7_out1 = fwd_streamer_qkt_master_sync_snd_valid_flop;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Muxb_1_2_11_4_8
    // Resource=streamer_handler_N_Muxb_1_2_11_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_snd.h:177:9
    always @*
      begin : streamer_handler_N_Muxb_1_2_11_4_8
        if (streamer_handler_Xor_1Ux1U_1U_s_4_5_out1) 
          begin
            streamer_handler_N_Muxb_1_2_11_4_8_out1 = 1'b1;
          end 
        else 
          begin
            streamer_handler_N_Muxb_1_2_11_4_8_out1 = streamer_handler_N_Muxb_1_2_4_4_7_out1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_859
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_put_mod.h:61:19
    assign streamer_handler_Not_1U_1U_s_4_859_out1 = !fwd_streamer_qkt_master_valid;
    
    // rtl_instance:streamer_handler/streamer_handler_Or_1Ux1U_1U_4_860
    // Resource=streamer_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_put_mod.h:61:27
    assign streamer_handler_Or_1Ux1U_1U_4_860_out1 = streamer_handler_Not_1U_1U_s_4_859_out1 | fwd_streamer_qkt_master_ready;
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_861
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_put_mod.h:61:19
    assign streamer_handler_Not_1U_1U_s_4_861_out1 = !fwd_streamer_qkt_master_valid;
    
    // rtl_instance:streamer_handler/streamer_handler_Or_1Ux1U_1U_4_862
    // Resource=streamer_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_put_mod.h:61:27
    assign streamer_handler_Or_1Ux1U_1U_4_862_out1 = streamer_handler_Not_1U_1U_s_4_861_out1 | fwd_streamer_qkt_master_ready;
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_ready_mask
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_qkt_streamer_mha_slave_ready_mask
    // at: cynw_sync_rcv.h:180:13
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:192:6
    // at: cynw_can_get_mod.h:63:52
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_ready_mask
        if (rst == 1'b0) 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP108
            // at: cynw_sync_rcv.h:180:13
            // Call Stack: 
            // in function back_method called from cynw_sync_rcv.h:180:13
            fwd_qkt_streamer_mha_slave_ready_mask <= 1'd0;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP311
            // at: cynw_sync_rcv.h:192:6
            // Call Stack: 
            // in function back_method called from cynw_sync_rcv.h:192:6
            fwd_qkt_streamer_mha_slave_ready_mask <= 1'd1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_sync_rcv_set_ready_prev
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_qkt_streamer_mha_slave_sync_rcv_set_ready_prev
    // at: cynw_sync_rcv.h:235:31
    // at: cynw_sync_rcv.h:176:13
    // at: cynw_sync_rcv.h:190:13
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_sync_rcv_set_ready_prev
        if (rst == 1'b0) 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP104
            // at: cynw_sync_rcv.h:176:13
            // Call Stack: 
            // in function back_method called from cynw_sync_rcv.h:176:13
            fwd_qkt_streamer_mha_slave_sync_rcv_set_ready_prev <= 1'd0;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP313
            // at: cynw_sync_rcv.h:190:13
            // Call Stack: 
            // in function back_method called from cynw_sync_rcv.h:190:13
            fwd_qkt_streamer_mha_slave_sync_rcv_set_ready_prev <= fwd_qkt_streamer_mha_slave_set_ready_curr;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_prev
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_prev
    // at: cynw_sync_rcv.h:237:40
    // at: cynw_sync_rcv.h:177:13
    // at: cynw_sync_rcv.h:191:13
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_prev
        if (rst == 1'b0) 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP105
            // at: cynw_sync_rcv.h:177:13
            // Call Stack: 
            // in function back_method called from cynw_sync_rcv.h:177:13
            fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_prev <= 1'd0;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP312
            // at: cynw_sync_rcv.h:191:13
            // Call Stack: 
            // in function back_method called from cynw_sync_rcv.h:191:13
            fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_prev <= fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr
    // at: cynw_sync_rcv.h:237:20
    // at: cynw_sync_rcv.h:178:13
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:166:9
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr
        if (rst == 1'b0) 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP106
            // at: cynw_sync_rcv.h:178:13
            // Call Stack: 
            // in function back_method called from cynw_sync_rcv.h:178:13
            fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr <= 1'd0;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP318
            // at: cynw_sync_rcv.h:166:9
            // Call Stack: 
            // in function reset_ready called from cynw_sync_rcv.h:187:17
            fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr <= streamer_handler_N_Mux_1_2_6_4_22_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_sync_rcv_ready_flop
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_qkt_streamer_mha_slave_sync_rcv_ready_flop
    // at: cynw_sync_rcv.h:240:17
    // at: cynw_sync_rcv.h:179:13
    // at: cynw_sync_rcv.h:189:13
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_sync_rcv_ready_flop
        if (rst == 1'b0) 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP107
            // at: cynw_sync_rcv.h:179:13
            // Call Stack: 
            // in function back_method called from cynw_sync_rcv.h:179:13
            fwd_qkt_streamer_mha_slave_sync_rcv_ready_flop <= 1'd0;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP315
            // at: cynw_sync_rcv.h:189:13
            // Call Stack: 
            // in function back_method called from cynw_sync_rcv.h:189:13
            fwd_qkt_streamer_mha_slave_sync_rcv_ready_flop <= streamer_handler_N_Mux_1_2_10_4_20_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_0
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_0
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_0
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_0 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP320
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_0 <= streamer_handler_N_Mux_8_2_17_4_23_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_1
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_1
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_1
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_1 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP322
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_1 <= streamer_handler_N_Mux_8_2_17_4_24_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_2
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_2
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_2
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_2 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP324
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_2 <= streamer_handler_N_Mux_8_2_17_4_25_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_3
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_3
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_3
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_3 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP326
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_3 <= streamer_handler_N_Mux_8_2_17_4_26_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_4
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_4
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_4
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_4 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP328
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_4 <= streamer_handler_N_Mux_8_2_17_4_27_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_5
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_5
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_5
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_5 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP330
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_5 <= streamer_handler_N_Mux_8_2_17_4_28_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_6
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_6
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_6
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_6 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP332
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_6 <= streamer_handler_N_Mux_8_2_17_4_29_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_7
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_7
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_7
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_7 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP334
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_7 <= streamer_handler_N_Mux_8_2_17_4_30_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_8
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_8
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_8
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_8 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP336
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_8 <= streamer_handler_N_Mux_8_2_17_4_31_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_9
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_9
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_9
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_9 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP338
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_9 <= streamer_handler_N_Mux_8_2_17_4_32_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_10
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_10
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_10
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_10 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP340
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_10 <= streamer_handler_N_Mux_8_2_17_4_33_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_11
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_11
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_11
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_11 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP342
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_11 <= streamer_handler_N_Mux_8_2_17_4_34_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_12
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_12
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_12
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_12 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP344
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_12 <= streamer_handler_N_Mux_8_2_17_4_35_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_13
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_13
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_13
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_13 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP346
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_13 <= streamer_handler_N_Mux_8_2_17_4_36_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_14
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_14
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_14
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_14 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP348
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_14 <= streamer_handler_N_Mux_8_2_17_4_37_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_15
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_15
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_15
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_15 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP350
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_15 <= streamer_handler_N_Mux_8_2_17_4_38_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_16
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_16
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_16
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_16 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP352
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_16 <= streamer_handler_N_Mux_8_2_17_4_39_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_17
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_17
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_17
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_17 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP354
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_17 <= streamer_handler_N_Mux_8_2_17_4_40_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_18
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_18
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_18
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_18 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP356
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_18 <= streamer_handler_N_Mux_8_2_17_4_41_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_19
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_19
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_19
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_19 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP358
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_19 <= streamer_handler_N_Mux_8_2_17_4_42_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_20
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_20
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_20
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_20 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP360
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_20 <= streamer_handler_N_Mux_8_2_17_4_43_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_21
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_21
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_21
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_21 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP362
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_21 <= streamer_handler_N_Mux_8_2_17_4_44_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_22
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_22
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_22
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_22 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP364
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_22 <= streamer_handler_N_Mux_8_2_17_4_45_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_23
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_23
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_23
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_23 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP366
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_23 <= streamer_handler_N_Mux_8_2_17_4_46_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_24
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_24
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_24
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_24 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP368
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_24 <= streamer_handler_N_Mux_8_2_17_4_47_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_25
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_25
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_25
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_25 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP370
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_25 <= streamer_handler_N_Mux_8_2_17_4_48_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_26
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_26
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_26
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_26 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP372
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_26 <= streamer_handler_N_Mux_8_2_17_4_49_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_27
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_27
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_27
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_27 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP374
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_27 <= streamer_handler_N_Mux_8_2_17_4_50_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_28
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_28
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_28
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_28 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP376
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_28 <= streamer_handler_N_Mux_8_2_17_4_51_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_29
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_29
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_29
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_29 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP378
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_29 <= streamer_handler_N_Mux_8_2_17_4_52_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_30
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_30
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_30
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_30 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP380
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_30 <= streamer_handler_N_Mux_8_2_17_4_53_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_31
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_31
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_31
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_31 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP382
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_31 <= streamer_handler_N_Mux_8_2_17_4_54_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_32
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_32
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_32
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_32 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP384
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_32 <= streamer_handler_N_Mux_8_2_17_4_55_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_33
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_33
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_33
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_33 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP386
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_33 <= streamer_handler_N_Mux_8_2_17_4_56_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_34
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_34
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_34
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_34 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP388
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_34 <= streamer_handler_N_Mux_8_2_17_4_57_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_35
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_35
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_35
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_35 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP390
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_35 <= streamer_handler_N_Mux_8_2_17_4_58_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_36
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_36
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_36
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_36 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP392
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_36 <= streamer_handler_N_Mux_8_2_17_4_59_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_37
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_37
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_37
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_37 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP394
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_37 <= streamer_handler_N_Mux_8_2_17_4_60_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_38
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_38
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_38
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_38 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP396
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_38 <= streamer_handler_N_Mux_8_2_17_4_61_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_39
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_39
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_39
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_39 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP398
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_39 <= streamer_handler_N_Mux_8_2_17_4_62_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_40
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_40
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_40
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_40 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP400
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_40 <= streamer_handler_N_Mux_8_2_17_4_63_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_41
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_41
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_41
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_41 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP402
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_41 <= streamer_handler_N_Mux_8_2_17_4_64_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_42
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_42
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_42
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_42 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP404
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_42 <= streamer_handler_N_Mux_8_2_17_4_65_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_43
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_43
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_43
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_43 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP406
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_43 <= streamer_handler_N_Mux_8_2_17_4_66_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_44
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_44
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_44
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_44 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP408
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_44 <= streamer_handler_N_Mux_8_2_17_4_67_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_45
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_45
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_45
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_45 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP410
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_45 <= streamer_handler_N_Mux_8_2_17_4_68_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_46
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_46
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_46
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_46 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP412
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_46 <= streamer_handler_N_Mux_8_2_17_4_69_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_47
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_47
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_47
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_47 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP414
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_47 <= streamer_handler_N_Mux_8_2_17_4_70_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_48
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_48
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_48
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_48 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP416
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_48 <= streamer_handler_N_Mux_8_2_17_4_71_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_49
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_49
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_49
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_49 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP418
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_49 <= streamer_handler_N_Mux_8_2_17_4_72_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_50
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_50
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_50
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_50 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP420
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_50 <= streamer_handler_N_Mux_8_2_17_4_73_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_51
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_51
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_51
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_51 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP422
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_51 <= streamer_handler_N_Mux_8_2_17_4_74_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_52
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_52
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_52
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_52 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP424
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_52 <= streamer_handler_N_Mux_8_2_17_4_75_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_53
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_53
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_53
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_53 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP426
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_53 <= streamer_handler_N_Mux_8_2_17_4_76_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_54
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_54
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_54
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_54 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP428
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_54 <= streamer_handler_N_Mux_8_2_17_4_77_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_55
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_55
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_55
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_55 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP430
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_55 <= streamer_handler_N_Mux_8_2_17_4_78_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_56
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_56
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_56
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_56 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP432
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_56 <= streamer_handler_N_Mux_8_2_17_4_79_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_57
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_57
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_57
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_57 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP434
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_57 <= streamer_handler_N_Mux_8_2_17_4_80_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_58
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_58
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_58
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_58 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP436
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_58 <= streamer_handler_N_Mux_8_2_17_4_81_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_59
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_59
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_59
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_59 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP438
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_59 <= streamer_handler_N_Mux_8_2_17_4_82_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_60
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_60
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_60
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_60 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP440
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_60 <= streamer_handler_N_Mux_8_2_17_4_83_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_61
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_61
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_61
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_61 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP442
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_61 <= streamer_handler_N_Mux_8_2_17_4_84_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_62
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_62
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_62
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_62 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP444
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_62 <= streamer_handler_N_Mux_8_2_17_4_85_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_data_buf_63
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_fwd_qkt_streamer_mha_slave_data_buf_63
    // at: cynw_sync_rcv.h:174:10
    // at: cynw_sync_rcv.h:171:18
    // at: array:94:12
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_data_buf_63
        if (rst == 1'b0) 
          begin
            fwd_qkt_streamer_mha_slave_data_buf_63 <= 8'd000;
          end 
        else 
          begin
            // op:fwd_qkt_streamer_mha_slave_sync_rcv_back_method/OP446
            // at: cynw_sync_rcv.h:171:18
            // Call Stack: 
            // in function buffer_incoming_data called from cynw_sync_rcv.h:186:17
            fwd_qkt_streamer_mha_slave_data_buf_63 <= streamer_handler_N_Mux_8_2_17_4_86_out1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_19
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:166:28
    assign streamer_handler_Not_1U_1U_s_4_19_out1 = !fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_1_2_10_4_20
    // Resource=streamer_handler_N_Mux_1_2_10_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:189:50
    always @*
      begin : streamer_handler_N_Mux_1_2_10_4_20
        if (fwd_qkt_streamer_mha_slave_ready_mask) 
          begin
            streamer_handler_N_Mux_1_2_10_4_20_out1 = fwd_qkt_streamer_mha_slave_ready;
          end 
        else 
          begin
            streamer_handler_N_Mux_1_2_10_4_20_out1 = 1'b1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_4_21
    // Resource=streamer_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:23
    assign streamer_handler_And_1Ux1U_1U_4_21_out1 = fwd_qkt_streamer_mha_slave_valid & fwd_qkt_streamer_mha_slave_ready;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_1_2_6_4_22
    // Resource=streamer_handler_N_Mux_1_2_6_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_1_2_6_4_22
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_1_2_6_4_22_out1 = streamer_handler_Not_1U_1U_s_4_19_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_1_2_6_4_22_out1 = fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_23
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_23
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_23_out1 = fwd_qkt_streamer_mha_slave_data_0;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_23_out1 = fwd_qkt_streamer_mha_slave_data_buf_0;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_24
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_24
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_24_out1 = fwd_qkt_streamer_mha_slave_data_1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_24_out1 = fwd_qkt_streamer_mha_slave_data_buf_1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_25
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_25
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_25_out1 = fwd_qkt_streamer_mha_slave_data_2;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_25_out1 = fwd_qkt_streamer_mha_slave_data_buf_2;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_26
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_26
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_26_out1 = fwd_qkt_streamer_mha_slave_data_3;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_26_out1 = fwd_qkt_streamer_mha_slave_data_buf_3;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_27
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_27
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_27_out1 = fwd_qkt_streamer_mha_slave_data_4;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_27_out1 = fwd_qkt_streamer_mha_slave_data_buf_4;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_28
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_28
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_28_out1 = fwd_qkt_streamer_mha_slave_data_5;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_28_out1 = fwd_qkt_streamer_mha_slave_data_buf_5;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_29
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_29
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_29_out1 = fwd_qkt_streamer_mha_slave_data_6;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_29_out1 = fwd_qkt_streamer_mha_slave_data_buf_6;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_30
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_30
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_30_out1 = fwd_qkt_streamer_mha_slave_data_7;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_30_out1 = fwd_qkt_streamer_mha_slave_data_buf_7;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_31
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_31
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_31_out1 = fwd_qkt_streamer_mha_slave_data_8;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_31_out1 = fwd_qkt_streamer_mha_slave_data_buf_8;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_32
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_32
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_32_out1 = fwd_qkt_streamer_mha_slave_data_9;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_32_out1 = fwd_qkt_streamer_mha_slave_data_buf_9;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_33
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_33
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_33_out1 = fwd_qkt_streamer_mha_slave_data_10;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_33_out1 = fwd_qkt_streamer_mha_slave_data_buf_10;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_34
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_34
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_34_out1 = fwd_qkt_streamer_mha_slave_data_11;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_34_out1 = fwd_qkt_streamer_mha_slave_data_buf_11;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_35
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_35
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_35_out1 = fwd_qkt_streamer_mha_slave_data_12;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_35_out1 = fwd_qkt_streamer_mha_slave_data_buf_12;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_36
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_36
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_36_out1 = fwd_qkt_streamer_mha_slave_data_13;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_36_out1 = fwd_qkt_streamer_mha_slave_data_buf_13;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_37
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_37
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_37_out1 = fwd_qkt_streamer_mha_slave_data_14;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_37_out1 = fwd_qkt_streamer_mha_slave_data_buf_14;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_38
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_38
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_38_out1 = fwd_qkt_streamer_mha_slave_data_15;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_38_out1 = fwd_qkt_streamer_mha_slave_data_buf_15;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_39
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_39
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_39_out1 = fwd_qkt_streamer_mha_slave_data_16;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_39_out1 = fwd_qkt_streamer_mha_slave_data_buf_16;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_40
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_40
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_40_out1 = fwd_qkt_streamer_mha_slave_data_17;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_40_out1 = fwd_qkt_streamer_mha_slave_data_buf_17;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_41
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_41
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_41_out1 = fwd_qkt_streamer_mha_slave_data_18;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_41_out1 = fwd_qkt_streamer_mha_slave_data_buf_18;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_42
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_42
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_42_out1 = fwd_qkt_streamer_mha_slave_data_19;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_42_out1 = fwd_qkt_streamer_mha_slave_data_buf_19;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_43
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_43
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_43_out1 = fwd_qkt_streamer_mha_slave_data_20;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_43_out1 = fwd_qkt_streamer_mha_slave_data_buf_20;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_44
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_44
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_44_out1 = fwd_qkt_streamer_mha_slave_data_21;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_44_out1 = fwd_qkt_streamer_mha_slave_data_buf_21;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_45
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_45
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_45_out1 = fwd_qkt_streamer_mha_slave_data_22;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_45_out1 = fwd_qkt_streamer_mha_slave_data_buf_22;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_46
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_46
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_46_out1 = fwd_qkt_streamer_mha_slave_data_23;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_46_out1 = fwd_qkt_streamer_mha_slave_data_buf_23;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_47
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_47
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_47_out1 = fwd_qkt_streamer_mha_slave_data_24;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_47_out1 = fwd_qkt_streamer_mha_slave_data_buf_24;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_48
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_48
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_48_out1 = fwd_qkt_streamer_mha_slave_data_25;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_48_out1 = fwd_qkt_streamer_mha_slave_data_buf_25;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_49
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_49
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_49_out1 = fwd_qkt_streamer_mha_slave_data_26;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_49_out1 = fwd_qkt_streamer_mha_slave_data_buf_26;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_50
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_50
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_50_out1 = fwd_qkt_streamer_mha_slave_data_27;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_50_out1 = fwd_qkt_streamer_mha_slave_data_buf_27;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_51
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_51
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_51_out1 = fwd_qkt_streamer_mha_slave_data_28;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_51_out1 = fwd_qkt_streamer_mha_slave_data_buf_28;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_52
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_52
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_52_out1 = fwd_qkt_streamer_mha_slave_data_29;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_52_out1 = fwd_qkt_streamer_mha_slave_data_buf_29;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_53
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_53
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_53_out1 = fwd_qkt_streamer_mha_slave_data_30;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_53_out1 = fwd_qkt_streamer_mha_slave_data_buf_30;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_54
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_54
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_54_out1 = fwd_qkt_streamer_mha_slave_data_31;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_54_out1 = fwd_qkt_streamer_mha_slave_data_buf_31;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_55
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_55
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_55_out1 = fwd_qkt_streamer_mha_slave_data_32;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_55_out1 = fwd_qkt_streamer_mha_slave_data_buf_32;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_56
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_56
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_56_out1 = fwd_qkt_streamer_mha_slave_data_33;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_56_out1 = fwd_qkt_streamer_mha_slave_data_buf_33;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_57
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_57
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_57_out1 = fwd_qkt_streamer_mha_slave_data_34;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_57_out1 = fwd_qkt_streamer_mha_slave_data_buf_34;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_58
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_58
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_58_out1 = fwd_qkt_streamer_mha_slave_data_35;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_58_out1 = fwd_qkt_streamer_mha_slave_data_buf_35;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_59
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_59
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_59_out1 = fwd_qkt_streamer_mha_slave_data_36;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_59_out1 = fwd_qkt_streamer_mha_slave_data_buf_36;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_60
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_60
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_60_out1 = fwd_qkt_streamer_mha_slave_data_37;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_60_out1 = fwd_qkt_streamer_mha_slave_data_buf_37;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_61
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_61
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_61_out1 = fwd_qkt_streamer_mha_slave_data_38;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_61_out1 = fwd_qkt_streamer_mha_slave_data_buf_38;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_62
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_62
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_62_out1 = fwd_qkt_streamer_mha_slave_data_39;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_62_out1 = fwd_qkt_streamer_mha_slave_data_buf_39;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_63
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_63
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_63_out1 = fwd_qkt_streamer_mha_slave_data_40;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_63_out1 = fwd_qkt_streamer_mha_slave_data_buf_40;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_64
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_64
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_64_out1 = fwd_qkt_streamer_mha_slave_data_41;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_64_out1 = fwd_qkt_streamer_mha_slave_data_buf_41;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_65
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_65
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_65_out1 = fwd_qkt_streamer_mha_slave_data_42;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_65_out1 = fwd_qkt_streamer_mha_slave_data_buf_42;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_66
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_66
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_66_out1 = fwd_qkt_streamer_mha_slave_data_43;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_66_out1 = fwd_qkt_streamer_mha_slave_data_buf_43;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_67
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_67
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_67_out1 = fwd_qkt_streamer_mha_slave_data_44;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_67_out1 = fwd_qkt_streamer_mha_slave_data_buf_44;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_68
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_68
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_68_out1 = fwd_qkt_streamer_mha_slave_data_45;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_68_out1 = fwd_qkt_streamer_mha_slave_data_buf_45;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_69
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_69
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_69_out1 = fwd_qkt_streamer_mha_slave_data_46;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_69_out1 = fwd_qkt_streamer_mha_slave_data_buf_46;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_70
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_70
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_70_out1 = fwd_qkt_streamer_mha_slave_data_47;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_70_out1 = fwd_qkt_streamer_mha_slave_data_buf_47;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_71
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_71
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_71_out1 = fwd_qkt_streamer_mha_slave_data_48;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_71_out1 = fwd_qkt_streamer_mha_slave_data_buf_48;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_72
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_72
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_72_out1 = fwd_qkt_streamer_mha_slave_data_49;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_72_out1 = fwd_qkt_streamer_mha_slave_data_buf_49;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_73
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_73
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_73_out1 = fwd_qkt_streamer_mha_slave_data_50;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_73_out1 = fwd_qkt_streamer_mha_slave_data_buf_50;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_74
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_74
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_74_out1 = fwd_qkt_streamer_mha_slave_data_51;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_74_out1 = fwd_qkt_streamer_mha_slave_data_buf_51;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_75
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_75
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_75_out1 = fwd_qkt_streamer_mha_slave_data_52;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_75_out1 = fwd_qkt_streamer_mha_slave_data_buf_52;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_76
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_76
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_76_out1 = fwd_qkt_streamer_mha_slave_data_53;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_76_out1 = fwd_qkt_streamer_mha_slave_data_buf_53;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_77
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_77
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_77_out1 = fwd_qkt_streamer_mha_slave_data_54;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_77_out1 = fwd_qkt_streamer_mha_slave_data_buf_54;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_78
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_78
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_78_out1 = fwd_qkt_streamer_mha_slave_data_55;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_78_out1 = fwd_qkt_streamer_mha_slave_data_buf_55;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_79
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_79
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_79_out1 = fwd_qkt_streamer_mha_slave_data_56;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_79_out1 = fwd_qkt_streamer_mha_slave_data_buf_56;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_80
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_80
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_80_out1 = fwd_qkt_streamer_mha_slave_data_57;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_80_out1 = fwd_qkt_streamer_mha_slave_data_buf_57;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_81
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_81
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_81_out1 = fwd_qkt_streamer_mha_slave_data_58;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_81_out1 = fwd_qkt_streamer_mha_slave_data_buf_58;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_82
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_82
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_82_out1 = fwd_qkt_streamer_mha_slave_data_59;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_82_out1 = fwd_qkt_streamer_mha_slave_data_buf_59;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_83
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_83
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_83_out1 = fwd_qkt_streamer_mha_slave_data_60;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_83_out1 = fwd_qkt_streamer_mha_slave_data_buf_60;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_84
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_84
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_84_out1 = fwd_qkt_streamer_mha_slave_data_61;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_84_out1 = fwd_qkt_streamer_mha_slave_data_buf_61;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_85
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_85
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_85_out1 = fwd_qkt_streamer_mha_slave_data_62;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_85_out1 = fwd_qkt_streamer_mha_slave_data_buf_62;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_86
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:185:13
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_86
        if (streamer_handler_And_1Ux1U_1U_4_21_out1) 
          begin
            streamer_handler_N_Mux_8_2_17_4_86_out1 = fwd_qkt_streamer_mha_slave_data_63;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_86_out1 = fwd_qkt_streamer_mha_slave_data_buf_63;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_ready
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_fwd_qkt_streamer_mha_slave_ready
    // at: cynw_sync_rcv.h:242:9
    assign fwd_qkt_streamer_mha_slave_ready = streamer_handler_N_Muxb_1_2_11_4_12_out1;
    
    // rtl_instance:streamer_handler/streamer_handler_Xor_1Ux1U_1U_s_4_9
    // Resource=streamer_handler_Xor_1Ux1U_1U_s_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:235:28
    assign streamer_handler_Xor_1Ux1U_1U_s_4_9_out1 = fwd_qkt_streamer_mha_slave_set_ready_curr ^ fwd_qkt_streamer_mha_slave_sync_rcv_set_ready_prev;
    
    // rtl_instance:streamer_handler/streamer_handler_Xor_1Ux1U_1U_s_4_10
    // Resource=streamer_handler_Xor_1Ux1U_1U_s_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:237:37
    assign streamer_handler_Xor_1Ux1U_1U_s_4_10_out1 = fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_curr ^ fwd_qkt_streamer_mha_slave_sync_rcv_reset_ready_prev;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Muxb_1_2_4_4_11
    // Resource=streamer_handler_N_Muxb_1_2_4_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:237:16
    always @*
      begin : streamer_handler_N_Muxb_1_2_4_4_11
        if (streamer_handler_Xor_1Ux1U_1U_s_4_10_out1) 
          begin
            streamer_handler_N_Muxb_1_2_4_4_11_out1 = 1'b0;
          end 
        else 
          begin
            streamer_handler_N_Muxb_1_2_4_4_11_out1 = fwd_qkt_streamer_mha_slave_sync_rcv_ready_flop;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Muxb_1_2_11_4_12
    // Resource=streamer_handler_N_Muxb_1_2_11_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_sync_rcv.h:235:9
    always @*
      begin : streamer_handler_N_Muxb_1_2_11_4_12
        if (streamer_handler_Xor_1Ux1U_1U_s_4_9_out1) 
          begin
            streamer_handler_N_Muxb_1_2_11_4_12_out1 = 1'b1;
          end 
        else 
          begin
            streamer_handler_N_Muxb_1_2_11_4_12_out1 = streamer_handler_N_Muxb_1_2_4_4_11_out1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_863
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_get_mod.h:63:42
    assign streamer_handler_Not_1U_1U_s_4_863_out1 = !fwd_qkt_streamer_mha_slave_ready;
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_4_864
    // Resource=streamer_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_get_mod.h:63:49
    assign streamer_handler_And_1Ux1U_1U_4_864_out1 = streamer_handler_Not_1U_1U_s_4_863_out1 & fwd_qkt_streamer_mha_slave_ready_mask;
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_4_865
    // Resource=streamer_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_get_mod.h:63:27
    assign streamer_handler_And_1Ux1U_1U_4_865_out1 = fwd_qkt_streamer_mha_slave_valid & fwd_qkt_streamer_mha_slave_ready;
    
    // rtl_instance:streamer_handler/streamer_handler_Or_1Ux1U_1U_4_866
    // Resource=streamer_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_get_mod.h:63:37
    assign streamer_handler_Or_1Ux1U_1U_4_866_out1 = streamer_handler_And_1Ux1U_1U_4_865_out1 | streamer_handler_And_1Ux1U_1U_4_864_out1;
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_867
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_get_mod.h:63:42
    assign streamer_handler_Not_1U_1U_s_4_867_out1 = !fwd_qkt_streamer_mha_slave_ready;
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_4_868
    // Resource=streamer_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_get_mod.h:63:49
    assign streamer_handler_And_1Ux1U_1U_4_868_out1 = streamer_handler_Not_1U_1U_s_4_867_out1 & fwd_qkt_streamer_mha_slave_ready_mask;
    
    // rtl_instance:streamer_handler/streamer_handler_And_1Ux1U_1U_4_869
    // Resource=streamer_handler_And_1Ux1U_1U_4, Function=and : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_get_mod.h:63:27
    assign streamer_handler_And_1Ux1U_1U_4_869_out1 = fwd_qkt_streamer_mha_slave_valid & fwd_qkt_streamer_mha_slave_ready;
    
    // rtl_instance:streamer_handler/streamer_handler_Or_1Ux1U_1U_4_870
    // Resource=streamer_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: cynw_can_get_mod.h:63:37
    assign streamer_handler_Or_1Ux1U_1U_4_870_out1 = streamer_handler_And_1Ux1U_1U_4_869_out1 | streamer_handler_And_1Ux1U_1U_4_868_out1;
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_out_next_write
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_slave_out_next_write
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:608:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:601:10
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:614:11
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:16
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_slave_out_next_write
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_slave_gen_out_next_write_1/OP647
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:608:9
            // Call Stack: 
            // in function gen_out_next_write_1 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:608:9
            trig_hub_streamer_handler_slave_out_next_write <= 1'b1;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_slave_gen_out_next_write_1/OP654
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:614:11
            // Call Stack: 
            // in function gen_out_next_write_1 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:614:11
            trig_hub_streamer_handler_slave_out_next_write <= streamer_handler_N_Mux_1_2_6_4_88_out1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_87
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:614:28
    assign streamer_handler_Not_1U_1U_s_4_87_out1 = !trig_hub_streamer_handler_slave_out_cur_write;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_1_2_6_4_88
    // Resource=streamer_handler_N_Mux_1_2_6_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:613:9
    always @*
      begin : streamer_handler_N_Mux_1_2_6_4_88
        if (stall0) 
          begin
            streamer_handler_N_Mux_1_2_6_4_88_out1 = trig_hub_streamer_handler_slave_out_next_write;
          end 
        else 
          begin
            streamer_handler_N_Mux_1_2_6_4_88_out1 = streamer_handler_Not_1U_1U_s_4_87_out1;
          end
      end
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_out_cur_write
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_streamer_handler_slave_out_cur_write
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:636:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:2
    always @*
      begin : drive_trig_hub_streamer_handler_slave_out_cur_write
        if (gs_ctrl_f_streamer_handler_h1000001000000000) 
          begin
            // op:f_streamer_handler/OP3110
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:2
            // Call Stack: 
            // in function done called from streamer_handler.cc:470:45
            trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_next_write;
          end 
        else 
          begin
            trig_hub_streamer_handler_slave_out_cur_write = trig_hub_streamer_handler_slave_out_cur_write_reg;
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_conv_slave_ready
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_qkt_streamer_conv_slave_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_conv_slave_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP668
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:407:37
            fwd_qkt_streamer_conv_slave_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd55: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4232
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_conv_slave_ready <= 1'd1;
                          end 
                      end
                    6'd56: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP4239
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_conv_slave_ready <= 1'd0;
                          end 
                      end
                    6'd59: 
                      begin
                        if (s_reg_378) 
                          begin
                            // op:f_streamer_handler/OP4232
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkt_streamer_conv_slave_ready <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkv_streamer_conv_slave_ready
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_fwd_qkv_streamer_conv_slave_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkv_streamer_conv_slave_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP667
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:406:37
            fwd_qkv_streamer_conv_slave_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd56: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP4240
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkv_streamer_conv_slave_ready <= 1'd1;
                          end 
                      end
                    6'd57: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP4275
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            fwd_qkv_streamer_conv_slave_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_qkt_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP672
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:413:29
            conv_kernel_qkt_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4226
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_valid <= 1'd1;
                          end 
                      end
                    6'd55: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4229
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_qkv_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP673
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:414:29
            conv_kernel_qkv_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4206
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:124:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_valid <= 1'd1;
                          end 
                      end
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4209
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:124:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_valid <= 1'd0;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4206
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:124:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_valid <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_data
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_acc_stream_port_data
    // at: cynw_blocking_put.h:269:16
    
    always @(posedge clk or negedge rst)
      begin : drive_acc_stream_port_data
        if (rst == 1'b0) 
          begin
            acc_stream_port_data <= 512'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && (!streamer_handler_LessThan_1U_2_1_106_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1))) 
                          begin
                            // op:f_streamer_handler/OP1356
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:236:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_data <= {streamer_handler_N_Mux_8_2_16_4_302_out1, {streamer_handler_N_Mux_8_2_16_4_301_out1, {streamer_handler_N_Mux_8_2_16_4_300_out1, {streamer_handler_N_Mux_8_2_16_4_299_out1, {streamer_handler_N_Mux_8_2_16_4_298_out1, {streamer_handler_N_Mux_8_2_16_4_297_out1, {streamer_handler_N_Mux_8_2_16_4_296_out1, {streamer_handler_N_Mux_8_2_16_4_295_out1, {streamer_handler_N_Mux_8_2_16_4_294_out1, {streamer_handler_N_Mux_8_2_16_4_293_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_292_out1, {streamer_handler_N_Mux_8_2_16_4_291_out1, {streamer_handler_N_Mux_8_2_16_4_290_out1, {streamer_handler_N_Mux_8_2_16_4_289_out1, {streamer_handler_N_Mux_8_2_16_4_288_out1, {streamer_handler_N_Mux_8_2_16_4_287_out1, {streamer_handler_N_Mux_8_2_16_4_286_out1, {streamer_handler_N_Mux_8_2_16_4_285_out1, {streamer_handler_N_Mux_8_2_16_4_284_out1, {streamer_handler_N_Mux_8_2_16_4_283_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_282_out1, {streamer_handler_N_Mux_8_2_16_4_281_out1, {streamer_handler_N_Mux_8_2_16_4_280_out1, {streamer_handler_N_Mux_8_2_16_4_279_out1, {streamer_handler_N_Mux_8_2_16_4_278_out1, {streamer_handler_N_Mux_8_2_16_4_277_out1, {streamer_handler_N_Mux_8_2_16_4_276_out1, {streamer_handler_N_Mux_8_2_16_4_275_out1, {streamer_handler_N_Mux_8_2_16_4_274_out1, {streamer_handler_N_Mux_8_2_16_4_273_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_272_out1, {streamer_handler_N_Mux_8_2_16_4_271_out1, {streamer_handler_N_Mux_8_2_16_4_270_out1, {streamer_handler_N_Mux_8_2_16_4_269_out1, {streamer_handler_N_Mux_8_2_16_4_268_out1, {streamer_handler_N_Mux_8_2_16_4_267_out1, {streamer_handler_N_Mux_8_2_16_4_266_out1, {streamer_handler_N_Mux_8_2_16_4_265_out1, {streamer_handler_N_Mux_8_2_16_4_264_out1, {streamer_handler_N_Mux_8_2_16_4_263_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_262_out1, {streamer_handler_N_Mux_8_2_16_4_261_out1, {streamer_handler_N_Mux_8_2_16_4_260_out1, {streamer_handler_N_Mux_8_2_16_4_259_out1, {streamer_handler_N_Mux_8_2_16_4_258_out1, {streamer_handler_N_Mux_8_2_16_4_257_out1, {streamer_handler_N_Mux_8_2_16_4_256_out1, {streamer_handler_N_Mux_8_2_16_4_255_out1, {streamer_handler_N_Mux_8_2_16_4_254_out1, {streamer_handler_N_Mux_8_2_16_4_253_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_252_out1, {streamer_handler_N_Mux_8_2_16_4_251_out1, {streamer_handler_N_Mux_8_2_16_4_250_out1, {streamer_handler_N_Mux_8_2_16_4_249_out1, {streamer_handler_N_Mux_8_2_16_4_248_out1, {streamer_handler_N_Mux_8_2_16_4_247_out1, {streamer_handler_N_Mux_8_2_16_4_246_out1, {streamer_handler_N_Mux_8_2_16_4_245_out1, {streamer_handler_N_Mux_8_2_16_4_244_out1, {streamer_handler_N_Mux_8_2_16_4_243_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_242_out1, {streamer_handler_N_Mux_8_2_16_4_241_out1, {streamer_handler_N_Mux_8_2_16_4_240_out1, streamer_handler_N_Mux_8_2_16_4_239_out1}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
                          end 
                      end
                    6'd12: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && (!streamer_handler_LessThan_1U_2_1_106_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1)) 
                          begin
                            // op:f_streamer_handler/OP1356
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:236:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_data <= {streamer_handler_N_Mux_8_2_16_4_302_out1, {streamer_handler_N_Mux_8_2_16_4_301_out1, {streamer_handler_N_Mux_8_2_16_4_300_out1, {streamer_handler_N_Mux_8_2_16_4_299_out1, {streamer_handler_N_Mux_8_2_16_4_298_out1, {streamer_handler_N_Mux_8_2_16_4_297_out1, {streamer_handler_N_Mux_8_2_16_4_296_out1, {streamer_handler_N_Mux_8_2_16_4_295_out1, {streamer_handler_N_Mux_8_2_16_4_294_out1, {streamer_handler_N_Mux_8_2_16_4_293_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_292_out1, {streamer_handler_N_Mux_8_2_16_4_291_out1, {streamer_handler_N_Mux_8_2_16_4_290_out1, {streamer_handler_N_Mux_8_2_16_4_289_out1, {streamer_handler_N_Mux_8_2_16_4_288_out1, {streamer_handler_N_Mux_8_2_16_4_287_out1, {streamer_handler_N_Mux_8_2_16_4_286_out1, {streamer_handler_N_Mux_8_2_16_4_285_out1, {streamer_handler_N_Mux_8_2_16_4_284_out1, {streamer_handler_N_Mux_8_2_16_4_283_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_282_out1, {streamer_handler_N_Mux_8_2_16_4_281_out1, {streamer_handler_N_Mux_8_2_16_4_280_out1, {streamer_handler_N_Mux_8_2_16_4_279_out1, {streamer_handler_N_Mux_8_2_16_4_278_out1, {streamer_handler_N_Mux_8_2_16_4_277_out1, {streamer_handler_N_Mux_8_2_16_4_276_out1, {streamer_handler_N_Mux_8_2_16_4_275_out1, {streamer_handler_N_Mux_8_2_16_4_274_out1, {streamer_handler_N_Mux_8_2_16_4_273_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_272_out1, {streamer_handler_N_Mux_8_2_16_4_271_out1, {streamer_handler_N_Mux_8_2_16_4_270_out1, {streamer_handler_N_Mux_8_2_16_4_269_out1, {streamer_handler_N_Mux_8_2_16_4_268_out1, {streamer_handler_N_Mux_8_2_16_4_267_out1, {streamer_handler_N_Mux_8_2_16_4_266_out1, {streamer_handler_N_Mux_8_2_16_4_265_out1, {streamer_handler_N_Mux_8_2_16_4_264_out1, {streamer_handler_N_Mux_8_2_16_4_263_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_262_out1, {streamer_handler_N_Mux_8_2_16_4_261_out1, {streamer_handler_N_Mux_8_2_16_4_260_out1, {streamer_handler_N_Mux_8_2_16_4_259_out1, {streamer_handler_N_Mux_8_2_16_4_258_out1, {streamer_handler_N_Mux_8_2_16_4_257_out1, {streamer_handler_N_Mux_8_2_16_4_256_out1, {streamer_handler_N_Mux_8_2_16_4_255_out1, {streamer_handler_N_Mux_8_2_16_4_254_out1, {streamer_handler_N_Mux_8_2_16_4_253_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_252_out1, {streamer_handler_N_Mux_8_2_16_4_251_out1, {streamer_handler_N_Mux_8_2_16_4_250_out1, {streamer_handler_N_Mux_8_2_16_4_249_out1, {streamer_handler_N_Mux_8_2_16_4_248_out1, {streamer_handler_N_Mux_8_2_16_4_247_out1, {streamer_handler_N_Mux_8_2_16_4_246_out1, {streamer_handler_N_Mux_8_2_16_4_245_out1, {streamer_handler_N_Mux_8_2_16_4_244_out1, {streamer_handler_N_Mux_8_2_16_4_243_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_242_out1, {streamer_handler_N_Mux_8_2_16_4_241_out1, {streamer_handler_N_Mux_8_2_16_4_240_out1, streamer_handler_N_Mux_8_2_16_4_239_out1}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
                          end 
                      end
                    6'd13, 6'd25, 6'd28, 6'd31, 6'd34: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                          begin
                            // op:f_streamer_handler/OP1356
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:236:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_data <= {streamer_handler_N_Mux_8_2_16_4_302_out1, {streamer_handler_N_Mux_8_2_16_4_301_out1, {streamer_handler_N_Mux_8_2_16_4_300_out1, {streamer_handler_N_Mux_8_2_16_4_299_out1, {streamer_handler_N_Mux_8_2_16_4_298_out1, {streamer_handler_N_Mux_8_2_16_4_297_out1, {streamer_handler_N_Mux_8_2_16_4_296_out1, {streamer_handler_N_Mux_8_2_16_4_295_out1, {streamer_handler_N_Mux_8_2_16_4_294_out1, {streamer_handler_N_Mux_8_2_16_4_293_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_292_out1, {streamer_handler_N_Mux_8_2_16_4_291_out1, {streamer_handler_N_Mux_8_2_16_4_290_out1, {streamer_handler_N_Mux_8_2_16_4_289_out1, {streamer_handler_N_Mux_8_2_16_4_288_out1, {streamer_handler_N_Mux_8_2_16_4_287_out1, {streamer_handler_N_Mux_8_2_16_4_286_out1, {streamer_handler_N_Mux_8_2_16_4_285_out1, {streamer_handler_N_Mux_8_2_16_4_284_out1, {streamer_handler_N_Mux_8_2_16_4_283_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_282_out1, {streamer_handler_N_Mux_8_2_16_4_281_out1, {streamer_handler_N_Mux_8_2_16_4_280_out1, {streamer_handler_N_Mux_8_2_16_4_279_out1, {streamer_handler_N_Mux_8_2_16_4_278_out1, {streamer_handler_N_Mux_8_2_16_4_277_out1, {streamer_handler_N_Mux_8_2_16_4_276_out1, {streamer_handler_N_Mux_8_2_16_4_275_out1, {streamer_handler_N_Mux_8_2_16_4_274_out1, {streamer_handler_N_Mux_8_2_16_4_273_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_272_out1, {streamer_handler_N_Mux_8_2_16_4_271_out1, {streamer_handler_N_Mux_8_2_16_4_270_out1, {streamer_handler_N_Mux_8_2_16_4_269_out1, {streamer_handler_N_Mux_8_2_16_4_268_out1, {streamer_handler_N_Mux_8_2_16_4_267_out1, {streamer_handler_N_Mux_8_2_16_4_266_out1, {streamer_handler_N_Mux_8_2_16_4_265_out1, {streamer_handler_N_Mux_8_2_16_4_264_out1, {streamer_handler_N_Mux_8_2_16_4_263_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_262_out1, {streamer_handler_N_Mux_8_2_16_4_261_out1, {streamer_handler_N_Mux_8_2_16_4_260_out1, {streamer_handler_N_Mux_8_2_16_4_259_out1, {streamer_handler_N_Mux_8_2_16_4_258_out1, {streamer_handler_N_Mux_8_2_16_4_257_out1, {streamer_handler_N_Mux_8_2_16_4_256_out1, {streamer_handler_N_Mux_8_2_16_4_255_out1, {streamer_handler_N_Mux_8_2_16_4_254_out1, {streamer_handler_N_Mux_8_2_16_4_253_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_252_out1, {streamer_handler_N_Mux_8_2_16_4_251_out1, {streamer_handler_N_Mux_8_2_16_4_250_out1, {streamer_handler_N_Mux_8_2_16_4_249_out1, {streamer_handler_N_Mux_8_2_16_4_248_out1, {streamer_handler_N_Mux_8_2_16_4_247_out1, {streamer_handler_N_Mux_8_2_16_4_246_out1, {streamer_handler_N_Mux_8_2_16_4_245_out1, {streamer_handler_N_Mux_8_2_16_4_244_out1, {streamer_handler_N_Mux_8_2_16_4_243_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_242_out1, {streamer_handler_N_Mux_8_2_16_4_241_out1, {streamer_handler_N_Mux_8_2_16_4_240_out1, streamer_handler_N_Mux_8_2_16_4_239_out1}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
                          end 
                      end
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1)) 
                          begin
                            // op:f_streamer_handler/OP2075
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:333:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_data <= {streamer_handler_N_Mux_8_2_16_4_302_out1, {streamer_handler_N_Mux_8_2_16_4_301_out1, {streamer_handler_N_Mux_8_2_16_4_300_out1, {streamer_handler_N_Mux_8_2_16_4_299_out1, {streamer_handler_N_Mux_8_2_16_4_298_out1, {streamer_handler_N_Mux_8_2_16_4_297_out1, {streamer_handler_N_Mux_8_2_16_4_296_out1, {streamer_handler_N_Mux_8_2_16_4_295_out1, {streamer_handler_N_Mux_8_2_16_4_294_out1, {streamer_handler_N_Mux_8_2_16_4_293_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_292_out1, {streamer_handler_N_Mux_8_2_16_4_291_out1, {streamer_handler_N_Mux_8_2_16_4_290_out1, {streamer_handler_N_Mux_8_2_16_4_289_out1, {streamer_handler_N_Mux_8_2_16_4_288_out1, {streamer_handler_N_Mux_8_2_16_4_287_out1, {streamer_handler_N_Mux_8_2_16_4_286_out1, {streamer_handler_N_Mux_8_2_16_4_285_out1, {streamer_handler_N_Mux_8_2_16_4_284_out1, {streamer_handler_N_Mux_8_2_16_4_283_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_282_out1, {streamer_handler_N_Mux_8_2_16_4_281_out1, {streamer_handler_N_Mux_8_2_16_4_280_out1, {streamer_handler_N_Mux_8_2_16_4_279_out1, {streamer_handler_N_Mux_8_2_16_4_278_out1, {streamer_handler_N_Mux_8_2_16_4_277_out1, {streamer_handler_N_Mux_8_2_16_4_276_out1, {streamer_handler_N_Mux_8_2_16_4_275_out1, {streamer_handler_N_Mux_8_2_16_4_274_out1, {streamer_handler_N_Mux_8_2_16_4_273_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_272_out1, {streamer_handler_N_Mux_8_2_16_4_271_out1, {streamer_handler_N_Mux_8_2_16_4_270_out1, {streamer_handler_N_Mux_8_2_16_4_269_out1, {streamer_handler_N_Mux_8_2_16_4_268_out1, {streamer_handler_N_Mux_8_2_16_4_267_out1, {streamer_handler_N_Mux_8_2_16_4_266_out1, {streamer_handler_N_Mux_8_2_16_4_265_out1, {streamer_handler_N_Mux_8_2_16_4_264_out1, {streamer_handler_N_Mux_8_2_16_4_263_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_262_out1, {streamer_handler_N_Mux_8_2_16_4_261_out1, {streamer_handler_N_Mux_8_2_16_4_260_out1, {streamer_handler_N_Mux_8_2_16_4_259_out1, {streamer_handler_N_Mux_8_2_16_4_258_out1, {streamer_handler_N_Mux_8_2_16_4_257_out1, {streamer_handler_N_Mux_8_2_16_4_256_out1, {streamer_handler_N_Mux_8_2_16_4_255_out1, {streamer_handler_N_Mux_8_2_16_4_254_out1, {streamer_handler_N_Mux_8_2_16_4_253_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_252_out1, {streamer_handler_N_Mux_8_2_16_4_251_out1, {streamer_handler_N_Mux_8_2_16_4_250_out1, {streamer_handler_N_Mux_8_2_16_4_249_out1, {streamer_handler_N_Mux_8_2_16_4_248_out1, {streamer_handler_N_Mux_8_2_16_4_247_out1, {streamer_handler_N_Mux_8_2_16_4_246_out1, {streamer_handler_N_Mux_8_2_16_4_245_out1, {streamer_handler_N_Mux_8_2_16_4_244_out1, {streamer_handler_N_Mux_8_2_16_4_243_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_242_out1, {streamer_handler_N_Mux_8_2_16_4_241_out1, {streamer_handler_N_Mux_8_2_16_4_240_out1, streamer_handler_N_Mux_8_2_16_4_239_out1}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
                          end 
                      end
                    6'd24, 6'd27, 6'd30, 6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                          begin
                            // op:f_streamer_handler/OP2075
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:333:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_data <= {streamer_handler_N_Mux_8_2_16_4_302_out1, {streamer_handler_N_Mux_8_2_16_4_301_out1, {streamer_handler_N_Mux_8_2_16_4_300_out1, {streamer_handler_N_Mux_8_2_16_4_299_out1, {streamer_handler_N_Mux_8_2_16_4_298_out1, {streamer_handler_N_Mux_8_2_16_4_297_out1, {streamer_handler_N_Mux_8_2_16_4_296_out1, {streamer_handler_N_Mux_8_2_16_4_295_out1, {streamer_handler_N_Mux_8_2_16_4_294_out1, {streamer_handler_N_Mux_8_2_16_4_293_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_292_out1, {streamer_handler_N_Mux_8_2_16_4_291_out1, {streamer_handler_N_Mux_8_2_16_4_290_out1, {streamer_handler_N_Mux_8_2_16_4_289_out1, {streamer_handler_N_Mux_8_2_16_4_288_out1, {streamer_handler_N_Mux_8_2_16_4_287_out1, {streamer_handler_N_Mux_8_2_16_4_286_out1, {streamer_handler_N_Mux_8_2_16_4_285_out1, {streamer_handler_N_Mux_8_2_16_4_284_out1, {streamer_handler_N_Mux_8_2_16_4_283_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_282_out1, {streamer_handler_N_Mux_8_2_16_4_281_out1, {streamer_handler_N_Mux_8_2_16_4_280_out1, {streamer_handler_N_Mux_8_2_16_4_279_out1, {streamer_handler_N_Mux_8_2_16_4_278_out1, {streamer_handler_N_Mux_8_2_16_4_277_out1, {streamer_handler_N_Mux_8_2_16_4_276_out1, {streamer_handler_N_Mux_8_2_16_4_275_out1, {streamer_handler_N_Mux_8_2_16_4_274_out1, {streamer_handler_N_Mux_8_2_16_4_273_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_272_out1, {streamer_handler_N_Mux_8_2_16_4_271_out1, {streamer_handler_N_Mux_8_2_16_4_270_out1, {streamer_handler_N_Mux_8_2_16_4_269_out1, {streamer_handler_N_Mux_8_2_16_4_268_out1, {streamer_handler_N_Mux_8_2_16_4_267_out1, {streamer_handler_N_Mux_8_2_16_4_266_out1, {streamer_handler_N_Mux_8_2_16_4_265_out1, {streamer_handler_N_Mux_8_2_16_4_264_out1, {streamer_handler_N_Mux_8_2_16_4_263_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_262_out1, {streamer_handler_N_Mux_8_2_16_4_261_out1, {streamer_handler_N_Mux_8_2_16_4_260_out1, {streamer_handler_N_Mux_8_2_16_4_259_out1, {streamer_handler_N_Mux_8_2_16_4_258_out1, {streamer_handler_N_Mux_8_2_16_4_257_out1, {streamer_handler_N_Mux_8_2_16_4_256_out1, {streamer_handler_N_Mux_8_2_16_4_255_out1, {streamer_handler_N_Mux_8_2_16_4_254_out1, {streamer_handler_N_Mux_8_2_16_4_253_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_252_out1, {streamer_handler_N_Mux_8_2_16_4_251_out1, {streamer_handler_N_Mux_8_2_16_4_250_out1, {streamer_handler_N_Mux_8_2_16_4_249_out1, {streamer_handler_N_Mux_8_2_16_4_248_out1, {streamer_handler_N_Mux_8_2_16_4_247_out1, {streamer_handler_N_Mux_8_2_16_4_246_out1, {streamer_handler_N_Mux_8_2_16_4_245_out1, {streamer_handler_N_Mux_8_2_16_4_244_out1, {streamer_handler_N_Mux_8_2_16_4_243_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_242_out1, {streamer_handler_N_Mux_8_2_16_4_241_out1, {streamer_handler_N_Mux_8_2_16_4_240_out1, streamer_handler_N_Mux_8_2_16_4_239_out1}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
                          end 
                      end
                    6'd26, 6'd29, 6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1)) 
                          begin
                            // op:f_streamer_handler/OP2417
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:351:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_data <= {streamer_handler_N_Mux_8_2_16_4_302_out1, {streamer_handler_N_Mux_8_2_16_4_301_out1, {streamer_handler_N_Mux_8_2_16_4_300_out1, {streamer_handler_N_Mux_8_2_16_4_299_out1, {streamer_handler_N_Mux_8_2_16_4_298_out1, {streamer_handler_N_Mux_8_2_16_4_297_out1, {streamer_handler_N_Mux_8_2_16_4_296_out1, {streamer_handler_N_Mux_8_2_16_4_295_out1, {streamer_handler_N_Mux_8_2_16_4_294_out1, {streamer_handler_N_Mux_8_2_16_4_293_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_292_out1, {streamer_handler_N_Mux_8_2_16_4_291_out1, {streamer_handler_N_Mux_8_2_16_4_290_out1, {streamer_handler_N_Mux_8_2_16_4_289_out1, {streamer_handler_N_Mux_8_2_16_4_288_out1, {streamer_handler_N_Mux_8_2_16_4_287_out1, {streamer_handler_N_Mux_8_2_16_4_286_out1, {streamer_handler_N_Mux_8_2_16_4_285_out1, {streamer_handler_N_Mux_8_2_16_4_284_out1, {streamer_handler_N_Mux_8_2_16_4_283_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_282_out1, {streamer_handler_N_Mux_8_2_16_4_281_out1, {streamer_handler_N_Mux_8_2_16_4_280_out1, {streamer_handler_N_Mux_8_2_16_4_279_out1, {streamer_handler_N_Mux_8_2_16_4_278_out1, {streamer_handler_N_Mux_8_2_16_4_277_out1, {streamer_handler_N_Mux_8_2_16_4_276_out1, {streamer_handler_N_Mux_8_2_16_4_275_out1, {streamer_handler_N_Mux_8_2_16_4_274_out1, {streamer_handler_N_Mux_8_2_16_4_273_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_272_out1, {streamer_handler_N_Mux_8_2_16_4_271_out1, {streamer_handler_N_Mux_8_2_16_4_270_out1, {streamer_handler_N_Mux_8_2_16_4_269_out1, {streamer_handler_N_Mux_8_2_16_4_268_out1, {streamer_handler_N_Mux_8_2_16_4_267_out1, {streamer_handler_N_Mux_8_2_16_4_266_out1, {streamer_handler_N_Mux_8_2_16_4_265_out1, {streamer_handler_N_Mux_8_2_16_4_264_out1, {streamer_handler_N_Mux_8_2_16_4_263_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_262_out1, {streamer_handler_N_Mux_8_2_16_4_261_out1, {streamer_handler_N_Mux_8_2_16_4_260_out1, {streamer_handler_N_Mux_8_2_16_4_259_out1, {streamer_handler_N_Mux_8_2_16_4_258_out1, {streamer_handler_N_Mux_8_2_16_4_257_out1, {streamer_handler_N_Mux_8_2_16_4_256_out1, {streamer_handler_N_Mux_8_2_16_4_255_out1, {streamer_handler_N_Mux_8_2_16_4_254_out1, {streamer_handler_N_Mux_8_2_16_4_253_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_252_out1, {streamer_handler_N_Mux_8_2_16_4_251_out1, {streamer_handler_N_Mux_8_2_16_4_250_out1, {streamer_handler_N_Mux_8_2_16_4_249_out1, {streamer_handler_N_Mux_8_2_16_4_248_out1, {streamer_handler_N_Mux_8_2_16_4_247_out1, {streamer_handler_N_Mux_8_2_16_4_246_out1, {streamer_handler_N_Mux_8_2_16_4_245_out1, {streamer_handler_N_Mux_8_2_16_4_244_out1, {streamer_handler_N_Mux_8_2_16_4_243_out1
                                  , {streamer_handler_N_Mux_8_2_16_4_242_out1, {streamer_handler_N_Mux_8_2_16_4_241_out1, {streamer_handler_N_Mux_8_2_16_4_240_out1, streamer_handler_N_Mux_8_2_16_4_239_out1}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
                          end 
                      end
                    6'd57: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP4276
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:154:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            acc_stream_port_data <= {{224'b0, s_reg_443}, {s_reg_442, {s_reg_441, {s_reg_440, {fwd_qkv_streamer_conv_slave_data_31, {fwd_qkv_streamer_conv_slave_data_30, {fwd_qkv_streamer_conv_slave_data_29, {fwd_qkv_streamer_conv_slave_data_28, {fwd_qkv_streamer_conv_slave_data_27, {fwd_qkv_streamer_conv_slave_data_26, {fwd_qkv_streamer_conv_slave_data_25, {fwd_qkv_streamer_conv_slave_data_24, {fwd_qkv_streamer_conv_slave_data_23, {fwd_qkv_streamer_conv_slave_data_22
                                  , {fwd_qkv_streamer_conv_slave_data_21, {fwd_qkv_streamer_conv_slave_data_20, {fwd_qkv_streamer_conv_slave_data_19, {fwd_qkv_streamer_conv_slave_data_18, {fwd_qkv_streamer_conv_slave_data_17, {fwd_qkv_streamer_conv_slave_data_16, {fwd_qkv_streamer_conv_slave_data_15, {fwd_qkv_streamer_conv_slave_data_14, {fwd_qkv_streamer_conv_slave_data_13, {fwd_qkv_streamer_conv_slave_data_12, {fwd_qkv_streamer_conv_slave_data_11, {fwd_qkv_streamer_conv_slave_data_10
                                  , {fwd_qkv_streamer_conv_slave_data_9, {fwd_qkv_streamer_conv_slave_data_8, {fwd_qkv_streamer_conv_slave_data_7, {fwd_qkv_streamer_conv_slave_data_6, {fwd_qkv_streamer_conv_slave_data_5, {fwd_qkv_streamer_conv_slave_data_4, {fwd_qkv_streamer_conv_slave_data_3, {fwd_qkv_streamer_conv_slave_data_2, {fwd_qkv_streamer_conv_slave_data_1, fwd_qkv_streamer_conv_slave_data_0}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_acc_stream_port_valid
    // Sharing or Control mux
    // Sharing/Controlling 13 operation(s) on drive_acc_stream_port_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_acc_stream_port_valid
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP666
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:405:25
            acc_stream_port_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && (!streamer_handler_LessThan_1U_2_1_106_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1))) 
                          begin
                            // op:f_streamer_handler/OP1357
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:236:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                    6'd12: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && (!streamer_handler_LessThan_1U_2_1_106_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1)) 
                          begin
                            // op:f_streamer_handler/OP1357
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:236:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                    6'd13, 6'd25, 6'd28, 6'd31, 6'd34: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                          begin
                            // op:f_streamer_handler/OP1357
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:236:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                    6'd14, 6'd35, 6'd58: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1360
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:236:29
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_valid <= 1'd0;
                          end 
                      end
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1)) 
                          begin
                            // op:f_streamer_handler/OP2076
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:333:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                    6'd24, 6'd27, 6'd30, 6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                          begin
                            // op:f_streamer_handler/OP2076
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:333:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                    6'd26, 6'd29, 6'd32: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                              begin
                                // op:f_streamer_handler/OP2418
                                // at: cynw_blocking_put.h:270:16
                                // Call Stack: 
                                // in function put called from streamer_handler.cc:351:25
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                acc_stream_port_valid <= 1'd1;
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP2079
                                // at: cynw_blocking_put.h:273:16
                                // Call Stack: 
                                // in function put called from streamer_handler.cc:333:25
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                acc_stream_port_valid <= 1'd0;
                              end
                          end 
                      end
                    6'd57: 
                      begin
                        if (fwd_qkv_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP4277
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:154:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            acc_stream_port_valid <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stream_acc_port_3_ready
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_stream_acc_port_3_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_stream_acc_port_3_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP665
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:404:27
            stream_acc_port_3_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd05, 6'd10, 6'd17, 6'd22, 6'd40, 6'd44, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP967
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_3_ready <= 1'd1;
                          end 
                      end
                    6'd06, 6'd11, 6'd18, 6'd23, 6'd41, 6'd45, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP971
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_3_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stream_acc_port_2_ready
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_stream_acc_port_2_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_stream_acc_port_2_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP664
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:403:27
            stream_acc_port_2_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd04, 6'd09, 6'd16, 6'd21, 6'd39, 6'd43, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP962
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_2_ready <= 1'd1;
                          end 
                      end
                    6'd05, 6'd10, 6'd17, 6'd22, 6'd40, 6'd44, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP966
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_2_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stream_acc_port_1_ready
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_stream_acc_port_1_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_stream_acc_port_1_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP663
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:402:27
            stream_acc_port_1_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd08, 6'd15, 6'd20, 6'd38, 6'd42, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP957
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_1_ready <= 1'd1;
                          end 
                      end
                    6'd04, 6'd09, 6'd16, 6'd21, 6'd39, 6'd43, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP961
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_1_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stream_acc_port_0_ready
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_stream_acc_port_0_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_stream_acc_port_0_ready
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP662
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:401:27
            stream_acc_port_0_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (trig_hub_streamer_handler_slave_data_in_3) 
                          begin
                            // op:f_streamer_handler/OP3111
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                        else 
                          begin
                            if (trig_hub_streamer_handler_slave_data_in_2) 
                              begin
                                // op:f_streamer_handler/OP952
                                // at: cynw_blocking_get.h:287:16
                                // Call Stack: 
                                // in function get called from cynw_blocking_get.h:307:8
                                stream_acc_port_0_ready <= 1'd1;
                              end 
                          end
                      end
                    6'd03, 6'd08, 6'd15, 6'd20, 6'd38, 6'd42, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP956
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd0;
                          end 
                      end
                    6'd06, 6'd18: 
                      begin
                        if (stream_acc_port_3_valid && streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            // op:f_streamer_handler/OP1028
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    6'd07, 6'd19: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            // op:f_streamer_handler/OP1028
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    6'd11: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_LessThan_1U_2_1_106_out1)) 
                          begin
                            // op:f_streamer_handler/OP1028
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    6'd12: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_LessThan_1U_2_1_106_out1) 
                          begin
                            // op:f_streamer_handler/OP1028
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1373
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    6'd35: 
                      begin
                        if (acc_stream_port_ready && streamer_handler_LessThan_1U_23_1_854_out1) 
                          begin
                            // op:f_streamer_handler/OP1446
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3409
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                    6'd47: 
                      begin
                        // op:f_streamer_handler/OP3478
                        // at: cynw_blocking_get.h:287:16
                        // Call Stack: 
                        // in function get called from cynw_blocking_get.h:307:8
                        stream_acc_port_0_ready <= 1'd1;
                      end
                    6'd53: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_305_out1) 
                          begin
                            // op:f_streamer_handler/OP3478
                            // at: cynw_blocking_get.h:287:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            stream_acc_port_0_ready <= 1'd1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_set_valid_curr
    // Sharing or Control mux
    // Sharing/Controlling 16 operation(s) on drive_fwd_streamer_qkv_master_set_valid_curr
    // at: streamer_handler.cc:429:5
    // at: streamer_handler.cc:166:5
    // at: streamer_handler.cc:167:9
    // at: streamer_handler.cc:168:13
    // at: streamer_handler.cc:50:5
    // at: streamer_handler.cc:51:9
    // at: cynw_non_blocking_put.h:136:58
    // at: streamer_handler.cc:198:5
    // at: streamer_handler.cc:201:9
    // at: streamer_handler.cc:241:5
    // at: streamer_handler.cc:242:9
    // at: streamer_handler.cc:243:13
    // at: cynw_non_blocking_put.h:403:5
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_set_valid_curr
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP670
            // at: cynw_non_blocking_put.h:403:5
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:410:33
            fwd_streamer_qkv_master_set_valid_curr <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP995
                            // at: cynw_non_blocking_put.h:136:58
                            // Call Stack: 
                            // in function set_valid called from cynw_non_blocking_put.h:347:9
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_set_valid_curr <= streamer_handler_Not_1U_1U_s_4_95_out1;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP995
                            // at: cynw_non_blocking_put.h:136:58
                            // Call Stack: 
                            // in function set_valid called from cynw_non_blocking_put.h:347:9
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_set_valid_curr <= streamer_handler_Not_1U_1U_s_4_95_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_set_valid_curr
    // Sharing or Control mux
    // Sharing/Controlling 10 operation(s) on drive_fwd_streamer_qkt_master_set_valid_curr
    // at: streamer_handler.cc:429:5
    // at: streamer_handler.cc:76:5
    // at: streamer_handler.cc:101:9
    // at: cynw_non_blocking_put.h:136:58
    // at: streamer_handler.cc:273:5
    // at: cynw_non_blocking_put.h:403:5
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_set_valid_curr
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP671
            // at: cynw_non_blocking_put.h:403:5
            // Call Stack: 
            // in function reset_put called from streamer_handler.cc:411:33
            fwd_streamer_qkt_master_set_valid_curr <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1745
                            // at: cynw_non_blocking_put.h:136:58
                            // Call Stack: 
                            // in function set_valid called from cynw_non_blocking_put.h:347:9
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_set_valid_curr <= streamer_handler_Not_1U_1U_s_4_304_out1;
                          end 
                      end
                    6'd24, 6'd27, 6'd30, 6'd33, 6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1745
                            // at: cynw_non_blocking_put.h:136:58
                            // Call Stack: 
                            // in function set_valid called from cynw_non_blocking_put.h:347:9
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_set_valid_curr <= streamer_handler_Not_1U_1U_s_4_304_out1;
                          end 
                      end
                    6'd26, 6'd29, 6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2087
                            // at: cynw_non_blocking_put.h:136:58
                            // Call Stack: 
                            // in function set_valid called from cynw_non_blocking_put.h:347:9
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_set_valid_curr <= streamer_handler_Not_1U_1U_s_4_304_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3844
                            // at: cynw_non_blocking_put.h:136:58
                            // Call Stack: 
                            // in function set_valid called from cynw_non_blocking_put.h:347:9
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_set_valid_curr <= streamer_handler_Not_1U_1U_s_4_304_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_qkt_streamer_mha_slave_set_ready_curr
    // Sharing or Control mux
    // Sharing/Controlling 9 operation(s) on drive_fwd_qkt_streamer_mha_slave_set_ready_curr
    // at: streamer_handler.cc:429:5
    // at: streamer_handler.cc:198:5
    // at: cynw_non_blocking_get.h:143:58
    // at: streamer_handler.cc:273:5
    // at: cynw_non_blocking_get.h:420:5
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_qkt_streamer_mha_slave_set_ready_curr
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP669
            // at: cynw_non_blocking_get.h:420:5
            // Call Stack: 
            // in function reset_get called from streamer_handler.cc:408:36
            fwd_qkt_streamer_mha_slave_set_ready_curr <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd11: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && (!streamer_handler_LessThan_1U_2_1_106_out1 && (streamer_handler_Or_1Ux1U_1U_4_866_out1 && streamer_handler_Or_1Ux1U_1U_4_870_out1)))) 
                          begin
                            // op:f_streamer_handler/OP1227
                            // at: cynw_non_blocking_get.h:143:58
                            // Call Stack: 
                            // in function set_ready called from cynw_non_blocking_get.h:368:9
                            // in function nb_get called from streamer_handler.cc:226:36
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_qkt_streamer_mha_slave_set_ready_curr <= streamer_handler_Not_1U_1U_s_4_238_out1;
                          end 
                      end
                    6'd12: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && (!streamer_handler_LessThan_1U_2_1_106_out1 && (streamer_handler_Or_1Ux1U_1U_4_866_out1 && streamer_handler_Or_1Ux1U_1U_4_870_out1))) 
                          begin
                            // op:f_streamer_handler/OP1227
                            // at: cynw_non_blocking_get.h:143:58
                            // Call Stack: 
                            // in function set_ready called from cynw_non_blocking_get.h:368:9
                            // in function nb_get called from streamer_handler.cc:226:36
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_qkt_streamer_mha_slave_set_ready_curr <= streamer_handler_Not_1U_1U_s_4_238_out1;
                          end 
                      end
                    6'd13, 6'd25, 6'd28, 6'd31, 6'd34: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_866_out1 && streamer_handler_Or_1Ux1U_1U_4_870_out1) 
                          begin
                            // op:f_streamer_handler/OP1227
                            // at: cynw_non_blocking_get.h:143:58
                            // Call Stack: 
                            // in function set_ready called from cynw_non_blocking_get.h:368:9
                            // in function nb_get called from streamer_handler.cc:226:36
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_qkt_streamer_mha_slave_set_ready_curr <= streamer_handler_Not_1U_1U_s_4_238_out1;
                          end 
                      end
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && (streamer_handler_Or_1Ux1U_1U_4_866_out1 && streamer_handler_Or_1Ux1U_1U_4_870_out1))) 
                          begin
                            // op:f_streamer_handler/OP1946
                            // at: cynw_non_blocking_get.h:143:58
                            // Call Stack: 
                            // in function set_ready called from cynw_non_blocking_get.h:368:9
                            // in function nb_get called from streamer_handler.cc:325:36
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_qkt_streamer_mha_slave_set_ready_curr <= streamer_handler_Not_1U_1U_s_4_238_out1;
                          end 
                      end
                    6'd24, 6'd27, 6'd30, 6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && (streamer_handler_Or_1Ux1U_1U_4_866_out1 && streamer_handler_Or_1Ux1U_1U_4_870_out1)) 
                          begin
                            // op:f_streamer_handler/OP1946
                            // at: cynw_non_blocking_get.h:143:58
                            // Call Stack: 
                            // in function set_ready called from cynw_non_blocking_get.h:368:9
                            // in function nb_get called from streamer_handler.cc:325:36
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_qkt_streamer_mha_slave_set_ready_curr <= streamer_handler_Not_1U_1U_s_4_238_out1;
                          end 
                      end
                    6'd26, 6'd29, 6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && (streamer_handler_Or_1Ux1U_1U_4_866_out1 && streamer_handler_Or_1Ux1U_1U_4_870_out1))) 
                          begin
                            // op:f_streamer_handler/OP2288
                            // at: cynw_non_blocking_get.h:143:58
                            // Call Stack: 
                            // in function set_ready called from cynw_non_blocking_get.h:368:9
                            // in function nb_get called from streamer_handler.cc:343:36
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_qkt_streamer_mha_slave_set_ready_curr <= streamer_handler_Not_1U_1U_s_4_238_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_in_last_read
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_slave_in_last_read
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:622:7
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:655:13
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:622:22
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:632:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:656:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_slave_in_last_read
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP659
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:632:2
            // Call Stack: 
            // in function reset called from streamer_handler.cc:398:41
            trig_hub_streamer_handler_slave_in_last_read <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        // op:f_streamer_handler/OP938
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:656:2
                        // Call Stack: 
                        // in function wait_trig called from streamer_handler.cc:432:41
                        trig_hub_streamer_handler_slave_in_last_read <= trig_hub_streamer_handler_slave_in_cur_write;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_0
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_0
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_0 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1011
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_0 <= s_reg_359;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1011
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_0 <= s_reg_359;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_1
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_1
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_1 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1010
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_1 <= s_reg_360;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1010
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_1 <= s_reg_360;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_2
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_2
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_2 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1009
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_2 <= s_reg_361;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1009
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_2 <= s_reg_361;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_3
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_3
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_3 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1008
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_3 <= s_reg_362;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1008
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_3 <= s_reg_362;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_4
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_4
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_4
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_4 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1007
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_4 <= s_reg_367;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1007
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_4 <= s_reg_367;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_5
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_5
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_5
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_5 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1006
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_5 <= s_reg_368;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1006
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_5 <= s_reg_368;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_6
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_6
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_6
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_6 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1005
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_6 <= s_reg_369;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1005
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_6 <= s_reg_369;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_7
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_7
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_7
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_7 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1004
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_7 <= s_reg_370;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1004
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_7 <= s_reg_370;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_8
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_8
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_8
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_8 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1003
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_8 <= s_reg_372;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1003
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_8 <= s_reg_372;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_9
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_9
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_9
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_9 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1002
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_9 <= s_reg_373;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1002
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_9 <= s_reg_373;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_10
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_10
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_10
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_10 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1001
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_10 <= s_reg_374;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1001
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_10 <= s_reg_374;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_11
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_11
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_11
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_11 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP1000
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_11 <= s_reg_375;
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP1000
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_11 <= s_reg_375;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_12
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_12
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_12
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_12 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP999
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_12 <= stream_acc_port_3_data[127:0];
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP999
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_12 <= s_reg_380;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_13
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_13
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_13
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_13 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP998
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_13 <= stream_acc_port_3_data[255:128];
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP998
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_13 <= s_reg_381;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_14
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_14
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_14
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_14 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP997
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_14 <= stream_acc_port_3_data[383:256];
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP997
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_14 <= s_reg_382;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkv_master_data_15
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_fwd_streamer_qkv_master_data_15
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkv_master_data_15
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkv_master_data_15 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1)) 
                          begin
                            // op:f_streamer_handler/OP996
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_15 <= stream_acc_port_3_data[511:384];
                          end 
                      end
                    6'd07, 6'd12, 6'd19, 6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_Or_1Ux1U_1U_4_858_out1) 
                          begin
                            // op:f_streamer_handler/OP996
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:186:41
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkv_master_data_15 <= s_reg_383;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_0
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_0
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1809
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_349;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1809
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_349;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2151
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_367[7:0];
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2151
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_367[7:0];
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2493
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_372[7:0];
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2493
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_372[7:0];
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2835
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_380[7:0];
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2835
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_380[7:0];
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3908
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_0 <= streamer_handler_N_Mux_8_4_24_4_110_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3908
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_0 <= s_reg_697;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3908
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_0 <= streamer_handler_N_Mux_8_4_24_4_110_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_1
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_1
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1808
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_440;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1808
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_440;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2150
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_504;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2150
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_504;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2492
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_568;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2492
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_568;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2834
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_632;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2834
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_632;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3907
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_1 <= streamer_handler_N_Mux_8_4_24_4_111_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3907
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_1 <= s_reg_698;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3907
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_1 <= streamer_handler_N_Mux_8_4_24_4_111_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_2
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_2
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1807
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_441;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1807
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_441;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2149
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_505;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2149
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_505;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2491
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_569;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2491
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_569;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2833
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_633;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2833
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_633;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3906
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_2 <= streamer_handler_N_Mux_8_4_24_4_112_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3906
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_2 <= s_reg_699;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3906
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_2 <= streamer_handler_N_Mux_8_4_24_4_112_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_3
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_3
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1806
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_442;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1806
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_442;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2148
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_506;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2148
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_506;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2490
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_570;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2490
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_570;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2832
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_634;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2832
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_634;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3905
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_3 <= streamer_handler_N_Mux_8_4_24_4_113_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3905
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_3 <= s_reg_700;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3905
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_3 <= streamer_handler_N_Mux_8_4_24_4_113_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_4
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_4
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1805
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_443;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1805
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_443;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2147
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_507;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2147
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_507;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2489
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_571;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2489
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_571;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2831
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_635;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2831
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_635;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3904
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_4 <= streamer_handler_N_Mux_8_4_24_4_114_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3904
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_4 <= s_reg_701;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3904
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_4 <= streamer_handler_N_Mux_8_4_24_4_114_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_5
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_5
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1804
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_444;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1804
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_444;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2146
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_508;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2146
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_508;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2488
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_572;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2488
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_572;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2830
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_636;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2830
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_636;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3903
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_5 <= streamer_handler_N_Mux_8_4_24_4_115_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3903
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_5 <= s_reg_702;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3903
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_5 <= streamer_handler_N_Mux_8_4_24_4_115_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_6
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_6
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1803
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_445;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1803
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_445;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2145
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_509;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2145
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_509;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2487
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_573;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2487
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_573;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2829
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_637;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2829
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_637;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3902
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_6 <= streamer_handler_N_Mux_8_4_24_4_116_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3902
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_6 <= s_reg_703;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3902
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_6 <= streamer_handler_N_Mux_8_4_24_4_116_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_7
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_7
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1802
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_446;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1802
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_446;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2144
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_510;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2144
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_510;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2486
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_574;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2486
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_574;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2828
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_638;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2828
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_638;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3901
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_7 <= streamer_handler_N_Mux_8_4_24_4_117_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3901
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_7 <= s_reg_704;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3901
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_7 <= streamer_handler_N_Mux_8_4_24_4_117_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_8
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_8
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1801
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_447;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1801
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_447;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2143
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_511;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2143
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_511;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2485
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_575;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2485
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_575;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2827
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_639;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2827
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_639;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3900
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_8 <= streamer_handler_N_Mux_8_4_24_4_118_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3900
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_8 <= s_reg_705;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3900
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_8 <= streamer_handler_N_Mux_8_4_24_4_118_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_9
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_9
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1800
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_448;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1800
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_448;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2142
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_512;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2142
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_512;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2484
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_576;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2484
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_576;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2826
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_640;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2826
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_640;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3899
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_9 <= streamer_handler_N_Mux_8_4_24_4_119_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3899
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_9 <= s_reg_706;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3899
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_9 <= streamer_handler_N_Mux_8_4_24_4_119_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_10
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_10
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1799
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_449;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1799
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_449;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2141
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_513;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2141
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_513;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2483
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_577;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2483
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_577;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2825
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_641;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2825
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_641;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3898
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_10 <= streamer_handler_N_Mux_8_4_24_4_120_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3898
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_10 <= s_reg_707;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3898
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_10 <= streamer_handler_N_Mux_8_4_24_4_120_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_11
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_11
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1798
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_450;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1798
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_450;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2140
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_514;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2140
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_514;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2482
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_578;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2482
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_578;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2824
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_642;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2824
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_642;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3897
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_11 <= streamer_handler_N_Mux_8_4_24_4_121_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3897
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_11 <= s_reg_708;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3897
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_11 <= streamer_handler_N_Mux_8_4_24_4_121_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_12
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_12
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1797
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_451;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1797
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_451;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2139
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_515;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2139
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_515;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2481
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_579;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2481
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_579;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2823
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_643;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2823
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_643;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3896
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_12 <= streamer_handler_N_Mux_8_4_24_4_122_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3896
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_12 <= s_reg_709;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3896
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_12 <= streamer_handler_N_Mux_8_4_24_4_122_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_13
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_13
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1796
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_452;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1796
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_452;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2138
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_516;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2138
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_516;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2480
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_580;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2480
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_580;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2822
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_644;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2822
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_644;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3895
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_13 <= streamer_handler_N_Mux_8_4_24_4_123_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3895
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_13 <= s_reg_710;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3895
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_13 <= streamer_handler_N_Mux_8_4_24_4_123_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_14
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_14
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1795
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_453;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1795
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_453;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2137
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_517;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2137
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_517;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2479
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_581;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2479
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_581;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2821
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_645;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2821
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_645;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3894
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_14 <= streamer_handler_N_Mux_8_4_24_4_124_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3894
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_14 <= s_reg_711;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3894
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_14 <= streamer_handler_N_Mux_8_4_24_4_124_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_15
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_15
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1794
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_454;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1794
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_454;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2136
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_518;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2136
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_518;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2478
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_582;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2478
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_582;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2820
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_646;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2820
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_646;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3893
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_15 <= streamer_handler_N_Mux_8_4_24_4_125_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3893
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_15 <= s_reg_712;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3893
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_15 <= streamer_handler_N_Mux_8_4_24_4_125_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_16
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_16
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_16
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_16 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1793
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_360[7:0];
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1793
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_360[7:0];
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2135
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_368[7:0];
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2135
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_368[7:0];
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2477
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_373[7:0];
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2477
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_373[7:0];
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2819
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_381[7:0];
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2819
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_381[7:0];
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3892
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_16 <= streamer_handler_N_Mux_8_4_24_4_126_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3892
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_16 <= s_reg_713;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3892
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_16 <= streamer_handler_N_Mux_8_4_24_4_126_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_17
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_17
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_17
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_17 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1792
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_456;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1792
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_456;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2134
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_520;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2134
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_520;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2476
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_584;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2476
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_584;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2818
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_648;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2818
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_648;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3891
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_17 <= streamer_handler_N_Mux_8_4_24_4_127_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3891
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_17 <= s_reg_714;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3891
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_17 <= streamer_handler_N_Mux_8_4_24_4_127_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_18
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_18
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_18
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_18 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1791
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_457;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1791
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_457;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2133
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_521;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2133
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_521;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2475
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_585;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2475
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_585;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2817
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_649;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2817
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_649;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3890
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_18 <= streamer_handler_N_Mux_8_4_24_4_128_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3890
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_18 <= s_reg_715;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3890
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_18 <= streamer_handler_N_Mux_8_4_24_4_128_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_19
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_19
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_19
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_19 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1790
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_458;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1790
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_458;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2132
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_522;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2132
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_522;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2474
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_586;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2474
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_586;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2816
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_650;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2816
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_650;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3889
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_19 <= streamer_handler_N_Mux_8_4_24_4_129_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3889
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_19 <= s_reg_716;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3889
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_19 <= streamer_handler_N_Mux_8_4_24_4_129_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_20
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_20
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_20
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_20 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1789
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_459;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1789
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_459;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2131
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_523;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2131
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_523;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2473
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_587;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2473
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_587;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2815
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_651;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2815
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_651;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3888
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_20 <= streamer_handler_N_Mux_8_4_24_4_130_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3888
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_20 <= s_reg_717;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3888
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_20 <= streamer_handler_N_Mux_8_4_24_4_130_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_21
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_21
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_21
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_21 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1788
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_460;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1788
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_460;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2130
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_524;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2130
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_524;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2472
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_588;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2472
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_588;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2814
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_652;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2814
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_652;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3887
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_21 <= streamer_handler_N_Mux_8_4_24_4_131_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3887
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_21 <= s_reg_718;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3887
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_21 <= streamer_handler_N_Mux_8_4_24_4_131_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_22
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_22
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_22
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_22 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1787
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_461;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1787
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_461;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2129
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_525;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2129
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_525;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2471
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_589;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2471
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_589;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2813
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_653;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2813
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_653;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3886
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_22 <= streamer_handler_N_Mux_8_4_24_4_132_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3886
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_22 <= s_reg_719;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3886
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_22 <= streamer_handler_N_Mux_8_4_24_4_132_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_23
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_23
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_23
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_23 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1786
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_462;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1786
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_462;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2128
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_526;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2128
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_526;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2470
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_590;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2470
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_590;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2812
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_654;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2812
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_654;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3885
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_23 <= streamer_handler_N_Mux_8_4_24_4_133_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3885
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_23 <= s_reg_720;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3885
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_23 <= streamer_handler_N_Mux_8_4_24_4_133_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_24
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_24
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_24
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_24 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1785
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_463;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1785
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_463;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2127
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_527;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2127
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_527;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2469
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_591;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2469
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_591;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2811
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_655;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2811
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_655;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3884
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_24 <= streamer_handler_N_Mux_8_4_24_4_134_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3884
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_24 <= s_reg_721;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3884
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_24 <= streamer_handler_N_Mux_8_4_24_4_134_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_25
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_25
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_25
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_25 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1784
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_464;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1784
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_464;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2126
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_528;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2126
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_528;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2468
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_592;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2468
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_592;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2810
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_656;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2810
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_656;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3883
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_25 <= streamer_handler_N_Mux_8_4_24_4_135_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3883
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_25 <= s_reg_722;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3883
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_25 <= streamer_handler_N_Mux_8_4_24_4_135_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_26
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_26
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_26
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_26 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1783
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_465;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1783
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_465;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2125
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_529;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2125
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_529;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2467
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_593;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2467
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_593;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2809
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_657;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2809
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_657;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3882
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_26 <= streamer_handler_N_Mux_8_4_24_4_136_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3882
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_26 <= s_reg_723;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3882
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_26 <= streamer_handler_N_Mux_8_4_24_4_136_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_27
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_27
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_27
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_27 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1782
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_466;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1782
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_466;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2124
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_530;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2124
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_530;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2466
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_594;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2466
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_594;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2808
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_658;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2808
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_658;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3881
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_27 <= streamer_handler_N_Mux_8_4_24_4_137_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3881
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_27 <= s_reg_724;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3881
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_27 <= streamer_handler_N_Mux_8_4_24_4_137_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_28
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_28
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_28
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_28 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1781
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_467;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1781
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_467;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2123
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_531;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2123
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_531;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2465
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_595;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2465
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_595;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2807
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_659;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2807
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_659;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3880
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_28 <= streamer_handler_N_Mux_8_4_24_4_138_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3880
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_28 <= s_reg_725;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3880
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_28 <= streamer_handler_N_Mux_8_4_24_4_138_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_29
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_29
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_29
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_29 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1780
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_468;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1780
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_468;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2122
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_532;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2122
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_532;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2464
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_596;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2464
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_596;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2806
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_660;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2806
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_660;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3879
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_29 <= streamer_handler_N_Mux_8_4_24_4_139_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3879
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_29 <= s_reg_726;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3879
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_29 <= streamer_handler_N_Mux_8_4_24_4_139_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_30
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_30
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_30
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_30 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1779
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_469;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1779
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_469;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2121
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_533;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2121
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_533;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2463
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_597;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2463
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_597;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2805
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_661;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2805
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_661;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3878
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_30 <= streamer_handler_N_Mux_8_4_24_4_140_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3878
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_30 <= s_reg_727;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3878
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_30 <= streamer_handler_N_Mux_8_4_24_4_140_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_31
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_31
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_31
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_31 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1778
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_470;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1778
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_470;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2120
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_534;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2120
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_534;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2462
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_598;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2462
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_598;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2804
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_662;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2804
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_662;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3877
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_31 <= streamer_handler_N_Mux_8_4_24_4_141_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3877
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_31 <= s_reg_728;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3877
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_31 <= streamer_handler_N_Mux_8_4_24_4_141_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_32
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_32
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_32
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_32 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1777
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_361[7:0];
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1777
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_361[7:0];
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2119
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_369[7:0];
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2119
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_369[7:0];
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2461
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_374[7:0];
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2461
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_374[7:0];
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2803
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_382[7:0];
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2803
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_382[7:0];
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3876
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_32 <= streamer_handler_N_Mux_8_4_24_4_142_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3876
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_32 <= s_reg_729;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3876
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_32 <= streamer_handler_N_Mux_8_4_24_4_142_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_33
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_33
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_33
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_33 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1776
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_472;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1776
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_472;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2118
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_536;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2118
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_536;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2460
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_600;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2460
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_600;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2802
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_664;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2802
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_664;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3875
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_33 <= streamer_handler_N_Mux_8_4_24_4_143_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3875
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_33 <= s_reg_730;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3875
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_33 <= streamer_handler_N_Mux_8_4_24_4_143_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_34
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_34
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_34
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_34 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1775
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_473;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1775
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_473;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2117
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_537;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2117
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_537;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2459
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_601;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2459
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_601;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2801
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_665;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2801
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_665;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3874
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_34 <= streamer_handler_N_Mux_8_4_24_4_144_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3874
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_34 <= s_reg_731;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3874
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_34 <= streamer_handler_N_Mux_8_4_24_4_144_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_35
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_35
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_35
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_35 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1774
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_474;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1774
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_474;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2116
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_538;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2116
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_538;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2458
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_602;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2458
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_602;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2800
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_666;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2800
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_666;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3873
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_35 <= streamer_handler_N_Mux_8_4_24_4_145_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3873
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_35 <= s_reg_732;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3873
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_35 <= streamer_handler_N_Mux_8_4_24_4_145_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_36
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_36
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_36
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_36 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1773
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_475;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1773
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_475;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2115
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_539;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2115
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_539;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2457
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_603;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2457
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_603;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2799
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_667;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2799
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_667;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3872
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_36 <= streamer_handler_N_Mux_8_4_24_4_146_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3872
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_36 <= s_reg_733;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3872
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_36 <= streamer_handler_N_Mux_8_4_24_4_146_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_37
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_37
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_37
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_37 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1772
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_476;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1772
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_476;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2114
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_540;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2114
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_540;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2456
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_604;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2456
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_604;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2798
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_668;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2798
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_668;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3871
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_37 <= streamer_handler_N_Mux_8_4_24_4_147_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3871
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_37 <= s_reg_734;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3871
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_37 <= streamer_handler_N_Mux_8_4_24_4_147_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_38
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_38
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_38
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_38 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1771
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_477;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1771
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_477;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2113
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_541;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2113
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_541;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2455
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_605;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2455
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_605;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2797
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_669;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2797
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_669;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3870
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_38 <= streamer_handler_N_Mux_8_4_24_4_148_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3870
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_38 <= s_reg_735;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3870
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_38 <= streamer_handler_N_Mux_8_4_24_4_148_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_39
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_39
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_39
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_39 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1770
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_478;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1770
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_478;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2112
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_542;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2112
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_542;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2454
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_606;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2454
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_606;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2796
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_670;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2796
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_670;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3869
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_39 <= streamer_handler_N_Mux_8_4_24_4_149_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3869
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_39 <= s_reg_736;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3869
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_39 <= streamer_handler_N_Mux_8_4_24_4_149_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_40
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_40
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_40
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_40 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1769
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_479;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1769
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_479;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2111
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_543;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2111
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_543;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2453
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_607;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2453
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_607;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2795
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_671;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2795
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_671;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3868
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_40 <= streamer_handler_N_Mux_8_4_24_4_150_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3868
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_40 <= s_reg_737;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3868
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_40 <= streamer_handler_N_Mux_8_4_24_4_150_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_41
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_41
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_41
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_41 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1768
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_480;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1768
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_480;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2110
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_544;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2110
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_544;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2452
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_608;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2452
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_608;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2794
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_672;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2794
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_672;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3867
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_41 <= streamer_handler_N_Mux_8_4_24_4_151_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3867
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_41 <= s_reg_738;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3867
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_41 <= streamer_handler_N_Mux_8_4_24_4_151_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_42
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_42
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_42
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_42 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1767
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_481;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1767
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_481;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2109
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_545;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2109
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_545;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2451
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_609;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2451
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_609;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2793
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_673;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2793
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_673;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3866
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_42 <= streamer_handler_N_Mux_8_4_24_4_152_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3866
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_42 <= s_reg_739;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3866
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_42 <= streamer_handler_N_Mux_8_4_24_4_152_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_43
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_43
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_43
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_43 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1766
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_482;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1766
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_482;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2108
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_546;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2108
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_546;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2450
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_610;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2450
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_610;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2792
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_674;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2792
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_674;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3865
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_43 <= streamer_handler_N_Mux_8_4_24_4_153_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3865
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_43 <= s_reg_740;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3865
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_43 <= streamer_handler_N_Mux_8_4_24_4_153_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_44
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_44
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_44
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_44 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1765
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_483;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1765
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_483;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2107
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_547;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2107
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_547;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2449
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_611;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2449
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_611;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2791
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_675;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2791
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_675;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3864
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_44 <= streamer_handler_N_Mux_8_4_24_4_154_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3864
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_44 <= s_reg_741;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3864
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_44 <= streamer_handler_N_Mux_8_4_24_4_154_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_45
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_45
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_45
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_45 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1764
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_484;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1764
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_484;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2106
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_548;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2106
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_548;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2448
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_612;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2448
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_612;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2790
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_676;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2790
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_676;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3863
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_45 <= streamer_handler_N_Mux_8_4_24_4_155_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3863
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_45 <= s_reg_742;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3863
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_45 <= streamer_handler_N_Mux_8_4_24_4_155_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_46
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_46
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_46
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_46 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1763
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_485;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1763
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_485;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2105
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_549;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2105
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_549;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2447
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_613;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2447
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_613;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2789
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_677;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2789
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_677;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3862
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_46 <= streamer_handler_N_Mux_8_4_24_4_156_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3862
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_46 <= s_reg_743;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3862
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_46 <= streamer_handler_N_Mux_8_4_24_4_156_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_47
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_47
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_47
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_47 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1762
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_486;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1762
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_486;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2104
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_550;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2104
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_550;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2446
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_614;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2446
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_614;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2788
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_678;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2788
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_678;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3861
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_47 <= streamer_handler_N_Mux_8_4_24_4_157_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3861
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_47 <= s_reg_744;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3861
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_47 <= streamer_handler_N_Mux_8_4_24_4_157_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_48
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_48
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_48
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_48 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1761
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_362[7:0];
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1761
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_362[7:0];
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2103
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_370[7:0];
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2103
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_370[7:0];
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2445
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_375[7:0];
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2445
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_375[7:0];
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2787
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_383[7:0];
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2787
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_383[7:0];
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3860
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_48 <= streamer_handler_N_Mux_8_4_24_4_158_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3860
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_48 <= s_reg_745;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3860
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_48 <= streamer_handler_N_Mux_8_4_24_4_158_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_49
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_49
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_49
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_49 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1760
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_488;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1760
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_488;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2102
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_552;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2102
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_552;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2444
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_616;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2444
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_616;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2786
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_680;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2786
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_680;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3859
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_49 <= streamer_handler_N_Mux_8_4_24_4_159_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3859
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_49 <= s_reg_746;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3859
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_49 <= streamer_handler_N_Mux_8_4_24_4_159_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_50
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_50
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_50
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_50 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1759
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_489;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1759
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_489;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2101
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_553;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2101
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_553;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2443
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_617;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2443
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_617;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2785
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_681;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2785
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_681;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3858
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_50 <= streamer_handler_N_Mux_8_4_24_4_160_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3858
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_50 <= s_reg_747;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3858
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_50 <= streamer_handler_N_Mux_8_4_24_4_160_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_51
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_51
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_51
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_51 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1758
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_490;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1758
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_490;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2100
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_554;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2100
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_554;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2442
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_618;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2442
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_618;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2784
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_682;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2784
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_682;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3857
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_51 <= streamer_handler_N_Mux_8_4_24_4_161_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3857
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_51 <= s_reg_748;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3857
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_51 <= streamer_handler_N_Mux_8_4_24_4_161_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_52
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_52
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_52
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_52 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1757
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_491;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1757
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_491;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2099
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_555;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2099
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_555;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2441
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_619;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2441
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_619;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2783
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_683;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2783
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_683;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3856
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_52 <= streamer_handler_N_Mux_8_4_24_4_162_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3856
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_52 <= s_reg_749;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3856
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_52 <= streamer_handler_N_Mux_8_4_24_4_162_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_53
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_53
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_53
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_53 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1756
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_492;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1756
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_492;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2098
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_556;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2098
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_556;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2440
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_620;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2440
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_620;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2782
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_684;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2782
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_684;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3855
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_53 <= streamer_handler_N_Mux_8_4_24_4_163_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3855
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_53 <= s_reg_750;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3855
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_53 <= streamer_handler_N_Mux_8_4_24_4_163_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_54
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_54
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_54
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_54 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1755
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_493;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1755
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_493;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2097
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_557;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2097
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_557;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2439
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_621;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2439
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_621;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2781
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_685;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2781
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_685;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3854
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_54 <= streamer_handler_N_Mux_8_4_24_4_164_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3854
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_54 <= s_reg_751;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3854
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_54 <= streamer_handler_N_Mux_8_4_24_4_164_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_55
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_55
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_55
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_55 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1754
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_494;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1754
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_494;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2096
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_558;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2096
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_558;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2438
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_622;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2438
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_622;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2780
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_686;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2780
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_686;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3853
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_55 <= streamer_handler_N_Mux_8_4_24_4_165_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3853
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_55 <= s_reg_752;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3853
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_55 <= streamer_handler_N_Mux_8_4_24_4_165_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_56
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_56
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_56
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_56 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1753
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_495;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1753
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_495;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2095
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_559;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2095
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_559;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2437
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_623;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2437
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_623;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2779
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_687;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2779
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_687;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3852
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_56 <= streamer_handler_N_Mux_8_4_24_4_166_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3852
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_56 <= s_reg_753;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3852
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_56 <= streamer_handler_N_Mux_8_4_24_4_166_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_57
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_57
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_57
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_57 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1752
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_496;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1752
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_496;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2094
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_560;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2094
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_560;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2436
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_624;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2436
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_624;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2778
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_688;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2778
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_688;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3851
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_57 <= streamer_handler_N_Mux_8_4_24_4_167_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3851
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_57 <= s_reg_754;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3851
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_57 <= streamer_handler_N_Mux_8_4_24_4_167_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_58
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_58
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_58
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_58 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1751
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_497;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1751
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_497;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2093
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_561;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2093
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_561;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2435
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_625;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2435
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_625;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2777
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_689;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2777
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_689;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3850
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_58 <= streamer_handler_N_Mux_8_4_24_4_168_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3850
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_58 <= s_reg_755;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3850
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_58 <= streamer_handler_N_Mux_8_4_24_4_168_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_59
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_59
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_59
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_59 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1750
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_498;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1750
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_498;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2092
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_562;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2092
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_562;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2434
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_626;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2434
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_626;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2776
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_690;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2776
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_690;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3849
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_59 <= streamer_handler_N_Mux_8_4_24_4_169_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3849
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_59 <= s_reg_756;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3849
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_59 <= streamer_handler_N_Mux_8_4_24_4_169_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_60
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_60
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_60
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_60 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1749
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_499;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1749
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_499;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2091
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_563;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2091
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_563;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2433
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_627;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2433
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_627;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2775
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_691;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2775
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_691;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3848
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_60 <= streamer_handler_N_Mux_8_4_24_4_170_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3848
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_60 <= s_reg_757;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3848
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_60 <= streamer_handler_N_Mux_8_4_24_4_170_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_61
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_61
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_61
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_61 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1748
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_500;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1748
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_500;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2090
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_564;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2090
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_564;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2432
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_628;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2432
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_628;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2774
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_692;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2774
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_692;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3847
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_61 <= streamer_handler_N_Mux_8_4_24_4_171_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3847
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_61 <= s_reg_758;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3847
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_61 <= streamer_handler_N_Mux_8_4_24_4_171_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_62
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_62
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_62
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_62 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1747
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_501;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1747
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_501;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2089
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_565;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2089
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_565;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2431
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_629;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2431
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_629;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2773
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_693;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2773
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_693;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3846
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_62 <= streamer_handler_N_Mux_8_4_24_4_172_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3846
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_62 <= s_reg_759;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3846
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_62 <= streamer_handler_N_Mux_8_4_24_4_172_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_fwd_streamer_qkt_master_data_63
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_fwd_streamer_qkt_master_data_63
    // at: cynw_non_blocking_put.h:348:25
    
    always @(posedge clk or negedge rst)
      begin : drive_fwd_streamer_qkt_master_data_63
        if (rst == 1'b0) 
          begin
            fwd_streamer_qkt_master_data_63 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP1746
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_502;
                          end 
                      end
                    6'd24: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP1746
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:320:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_502;
                          end 
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2088
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_566;
                          end 
                      end
                    6'd27: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2088
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:338:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_566;
                          end 
                      end
                    6'd29: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2430
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_630;
                          end 
                      end
                    6'd30: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2430
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:356:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_630;
                          end 
                      end
                    6'd32: 
                      begin
                        if (acc_stream_port_ready && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP2772
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_694;
                          end 
                      end
                    6'd33: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP2772
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:374:33
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_694;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3845
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_63 <= streamer_handler_N_Mux_8_4_24_4_173_out1;
                          end 
                      end
                    6'd52: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1) 
                          begin
                            // op:f_streamer_handler/OP3845
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_63 <= s_reg_760;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && (streamer_handler_Or_1Ux1U_1U_4_860_out1 && streamer_handler_Or_1Ux1U_1U_4_862_out1)) 
                          begin
                            // op:f_streamer_handler/OP3845
                            // at: cynw_non_blocking_put.h:348:25
                            // Call Stack: 
                            // in function nb_put called from streamer_handler.cc:112:37
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            fwd_streamer_qkt_master_data_63 <= streamer_handler_N_Mux_8_4_24_4_173_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_0
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_0
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_0
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4189
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_0 <= streamer_handler_N_Mux_8_16_25_4_321_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4189
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_0 <= streamer_handler_N_Mux_8_16_25_4_321_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_1
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_1
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_1
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4172
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_1 <= streamer_handler_N_Mux_8_16_25_4_320_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4172
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_1 <= streamer_handler_N_Mux_8_16_25_4_320_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_2
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_2
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_2
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4155
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_2 <= streamer_handler_N_Mux_8_16_25_4_319_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4155
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_2 <= streamer_handler_N_Mux_8_16_25_4_319_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_3
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_3
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_3
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4138
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_3 <= streamer_handler_N_Mux_8_16_25_4_318_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4138
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_3 <= streamer_handler_N_Mux_8_16_25_4_318_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_4
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_4
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_4
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4121
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_4 <= streamer_handler_N_Mux_8_16_25_4_317_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4121
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_4 <= streamer_handler_N_Mux_8_16_25_4_317_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_5
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_5
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_5
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4104
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_5 <= streamer_handler_N_Mux_8_16_25_4_316_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4104
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_5 <= streamer_handler_N_Mux_8_16_25_4_316_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_6
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_6
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_6
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4087
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_6 <= streamer_handler_N_Mux_8_16_25_4_315_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4087
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_6 <= streamer_handler_N_Mux_8_16_25_4_315_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_7
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_7
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_7
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4070
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_7 <= streamer_handler_N_Mux_8_16_25_4_314_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4070
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_7 <= streamer_handler_N_Mux_8_16_25_4_314_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_8
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_8
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_8
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4053
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_8 <= streamer_handler_N_Mux_8_16_25_4_313_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4053
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_8 <= streamer_handler_N_Mux_8_16_25_4_313_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_9
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_9
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_9
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4036
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_9 <= streamer_handler_N_Mux_8_16_25_4_312_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4036
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_9 <= streamer_handler_N_Mux_8_16_25_4_312_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_10
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_10
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_10
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4019
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_10 <= streamer_handler_N_Mux_8_16_25_4_311_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4019
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_10 <= streamer_handler_N_Mux_8_16_25_4_311_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_11
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_11
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_11
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP4002
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_11 <= streamer_handler_N_Mux_8_16_25_4_310_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4002
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_11 <= streamer_handler_N_Mux_8_16_25_4_310_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_12
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_12
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_12
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP3985
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_12 <= streamer_handler_N_Mux_8_16_25_4_309_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP3985
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_12 <= streamer_handler_N_Mux_8_16_25_4_309_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_13
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_13
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_13
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP3968
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_13 <= streamer_handler_N_Mux_8_16_25_4_308_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP3968
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_13 <= streamer_handler_N_Mux_8_16_25_4_308_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_14
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_14
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_14
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP3951
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_14 <= streamer_handler_N_Mux_8_16_25_4_307_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP3951
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_14 <= streamer_handler_N_Mux_8_16_25_4_307_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkv_out_data_15
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_conv_kernel_qkv_out_data_15
    // at: cynw_blocking_put.h:269:21
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkv_out_data_15
        if (rst == 1'b0) 
          begin
            conv_kernel_qkv_out_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd53: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_23_1_305_out1)) 
                          begin
                            // op:f_streamer_handler/OP3934
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_15 <= streamer_handler_N_Mux_8_16_25_4_306_out1;
                          end 
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP3934
                            // at: streamer_handler.cc:123:39
                            // Call Stack: 
                            // in function array called from streamer_handler.cc:123:39
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkv_out_data_15 <= streamer_handler_N_Mux_8_16_25_4_306_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_0
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_0
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_0
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4225
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_0 <= conv_kernel_qkv_out_data_0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_1
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_1
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4224
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_1 <= conv_kernel_qkv_out_data_1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_2
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_2
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_2
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4223
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_2 <= conv_kernel_qkv_out_data_2;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_3
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_3
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_3
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4222
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_3 <= conv_kernel_qkv_out_data_3;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_4
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_4
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_4
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4221
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_4 <= conv_kernel_qkv_out_data_4;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_5
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_5
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4220
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_5 <= conv_kernel_qkv_out_data_5;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_6
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_6
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_6
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4219
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_6 <= conv_kernel_qkv_out_data_6;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_7
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_7
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_7
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4218
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_7 <= conv_kernel_qkv_out_data_7;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_8
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_8
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_8
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4217
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_8 <= conv_kernel_qkv_out_data_8;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_9
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_9
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_9
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4216
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_9 <= conv_kernel_qkv_out_data_9;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_10
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_10
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_10
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4215
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_10 <= conv_kernel_qkv_out_data_10;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_11
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_11
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_11
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4214
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_11 <= conv_kernel_qkv_out_data_11;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_12
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_12
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_12
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4213
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_12 <= conv_kernel_qkv_out_data_12;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_13
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_13
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_13
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4212
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_13 <= conv_kernel_qkv_out_data_13;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_14
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_14
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_14
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4211
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_14 <= conv_kernel_qkv_out_data_14;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_qkt_out_data_15
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_conv_kernel_qkt_out_data_15
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_qkt_out_data_15
        if (rst == 1'b0) 
          begin
            conv_kernel_qkt_out_data_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd54: 
                      begin
                        if (conv_kernel_qkv_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4210
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from streamer_handler.cc:125:29
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            conv_kernel_qkt_out_data_15 <= conv_kernel_qkv_out_data_15;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_stall0
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_stall0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:613:15
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:633:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:652:2
    assign stall0 = global_state == 6'd01 & streamer_handler_Not_1U_1U_s_4_90_out1;
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_0
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_0
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP881
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3354
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_0 <= stream_acc_port_3_data[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_1
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_1
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP880
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3353
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_1 <= stream_acc_port_3_data[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_2
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_2
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP879
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3352
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_2 <= stream_acc_port_3_data[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_3
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_3
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP878
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3351
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_3 <= stream_acc_port_3_data[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_4
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_4
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP877
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3350
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_4 <= stream_acc_port_3_data[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_5
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_5
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP876
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3349
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_5 <= stream_acc_port_3_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_6
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_6
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP875
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3348
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_6 <= stream_acc_port_3_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_7
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_7
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP874
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3347
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_7 <= stream_acc_port_3_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_8
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_8
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP873
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3346
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_8 <= stream_acc_port_3_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_9
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_9
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP872
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3345
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_9 <= stream_acc_port_3_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_10
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_10
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP871
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3344
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_10 <= stream_acc_port_3_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_11
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_11
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP870
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3343
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_11 <= stream_acc_port_3_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_12
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_12
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP869
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3342
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_12 <= stream_acc_port_3_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_13
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_13
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP868
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3341
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_13 <= stream_acc_port_3_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_14
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_14
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP867
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3340
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_14 <= stream_acc_port_3_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_12_15
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_12_15
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_12_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP866
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_12_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3339
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_12_15 <= stream_acc_port_3_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_0
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_0
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP897
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3370
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_0 <= stream_acc_port_3_data[135:128];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_1
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_1
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP896
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3369
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_1 <= stream_acc_port_3_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_2
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_2
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP895
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3368
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_2 <= stream_acc_port_3_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_3
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_3
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP894
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3367
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_3 <= stream_acc_port_3_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_4
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_4
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP893
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3366
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_4 <= stream_acc_port_3_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_5
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_5
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP892
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3365
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_5 <= stream_acc_port_3_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_6
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_6
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP891
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3364
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_6 <= stream_acc_port_3_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_7
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_7
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP890
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3363
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_7 <= stream_acc_port_3_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_8
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_8
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP889
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3362
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_8 <= stream_acc_port_3_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_9
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_9
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP888
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3361
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_9 <= stream_acc_port_3_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_10
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_10
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP887
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3360
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_10 <= stream_acc_port_3_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_11
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_11
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP886
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3359
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_11 <= stream_acc_port_3_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_12
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_12
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP885
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3358
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_12 <= stream_acc_port_3_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_13
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_13
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP884
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3357
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_13 <= stream_acc_port_3_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_14
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_14
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP883
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3356
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_14 <= stream_acc_port_3_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_13_15
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_13_15
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_13_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP882
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_13_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3355
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_13_15 <= stream_acc_port_3_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_0
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_0
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP913
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3386
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_0 <= stream_acc_port_3_data[263:256];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_1
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_1
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP912
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3385
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_1 <= stream_acc_port_3_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_2
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_2
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP911
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3384
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_2 <= stream_acc_port_3_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_3
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_3
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP910
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3383
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_3 <= stream_acc_port_3_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_4
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_4
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP909
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3382
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_4 <= stream_acc_port_3_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_5
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_5
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP908
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3381
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_5 <= stream_acc_port_3_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_6
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_6
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP907
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3380
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_6 <= stream_acc_port_3_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_7
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_7
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP906
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3379
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_7 <= stream_acc_port_3_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_8
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_8
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP905
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3378
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_8 <= stream_acc_port_3_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_9
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_9
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP904
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3377
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_9 <= stream_acc_port_3_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_10
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_10
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP903
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3376
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_10 <= stream_acc_port_3_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_11
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_11
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP902
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3375
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_11 <= stream_acc_port_3_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_12
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_12
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP901
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3374
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_12 <= stream_acc_port_3_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_13
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_13
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP900
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3373
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_13 <= stream_acc_port_3_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_14
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_14
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP899
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3372
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_14 <= stream_acc_port_3_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_14_15
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_14_15
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_14_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP898
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_14_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3371
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_14_15 <= stream_acc_port_3_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_0
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_0
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_0
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP929
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_0 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3402
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_0 <= stream_acc_port_3_data[391:384];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_1
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_1
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP928
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_1 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3401
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_1 <= stream_acc_port_3_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_2
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_2
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP927
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_2 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3400
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_2 <= stream_acc_port_3_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_3
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_3
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP926
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_3 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3399
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_3 <= stream_acc_port_3_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_4
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_4
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP925
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_4 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3398
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_4 <= stream_acc_port_3_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_5
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_5
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP924
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_5 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3397
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_5 <= stream_acc_port_3_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_6
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_6
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP923
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_6 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3396
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_6 <= stream_acc_port_3_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_7
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_7
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP922
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_7 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3395
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_7 <= stream_acc_port_3_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_8
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_8
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP921
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_8 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3394
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_8 <= stream_acc_port_3_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_9
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_9
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP920
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_9 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3393
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_9 <= stream_acc_port_3_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_10
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_10
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP919
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_10 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3392
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_10 <= stream_acc_port_3_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_11
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_11
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP918
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_11 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3391
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_11 <= stream_acc_port_3_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_12
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_12
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP917
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_12 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3390
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_12 <= stream_acc_port_3_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_13
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_13
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_13
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP916
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_13 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3389
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_13 <= stream_acc_port_3_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_14
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_14
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_14
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP915
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_14 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3388
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_14 <= stream_acc_port_3_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_conv_kernel_reg_15_15
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_conv_kernel_reg_15_15
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_conv_kernel_reg_15_15
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP914
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            conv_kernel_reg_15_15 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3387
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            conv_kernel_reg_15_15 <= stream_acc_port_3_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_348
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_348
    // at: streamer_handler.cc:166:5
    // at: streamer_handler.cc:101:34
    // at: streamer_handler.cc:243:38
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_348
        if (rst == 1'b0) 
          begin
            s_reg_348 <= 4'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_3 && trig_hub_streamer_handler_slave_data_in_2) 
                          begin
                            // op:f_streamer_handler/OP945
                            // at: streamer_handler.cc:166:5
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_348 <= 4'd00;
                          end 
                      end
                    6'd03: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP945
                            // at: streamer_handler.cc:166:5
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_348 <= {s_reg_348[2], s_reg_348[2:0]};
                          end
                      end
                    6'd06: 
                      begin
                        if (stream_acc_port_3_valid && streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                                // op:f_streamer_handler/OP945
                                // at: streamer_handler.cc:166:5
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                s_reg_348 <= {s_reg_348[2], s_reg_348[2:0]};
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                    // op:f_streamer_handler/OP945
                                    // at: streamer_handler.cc:166:5
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_348 <= {s_reg_348[2], s_reg_348[2:0]};
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_9_4_96_out1) 
                                      begin
                                        // op:f_streamer_handler/OP945
                                        // at: streamer_handler.cc:166:5
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_348 <= {s_reg_433[2], s_reg_433[2:0]};
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd07: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                                // op:f_streamer_handler/OP945
                                // at: streamer_handler.cc:166:5
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                s_reg_348 <= {s_reg_348[2], s_reg_348[2:0]};
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                    // op:f_streamer_handler/OP945
                                    // at: streamer_handler.cc:166:5
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_348 <= {s_reg_348[2], s_reg_348[2:0]};
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_9_4_96_out1) 
                                      begin
                                        // op:f_streamer_handler/OP945
                                        // at: streamer_handler.cc:166:5
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_348 <= {s_reg_433[2], s_reg_433[2:0]};
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd16: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1433
                            // at: streamer_handler.cc:243:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_348 <= {2'b00, streamer_handler_Add_2U_13_4_323_out1};
                          end 
                      end
                    6'd17: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1433
                            // at: streamer_handler.cc:243:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_348 <= {2'b00, streamer_handler_Add_2U_13_4_323_out1};
                          end
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3909
                            // at: streamer_handler.cc:101:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_348 <= {1'b0, streamer_handler_Add_3U_22_4_108_out1};
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378) 
                          begin
                            // op:f_streamer_handler/OP3909
                            // at: streamer_handler.cc:101:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_348 <= {1'b0, streamer_handler_Add_3U_22_4_108_out1};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_349
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_349
    // at: streamer_handler.cc:167:9
    // at: streamer_handler.cc:50:40
    // at: streamer_handler.cc:242:9
    // at: streamer_handler.cc:127:68
    // at: streamer_handler.cc:198:5
    // at: streamer_handler.cc:294:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_349
        if (rst == 1'b0) 
          begin
            s_reg_349 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_3 && trig_hub_streamer_handler_slave_data_in_2) 
                          begin
                            // op:f_streamer_handler/OP948
                            // at: streamer_handler.cc:167:9
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_349 <= 8'd000;
                          end 
                      end
                    6'd06: 
                      begin
                        if (stream_acc_port_3_valid && streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                    // op:f_streamer_handler/OP948
                                    // at: streamer_handler.cc:167:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_349 <= {1'b0, streamer_handler_Add_7U_12_4_92_out1};
                                  end 
                                else 
                                  begin
                                    // op:f_streamer_handler/OP1024
                                    // at: streamer_handler.cc:198:5
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_349 <= 8'd000;
                                  end
                              end
                          end 
                      end
                    6'd07: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                    // op:f_streamer_handler/OP948
                                    // at: streamer_handler.cc:167:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_349 <= {1'b0, streamer_handler_Add_7U_12_4_92_out1};
                                  end 
                                else 
                                  begin
                                    // op:f_streamer_handler/OP1024
                                    // at: streamer_handler.cc:198:5
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_349 <= 8'd000;
                                  end
                              end
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            if (streamer_handler_LessThan_1U_21_4_303_out1) 
                              begin
                                // op:f_streamer_handler/OP1024
                                // at: streamer_handler.cc:198:5
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                s_reg_349 <= s_reg_440;
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP1369
                                // at: streamer_handler.cc:242:9
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                s_reg_349 <= 8'd000;
                              end
                          end 
                      end
                    6'd18: 
                      begin
                        if (stream_acc_port_3_valid && streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                    // op:f_streamer_handler/OP1369
                                    // at: streamer_handler.cc:242:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_349 <= {1'b0, streamer_handler_Add_7U_12_4_92_out1};
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_2_1_328_out1) 
                                      begin
                                        // op:f_streamer_handler/OP1369
                                        // at: streamer_handler.cc:242:9
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_349 <= 8'd000;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd19: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                    // op:f_streamer_handler/OP1369
                                    // at: streamer_handler.cc:242:9
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_349 <= {1'b0, streamer_handler_Add_7U_12_4_92_out1};
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_2_1_328_out1) 
                                      begin
                                        // op:f_streamer_handler/OP1369
                                        // at: streamer_handler.cc:242:9
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_349 <= 8'd000;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1482
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_349 <= stream_acc_port_0_data[7:0];
                          end 
                      end
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3472
                            // at: streamer_handler.cc:50:40
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_349 <= {1'b0, streamer_handler_Add_7U_12_4_92_out1};
                          end 
                      end
                    6'd47: 
                      begin
                        if (s_reg_378) 
                          begin
                          end 
                        else 
                          begin
                            if (streamer_handler_LessThan_1U_21_4_103_out1) 
                              begin
                                // op:f_streamer_handler/OP3472
                                // at: streamer_handler.cc:50:40
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                                s_reg_349 <= {1'b0, streamer_handler_Add_7U_12_4_92_out1};
                              end 
                          end
                      end
                    6'd55: 
                      begin
                        if (conv_kernel_qkt_out_ready) 
                          begin
                            // op:f_streamer_handler/OP4281
                            // at: streamer_handler.cc:127:68
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            s_reg_349 <= {1'b0, streamer_handler_Add_7U_12_4_92_out1};
                          end 
                      end
                    6'd59: 
                      begin
                        if (s_reg_378) 
                          begin
                            // op:f_streamer_handler/OP4281
                            // at: streamer_handler.cc:127:68
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            s_reg_349 <= {1'b0, streamer_handler_Add_7U_12_4_92_out1};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_359
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_s_reg_359
    // at: streamer_handler.cc:177:25
    // at: streamer_handler.cc:60:21
    // at: streamer_handler.cc:210:21
    // at: streamer_handler.cc:252:25
    // at: streamer_handler.cc:20:15
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_359
        if (rst == 1'b0) 
          begin
            s_reg_359 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd08, 6'd15, 6'd38, 6'd42: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP972
                            // at: streamer_handler.cc:177:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_359 <= stream_acc_port_0_data[127:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_360
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_360
    // at: streamer_handler.cc:177:25
    // at: streamer_handler.cc:60:21
    // at: streamer_handler.cc:210:21
    // at: streamer_handler.cc:252:25
    // at: streamer_handler.cc:20:15
    // at: streamer_handler.cc:295:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_360
        if (rst == 1'b0) 
          begin
            s_reg_360 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd08, 6'd15, 6'd38, 6'd42: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP976
                            // at: streamer_handler.cc:177:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_360 <= stream_acc_port_0_data[255:128];
                          end 
                      end
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1483
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_360 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_0_data[135:128]};
                          end 
                      end
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1483
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_360 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_360[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_361
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_361
    // at: streamer_handler.cc:177:25
    // at: streamer_handler.cc:60:21
    // at: streamer_handler.cc:210:21
    // at: streamer_handler.cc:252:25
    // at: streamer_handler.cc:20:15
    // at: streamer_handler.cc:296:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_361
        if (rst == 1'b0) 
          begin
            s_reg_361 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd08, 6'd15, 6'd38, 6'd42: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP980
                            // at: streamer_handler.cc:177:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_361 <= stream_acc_port_0_data[383:256];
                          end 
                      end
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1484
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_361 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_0_data[263:256]};
                          end 
                      end
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1484
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_361 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_361[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_362
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_362
    // at: streamer_handler.cc:177:25
    // at: streamer_handler.cc:60:21
    // at: streamer_handler.cc:210:21
    // at: streamer_handler.cc:252:25
    // at: streamer_handler.cc:20:15
    // at: streamer_handler.cc:297:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_362
        if (rst == 1'b0) 
          begin
            s_reg_362 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03, 6'd08, 6'd15, 6'd38, 6'd42: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP984
                            // at: streamer_handler.cc:177:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:177:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_362 <= stream_acc_port_0_data[511:384];
                          end 
                      end
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1485
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_362 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_0_data[391:384]};
                          end 
                      end
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1485
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_362 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_362[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_367
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_367
    // at: streamer_handler.cc:178:25
    // at: streamer_handler.cc:61:21
    // at: streamer_handler.cc:211:21
    // at: streamer_handler.cc:253:25
    // at: streamer_handler.cc:21:15
    // at: streamer_handler.cc:299:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_367
        if (rst == 1'b0) 
          begin
            s_reg_367 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd04, 6'd09, 6'd16, 6'd39, 6'd43: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP973
                            // at: streamer_handler.cc:178:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_367 <= stream_acc_port_1_data[127:0];
                          end 
                      end
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1486
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_367 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_1_data[7:0]};
                          end 
                      end
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1486
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_367 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_367[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_368
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_368
    // at: streamer_handler.cc:178:25
    // at: streamer_handler.cc:61:21
    // at: streamer_handler.cc:211:21
    // at: streamer_handler.cc:253:25
    // at: streamer_handler.cc:21:15
    // at: streamer_handler.cc:300:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_368
        if (rst == 1'b0) 
          begin
            s_reg_368 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd04, 6'd09, 6'd16, 6'd39, 6'd43: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP977
                            // at: streamer_handler.cc:178:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_368 <= stream_acc_port_1_data[255:128];
                          end 
                      end
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1487
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_368 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_1_data[135:128]};
                          end 
                      end
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1487
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_368 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_368[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_369
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_369
    // at: streamer_handler.cc:178:25
    // at: streamer_handler.cc:61:21
    // at: streamer_handler.cc:211:21
    // at: streamer_handler.cc:253:25
    // at: streamer_handler.cc:21:15
    // at: streamer_handler.cc:301:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_369
        if (rst == 1'b0) 
          begin
            s_reg_369 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd04, 6'd09, 6'd16, 6'd39, 6'd43: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP981
                            // at: streamer_handler.cc:178:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_369 <= stream_acc_port_1_data[383:256];
                          end 
                      end
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1488
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_369 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_1_data[263:256]};
                          end 
                      end
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1488
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_369 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_369[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_370
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_370
    // at: streamer_handler.cc:178:25
    // at: streamer_handler.cc:61:21
    // at: streamer_handler.cc:211:21
    // at: streamer_handler.cc:253:25
    // at: streamer_handler.cc:21:15
    // at: streamer_handler.cc:302:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_370
        if (rst == 1'b0) 
          begin
            s_reg_370 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd04, 6'd09, 6'd16, 6'd39, 6'd43: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP985
                            // at: streamer_handler.cc:178:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:178:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_370 <= stream_acc_port_1_data[511:384];
                          end 
                      end
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1489
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_370 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_1_data[391:384]};
                          end 
                      end
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1489
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_370 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_370[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_371
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_s_reg_371
    // at: streamer_handler.cc:168:38
    // at: streamer_handler.cc:51:9
    // at: streamer_handler.cc:201:9
    // at: streamer_handler.cc:243:13
    // at: streamer_handler.cc:241:39
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_371
        if (rst == 1'b0) 
          begin
            s_reg_371 <= 2'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd04: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1012
                            // at: streamer_handler.cc:168:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_371 <= streamer_handler_Add_2U_13_4_91_out1;
                          end 
                      end
                    6'd05: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1012
                            // at: streamer_handler.cc:168:38
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_371 <= streamer_handler_Add_2U_13_4_91_out1;
                          end
                      end
                    6'd06: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && !(s_reg_378 || (streamer_handler_LessThan_1U_21_4_98_out1 || streamer_handler_LessThan_1U_9_4_96_out1)))) 
                          begin
                            // op:f_streamer_handler/OP1027
                            // at: streamer_handler.cc:201:9
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_371 <= 2'd0;
                          end 
                      end
                    6'd07: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && !(s_reg_378 || (streamer_handler_LessThan_1U_21_4_98_out1 || streamer_handler_LessThan_1U_9_4_96_out1))) 
                          begin
                            // op:f_streamer_handler/OP1027
                            // at: streamer_handler.cc:201:9
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_371 <= 2'd0;
                          end 
                      end
                    6'd11: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_LessThan_1U_2_1_106_out1)) 
                          begin
                            // op:f_streamer_handler/OP1027
                            // at: streamer_handler.cc:201:9
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_371 <= s_reg_434;
                          end 
                      end
                    6'd12: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && streamer_handler_LessThan_1U_2_1_106_out1) 
                          begin
                            // op:f_streamer_handler/OP1027
                            // at: streamer_handler.cc:201:9
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_371 <= s_reg_434;
                          end 
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP1372
                            // at: streamer_handler.cc:243:13
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_371 <= 2'd0;
                          end 
                      end
                    6'd17: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1439
                            // at: streamer_handler.cc:241:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_371 <= streamer_handler_Add_2U_13_4_325_out1;
                          end 
                      end
                    6'd18: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                              begin
                                if (s_reg_378) 
                                  begin
                                    // op:f_streamer_handler/OP1372
                                    // at: streamer_handler.cc:243:13
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_371 <= s_reg_348[1:0];
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                      begin
                                        // op:f_streamer_handler/OP1372
                                        // at: streamer_handler.cc:243:13
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_371 <= 2'd0;
                                      end 
                                    else 
                                      begin
                                        if (streamer_handler_LessThan_1U_2_1_328_out1) 
                                          begin
                                            // op:f_streamer_handler/OP1372
                                            // at: streamer_handler.cc:243:13
                                            // Call Stack: 
                                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                            s_reg_371 <= 2'd0;
                                          end 
                                      end
                                  end
                              end 
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1439
                            // at: streamer_handler.cc:241:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_371 <= streamer_handler_Add_2U_13_4_325_out1;
                          end
                      end
                    6'd19: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                                // op:f_streamer_handler/OP1372
                                // at: streamer_handler.cc:243:13
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                s_reg_371 <= s_reg_348[1:0];
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                    // op:f_streamer_handler/OP1372
                                    // at: streamer_handler.cc:243:13
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_371 <= 2'd0;
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_2_1_328_out1) 
                                      begin
                                        // op:f_streamer_handler/OP1372
                                        // at: streamer_handler.cc:243:13
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_371 <= 2'd0;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3408
                            // at: streamer_handler.cc:51:9
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_371 <= 2'd0;
                          end 
                      end
                    6'd47: 
                      begin
                        if (s_reg_378) 
                          begin
                            // op:f_streamer_handler/OP3408
                            // at: streamer_handler.cc:51:9
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_371 <= s_reg_434;
                          end 
                        else 
                          begin
                            if (streamer_handler_LessThan_1U_21_4_103_out1) 
                              begin
                                // op:f_streamer_handler/OP3408
                                // at: streamer_handler.cc:51:9
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                                s_reg_371 <= 2'd0;
                              end 
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_372
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_372
    // at: streamer_handler.cc:179:25
    // at: streamer_handler.cc:62:21
    // at: streamer_handler.cc:212:21
    // at: streamer_handler.cc:254:25
    // at: streamer_handler.cc:22:15
    // at: streamer_handler.cc:304:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_372
        if (rst == 1'b0) 
          begin
            s_reg_372 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd05, 6'd10, 6'd17, 6'd40, 6'd44: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP974
                            // at: streamer_handler.cc:179:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_372 <= stream_acc_port_2_data[127:0];
                          end 
                      end
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1490
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_372 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_2_data[7:0]};
                          end 
                      end
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1490
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_372 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_372[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_373
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_373
    // at: streamer_handler.cc:179:25
    // at: streamer_handler.cc:62:21
    // at: streamer_handler.cc:212:21
    // at: streamer_handler.cc:254:25
    // at: streamer_handler.cc:22:15
    // at: streamer_handler.cc:305:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_373
        if (rst == 1'b0) 
          begin
            s_reg_373 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd05, 6'd10, 6'd17, 6'd40, 6'd44: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP978
                            // at: streamer_handler.cc:179:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_373 <= stream_acc_port_2_data[255:128];
                          end 
                      end
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1491
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_373 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_2_data[135:128]};
                          end 
                      end
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1491
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_373 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_373[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_374
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_374
    // at: streamer_handler.cc:179:25
    // at: streamer_handler.cc:62:21
    // at: streamer_handler.cc:212:21
    // at: streamer_handler.cc:254:25
    // at: streamer_handler.cc:22:15
    // at: streamer_handler.cc:306:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_374
        if (rst == 1'b0) 
          begin
            s_reg_374 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd05, 6'd10, 6'd17, 6'd40, 6'd44: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP982
                            // at: streamer_handler.cc:179:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_374 <= stream_acc_port_2_data[383:256];
                          end 
                      end
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1492
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_374 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_2_data[263:256]};
                          end 
                      end
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1492
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_374 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_374[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_375
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_s_reg_375
    // at: streamer_handler.cc:179:25
    // at: streamer_handler.cc:62:21
    // at: streamer_handler.cc:212:21
    // at: streamer_handler.cc:254:25
    // at: streamer_handler.cc:22:15
    // at: streamer_handler.cc:307:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_375
        if (rst == 1'b0) 
          begin
            s_reg_375 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd05, 6'd10, 6'd17, 6'd40, 6'd44: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP986
                            // at: streamer_handler.cc:179:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:179:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_375 <= stream_acc_port_2_data[511:384];
                          end 
                      end
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1493
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_375 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_2_data[391:384]};
                          end 
                      end
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1493
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_375 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_375[7:0]};
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_378
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_s_reg_378
    // at: streamer_handler.cc:168:32
    // at: streamer_handler.cc:51:28
    // at: streamer_handler.cc:243:32
    // at: streamer_handler.cc:101:28
    // at: streamer_handler.cc:127:44
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_378
        if (rst == 1'b0) 
          begin
            s_reg_378 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd05: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1013
                            // at: streamer_handler.cc:168:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_378 <= streamer_handler_LessThan_1U_2_1_94_out1;
                          end 
                      end
                    6'd06: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1013
                            // at: streamer_handler.cc:168:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_378 <= streamer_handler_LessThan_1U_2_1_94_out1;
                          end
                      end
                    6'd17: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1434
                            // at: streamer_handler.cc:243:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_378 <= streamer_handler_LessThan_1U_2_1_326_out1;
                          end 
                      end
                    6'd18: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1434
                            // at: streamer_handler.cc:243:32
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_378 <= streamer_handler_LessThan_1U_2_1_326_out1;
                          end
                      end
                    6'd45: 
                      begin
                        if (stream_acc_port_3_valid && streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            // op:f_streamer_handler/OP3470
                            // at: streamer_handler.cc:51:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_378 <= streamer_handler_LessThan_1U_2_1_101_out1;
                          end 
                      end
                    6'd46: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            // op:f_streamer_handler/OP3470
                            // at: streamer_handler.cc:51:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_378 <= streamer_handler_LessThan_1U_2_1_101_out1;
                          end 
                      end
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3910
                            // at: streamer_handler.cc:101:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_378 <= streamer_handler_LessThan_1U_3_1_109_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378) 
                          begin
                            // op:f_streamer_handler/OP3910
                            // at: streamer_handler.cc:101:28
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_378 <= streamer_handler_LessThan_1U_3_1_109_out1;
                          end 
                      end
                    6'd58: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                            // op:f_streamer_handler/OP4282
                            // at: streamer_handler.cc:127:44
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            s_reg_378 <= streamer_handler_LessThan_1U_21_4_329_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_380
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_s_reg_380
    // at: streamer_handler.cc:180:25
    // at: streamer_handler.cc:63:21
    // at: streamer_handler.cc:213:21
    // at: streamer_handler.cc:255:25
    // at: streamer_handler.cc:309:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_380
        if (rst == 1'b0) 
          begin
            s_reg_380 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            // op:f_streamer_handler/OP975
                            // at: streamer_handler.cc:180:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:180:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_380 <= stream_acc_port_3_data[127:0];
                          end 
                      end
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1494
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_380 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_3_data[7:0]};
                          end 
                      end
                    6'd24, 6'd25, 6'd52: 
                      begin
                        // op:f_streamer_handler/OP1494
                        // at: streamer_handler.cc:309:19
                        // Call Stack: 
                        // in function operator[] called from streamer_handler.cc:309:19
                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                        s_reg_380 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_380[7:0]};
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1494
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_380 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_380[7:0]};
                          end
                      end
                    6'd53: 
                      begin
                        if (s_reg_378) 
                          begin
                            // op:f_streamer_handler/OP3706
                            // at: streamer_handler.cc:97:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:97:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_380 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_380[7:0]};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_381
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_s_reg_381
    // at: streamer_handler.cc:180:25
    // at: streamer_handler.cc:63:21
    // at: streamer_handler.cc:213:21
    // at: streamer_handler.cc:255:25
    // at: streamer_handler.cc:310:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_381
        if (rst == 1'b0) 
          begin
            s_reg_381 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            // op:f_streamer_handler/OP979
                            // at: streamer_handler.cc:180:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:180:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_381 <= stream_acc_port_3_data[255:128];
                          end 
                      end
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1495
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_381 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_3_data[135:128]};
                          end 
                      end
                    6'd24, 6'd25, 6'd52: 
                      begin
                        // op:f_streamer_handler/OP1495
                        // at: streamer_handler.cc:310:19
                        // Call Stack: 
                        // in function operator[] called from streamer_handler.cc:310:19
                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                        s_reg_381 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_381[7:0]};
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1495
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_381 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_381[7:0]};
                          end
                      end
                    6'd53: 
                      begin
                        if (s_reg_378) 
                          begin
                            // op:f_streamer_handler/OP3722
                            // at: streamer_handler.cc:97:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:97:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_381 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_381[7:0]};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_382
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_s_reg_382
    // at: streamer_handler.cc:180:25
    // at: streamer_handler.cc:63:21
    // at: streamer_handler.cc:213:21
    // at: streamer_handler.cc:255:25
    // at: streamer_handler.cc:311:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_382
        if (rst == 1'b0) 
          begin
            s_reg_382 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            // op:f_streamer_handler/OP983
                            // at: streamer_handler.cc:180:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:180:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_382 <= stream_acc_port_3_data[383:256];
                          end 
                      end
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1496
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_382 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_3_data[263:256]};
                          end 
                      end
                    6'd24, 6'd25, 6'd52: 
                      begin
                        // op:f_streamer_handler/OP1496
                        // at: streamer_handler.cc:311:19
                        // Call Stack: 
                        // in function operator[] called from streamer_handler.cc:311:19
                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                        s_reg_382 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_382[7:0]};
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1496
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_382 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_382[7:0]};
                          end
                      end
                    6'd53: 
                      begin
                        if (s_reg_378) 
                          begin
                            // op:f_streamer_handler/OP3738
                            // at: streamer_handler.cc:97:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:97:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_382 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_382[7:0]};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_383
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_s_reg_383
    // at: streamer_handler.cc:180:25
    // at: streamer_handler.cc:63:21
    // at: streamer_handler.cc:213:21
    // at: streamer_handler.cc:255:25
    // at: streamer_handler.cc:312:19
    // at: streamer_handler.cc:97:28
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_383
        if (rst == 1'b0) 
          begin
            s_reg_383 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd11, 6'd18, 6'd45: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            // op:f_streamer_handler/OP987
                            // at: streamer_handler.cc:180:25
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:180:25
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_383 <= stream_acc_port_3_data[511:384];
                          end 
                      end
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1497
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_383 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, stream_acc_port_3_data[391:384]};
                          end 
                      end
                    6'd24, 6'd25, 6'd52: 
                      begin
                        // op:f_streamer_handler/OP1497
                        // at: streamer_handler.cc:312:19
                        // Call Stack: 
                        // in function operator[] called from streamer_handler.cc:312:19
                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                        s_reg_383 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_383[7:0]};
                      end
                    6'd26: 
                      begin
                        if (acc_stream_port_ready) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1497
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_383 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_383[7:0]};
                          end
                      end
                    6'd53: 
                      begin
                        if (s_reg_378) 
                          begin
                            // op:f_streamer_handler/OP3754
                            // at: streamer_handler.cc:97:28
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:97:28
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_383 <= {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, s_reg_383[7:0]};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_433
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_s_reg_433
    // at: streamer_handler.cc:76:42
    // at: streamer_handler.cc:121:52
    // at: streamer_handler.cc:273:5
    // at: streamer_handler.cc:273:66
    // at: streamer_handler.cc:166:39
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_433
        if (rst == 1'b0) 
          begin
            s_reg_433 <= 6'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd05: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1018
                            // at: streamer_handler.cc:166:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_433 <= {{ 3 {streamer_handler_Add_3U_22_4_93_out1[2]}}, streamer_handler_Add_3U_22_4_93_out1};
                          end 
                      end
                    6'd06: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1018
                            // at: streamer_handler.cc:166:39
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_433 <= {{ 3 {streamer_handler_Add_3U_22_4_93_out1[2]}}, streamer_handler_Add_3U_22_4_93_out1};
                          end
                      end
                    6'd18: 
                      begin
                        if (stream_acc_port_3_valid && (streamer_handler_Or_1Ux1U_1U_4_856_out1 && !(s_reg_378 || (streamer_handler_LessThan_1U_21_4_98_out1 || streamer_handler_LessThan_1U_2_1_328_out1)))) 
                          begin
                            // op:f_streamer_handler/OP1445
                            // at: streamer_handler.cc:273:5
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_433 <= 6'd00;
                          end 
                      end
                    6'd19: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1 && !(s_reg_378 || (streamer_handler_LessThan_1U_21_4_98_out1 || streamer_handler_LessThan_1U_2_1_328_out1))) 
                          begin
                            // op:f_streamer_handler/OP1445
                            // at: streamer_handler.cc:273:5
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_433 <= 6'd00;
                          end 
                      end
                    6'd20: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP3106
                            // at: streamer_handler.cc:273:66
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_433 <= {1'b0, streamer_handler_Add_5U_20_4_333_out1};
                          end 
                      end
                    6'd47: 
                      begin
                        if (!(s_reg_378 || streamer_handler_LessThan_1U_21_4_103_out1)) 
                          begin
                            // op:f_streamer_handler/OP3912
                            // at: streamer_handler.cc:76:42
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_433 <= {1'b0, streamer_handler_Add_5U_20_4_104_out1};
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378) 
                          begin
                          end 
                        else 
                          begin
                            if (streamer_handler_LessThan_1U_23_1_305_out1) 
                              begin
                                // op:f_streamer_handler/OP3912
                                // at: streamer_handler.cc:76:42
                                // Call Stack: 
                                // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                                s_reg_433 <= {1'b0, streamer_handler_Add_5U_20_4_104_out1};
                              end 
                            else 
                              begin
                                // op:f_streamer_handler/OP4284
                                // at: streamer_handler.cc:121:52
                                // Call Stack: 
                                // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                                s_reg_433 <= {1'b0, streamer_handler_Add_5U_20_4_322_out1};
                              end
                          end
                      end
                    6'd59: 
                      begin
                        if (!s_reg_378 && streamer_handler_LessThan_1U_23_1_332_out1) 
                          begin
                            // op:f_streamer_handler/OP4284
                            // at: streamer_handler.cc:121:52
                            // Call Stack: 
                            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
                            s_reg_433 <= {1'b0, streamer_handler_Add_5U_20_4_322_out1};
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_434
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_s_reg_434
    // at: streamer_handler.cc:201:34
    // at: streamer_handler.cc:241:5
    // at: streamer_handler.cc:51:34
    // at: streamer_handler.cc:168:13
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_434
        if (rst == 1'b0) 
          begin
            s_reg_434 <= 2'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (!trig_hub_streamer_handler_slave_data_in_3 && trig_hub_streamer_handler_slave_data_in_2) 
                          begin
                            // op:f_streamer_handler/OP951
                            // at: streamer_handler.cc:168:13
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_434 <= 2'd0;
                          end 
                      end
                    6'd06: 
                      begin
                        if (stream_acc_port_3_valid && streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                                // op:f_streamer_handler/OP951
                                // at: streamer_handler.cc:168:13
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                s_reg_434 <= s_reg_371;
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                    // op:f_streamer_handler/OP951
                                    // at: streamer_handler.cc:168:13
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_434 <= 2'd0;
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_9_4_96_out1) 
                                      begin
                                        // op:f_streamer_handler/OP951
                                        // at: streamer_handler.cc:168:13
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_434 <= 2'd0;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd07: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                                // op:f_streamer_handler/OP951
                                // at: streamer_handler.cc:168:13
                                // Call Stack: 
                                // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                s_reg_434 <= s_reg_371;
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                    // op:f_streamer_handler/OP951
                                    // at: streamer_handler.cc:168:13
                                    // Call Stack: 
                                    // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                    s_reg_434 <= 2'd0;
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_9_4_96_out1) 
                                      begin
                                        // op:f_streamer_handler/OP951
                                        // at: streamer_handler.cc:168:13
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_434 <= 2'd0;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd10: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1088
                            // at: streamer_handler.cc:201:34
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_434 <= streamer_handler_Add_2U_13_4_105_out1;
                          end 
                      end
                    6'd11: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP1088
                            // at: streamer_handler.cc:201:34
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_434 <= streamer_handler_Add_2U_13_4_105_out1;
                          end
                      end
                    6'd14: 
                      begin
                        if (acc_stream_port_ready && !streamer_handler_LessThan_1U_21_4_303_out1) 
                          begin
                            // op:f_streamer_handler/OP1366
                            // at: streamer_handler.cc:241:5
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_434 <= 2'd0;
                          end 
                      end
                    6'd18: 
                      begin
                        if (stream_acc_port_3_valid && streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_2_1_328_out1) 
                                      begin
                                        // op:f_streamer_handler/OP1366
                                        // at: streamer_handler.cc:241:5
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_434 <= s_reg_371;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd19: 
                      begin
                        if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                          begin
                            if (s_reg_378) 
                              begin
                              end 
                            else 
                              begin
                                if (streamer_handler_LessThan_1U_21_4_98_out1) 
                                  begin
                                  end 
                                else 
                                  begin
                                    if (streamer_handler_LessThan_1U_2_1_328_out1) 
                                      begin
                                        // op:f_streamer_handler/OP1366
                                        // at: streamer_handler.cc:241:5
                                        // Call Stack: 
                                        // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                                        s_reg_434 <= s_reg_371;
                                      end 
                                  end
                              end
                          end 
                      end
                    6'd44: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP3469
                            // at: streamer_handler.cc:51:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_434 <= streamer_handler_Add_2U_13_4_99_out1;
                          end 
                      end
                    6'd45: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                          end 
                        else 
                          begin
                            // op:f_streamer_handler/OP3469
                            // at: streamer_handler.cc:51:34
                            // Call Stack: 
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_434 <= streamer_handler_Add_2U_13_4_99_out1;
                          end
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_440
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_s_reg_440
    // at: array:94:12
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    // at: streamer_handler.cc:198:64
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_440
        if (rst == 1'b0) 
          begin
            s_reg_440 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd08: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1361
                            // at: streamer_handler.cc:198:64
                            // Call Stack: 
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_440 <= {1'b0, streamer_handler_Add_7U_12_4_92_out1};
                          end 
                      end
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1498
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_440 <= stream_acc_port_0_data[15:8];
                          end 
                      end
                    6'd56: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP4235
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_440 <= fwd_qkt_streamer_conv_slave_data_0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_441
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_441
    // at: array:94:12
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_441
        if (rst == 1'b0) 
          begin
            s_reg_441 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1514
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_441 <= stream_acc_port_0_data[23:16];
                          end 
                      end
                    6'd56: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP4236
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_441 <= fwd_qkt_streamer_conv_slave_data_1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_442
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_442
    // at: array:94:12
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_442
        if (rst == 1'b0) 
          begin
            s_reg_442 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1530
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_442 <= stream_acc_port_0_data[31:24];
                          end 
                      end
                    6'd56: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP4237
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_442 <= fwd_qkt_streamer_conv_slave_data_2;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_443
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_s_reg_443
    // at: array:94:12
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_443
        if (rst == 1'b0) 
          begin
            s_reg_443 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1546
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_443 <= stream_acc_port_0_data[39:32];
                          end 
                      end
                    6'd56: 
                      begin
                        if (fwd_qkt_streamer_conv_slave_valid) 
                          begin
                            // op:f_streamer_handler/OP4238
                            // at: array:94:12
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_443 <= fwd_qkt_streamer_conv_slave_data_3;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_444
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_444
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_444
        if (rst == 1'b0) 
          begin
            s_reg_444 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1562
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_444 <= stream_acc_port_0_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_445
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_445
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_445
        if (rst == 1'b0) 
          begin
            s_reg_445 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1578
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_445 <= stream_acc_port_0_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_446
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_446
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_446
        if (rst == 1'b0) 
          begin
            s_reg_446 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1594
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_446 <= stream_acc_port_0_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_447
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_447
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_447
        if (rst == 1'b0) 
          begin
            s_reg_447 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1610
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_447 <= stream_acc_port_0_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_448
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_448
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_448
        if (rst == 1'b0) 
          begin
            s_reg_448 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1626
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_448 <= stream_acc_port_0_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_449
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_449
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_449
        if (rst == 1'b0) 
          begin
            s_reg_449 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1642
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_449 <= stream_acc_port_0_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_450
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_450
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_450
        if (rst == 1'b0) 
          begin
            s_reg_450 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1658
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_450 <= stream_acc_port_0_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_451
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_451
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_451
        if (rst == 1'b0) 
          begin
            s_reg_451 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1674
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_451 <= stream_acc_port_0_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_452
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_452
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_452
        if (rst == 1'b0) 
          begin
            s_reg_452 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1690
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_452 <= stream_acc_port_0_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_453
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_453
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_453
        if (rst == 1'b0) 
          begin
            s_reg_453 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1706
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_453 <= stream_acc_port_0_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_454
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_454
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:294:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_454
        if (rst == 1'b0) 
          begin
            s_reg_454 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1722
                            // at: streamer_handler.cc:294:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:294:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_454 <= stream_acc_port_0_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_456
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_456
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_456
        if (rst == 1'b0) 
          begin
            s_reg_456 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1499
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_456 <= stream_acc_port_0_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_457
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_457
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_457
        if (rst == 1'b0) 
          begin
            s_reg_457 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1515
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_457 <= stream_acc_port_0_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_458
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_458
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_458
        if (rst == 1'b0) 
          begin
            s_reg_458 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1531
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_458 <= stream_acc_port_0_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_459
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_459
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_459
        if (rst == 1'b0) 
          begin
            s_reg_459 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1547
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_459 <= stream_acc_port_0_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_460
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_460
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_460
        if (rst == 1'b0) 
          begin
            s_reg_460 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1563
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_460 <= stream_acc_port_0_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_461
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_461
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_461
        if (rst == 1'b0) 
          begin
            s_reg_461 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1579
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_461 <= stream_acc_port_0_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_462
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_462
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_462
        if (rst == 1'b0) 
          begin
            s_reg_462 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1595
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_462 <= stream_acc_port_0_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_463
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_463
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_463
        if (rst == 1'b0) 
          begin
            s_reg_463 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1611
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_463 <= stream_acc_port_0_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_464
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_464
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_464
        if (rst == 1'b0) 
          begin
            s_reg_464 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1627
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_464 <= stream_acc_port_0_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_465
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_465
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_465
        if (rst == 1'b0) 
          begin
            s_reg_465 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1643
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_465 <= stream_acc_port_0_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_466
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_466
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_466
        if (rst == 1'b0) 
          begin
            s_reg_466 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1659
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_466 <= stream_acc_port_0_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_467
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_467
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_467
        if (rst == 1'b0) 
          begin
            s_reg_467 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1675
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_467 <= stream_acc_port_0_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_468
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_468
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_468
        if (rst == 1'b0) 
          begin
            s_reg_468 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1691
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_468 <= stream_acc_port_0_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_469
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_469
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_469
        if (rst == 1'b0) 
          begin
            s_reg_469 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1707
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_469 <= stream_acc_port_0_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_470
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_470
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:295:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_470
        if (rst == 1'b0) 
          begin
            s_reg_470 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1723
                            // at: streamer_handler.cc:295:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:295:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_470 <= stream_acc_port_0_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_472
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_472
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_472
        if (rst == 1'b0) 
          begin
            s_reg_472 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1500
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_472 <= stream_acc_port_0_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_473
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_473
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_473
        if (rst == 1'b0) 
          begin
            s_reg_473 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1516
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_473 <= stream_acc_port_0_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_474
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_474
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_474
        if (rst == 1'b0) 
          begin
            s_reg_474 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1532
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_474 <= stream_acc_port_0_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_475
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_475
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_475
        if (rst == 1'b0) 
          begin
            s_reg_475 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1548
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_475 <= stream_acc_port_0_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_476
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_476
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_476
        if (rst == 1'b0) 
          begin
            s_reg_476 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1564
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_476 <= stream_acc_port_0_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_477
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_477
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_477
        if (rst == 1'b0) 
          begin
            s_reg_477 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1580
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_477 <= stream_acc_port_0_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_478
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_478
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_478
        if (rst == 1'b0) 
          begin
            s_reg_478 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1596
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_478 <= stream_acc_port_0_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_479
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_479
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_479
        if (rst == 1'b0) 
          begin
            s_reg_479 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1612
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_479 <= stream_acc_port_0_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_480
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_480
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_480
        if (rst == 1'b0) 
          begin
            s_reg_480 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1628
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_480 <= stream_acc_port_0_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_481
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_481
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_481
        if (rst == 1'b0) 
          begin
            s_reg_481 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1644
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_481 <= stream_acc_port_0_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_482
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_482
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_482
        if (rst == 1'b0) 
          begin
            s_reg_482 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1660
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_482 <= stream_acc_port_0_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_483
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_483
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_483
        if (rst == 1'b0) 
          begin
            s_reg_483 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1676
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_483 <= stream_acc_port_0_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_484
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_484
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_484
        if (rst == 1'b0) 
          begin
            s_reg_484 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1692
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_484 <= stream_acc_port_0_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_485
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_485
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_485
        if (rst == 1'b0) 
          begin
            s_reg_485 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1708
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_485 <= stream_acc_port_0_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_486
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_486
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:296:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_486
        if (rst == 1'b0) 
          begin
            s_reg_486 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1724
                            // at: streamer_handler.cc:296:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:296:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_486 <= stream_acc_port_0_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_488
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_488
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_488
        if (rst == 1'b0) 
          begin
            s_reg_488 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1501
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_488 <= stream_acc_port_0_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_489
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_489
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_489
        if (rst == 1'b0) 
          begin
            s_reg_489 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1517
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_489 <= stream_acc_port_0_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_490
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_490
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_490
        if (rst == 1'b0) 
          begin
            s_reg_490 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1533
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_490 <= stream_acc_port_0_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_491
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_491
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_491
        if (rst == 1'b0) 
          begin
            s_reg_491 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1549
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_491 <= stream_acc_port_0_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_492
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_492
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_492
        if (rst == 1'b0) 
          begin
            s_reg_492 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1565
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_492 <= stream_acc_port_0_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_493
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_493
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_493
        if (rst == 1'b0) 
          begin
            s_reg_493 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1581
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_493 <= stream_acc_port_0_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_494
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_494
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_494
        if (rst == 1'b0) 
          begin
            s_reg_494 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1597
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_494 <= stream_acc_port_0_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_495
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_495
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_495
        if (rst == 1'b0) 
          begin
            s_reg_495 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1613
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_495 <= stream_acc_port_0_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_496
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_496
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_496
        if (rst == 1'b0) 
          begin
            s_reg_496 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1629
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_496 <= stream_acc_port_0_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_497
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_497
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_497
        if (rst == 1'b0) 
          begin
            s_reg_497 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1645
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_497 <= stream_acc_port_0_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_498
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_498
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_498
        if (rst == 1'b0) 
          begin
            s_reg_498 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1661
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_498 <= stream_acc_port_0_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_499
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_499
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_499
        if (rst == 1'b0) 
          begin
            s_reg_499 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1677
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_499 <= stream_acc_port_0_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_500
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_500
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_500
        if (rst == 1'b0) 
          begin
            s_reg_500 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1693
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_500 <= stream_acc_port_0_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_501
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_501
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_501
        if (rst == 1'b0) 
          begin
            s_reg_501 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1709
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_501 <= stream_acc_port_0_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_502
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_502
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:297:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_502
        if (rst == 1'b0) 
          begin
            s_reg_502 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd20, 6'd48: 
                      begin
                        if (stream_acc_port_0_valid) 
                          begin
                            // op:f_streamer_handler/OP1725
                            // at: streamer_handler.cc:297:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:297:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_502 <= stream_acc_port_0_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_504
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_504
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_504
        if (rst == 1'b0) 
          begin
            s_reg_504 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1502
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_504 <= stream_acc_port_1_data[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_505
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_505
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_505
        if (rst == 1'b0) 
          begin
            s_reg_505 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1518
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_505 <= stream_acc_port_1_data[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_506
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_506
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_506
        if (rst == 1'b0) 
          begin
            s_reg_506 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1534
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_506 <= stream_acc_port_1_data[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_507
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_507
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_507
        if (rst == 1'b0) 
          begin
            s_reg_507 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1550
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_507 <= stream_acc_port_1_data[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_508
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_508
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_508
        if (rst == 1'b0) 
          begin
            s_reg_508 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1566
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_508 <= stream_acc_port_1_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_509
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_509
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_509
        if (rst == 1'b0) 
          begin
            s_reg_509 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1582
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_509 <= stream_acc_port_1_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_510
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_510
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_510
        if (rst == 1'b0) 
          begin
            s_reg_510 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1598
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_510 <= stream_acc_port_1_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_511
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_511
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_511
        if (rst == 1'b0) 
          begin
            s_reg_511 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1614
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_511 <= stream_acc_port_1_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_512
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_512
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_512
        if (rst == 1'b0) 
          begin
            s_reg_512 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1630
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_512 <= stream_acc_port_1_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_513
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_513
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_513
        if (rst == 1'b0) 
          begin
            s_reg_513 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1646
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_513 <= stream_acc_port_1_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_514
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_514
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_514
        if (rst == 1'b0) 
          begin
            s_reg_514 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1662
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_514 <= stream_acc_port_1_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_515
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_515
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_515
        if (rst == 1'b0) 
          begin
            s_reg_515 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1678
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_515 <= stream_acc_port_1_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_516
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_516
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_516
        if (rst == 1'b0) 
          begin
            s_reg_516 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1694
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_516 <= stream_acc_port_1_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_517
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_517
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_517
        if (rst == 1'b0) 
          begin
            s_reg_517 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1710
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_517 <= stream_acc_port_1_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_518
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_518
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:299:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_518
        if (rst == 1'b0) 
          begin
            s_reg_518 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1726
                            // at: streamer_handler.cc:299:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:299:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_518 <= stream_acc_port_1_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_520
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_520
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_520
        if (rst == 1'b0) 
          begin
            s_reg_520 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1503
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_520 <= stream_acc_port_1_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_521
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_521
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_521
        if (rst == 1'b0) 
          begin
            s_reg_521 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1519
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_521 <= stream_acc_port_1_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_522
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_522
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_522
        if (rst == 1'b0) 
          begin
            s_reg_522 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1535
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_522 <= stream_acc_port_1_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_523
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_523
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_523
        if (rst == 1'b0) 
          begin
            s_reg_523 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1551
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_523 <= stream_acc_port_1_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_524
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_524
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_524
        if (rst == 1'b0) 
          begin
            s_reg_524 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1567
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_524 <= stream_acc_port_1_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_525
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_525
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_525
        if (rst == 1'b0) 
          begin
            s_reg_525 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1583
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_525 <= stream_acc_port_1_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_526
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_526
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_526
        if (rst == 1'b0) 
          begin
            s_reg_526 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1599
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_526 <= stream_acc_port_1_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_527
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_527
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_527
        if (rst == 1'b0) 
          begin
            s_reg_527 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1615
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_527 <= stream_acc_port_1_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_528
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_528
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_528
        if (rst == 1'b0) 
          begin
            s_reg_528 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1631
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_528 <= stream_acc_port_1_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_529
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_529
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_529
        if (rst == 1'b0) 
          begin
            s_reg_529 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1647
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_529 <= stream_acc_port_1_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_530
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_530
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_530
        if (rst == 1'b0) 
          begin
            s_reg_530 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1663
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_530 <= stream_acc_port_1_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_531
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_531
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_531
        if (rst == 1'b0) 
          begin
            s_reg_531 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1679
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_531 <= stream_acc_port_1_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_532
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_532
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_532
        if (rst == 1'b0) 
          begin
            s_reg_532 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1695
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_532 <= stream_acc_port_1_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_533
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_533
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_533
        if (rst == 1'b0) 
          begin
            s_reg_533 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1711
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_533 <= stream_acc_port_1_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_534
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_534
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:300:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_534
        if (rst == 1'b0) 
          begin
            s_reg_534 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1727
                            // at: streamer_handler.cc:300:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:300:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_534 <= stream_acc_port_1_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_536
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_536
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_536
        if (rst == 1'b0) 
          begin
            s_reg_536 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1504
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_536 <= stream_acc_port_1_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_537
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_537
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_537
        if (rst == 1'b0) 
          begin
            s_reg_537 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1520
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_537 <= stream_acc_port_1_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_538
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_538
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_538
        if (rst == 1'b0) 
          begin
            s_reg_538 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1536
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_538 <= stream_acc_port_1_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_539
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_539
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_539
        if (rst == 1'b0) 
          begin
            s_reg_539 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1552
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_539 <= stream_acc_port_1_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_540
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_540
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_540
        if (rst == 1'b0) 
          begin
            s_reg_540 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1568
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_540 <= stream_acc_port_1_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_541
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_541
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_541
        if (rst == 1'b0) 
          begin
            s_reg_541 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1584
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_541 <= stream_acc_port_1_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_542
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_542
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_542
        if (rst == 1'b0) 
          begin
            s_reg_542 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1600
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_542 <= stream_acc_port_1_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_543
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_543
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_543
        if (rst == 1'b0) 
          begin
            s_reg_543 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1616
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_543 <= stream_acc_port_1_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_544
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_544
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_544
        if (rst == 1'b0) 
          begin
            s_reg_544 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1632
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_544 <= stream_acc_port_1_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_545
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_545
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_545
        if (rst == 1'b0) 
          begin
            s_reg_545 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1648
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_545 <= stream_acc_port_1_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_546
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_546
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_546
        if (rst == 1'b0) 
          begin
            s_reg_546 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1664
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_546 <= stream_acc_port_1_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_547
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_547
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_547
        if (rst == 1'b0) 
          begin
            s_reg_547 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1680
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_547 <= stream_acc_port_1_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_548
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_548
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_548
        if (rst == 1'b0) 
          begin
            s_reg_548 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1696
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_548 <= stream_acc_port_1_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_549
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_549
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_549
        if (rst == 1'b0) 
          begin
            s_reg_549 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1712
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_549 <= stream_acc_port_1_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_550
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_550
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:301:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_550
        if (rst == 1'b0) 
          begin
            s_reg_550 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1728
                            // at: streamer_handler.cc:301:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:301:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_550 <= stream_acc_port_1_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_552
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_552
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_552
        if (rst == 1'b0) 
          begin
            s_reg_552 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1505
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_552 <= stream_acc_port_1_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_553
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_553
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_553
        if (rst == 1'b0) 
          begin
            s_reg_553 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1521
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_553 <= stream_acc_port_1_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_554
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_554
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_554
        if (rst == 1'b0) 
          begin
            s_reg_554 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1537
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_554 <= stream_acc_port_1_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_555
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_555
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_555
        if (rst == 1'b0) 
          begin
            s_reg_555 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1553
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_555 <= stream_acc_port_1_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_556
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_556
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_556
        if (rst == 1'b0) 
          begin
            s_reg_556 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1569
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_556 <= stream_acc_port_1_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_557
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_557
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_557
        if (rst == 1'b0) 
          begin
            s_reg_557 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1585
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_557 <= stream_acc_port_1_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_558
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_558
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_558
        if (rst == 1'b0) 
          begin
            s_reg_558 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1601
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_558 <= stream_acc_port_1_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_559
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_559
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_559
        if (rst == 1'b0) 
          begin
            s_reg_559 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1617
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_559 <= stream_acc_port_1_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_560
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_560
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_560
        if (rst == 1'b0) 
          begin
            s_reg_560 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1633
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_560 <= stream_acc_port_1_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_561
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_561
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_561
        if (rst == 1'b0) 
          begin
            s_reg_561 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1649
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_561 <= stream_acc_port_1_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_562
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_562
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_562
        if (rst == 1'b0) 
          begin
            s_reg_562 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1665
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_562 <= stream_acc_port_1_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_563
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_563
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_563
        if (rst == 1'b0) 
          begin
            s_reg_563 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1681
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_563 <= stream_acc_port_1_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_564
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_564
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_564
        if (rst == 1'b0) 
          begin
            s_reg_564 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1697
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_564 <= stream_acc_port_1_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_565
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_565
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_565
        if (rst == 1'b0) 
          begin
            s_reg_565 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1713
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_565 <= stream_acc_port_1_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_566
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_566
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:302:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_566
        if (rst == 1'b0) 
          begin
            s_reg_566 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd21, 6'd49: 
                      begin
                        if (stream_acc_port_1_valid) 
                          begin
                            // op:f_streamer_handler/OP1729
                            // at: streamer_handler.cc:302:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:302:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_566 <= stream_acc_port_1_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_568
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_568
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_568
        if (rst == 1'b0) 
          begin
            s_reg_568 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1506
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_568 <= stream_acc_port_2_data[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_569
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_569
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_569
        if (rst == 1'b0) 
          begin
            s_reg_569 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1522
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_569 <= stream_acc_port_2_data[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_570
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_570
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_570
        if (rst == 1'b0) 
          begin
            s_reg_570 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1538
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_570 <= stream_acc_port_2_data[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_571
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_571
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_571
        if (rst == 1'b0) 
          begin
            s_reg_571 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1554
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_571 <= stream_acc_port_2_data[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_572
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_572
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_572
        if (rst == 1'b0) 
          begin
            s_reg_572 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1570
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_572 <= stream_acc_port_2_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_573
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_573
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_573
        if (rst == 1'b0) 
          begin
            s_reg_573 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1586
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_573 <= stream_acc_port_2_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_574
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_574
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_574
        if (rst == 1'b0) 
          begin
            s_reg_574 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1602
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_574 <= stream_acc_port_2_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_575
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_575
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_575
        if (rst == 1'b0) 
          begin
            s_reg_575 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1618
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_575 <= stream_acc_port_2_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_576
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_576
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_576
        if (rst == 1'b0) 
          begin
            s_reg_576 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1634
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_576 <= stream_acc_port_2_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_577
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_577
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_577
        if (rst == 1'b0) 
          begin
            s_reg_577 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1650
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_577 <= stream_acc_port_2_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_578
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_578
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_578
        if (rst == 1'b0) 
          begin
            s_reg_578 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1666
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_578 <= stream_acc_port_2_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_579
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_579
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_579
        if (rst == 1'b0) 
          begin
            s_reg_579 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1682
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_579 <= stream_acc_port_2_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_580
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_580
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_580
        if (rst == 1'b0) 
          begin
            s_reg_580 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1698
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_580 <= stream_acc_port_2_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_581
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_581
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_581
        if (rst == 1'b0) 
          begin
            s_reg_581 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1714
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_581 <= stream_acc_port_2_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_582
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_582
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:304:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_582
        if (rst == 1'b0) 
          begin
            s_reg_582 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1730
                            // at: streamer_handler.cc:304:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:304:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_582 <= stream_acc_port_2_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_584
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_584
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_584
        if (rst == 1'b0) 
          begin
            s_reg_584 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1507
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_584 <= stream_acc_port_2_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_585
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_585
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_585
        if (rst == 1'b0) 
          begin
            s_reg_585 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1523
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_585 <= stream_acc_port_2_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_586
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_586
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_586
        if (rst == 1'b0) 
          begin
            s_reg_586 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1539
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_586 <= stream_acc_port_2_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_587
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_587
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_587
        if (rst == 1'b0) 
          begin
            s_reg_587 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1555
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_587 <= stream_acc_port_2_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_588
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_588
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_588
        if (rst == 1'b0) 
          begin
            s_reg_588 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1571
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_588 <= stream_acc_port_2_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_589
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_589
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_589
        if (rst == 1'b0) 
          begin
            s_reg_589 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1587
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_589 <= stream_acc_port_2_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_590
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_590
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_590
        if (rst == 1'b0) 
          begin
            s_reg_590 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1603
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_590 <= stream_acc_port_2_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_591
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_591
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_591
        if (rst == 1'b0) 
          begin
            s_reg_591 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1619
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_591 <= stream_acc_port_2_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_592
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_592
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_592
        if (rst == 1'b0) 
          begin
            s_reg_592 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1635
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_592 <= stream_acc_port_2_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_593
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_593
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_593
        if (rst == 1'b0) 
          begin
            s_reg_593 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1651
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_593 <= stream_acc_port_2_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_594
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_594
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_594
        if (rst == 1'b0) 
          begin
            s_reg_594 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1667
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_594 <= stream_acc_port_2_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_595
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_595
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_595
        if (rst == 1'b0) 
          begin
            s_reg_595 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1683
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_595 <= stream_acc_port_2_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_596
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_596
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_596
        if (rst == 1'b0) 
          begin
            s_reg_596 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1699
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_596 <= stream_acc_port_2_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_597
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_597
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_597
        if (rst == 1'b0) 
          begin
            s_reg_597 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1715
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_597 <= stream_acc_port_2_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_598
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_598
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:305:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_598
        if (rst == 1'b0) 
          begin
            s_reg_598 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1731
                            // at: streamer_handler.cc:305:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:305:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_598 <= stream_acc_port_2_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_600
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_600
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_600
        if (rst == 1'b0) 
          begin
            s_reg_600 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1508
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_600 <= stream_acc_port_2_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_601
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_601
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_601
        if (rst == 1'b0) 
          begin
            s_reg_601 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1524
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_601 <= stream_acc_port_2_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_602
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_602
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_602
        if (rst == 1'b0) 
          begin
            s_reg_602 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1540
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_602 <= stream_acc_port_2_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_603
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_603
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_603
        if (rst == 1'b0) 
          begin
            s_reg_603 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1556
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_603 <= stream_acc_port_2_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_604
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_604
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_604
        if (rst == 1'b0) 
          begin
            s_reg_604 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1572
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_604 <= stream_acc_port_2_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_605
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_605
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_605
        if (rst == 1'b0) 
          begin
            s_reg_605 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1588
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_605 <= stream_acc_port_2_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_606
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_606
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_606
        if (rst == 1'b0) 
          begin
            s_reg_606 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1604
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_606 <= stream_acc_port_2_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_607
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_607
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_607
        if (rst == 1'b0) 
          begin
            s_reg_607 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1620
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_607 <= stream_acc_port_2_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_608
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_608
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_608
        if (rst == 1'b0) 
          begin
            s_reg_608 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1636
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_608 <= stream_acc_port_2_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_609
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_609
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_609
        if (rst == 1'b0) 
          begin
            s_reg_609 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1652
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_609 <= stream_acc_port_2_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_610
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_610
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_610
        if (rst == 1'b0) 
          begin
            s_reg_610 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1668
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_610 <= stream_acc_port_2_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_611
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_611
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_611
        if (rst == 1'b0) 
          begin
            s_reg_611 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1684
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_611 <= stream_acc_port_2_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_612
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_612
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_612
        if (rst == 1'b0) 
          begin
            s_reg_612 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1700
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_612 <= stream_acc_port_2_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_613
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_613
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_613
        if (rst == 1'b0) 
          begin
            s_reg_613 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1716
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_613 <= stream_acc_port_2_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_614
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_614
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:306:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_614
        if (rst == 1'b0) 
          begin
            s_reg_614 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1732
                            // at: streamer_handler.cc:306:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:306:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_614 <= stream_acc_port_2_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_616
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_616
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_616
        if (rst == 1'b0) 
          begin
            s_reg_616 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1509
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_616 <= stream_acc_port_2_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_617
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_617
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_617
        if (rst == 1'b0) 
          begin
            s_reg_617 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1525
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_617 <= stream_acc_port_2_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_618
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_618
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_618
        if (rst == 1'b0) 
          begin
            s_reg_618 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1541
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_618 <= stream_acc_port_2_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_619
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_619
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_619
        if (rst == 1'b0) 
          begin
            s_reg_619 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1557
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_619 <= stream_acc_port_2_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_620
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_620
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_620
        if (rst == 1'b0) 
          begin
            s_reg_620 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1573
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_620 <= stream_acc_port_2_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_621
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_621
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_621
        if (rst == 1'b0) 
          begin
            s_reg_621 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1589
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_621 <= stream_acc_port_2_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_622
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_622
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_622
        if (rst == 1'b0) 
          begin
            s_reg_622 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1605
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_622 <= stream_acc_port_2_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_623
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_623
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_623
        if (rst == 1'b0) 
          begin
            s_reg_623 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1621
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_623 <= stream_acc_port_2_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_624
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_624
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_624
        if (rst == 1'b0) 
          begin
            s_reg_624 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1637
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_624 <= stream_acc_port_2_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_625
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_625
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_625
        if (rst == 1'b0) 
          begin
            s_reg_625 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1653
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_625 <= stream_acc_port_2_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_626
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_626
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_626
        if (rst == 1'b0) 
          begin
            s_reg_626 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1669
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_626 <= stream_acc_port_2_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_627
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_627
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_627
        if (rst == 1'b0) 
          begin
            s_reg_627 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1685
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_627 <= stream_acc_port_2_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_628
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_628
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_628
        if (rst == 1'b0) 
          begin
            s_reg_628 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1701
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_628 <= stream_acc_port_2_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_629
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_629
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_629
        if (rst == 1'b0) 
          begin
            s_reg_629 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1717
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_629 <= stream_acc_port_2_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_630
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_630
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:307:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_630
        if (rst == 1'b0) 
          begin
            s_reg_630 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd22, 6'd50: 
                      begin
                        if (stream_acc_port_2_valid) 
                          begin
                            // op:f_streamer_handler/OP1733
                            // at: streamer_handler.cc:307:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:307:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_630 <= stream_acc_port_2_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_632
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_632
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_632
        if (rst == 1'b0) 
          begin
            s_reg_632 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1510
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_632 <= stream_acc_port_3_data[15:8];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_633
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_633
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_633
        if (rst == 1'b0) 
          begin
            s_reg_633 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1526
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_633 <= stream_acc_port_3_data[23:16];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_634
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_634
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_634
        if (rst == 1'b0) 
          begin
            s_reg_634 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1542
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_634 <= stream_acc_port_3_data[31:24];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_635
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_635
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_635
        if (rst == 1'b0) 
          begin
            s_reg_635 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1558
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_635 <= stream_acc_port_3_data[39:32];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_636
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_636
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_636
        if (rst == 1'b0) 
          begin
            s_reg_636 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1574
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_636 <= stream_acc_port_3_data[47:40];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_637
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_637
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_637
        if (rst == 1'b0) 
          begin
            s_reg_637 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1590
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_637 <= stream_acc_port_3_data[55:48];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_638
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_638
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_638
        if (rst == 1'b0) 
          begin
            s_reg_638 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1606
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_638 <= stream_acc_port_3_data[63:56];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_639
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_639
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_639
        if (rst == 1'b0) 
          begin
            s_reg_639 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1622
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_639 <= stream_acc_port_3_data[71:64];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_640
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_640
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_640
        if (rst == 1'b0) 
          begin
            s_reg_640 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1638
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_640 <= stream_acc_port_3_data[79:72];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_641
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_641
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_641
        if (rst == 1'b0) 
          begin
            s_reg_641 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1654
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_641 <= stream_acc_port_3_data[87:80];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_642
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_642
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_642
        if (rst == 1'b0) 
          begin
            s_reg_642 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1670
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_642 <= stream_acc_port_3_data[95:88];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_643
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_643
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_643
        if (rst == 1'b0) 
          begin
            s_reg_643 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1686
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_643 <= stream_acc_port_3_data[103:96];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_644
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_644
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_644
        if (rst == 1'b0) 
          begin
            s_reg_644 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1702
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_644 <= stream_acc_port_3_data[111:104];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_645
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_645
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_645
        if (rst == 1'b0) 
          begin
            s_reg_645 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1718
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_645 <= stream_acc_port_3_data[119:112];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_646
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_646
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:309:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_646
        if (rst == 1'b0) 
          begin
            s_reg_646 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1734
                            // at: streamer_handler.cc:309:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:309:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_646 <= stream_acc_port_3_data[127:120];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_648
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_648
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_648
        if (rst == 1'b0) 
          begin
            s_reg_648 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1511
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_648 <= stream_acc_port_3_data[143:136];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_649
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_649
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_649
        if (rst == 1'b0) 
          begin
            s_reg_649 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1527
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_649 <= stream_acc_port_3_data[151:144];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_650
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_650
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_650
        if (rst == 1'b0) 
          begin
            s_reg_650 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1543
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_650 <= stream_acc_port_3_data[159:152];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_651
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_651
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_651
        if (rst == 1'b0) 
          begin
            s_reg_651 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1559
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_651 <= stream_acc_port_3_data[167:160];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_652
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_652
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_652
        if (rst == 1'b0) 
          begin
            s_reg_652 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1575
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_652 <= stream_acc_port_3_data[175:168];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_653
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_653
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_653
        if (rst == 1'b0) 
          begin
            s_reg_653 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1591
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_653 <= stream_acc_port_3_data[183:176];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_654
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_654
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_654
        if (rst == 1'b0) 
          begin
            s_reg_654 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1607
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_654 <= stream_acc_port_3_data[191:184];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_655
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_655
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_655
        if (rst == 1'b0) 
          begin
            s_reg_655 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1623
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_655 <= stream_acc_port_3_data[199:192];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_656
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_656
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_656
        if (rst == 1'b0) 
          begin
            s_reg_656 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1639
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_656 <= stream_acc_port_3_data[207:200];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_657
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_657
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_657
        if (rst == 1'b0) 
          begin
            s_reg_657 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1655
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_657 <= stream_acc_port_3_data[215:208];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_658
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_658
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_658
        if (rst == 1'b0) 
          begin
            s_reg_658 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1671
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_658 <= stream_acc_port_3_data[223:216];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_659
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_659
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_659
        if (rst == 1'b0) 
          begin
            s_reg_659 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1687
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_659 <= stream_acc_port_3_data[231:224];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_660
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_660
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_660
        if (rst == 1'b0) 
          begin
            s_reg_660 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1703
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_660 <= stream_acc_port_3_data[239:232];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_661
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_661
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_661
        if (rst == 1'b0) 
          begin
            s_reg_661 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1719
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_661 <= stream_acc_port_3_data[247:240];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_662
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_662
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:310:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_662
        if (rst == 1'b0) 
          begin
            s_reg_662 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1735
                            // at: streamer_handler.cc:310:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:310:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_662 <= stream_acc_port_3_data[255:248];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_664
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_664
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_664
        if (rst == 1'b0) 
          begin
            s_reg_664 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1512
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_664 <= stream_acc_port_3_data[271:264];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_665
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_665
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_665
        if (rst == 1'b0) 
          begin
            s_reg_665 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1528
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_665 <= stream_acc_port_3_data[279:272];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_666
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_666
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_666
        if (rst == 1'b0) 
          begin
            s_reg_666 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1544
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_666 <= stream_acc_port_3_data[287:280];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_667
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_667
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_667
        if (rst == 1'b0) 
          begin
            s_reg_667 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1560
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_667 <= stream_acc_port_3_data[295:288];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_668
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_668
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_668
        if (rst == 1'b0) 
          begin
            s_reg_668 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1576
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_668 <= stream_acc_port_3_data[303:296];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_669
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_669
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_669
        if (rst == 1'b0) 
          begin
            s_reg_669 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1592
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_669 <= stream_acc_port_3_data[311:304];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_670
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_670
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_670
        if (rst == 1'b0) 
          begin
            s_reg_670 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1608
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_670 <= stream_acc_port_3_data[319:312];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_671
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_671
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_671
        if (rst == 1'b0) 
          begin
            s_reg_671 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1624
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_671 <= stream_acc_port_3_data[327:320];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_672
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_672
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_672
        if (rst == 1'b0) 
          begin
            s_reg_672 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1640
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_672 <= stream_acc_port_3_data[335:328];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_673
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_673
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_673
        if (rst == 1'b0) 
          begin
            s_reg_673 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1656
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_673 <= stream_acc_port_3_data[343:336];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_674
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_674
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_674
        if (rst == 1'b0) 
          begin
            s_reg_674 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1672
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_674 <= stream_acc_port_3_data[351:344];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_675
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_675
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_675
        if (rst == 1'b0) 
          begin
            s_reg_675 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1688
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_675 <= stream_acc_port_3_data[359:352];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_676
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_676
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_676
        if (rst == 1'b0) 
          begin
            s_reg_676 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1704
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_676 <= stream_acc_port_3_data[367:360];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_677
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_677
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_677
        if (rst == 1'b0) 
          begin
            s_reg_677 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1720
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_677 <= stream_acc_port_3_data[375:368];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_678
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_678
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:311:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_678
        if (rst == 1'b0) 
          begin
            s_reg_678 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1736
                            // at: streamer_handler.cc:311:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:311:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_678 <= stream_acc_port_3_data[383:376];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_680
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_680
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_680
        if (rst == 1'b0) 
          begin
            s_reg_680 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1513
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_680 <= stream_acc_port_3_data[399:392];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_681
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_681
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_681
        if (rst == 1'b0) 
          begin
            s_reg_681 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1529
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_681 <= stream_acc_port_3_data[407:400];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_682
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_682
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_682
        if (rst == 1'b0) 
          begin
            s_reg_682 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1545
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_682 <= stream_acc_port_3_data[415:408];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_683
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_683
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_683
        if (rst == 1'b0) 
          begin
            s_reg_683 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1561
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_683 <= stream_acc_port_3_data[423:416];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_684
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_684
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_684
        if (rst == 1'b0) 
          begin
            s_reg_684 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1577
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_684 <= stream_acc_port_3_data[431:424];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_685
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_685
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_685
        if (rst == 1'b0) 
          begin
            s_reg_685 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1593
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_685 <= stream_acc_port_3_data[439:432];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_686
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_686
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_686
        if (rst == 1'b0) 
          begin
            s_reg_686 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1609
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_686 <= stream_acc_port_3_data[447:440];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_687
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_687
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_687
        if (rst == 1'b0) 
          begin
            s_reg_687 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1625
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_687 <= stream_acc_port_3_data[455:448];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_688
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_688
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_688
        if (rst == 1'b0) 
          begin
            s_reg_688 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1641
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_688 <= stream_acc_port_3_data[463:456];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_689
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_689
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_689
        if (rst == 1'b0) 
          begin
            s_reg_689 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1657
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_689 <= stream_acc_port_3_data[471:464];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_690
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_690
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_690
        if (rst == 1'b0) 
          begin
            s_reg_690 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1673
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_690 <= stream_acc_port_3_data[479:472];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_691
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_691
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_691
        if (rst == 1'b0) 
          begin
            s_reg_691 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1689
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_691 <= stream_acc_port_3_data[487:480];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_692
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_692
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_692
        if (rst == 1'b0) 
          begin
            s_reg_692 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1705
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_692 <= stream_acc_port_3_data[495:488];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_693
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_693
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_693
        if (rst == 1'b0) 
          begin
            s_reg_693 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1721
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_693 <= stream_acc_port_3_data[503:496];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_694
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_694
    // at: streamer_handler.cc:97:28
    // at: streamer_handler.cc:312:19
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_694
        if (rst == 1'b0) 
          begin
            s_reg_694 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd23, 6'd51: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP1737
                            // at: streamer_handler.cc:312:19
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:312:19
                            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
                            s_reg_694 <= stream_acc_port_3_data[511:504];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_697
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_697
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_697
        if (rst == 1'b0) 
          begin
            s_reg_697 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3773
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_697 <= streamer_handler_N_Mux_8_4_24_4_110_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3773
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_697 <= streamer_handler_N_Mux_8_4_24_4_110_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_698
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_698
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_698
        if (rst == 1'b0) 
          begin
            s_reg_698 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3774
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_698 <= streamer_handler_N_Mux_8_4_24_4_111_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3774
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_698 <= streamer_handler_N_Mux_8_4_24_4_111_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_699
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_699
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_699
        if (rst == 1'b0) 
          begin
            s_reg_699 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3775
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_699 <= streamer_handler_N_Mux_8_4_24_4_112_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3775
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_699 <= streamer_handler_N_Mux_8_4_24_4_112_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_700
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_700
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_700
        if (rst == 1'b0) 
          begin
            s_reg_700 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3776
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_700 <= streamer_handler_N_Mux_8_4_24_4_113_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3776
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_700 <= streamer_handler_N_Mux_8_4_24_4_113_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_701
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_701
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_701
        if (rst == 1'b0) 
          begin
            s_reg_701 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3777
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_701 <= streamer_handler_N_Mux_8_4_24_4_114_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3777
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_701 <= streamer_handler_N_Mux_8_4_24_4_114_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_702
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_702
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_702
        if (rst == 1'b0) 
          begin
            s_reg_702 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3778
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_702 <= streamer_handler_N_Mux_8_4_24_4_115_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3778
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_702 <= streamer_handler_N_Mux_8_4_24_4_115_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_703
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_703
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_703
        if (rst == 1'b0) 
          begin
            s_reg_703 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3779
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_703 <= streamer_handler_N_Mux_8_4_24_4_116_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3779
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_703 <= streamer_handler_N_Mux_8_4_24_4_116_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_704
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_704
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_704
        if (rst == 1'b0) 
          begin
            s_reg_704 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3780
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_704 <= streamer_handler_N_Mux_8_4_24_4_117_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3780
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_704 <= streamer_handler_N_Mux_8_4_24_4_117_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_705
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_705
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_705
        if (rst == 1'b0) 
          begin
            s_reg_705 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3781
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_705 <= streamer_handler_N_Mux_8_4_24_4_118_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3781
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_705 <= streamer_handler_N_Mux_8_4_24_4_118_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_706
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_706
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_706
        if (rst == 1'b0) 
          begin
            s_reg_706 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3782
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_706 <= streamer_handler_N_Mux_8_4_24_4_119_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3782
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_706 <= streamer_handler_N_Mux_8_4_24_4_119_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_707
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_707
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_707
        if (rst == 1'b0) 
          begin
            s_reg_707 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3783
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_707 <= streamer_handler_N_Mux_8_4_24_4_120_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3783
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_707 <= streamer_handler_N_Mux_8_4_24_4_120_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_708
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_708
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_708
        if (rst == 1'b0) 
          begin
            s_reg_708 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3784
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_708 <= streamer_handler_N_Mux_8_4_24_4_121_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3784
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_708 <= streamer_handler_N_Mux_8_4_24_4_121_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_709
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_709
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_709
        if (rst == 1'b0) 
          begin
            s_reg_709 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3785
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_709 <= streamer_handler_N_Mux_8_4_24_4_122_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3785
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_709 <= streamer_handler_N_Mux_8_4_24_4_122_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_710
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_710
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_710
        if (rst == 1'b0) 
          begin
            s_reg_710 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3786
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_710 <= streamer_handler_N_Mux_8_4_24_4_123_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3786
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_710 <= streamer_handler_N_Mux_8_4_24_4_123_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_711
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_711
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_711
        if (rst == 1'b0) 
          begin
            s_reg_711 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3787
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_711 <= streamer_handler_N_Mux_8_4_24_4_124_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3787
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_711 <= streamer_handler_N_Mux_8_4_24_4_124_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_712
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_712
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_712
        if (rst == 1'b0) 
          begin
            s_reg_712 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3788
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_712 <= streamer_handler_N_Mux_8_4_24_4_125_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3788
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_712 <= streamer_handler_N_Mux_8_4_24_4_125_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_713
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_713
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_713
        if (rst == 1'b0) 
          begin
            s_reg_713 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3789
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_713 <= streamer_handler_N_Mux_8_4_24_4_126_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3789
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_713 <= streamer_handler_N_Mux_8_4_24_4_126_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_714
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_714
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_714
        if (rst == 1'b0) 
          begin
            s_reg_714 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3790
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_714 <= streamer_handler_N_Mux_8_4_24_4_127_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3790
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_714 <= streamer_handler_N_Mux_8_4_24_4_127_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_715
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_715
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_715
        if (rst == 1'b0) 
          begin
            s_reg_715 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3791
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_715 <= streamer_handler_N_Mux_8_4_24_4_128_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3791
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_715 <= streamer_handler_N_Mux_8_4_24_4_128_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_716
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_716
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_716
        if (rst == 1'b0) 
          begin
            s_reg_716 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3792
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_716 <= streamer_handler_N_Mux_8_4_24_4_129_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3792
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_716 <= streamer_handler_N_Mux_8_4_24_4_129_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_717
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_717
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_717
        if (rst == 1'b0) 
          begin
            s_reg_717 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3793
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_717 <= streamer_handler_N_Mux_8_4_24_4_130_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3793
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_717 <= streamer_handler_N_Mux_8_4_24_4_130_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_718
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_718
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_718
        if (rst == 1'b0) 
          begin
            s_reg_718 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3794
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_718 <= streamer_handler_N_Mux_8_4_24_4_131_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3794
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_718 <= streamer_handler_N_Mux_8_4_24_4_131_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_719
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_719
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_719
        if (rst == 1'b0) 
          begin
            s_reg_719 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3795
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_719 <= streamer_handler_N_Mux_8_4_24_4_132_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3795
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_719 <= streamer_handler_N_Mux_8_4_24_4_132_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_720
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_720
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_720
        if (rst == 1'b0) 
          begin
            s_reg_720 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3796
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_720 <= streamer_handler_N_Mux_8_4_24_4_133_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3796
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_720 <= streamer_handler_N_Mux_8_4_24_4_133_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_721
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_721
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_721
        if (rst == 1'b0) 
          begin
            s_reg_721 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3797
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_721 <= streamer_handler_N_Mux_8_4_24_4_134_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3797
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_721 <= streamer_handler_N_Mux_8_4_24_4_134_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_722
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_722
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_722
        if (rst == 1'b0) 
          begin
            s_reg_722 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3798
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_722 <= streamer_handler_N_Mux_8_4_24_4_135_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3798
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_722 <= streamer_handler_N_Mux_8_4_24_4_135_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_723
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_723
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_723
        if (rst == 1'b0) 
          begin
            s_reg_723 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3799
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_723 <= streamer_handler_N_Mux_8_4_24_4_136_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3799
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_723 <= streamer_handler_N_Mux_8_4_24_4_136_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_724
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_724
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_724
        if (rst == 1'b0) 
          begin
            s_reg_724 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3800
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_724 <= streamer_handler_N_Mux_8_4_24_4_137_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3800
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_724 <= streamer_handler_N_Mux_8_4_24_4_137_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_725
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_725
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_725
        if (rst == 1'b0) 
          begin
            s_reg_725 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3801
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_725 <= streamer_handler_N_Mux_8_4_24_4_138_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3801
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_725 <= streamer_handler_N_Mux_8_4_24_4_138_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_726
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_726
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_726
        if (rst == 1'b0) 
          begin
            s_reg_726 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3802
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_726 <= streamer_handler_N_Mux_8_4_24_4_139_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3802
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_726 <= streamer_handler_N_Mux_8_4_24_4_139_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_727
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_727
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_727
        if (rst == 1'b0) 
          begin
            s_reg_727 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3803
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_727 <= streamer_handler_N_Mux_8_4_24_4_140_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3803
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_727 <= streamer_handler_N_Mux_8_4_24_4_140_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_728
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_728
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_728
        if (rst == 1'b0) 
          begin
            s_reg_728 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3804
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_728 <= streamer_handler_N_Mux_8_4_24_4_141_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3804
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_728 <= streamer_handler_N_Mux_8_4_24_4_141_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_729
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_729
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_729
        if (rst == 1'b0) 
          begin
            s_reg_729 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3805
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_729 <= streamer_handler_N_Mux_8_4_24_4_142_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3805
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_729 <= streamer_handler_N_Mux_8_4_24_4_142_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_730
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_730
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_730
        if (rst == 1'b0) 
          begin
            s_reg_730 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3806
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_730 <= streamer_handler_N_Mux_8_4_24_4_143_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3806
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_730 <= streamer_handler_N_Mux_8_4_24_4_143_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_731
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_731
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_731
        if (rst == 1'b0) 
          begin
            s_reg_731 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3807
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_731 <= streamer_handler_N_Mux_8_4_24_4_144_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3807
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_731 <= streamer_handler_N_Mux_8_4_24_4_144_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_732
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_732
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_732
        if (rst == 1'b0) 
          begin
            s_reg_732 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3808
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_732 <= streamer_handler_N_Mux_8_4_24_4_145_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3808
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_732 <= streamer_handler_N_Mux_8_4_24_4_145_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_733
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_733
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_733
        if (rst == 1'b0) 
          begin
            s_reg_733 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3809
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_733 <= streamer_handler_N_Mux_8_4_24_4_146_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3809
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_733 <= streamer_handler_N_Mux_8_4_24_4_146_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_734
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_734
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_734
        if (rst == 1'b0) 
          begin
            s_reg_734 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3810
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_734 <= streamer_handler_N_Mux_8_4_24_4_147_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3810
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_734 <= streamer_handler_N_Mux_8_4_24_4_147_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_735
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_735
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_735
        if (rst == 1'b0) 
          begin
            s_reg_735 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3811
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_735 <= streamer_handler_N_Mux_8_4_24_4_148_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3811
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_735 <= streamer_handler_N_Mux_8_4_24_4_148_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_736
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_736
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_736
        if (rst == 1'b0) 
          begin
            s_reg_736 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3812
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_736 <= streamer_handler_N_Mux_8_4_24_4_149_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3812
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_736 <= streamer_handler_N_Mux_8_4_24_4_149_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_737
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_737
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_737
        if (rst == 1'b0) 
          begin
            s_reg_737 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3813
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_737 <= streamer_handler_N_Mux_8_4_24_4_150_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3813
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_737 <= streamer_handler_N_Mux_8_4_24_4_150_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_738
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_738
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_738
        if (rst == 1'b0) 
          begin
            s_reg_738 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3814
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_738 <= streamer_handler_N_Mux_8_4_24_4_151_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3814
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_738 <= streamer_handler_N_Mux_8_4_24_4_151_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_739
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_739
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_739
        if (rst == 1'b0) 
          begin
            s_reg_739 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3815
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_739 <= streamer_handler_N_Mux_8_4_24_4_152_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3815
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_739 <= streamer_handler_N_Mux_8_4_24_4_152_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_740
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_740
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_740
        if (rst == 1'b0) 
          begin
            s_reg_740 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3816
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_740 <= streamer_handler_N_Mux_8_4_24_4_153_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3816
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_740 <= streamer_handler_N_Mux_8_4_24_4_153_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_741
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_741
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_741
        if (rst == 1'b0) 
          begin
            s_reg_741 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3817
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_741 <= streamer_handler_N_Mux_8_4_24_4_154_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3817
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_741 <= streamer_handler_N_Mux_8_4_24_4_154_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_742
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_742
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_742
        if (rst == 1'b0) 
          begin
            s_reg_742 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3818
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_742 <= streamer_handler_N_Mux_8_4_24_4_155_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3818
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_742 <= streamer_handler_N_Mux_8_4_24_4_155_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_743
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_743
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_743
        if (rst == 1'b0) 
          begin
            s_reg_743 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3819
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_743 <= streamer_handler_N_Mux_8_4_24_4_156_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3819
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_743 <= streamer_handler_N_Mux_8_4_24_4_156_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_744
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_744
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_744
        if (rst == 1'b0) 
          begin
            s_reg_744 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3820
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_744 <= streamer_handler_N_Mux_8_4_24_4_157_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3820
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_744 <= streamer_handler_N_Mux_8_4_24_4_157_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_745
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_745
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_745
        if (rst == 1'b0) 
          begin
            s_reg_745 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3821
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_745 <= streamer_handler_N_Mux_8_4_24_4_158_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3821
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_745 <= streamer_handler_N_Mux_8_4_24_4_158_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_746
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_746
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_746
        if (rst == 1'b0) 
          begin
            s_reg_746 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3822
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_746 <= streamer_handler_N_Mux_8_4_24_4_159_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3822
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_746 <= streamer_handler_N_Mux_8_4_24_4_159_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_747
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_747
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_747
        if (rst == 1'b0) 
          begin
            s_reg_747 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3823
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_747 <= streamer_handler_N_Mux_8_4_24_4_160_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3823
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_747 <= streamer_handler_N_Mux_8_4_24_4_160_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_748
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_748
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_748
        if (rst == 1'b0) 
          begin
            s_reg_748 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3824
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_748 <= streamer_handler_N_Mux_8_4_24_4_161_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3824
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_748 <= streamer_handler_N_Mux_8_4_24_4_161_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_749
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_749
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_749
        if (rst == 1'b0) 
          begin
            s_reg_749 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3825
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_749 <= streamer_handler_N_Mux_8_4_24_4_162_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3825
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_749 <= streamer_handler_N_Mux_8_4_24_4_162_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_750
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_750
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_750
        if (rst == 1'b0) 
          begin
            s_reg_750 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3826
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_750 <= streamer_handler_N_Mux_8_4_24_4_163_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3826
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_750 <= streamer_handler_N_Mux_8_4_24_4_163_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_751
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_751
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_751
        if (rst == 1'b0) 
          begin
            s_reg_751 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3827
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_751 <= streamer_handler_N_Mux_8_4_24_4_164_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3827
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_751 <= streamer_handler_N_Mux_8_4_24_4_164_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_752
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_752
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_752
        if (rst == 1'b0) 
          begin
            s_reg_752 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3828
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_752 <= streamer_handler_N_Mux_8_4_24_4_165_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3828
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_752 <= streamer_handler_N_Mux_8_4_24_4_165_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_753
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_753
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_753
        if (rst == 1'b0) 
          begin
            s_reg_753 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3829
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_753 <= streamer_handler_N_Mux_8_4_24_4_166_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3829
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_753 <= streamer_handler_N_Mux_8_4_24_4_166_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_754
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_754
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_754
        if (rst == 1'b0) 
          begin
            s_reg_754 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3830
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_754 <= streamer_handler_N_Mux_8_4_24_4_167_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3830
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_754 <= streamer_handler_N_Mux_8_4_24_4_167_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_755
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_755
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_755
        if (rst == 1'b0) 
          begin
            s_reg_755 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3831
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_755 <= streamer_handler_N_Mux_8_4_24_4_168_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3831
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_755 <= streamer_handler_N_Mux_8_4_24_4_168_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_756
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_756
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_756
        if (rst == 1'b0) 
          begin
            s_reg_756 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3832
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_756 <= streamer_handler_N_Mux_8_4_24_4_169_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3832
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_756 <= streamer_handler_N_Mux_8_4_24_4_169_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_757
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_757
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_757
        if (rst == 1'b0) 
          begin
            s_reg_757 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3833
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_757 <= streamer_handler_N_Mux_8_4_24_4_170_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3833
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_757 <= streamer_handler_N_Mux_8_4_24_4_170_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_758
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_758
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_758
        if (rst == 1'b0) 
          begin
            s_reg_758 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3834
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_758 <= streamer_handler_N_Mux_8_4_24_4_171_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3834
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_758 <= streamer_handler_N_Mux_8_4_24_4_171_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_759
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_759
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_759
        if (rst == 1'b0) 
          begin
            s_reg_759 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3835
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_759 <= streamer_handler_N_Mux_8_4_24_4_172_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3835
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_759 <= streamer_handler_N_Mux_8_4_24_4_172_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_s_reg_760
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_760
    // at: streamer_handler.cc:105:41
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_760
        if (rst == 1'b0) 
          begin
            s_reg_760 <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd51: 
                      begin
                        if (stream_acc_port_3_valid && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3836
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_760 <= streamer_handler_N_Mux_8_4_24_4_173_out1;
                          end 
                      end
                    6'd53: 
                      begin
                        if (s_reg_378 && !streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                          begin
                            // op:f_streamer_handler/OP3836
                            // at: streamer_handler.cc:105:41
                            // Call Stack: 
                            // in function operator[] called from streamer_handler.cc:105:41
                            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
                            s_reg_760 <= streamer_handler_N_Mux_8_4_24_4_173_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Xor_1Ux1U_1U_s_4_89
    // Resource=streamer_handler_Xor_1Ux1U_1U_s_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:655:33
    assign streamer_handler_Xor_1Ux1U_1U_s_4_89_out1 = trig_hub_streamer_handler_slave_in_last_read ^ trig_hub_streamer_handler_slave_in_cur_write;
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_90
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:652:2
    assign streamer_handler_Not_1U_1U_s_4_90_out1 = !streamer_handler_Xor_1Ux1U_1U_s_4_89_out1;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_13_4_91
    // Resource=streamer_handler_Add_2U_13_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:168:38
    assign streamer_handler_Add_2U_13_4_91_out1 = {1'b0, s_reg_434[0]} + 2'd1;
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_7U_12_4_92_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_7U_12_4_92_in1
    // at: streamer_handler.cc:242:59
    always @*
      begin : drive_streamer_handler_Add_7U_12_4_92_in1
        if (gs_ctrl_f_streamer_handler_h80020000000000) 
          begin
            // op:f_streamer_handler/OP3472
            // at: streamer_handler.cc:50:40
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_Add_7U_12_4_92_in1 = 6'd00;
          end 
        else 
          begin
            // op:f_streamer_handler/OP1015
            // at: streamer_handler.cc:167:68
            // Call Stack: 
            // in function manage_mha_streamer_trans called from streamer_handler.cc:466:13
            streamer_handler_Add_7U_12_4_92_in1 = s_reg_349[5:0];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_7U_12_4_92
    // Resource=streamer_handler_Add_7U_12_4, Function=add : Inputs=6 Outputs=7
    // Implements 5 operation(s)
    // at: streamer_handler.cc:167:68
    // at: streamer_handler.cc:198:64
    // at: streamer_handler.cc:242:68
    // at: streamer_handler.cc:50:40
    // at: streamer_handler.cc:127:68
    assign streamer_handler_Add_7U_12_4_92_out1 = {1'b0, streamer_handler_Add_7U_12_4_92_in1} + 7'd001;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_3U_22_4_93
    // Resource=streamer_handler_Add_3U_22_4, Function=add : Inputs=2 Outputs=3
    // Implements 1 operation(s)
    // at: streamer_handler.cc:166:39
    assign streamer_handler_Add_3U_22_4_93_out1 = {1'b0, s_reg_348[1:0]} + 3'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_2_1_94
    // Resource=streamer_handler_LessThan_1U_2_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:168:32
    assign streamer_handler_LessThan_1U_2_1_94_out1 = ({1'b0, s_reg_371} < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_95
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 4 operation(s)
    // at: cynw_non_blocking_put.h:136:60
    assign streamer_handler_Not_1U_1U_s_4_95_out1 = !fwd_streamer_qkv_master_set_valid_curr;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_9_4_96
    // Resource=streamer_handler_LessThan_1U_9_4, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:166:30
    assign streamer_handler_LessThan_1U_9_4_96_out1 = (s_reg_433[2] ^ s_reg_433[2:0] < 3'd3);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_21_4_98
    // Resource=streamer_handler_LessThan_1U_21_4, Function=lt : Inputs=8S Outputs=1
    // Implements 2 operation(s)
    // at: streamer_handler.cc:167:44
    // at: streamer_handler.cc:242:44
    assign streamer_handler_LessThan_1U_21_4_98_out1 = ({1'b0, streamer_handler_Add_7U_12_4_92_out1} < 8'd064);
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_13_4_99
    // Resource=streamer_handler_Add_2U_13_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:51:34
    assign streamer_handler_Add_2U_13_4_99_out1 = {1'b0, s_reg_371[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_2_1_101
    // Resource=streamer_handler_LessThan_1U_2_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:51:28
    assign streamer_handler_LessThan_1U_2_1_101_out1 = ({1'b0, s_reg_434} < 3'd2);
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_21_4_103_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_21_4_103_in1
    // at: streamer_handler.cc:50:22 streamer_handler.cc:127:34
    assign streamer_handler_LessThan_1U_21_4_103_in1 = {1'b0, s_reg_349[6:0]};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_21_4_103
    // Resource=streamer_handler_LessThan_1U_21_4, Function=lt : Inputs=8S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:50:24
    assign streamer_handler_LessThan_1U_21_4_103_out1 = (streamer_handler_LessThan_1U_21_4_103_in1[7] ^ streamer_handler_LessThan_1U_21_4_103_in1 < 8'd064);
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_5U_20_4_104_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_5U_20_4_104_in1
    // at: streamer_handler.cc:76:41
    always @*
      begin : drive_streamer_handler_Add_5U_20_4_104_in1
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3912
            // at: streamer_handler.cc:76:42
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_Add_5U_20_4_104_in1 = s_reg_433[3:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP3912
            // at: streamer_handler.cc:76:42
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_Add_5U_20_4_104_in1 = 4'd00;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_5U_20_4_104
    // Resource=streamer_handler_Add_5U_20_4, Function=add : Inputs=4 Outputs=5
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:42
    assign streamer_handler_Add_5U_20_4_104_out1 = {1'b0, streamer_handler_Add_5U_20_4_104_in1} + 5'd01;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_13_4_105
    // Resource=streamer_handler_Add_2U_13_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:201:34
    assign streamer_handler_Add_2U_13_4_105_out1 = {1'b0, s_reg_371[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_2_1_106
    // Resource=streamer_handler_LessThan_1U_2_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:201:28
    assign streamer_handler_LessThan_1U_2_1_106_out1 = ({1'b0, s_reg_434} < 3'd2);
    
    // rtl_process:streamer_handler/drive_streamer_handler_Add_3U_22_4_108_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_Add_3U_22_4_108_in1
    // at: streamer_handler.cc:101:33 streamer_handler.cc:105:42
    always @*
      begin : drive_streamer_handler_Add_3U_22_4_108_in1
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3909
            // at: streamer_handler.cc:101:34
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_Add_3U_22_4_108_in1 = s_reg_348[1:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP3909
            // at: streamer_handler.cc:101:34
            // Call Stack: 
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_Add_3U_22_4_108_in1 = 2'd0;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_3U_22_4_108
    // Resource=streamer_handler_Add_3U_22_4, Function=add : Inputs=2 Outputs=3
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:34
    assign streamer_handler_Add_3U_22_4_108_out1 = {1'b0, streamer_handler_Add_3U_22_4_108_in1} + 3'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_3_1_109
    // Resource=streamer_handler_LessThan_1U_3_1, Function=lt : Inputs=4S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:101:28
    assign streamer_handler_LessThan_1U_3_1_109_out1 = ({1'b0, streamer_handler_Add_3U_22_4_108_out1} < 4'd04);
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_110_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_110_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_110_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3773
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_110_in5 = s_reg_380[7:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP3773
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_110_in5 = stream_acc_port_3_data[7:0];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_110
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_110
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_110_out1 = s_reg_349;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_110_out1 = s_reg_367[7:0];
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_110_out1 = s_reg_372[7:0];
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_110_out1 = streamer_handler_N_Mux_8_4_24_4_110_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_111_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_111_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_111_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3774
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_111_in5 = s_reg_632;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3774
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_111_in5 = stream_acc_port_3_data[15:8];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_111
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_111
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_111_out1 = s_reg_440;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_111_out1 = s_reg_504;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_111_out1 = s_reg_568;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_111_out1 = streamer_handler_N_Mux_8_4_24_4_111_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_112_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_112_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_112_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3775
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_112_in5 = s_reg_633;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3775
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_112_in5 = stream_acc_port_3_data[23:16];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_112
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_112
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_112_out1 = s_reg_441;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_112_out1 = s_reg_505;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_112_out1 = s_reg_569;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_112_out1 = streamer_handler_N_Mux_8_4_24_4_112_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_113_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_113_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_113_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3776
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_113_in5 = s_reg_634;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3776
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_113_in5 = stream_acc_port_3_data[31:24];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_113
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_113
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_113_out1 = s_reg_442;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_113_out1 = s_reg_506;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_113_out1 = s_reg_570;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_113_out1 = streamer_handler_N_Mux_8_4_24_4_113_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_114_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_114_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_114_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3777
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_114_in5 = s_reg_635;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3777
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_114_in5 = stream_acc_port_3_data[39:32];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_114
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_114
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_114_out1 = s_reg_443;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_114_out1 = s_reg_507;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_114_out1 = s_reg_571;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_114_out1 = streamer_handler_N_Mux_8_4_24_4_114_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_115_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_115_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_115_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3778
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_115_in5 = s_reg_636;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3778
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_115_in5 = stream_acc_port_3_data[47:40];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_115
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_115
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_115_out1 = s_reg_444;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_115_out1 = s_reg_508;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_115_out1 = s_reg_572;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_115_out1 = streamer_handler_N_Mux_8_4_24_4_115_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_116_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_116_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_116_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3779
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_116_in5 = s_reg_637;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3779
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_116_in5 = stream_acc_port_3_data[55:48];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_116
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_116
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_116_out1 = s_reg_445;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_116_out1 = s_reg_509;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_116_out1 = s_reg_573;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_116_out1 = streamer_handler_N_Mux_8_4_24_4_116_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_117_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_117_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_117_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3780
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_117_in5 = s_reg_638;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3780
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_117_in5 = stream_acc_port_3_data[63:56];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_117
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_117
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_117_out1 = s_reg_446;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_117_out1 = s_reg_510;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_117_out1 = s_reg_574;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_117_out1 = streamer_handler_N_Mux_8_4_24_4_117_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_118_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_118_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_118_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3781
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_118_in5 = s_reg_639;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3781
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_118_in5 = stream_acc_port_3_data[71:64];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_118
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_118
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_118_out1 = s_reg_447;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_118_out1 = s_reg_511;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_118_out1 = s_reg_575;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_118_out1 = streamer_handler_N_Mux_8_4_24_4_118_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_119_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_119_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_119_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3782
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_119_in5 = s_reg_640;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3782
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_119_in5 = stream_acc_port_3_data[79:72];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_119
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_119
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_119_out1 = s_reg_448;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_119_out1 = s_reg_512;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_119_out1 = s_reg_576;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_119_out1 = streamer_handler_N_Mux_8_4_24_4_119_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_120_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_120_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_120_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3783
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_120_in5 = s_reg_641;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3783
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_120_in5 = stream_acc_port_3_data[87:80];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_120
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_120
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_120_out1 = s_reg_449;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_120_out1 = s_reg_513;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_120_out1 = s_reg_577;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_120_out1 = streamer_handler_N_Mux_8_4_24_4_120_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_121_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_121_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_121_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3784
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_121_in5 = s_reg_642;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3784
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_121_in5 = stream_acc_port_3_data[95:88];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_121
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_121
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_121_out1 = s_reg_450;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_121_out1 = s_reg_514;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_121_out1 = s_reg_578;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_121_out1 = streamer_handler_N_Mux_8_4_24_4_121_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_122_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_122_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_122_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3785
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_122_in5 = s_reg_643;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3785
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_122_in5 = stream_acc_port_3_data[103:96];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_122
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_122
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_122_out1 = s_reg_451;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_122_out1 = s_reg_515;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_122_out1 = s_reg_579;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_122_out1 = streamer_handler_N_Mux_8_4_24_4_122_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_123_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_123_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_123_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3786
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_123_in5 = s_reg_644;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3786
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_123_in5 = stream_acc_port_3_data[111:104];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_123
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_123
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_123_out1 = s_reg_452;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_123_out1 = s_reg_516;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_123_out1 = s_reg_580;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_123_out1 = streamer_handler_N_Mux_8_4_24_4_123_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_124_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_124_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_124_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3787
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_124_in5 = s_reg_645;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3787
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_124_in5 = stream_acc_port_3_data[119:112];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_124
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_124
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_124_out1 = s_reg_453;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_124_out1 = s_reg_517;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_124_out1 = s_reg_581;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_124_out1 = streamer_handler_N_Mux_8_4_24_4_124_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_125_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_125_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_125_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3788
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_125_in5 = s_reg_646;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3788
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_125_in5 = stream_acc_port_3_data[127:120];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_125
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_125
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_125_out1 = s_reg_454;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_125_out1 = s_reg_518;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_125_out1 = s_reg_582;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_125_out1 = streamer_handler_N_Mux_8_4_24_4_125_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_126_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_126_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_126_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3789
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_126_in5 = s_reg_381[7:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP3789
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_126_in5 = stream_acc_port_3_data[135:128];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_126
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_126
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_126_out1 = s_reg_360[7:0];
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_126_out1 = s_reg_368[7:0];
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_126_out1 = s_reg_373[7:0];
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_126_out1 = streamer_handler_N_Mux_8_4_24_4_126_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_127_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_127_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_127_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3790
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_127_in5 = s_reg_648;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3790
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_127_in5 = stream_acc_port_3_data[143:136];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_127
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_127
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_127_out1 = s_reg_456;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_127_out1 = s_reg_520;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_127_out1 = s_reg_584;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_127_out1 = streamer_handler_N_Mux_8_4_24_4_127_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_128_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_128_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_128_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3791
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_128_in5 = s_reg_649;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3791
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_128_in5 = stream_acc_port_3_data[151:144];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_128
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_128
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_128_out1 = s_reg_457;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_128_out1 = s_reg_521;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_128_out1 = s_reg_585;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_128_out1 = streamer_handler_N_Mux_8_4_24_4_128_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_129_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_129_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_129_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3792
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_129_in5 = s_reg_650;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3792
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_129_in5 = stream_acc_port_3_data[159:152];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_129
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_129
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_129_out1 = s_reg_458;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_129_out1 = s_reg_522;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_129_out1 = s_reg_586;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_129_out1 = streamer_handler_N_Mux_8_4_24_4_129_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_130_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_130_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_130_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3793
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_130_in5 = s_reg_651;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3793
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_130_in5 = stream_acc_port_3_data[167:160];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_130
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_130
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_130_out1 = s_reg_459;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_130_out1 = s_reg_523;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_130_out1 = s_reg_587;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_130_out1 = streamer_handler_N_Mux_8_4_24_4_130_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_131_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_131_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_131_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3794
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_131_in5 = s_reg_652;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3794
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_131_in5 = stream_acc_port_3_data[175:168];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_131
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_131
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_131_out1 = s_reg_460;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_131_out1 = s_reg_524;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_131_out1 = s_reg_588;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_131_out1 = streamer_handler_N_Mux_8_4_24_4_131_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_132_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_132_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_132_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3795
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_132_in5 = s_reg_653;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3795
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_132_in5 = stream_acc_port_3_data[183:176];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_132
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_132
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_132_out1 = s_reg_461;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_132_out1 = s_reg_525;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_132_out1 = s_reg_589;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_132_out1 = streamer_handler_N_Mux_8_4_24_4_132_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_133_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_133_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_133_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3796
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_133_in5 = s_reg_654;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3796
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_133_in5 = stream_acc_port_3_data[191:184];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_133
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_133
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_133_out1 = s_reg_462;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_133_out1 = s_reg_526;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_133_out1 = s_reg_590;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_133_out1 = streamer_handler_N_Mux_8_4_24_4_133_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_134_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_134_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_134_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3797
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_134_in5 = s_reg_655;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3797
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_134_in5 = stream_acc_port_3_data[199:192];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_134
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_134
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_134_out1 = s_reg_463;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_134_out1 = s_reg_527;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_134_out1 = s_reg_591;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_134_out1 = streamer_handler_N_Mux_8_4_24_4_134_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_135_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_135_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_135_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3798
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_135_in5 = s_reg_656;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3798
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_135_in5 = stream_acc_port_3_data[207:200];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_135
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_135
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_135_out1 = s_reg_464;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_135_out1 = s_reg_528;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_135_out1 = s_reg_592;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_135_out1 = streamer_handler_N_Mux_8_4_24_4_135_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_136_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_136_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_136_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3799
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_136_in5 = s_reg_657;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3799
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_136_in5 = stream_acc_port_3_data[215:208];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_136
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_136
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_136_out1 = s_reg_465;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_136_out1 = s_reg_529;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_136_out1 = s_reg_593;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_136_out1 = streamer_handler_N_Mux_8_4_24_4_136_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_137_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_137_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_137_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3800
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_137_in5 = s_reg_658;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3800
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_137_in5 = stream_acc_port_3_data[223:216];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_137
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_137
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_137_out1 = s_reg_466;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_137_out1 = s_reg_530;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_137_out1 = s_reg_594;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_137_out1 = streamer_handler_N_Mux_8_4_24_4_137_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_138_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_138_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_138_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3801
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_138_in5 = s_reg_659;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3801
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_138_in5 = stream_acc_port_3_data[231:224];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_138
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_138
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_138_out1 = s_reg_467;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_138_out1 = s_reg_531;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_138_out1 = s_reg_595;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_138_out1 = streamer_handler_N_Mux_8_4_24_4_138_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_139_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_139_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_139_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3802
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_139_in5 = s_reg_660;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3802
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_139_in5 = stream_acc_port_3_data[239:232];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_139
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_139
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_139_out1 = s_reg_468;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_139_out1 = s_reg_532;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_139_out1 = s_reg_596;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_139_out1 = streamer_handler_N_Mux_8_4_24_4_139_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_140_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_140_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_140_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3803
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_140_in5 = s_reg_661;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3803
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_140_in5 = stream_acc_port_3_data[247:240];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_140
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_140
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_140_out1 = s_reg_469;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_140_out1 = s_reg_533;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_140_out1 = s_reg_597;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_140_out1 = streamer_handler_N_Mux_8_4_24_4_140_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_141_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_141_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_141_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3804
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_141_in5 = s_reg_662;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3804
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_141_in5 = stream_acc_port_3_data[255:248];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_141
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_141
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_141_out1 = s_reg_470;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_141_out1 = s_reg_534;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_141_out1 = s_reg_598;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_141_out1 = streamer_handler_N_Mux_8_4_24_4_141_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_142_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_142_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_142_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3805
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_142_in5 = s_reg_382[7:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP3805
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_142_in5 = stream_acc_port_3_data[263:256];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_142
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_142
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_142_out1 = s_reg_361[7:0];
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_142_out1 = s_reg_369[7:0];
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_142_out1 = s_reg_374[7:0];
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_142_out1 = streamer_handler_N_Mux_8_4_24_4_142_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_143_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_143_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_143_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3806
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_143_in5 = s_reg_664;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3806
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_143_in5 = stream_acc_port_3_data[271:264];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_143
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_143
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_143_out1 = s_reg_472;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_143_out1 = s_reg_536;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_143_out1 = s_reg_600;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_143_out1 = streamer_handler_N_Mux_8_4_24_4_143_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_144_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_144_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_144_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3807
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_144_in5 = s_reg_665;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3807
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_144_in5 = stream_acc_port_3_data[279:272];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_144
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_144
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_144_out1 = s_reg_473;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_144_out1 = s_reg_537;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_144_out1 = s_reg_601;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_144_out1 = streamer_handler_N_Mux_8_4_24_4_144_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_145_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_145_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_145_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3808
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_145_in5 = s_reg_666;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3808
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_145_in5 = stream_acc_port_3_data[287:280];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_145
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_145
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_145_out1 = s_reg_474;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_145_out1 = s_reg_538;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_145_out1 = s_reg_602;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_145_out1 = streamer_handler_N_Mux_8_4_24_4_145_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_146_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_146_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_146_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3809
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_146_in5 = s_reg_667;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3809
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_146_in5 = stream_acc_port_3_data[295:288];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_146
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_146
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_146_out1 = s_reg_475;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_146_out1 = s_reg_539;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_146_out1 = s_reg_603;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_146_out1 = streamer_handler_N_Mux_8_4_24_4_146_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_147_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_147_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_147_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3810
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_147_in5 = s_reg_668;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3810
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_147_in5 = stream_acc_port_3_data[303:296];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_147
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_147
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_147_out1 = s_reg_476;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_147_out1 = s_reg_540;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_147_out1 = s_reg_604;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_147_out1 = streamer_handler_N_Mux_8_4_24_4_147_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_148_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_148_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_148_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3811
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_148_in5 = s_reg_669;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3811
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_148_in5 = stream_acc_port_3_data[311:304];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_148
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_148
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_148_out1 = s_reg_477;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_148_out1 = s_reg_541;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_148_out1 = s_reg_605;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_148_out1 = streamer_handler_N_Mux_8_4_24_4_148_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_149_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_149_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_149_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3812
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_149_in5 = s_reg_670;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3812
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_149_in5 = stream_acc_port_3_data[319:312];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_149
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_149
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_149_out1 = s_reg_478;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_149_out1 = s_reg_542;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_149_out1 = s_reg_606;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_149_out1 = streamer_handler_N_Mux_8_4_24_4_149_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_150_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_150_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_150_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3813
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_150_in5 = s_reg_671;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3813
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_150_in5 = stream_acc_port_3_data[327:320];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_150
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_150
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_150_out1 = s_reg_479;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_150_out1 = s_reg_543;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_150_out1 = s_reg_607;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_150_out1 = streamer_handler_N_Mux_8_4_24_4_150_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_151_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_151_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_151_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3814
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_151_in5 = s_reg_672;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3814
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_151_in5 = stream_acc_port_3_data[335:328];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_151
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_151
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_151_out1 = s_reg_480;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_151_out1 = s_reg_544;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_151_out1 = s_reg_608;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_151_out1 = streamer_handler_N_Mux_8_4_24_4_151_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_152_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_152_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_152_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3815
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_152_in5 = s_reg_673;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3815
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_152_in5 = stream_acc_port_3_data[343:336];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_152
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_152
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_152_out1 = s_reg_481;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_152_out1 = s_reg_545;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_152_out1 = s_reg_609;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_152_out1 = streamer_handler_N_Mux_8_4_24_4_152_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_153_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_153_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_153_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3816
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_153_in5 = s_reg_674;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3816
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_153_in5 = stream_acc_port_3_data[351:344];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_153
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_153
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_153_out1 = s_reg_482;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_153_out1 = s_reg_546;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_153_out1 = s_reg_610;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_153_out1 = streamer_handler_N_Mux_8_4_24_4_153_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_154_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_154_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_154_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3817
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_154_in5 = s_reg_675;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3817
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_154_in5 = stream_acc_port_3_data[359:352];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_154
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_154
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_154_out1 = s_reg_483;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_154_out1 = s_reg_547;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_154_out1 = s_reg_611;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_154_out1 = streamer_handler_N_Mux_8_4_24_4_154_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_155_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_155_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_155_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3818
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_155_in5 = s_reg_676;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3818
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_155_in5 = stream_acc_port_3_data[367:360];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_155
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_155
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_155_out1 = s_reg_484;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_155_out1 = s_reg_548;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_155_out1 = s_reg_612;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_155_out1 = streamer_handler_N_Mux_8_4_24_4_155_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_156_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_156_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_156_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3819
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_156_in5 = s_reg_677;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3819
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_156_in5 = stream_acc_port_3_data[375:368];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_156
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_156
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_156_out1 = s_reg_485;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_156_out1 = s_reg_549;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_156_out1 = s_reg_613;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_156_out1 = streamer_handler_N_Mux_8_4_24_4_156_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_157_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_157_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_157_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3820
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_157_in5 = s_reg_678;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3820
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_157_in5 = stream_acc_port_3_data[383:376];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_157
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_157
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_157_out1 = s_reg_486;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_157_out1 = s_reg_550;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_157_out1 = s_reg_614;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_157_out1 = streamer_handler_N_Mux_8_4_24_4_157_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_158_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_158_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_158_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3821
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_158_in5 = s_reg_383[7:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP3821
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_158_in5 = stream_acc_port_3_data[391:384];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_158
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_158
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_158_out1 = s_reg_362[7:0];
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_158_out1 = s_reg_370[7:0];
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_158_out1 = s_reg_375[7:0];
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_158_out1 = streamer_handler_N_Mux_8_4_24_4_158_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_159_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_159_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_159_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3822
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_159_in5 = s_reg_680;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3822
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_159_in5 = stream_acc_port_3_data[399:392];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_159
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_159
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_159_out1 = s_reg_488;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_159_out1 = s_reg_552;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_159_out1 = s_reg_616;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_159_out1 = streamer_handler_N_Mux_8_4_24_4_159_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_160_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_160_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_160_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3823
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_160_in5 = s_reg_681;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3823
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_160_in5 = stream_acc_port_3_data[407:400];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_160
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_160
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_160_out1 = s_reg_489;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_160_out1 = s_reg_553;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_160_out1 = s_reg_617;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_160_out1 = streamer_handler_N_Mux_8_4_24_4_160_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_161_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_161_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_161_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3824
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_161_in5 = s_reg_682;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3824
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_161_in5 = stream_acc_port_3_data[415:408];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_161
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_161
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_161_out1 = s_reg_490;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_161_out1 = s_reg_554;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_161_out1 = s_reg_618;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_161_out1 = streamer_handler_N_Mux_8_4_24_4_161_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_162_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_162_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_162_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3825
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_162_in5 = s_reg_683;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3825
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_162_in5 = stream_acc_port_3_data[423:416];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_162
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_162
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_162_out1 = s_reg_491;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_162_out1 = s_reg_555;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_162_out1 = s_reg_619;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_162_out1 = streamer_handler_N_Mux_8_4_24_4_162_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_163_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_163_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_163_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3826
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_163_in5 = s_reg_684;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3826
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_163_in5 = stream_acc_port_3_data[431:424];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_163
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_163
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_163_out1 = s_reg_492;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_163_out1 = s_reg_556;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_163_out1 = s_reg_620;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_163_out1 = streamer_handler_N_Mux_8_4_24_4_163_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_164_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_164_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_164_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3827
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_164_in5 = s_reg_685;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3827
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_164_in5 = stream_acc_port_3_data[439:432];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_164
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_164
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_164_out1 = s_reg_493;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_164_out1 = s_reg_557;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_164_out1 = s_reg_621;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_164_out1 = streamer_handler_N_Mux_8_4_24_4_164_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_165_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_165_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_165_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3828
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_165_in5 = s_reg_686;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3828
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_165_in5 = stream_acc_port_3_data[447:440];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_165
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_165
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_165_out1 = s_reg_494;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_165_out1 = s_reg_558;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_165_out1 = s_reg_622;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_165_out1 = streamer_handler_N_Mux_8_4_24_4_165_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_166_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_166_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_166_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3829
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_166_in5 = s_reg_687;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3829
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_166_in5 = stream_acc_port_3_data[455:448];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_166
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_166
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_166_out1 = s_reg_495;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_166_out1 = s_reg_559;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_166_out1 = s_reg_623;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_166_out1 = streamer_handler_N_Mux_8_4_24_4_166_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_167_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_167_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_167_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3830
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_167_in5 = s_reg_688;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3830
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_167_in5 = stream_acc_port_3_data[463:456];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_167
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_167
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_167_out1 = s_reg_496;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_167_out1 = s_reg_560;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_167_out1 = s_reg_624;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_167_out1 = streamer_handler_N_Mux_8_4_24_4_167_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_168_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_168_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_168_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3831
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_168_in5 = s_reg_689;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3831
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_168_in5 = stream_acc_port_3_data[471:464];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_168
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_168
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_168_out1 = s_reg_497;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_168_out1 = s_reg_561;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_168_out1 = s_reg_625;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_168_out1 = streamer_handler_N_Mux_8_4_24_4_168_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_169_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_169_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_169_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3832
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_169_in5 = s_reg_690;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3832
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_169_in5 = stream_acc_port_3_data[479:472];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_169
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_169
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_169_out1 = s_reg_498;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_169_out1 = s_reg_562;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_169_out1 = s_reg_626;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_169_out1 = streamer_handler_N_Mux_8_4_24_4_169_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_170_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_170_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_170_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3833
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_170_in5 = s_reg_691;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3833
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_170_in5 = stream_acc_port_3_data[487:480];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_170
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_170
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_170_out1 = s_reg_499;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_170_out1 = s_reg_563;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_170_out1 = s_reg_627;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_170_out1 = streamer_handler_N_Mux_8_4_24_4_170_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_171_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_171_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_171_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3834
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_171_in5 = s_reg_692;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3834
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_171_in5 = stream_acc_port_3_data[495:488];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_171
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_171
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_171_out1 = s_reg_500;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_171_out1 = s_reg_564;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_171_out1 = s_reg_628;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_171_out1 = streamer_handler_N_Mux_8_4_24_4_171_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_172_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_172_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_172_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3835
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_172_in5 = s_reg_693;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3835
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_172_in5 = stream_acc_port_3_data[503:496];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_172
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_172
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_172_out1 = s_reg_501;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_172_out1 = s_reg_565;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_172_out1 = s_reg_629;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_172_out1 = streamer_handler_N_Mux_8_4_24_4_172_in5;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_4_24_4_173_in5
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_4_24_4_173_in5
    // at: streamer_handler.cc:105:41
    always @*
      begin : drive_streamer_handler_N_Mux_8_4_24_4_173_in5
        if (gs_ctrl_f_streamer_handler_h20000000000000) 
          begin
            // op:f_streamer_handler/OP3836
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_173_in5 = s_reg_694;
          end 
        else 
          begin
            // op:f_streamer_handler/OP3836
            // at: streamer_handler.cc:105:41
            // Call Stack: 
            // in function operator[] called from streamer_handler.cc:105:41
            // in function fwd_conv_stationary_data called from streamer_handler.cc:446:13
            streamer_handler_N_Mux_8_4_24_4_173_in5 = stream_acc_port_3_data[511:504];
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_4_24_4_173
    // Resource=streamer_handler_N_Mux_8_4_24_4, Function=mux : Inputs=8,8,8,8,2 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:105:41
    always @*
      begin : streamer_handler_N_Mux_8_4_24_4_173
        case (streamer_handler_Add_3U_22_4_108_in1) 
          2'd0: 
            begin
              streamer_handler_N_Mux_8_4_24_4_173_out1 = s_reg_502;
            end
          2'd1: 
            begin
              streamer_handler_N_Mux_8_4_24_4_173_out1 = s_reg_566;
            end
          2'd2: 
            begin
              streamer_handler_N_Mux_8_4_24_4_173_out1 = s_reg_630;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_4_24_4_173_out1 = streamer_handler_N_Mux_8_4_24_4_173_in5;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_174
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_174
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_174_out1 = fwd_qkt_streamer_mha_slave_data_0;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_174_out1 = fwd_qkt_streamer_mha_slave_data_buf_0;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_175
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_175
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_175_out1 = fwd_qkt_streamer_mha_slave_data_1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_175_out1 = fwd_qkt_streamer_mha_slave_data_buf_1;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_176
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_176
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_176_out1 = fwd_qkt_streamer_mha_slave_data_2;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_176_out1 = fwd_qkt_streamer_mha_slave_data_buf_2;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_177
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_177
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_177_out1 = fwd_qkt_streamer_mha_slave_data_3;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_177_out1 = fwd_qkt_streamer_mha_slave_data_buf_3;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_178
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_178
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_178_out1 = fwd_qkt_streamer_mha_slave_data_4;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_178_out1 = fwd_qkt_streamer_mha_slave_data_buf_4;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_179
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_179
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_179_out1 = fwd_qkt_streamer_mha_slave_data_5;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_179_out1 = fwd_qkt_streamer_mha_slave_data_buf_5;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_180
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_180
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_180_out1 = fwd_qkt_streamer_mha_slave_data_6;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_180_out1 = fwd_qkt_streamer_mha_slave_data_buf_6;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_181
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_181
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_181_out1 = fwd_qkt_streamer_mha_slave_data_7;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_181_out1 = fwd_qkt_streamer_mha_slave_data_buf_7;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_182
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_182
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_182_out1 = fwd_qkt_streamer_mha_slave_data_8;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_182_out1 = fwd_qkt_streamer_mha_slave_data_buf_8;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_183
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_183
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_183_out1 = fwd_qkt_streamer_mha_slave_data_9;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_183_out1 = fwd_qkt_streamer_mha_slave_data_buf_9;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_184
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_184
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_184_out1 = fwd_qkt_streamer_mha_slave_data_10;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_184_out1 = fwd_qkt_streamer_mha_slave_data_buf_10;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_185
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_185
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_185_out1 = fwd_qkt_streamer_mha_slave_data_11;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_185_out1 = fwd_qkt_streamer_mha_slave_data_buf_11;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_186
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_186
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_186_out1 = fwd_qkt_streamer_mha_slave_data_12;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_186_out1 = fwd_qkt_streamer_mha_slave_data_buf_12;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_187
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_187
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_187_out1 = fwd_qkt_streamer_mha_slave_data_13;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_187_out1 = fwd_qkt_streamer_mha_slave_data_buf_13;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_188
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_188
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_188_out1 = fwd_qkt_streamer_mha_slave_data_14;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_188_out1 = fwd_qkt_streamer_mha_slave_data_buf_14;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_189
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_189
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_189_out1 = fwd_qkt_streamer_mha_slave_data_15;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_189_out1 = fwd_qkt_streamer_mha_slave_data_buf_15;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_190
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_190
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_190_out1 = fwd_qkt_streamer_mha_slave_data_16;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_190_out1 = fwd_qkt_streamer_mha_slave_data_buf_16;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_191
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_191
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_191_out1 = fwd_qkt_streamer_mha_slave_data_17;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_191_out1 = fwd_qkt_streamer_mha_slave_data_buf_17;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_192
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_192
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_192_out1 = fwd_qkt_streamer_mha_slave_data_18;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_192_out1 = fwd_qkt_streamer_mha_slave_data_buf_18;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_193
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_193
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_193_out1 = fwd_qkt_streamer_mha_slave_data_19;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_193_out1 = fwd_qkt_streamer_mha_slave_data_buf_19;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_194
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_194
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_194_out1 = fwd_qkt_streamer_mha_slave_data_20;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_194_out1 = fwd_qkt_streamer_mha_slave_data_buf_20;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_195
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_195
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_195_out1 = fwd_qkt_streamer_mha_slave_data_21;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_195_out1 = fwd_qkt_streamer_mha_slave_data_buf_21;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_196
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_196
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_196_out1 = fwd_qkt_streamer_mha_slave_data_22;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_196_out1 = fwd_qkt_streamer_mha_slave_data_buf_22;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_197
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_197
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_197_out1 = fwd_qkt_streamer_mha_slave_data_23;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_197_out1 = fwd_qkt_streamer_mha_slave_data_buf_23;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_198
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_198
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_198_out1 = fwd_qkt_streamer_mha_slave_data_24;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_198_out1 = fwd_qkt_streamer_mha_slave_data_buf_24;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_199
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_199
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_199_out1 = fwd_qkt_streamer_mha_slave_data_25;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_199_out1 = fwd_qkt_streamer_mha_slave_data_buf_25;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_200
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_200
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_200_out1 = fwd_qkt_streamer_mha_slave_data_26;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_200_out1 = fwd_qkt_streamer_mha_slave_data_buf_26;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_201
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_201
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_201_out1 = fwd_qkt_streamer_mha_slave_data_27;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_201_out1 = fwd_qkt_streamer_mha_slave_data_buf_27;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_202
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_202
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_202_out1 = fwd_qkt_streamer_mha_slave_data_28;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_202_out1 = fwd_qkt_streamer_mha_slave_data_buf_28;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_203
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_203
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_203_out1 = fwd_qkt_streamer_mha_slave_data_29;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_203_out1 = fwd_qkt_streamer_mha_slave_data_buf_29;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_204
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_204
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_204_out1 = fwd_qkt_streamer_mha_slave_data_30;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_204_out1 = fwd_qkt_streamer_mha_slave_data_buf_30;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_205
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_205
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_205_out1 = fwd_qkt_streamer_mha_slave_data_31;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_205_out1 = fwd_qkt_streamer_mha_slave_data_buf_31;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_206
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_206
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_206_out1 = fwd_qkt_streamer_mha_slave_data_32;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_206_out1 = fwd_qkt_streamer_mha_slave_data_buf_32;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_207
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_207
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_207_out1 = fwd_qkt_streamer_mha_slave_data_33;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_207_out1 = fwd_qkt_streamer_mha_slave_data_buf_33;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_208
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_208
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_208_out1 = fwd_qkt_streamer_mha_slave_data_34;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_208_out1 = fwd_qkt_streamer_mha_slave_data_buf_34;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_209
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_209
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_209_out1 = fwd_qkt_streamer_mha_slave_data_35;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_209_out1 = fwd_qkt_streamer_mha_slave_data_buf_35;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_210
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_210
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_210_out1 = fwd_qkt_streamer_mha_slave_data_36;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_210_out1 = fwd_qkt_streamer_mha_slave_data_buf_36;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_211
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_211
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_211_out1 = fwd_qkt_streamer_mha_slave_data_37;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_211_out1 = fwd_qkt_streamer_mha_slave_data_buf_37;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_212
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_212
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_212_out1 = fwd_qkt_streamer_mha_slave_data_38;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_212_out1 = fwd_qkt_streamer_mha_slave_data_buf_38;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_213
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_213
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_213_out1 = fwd_qkt_streamer_mha_slave_data_39;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_213_out1 = fwd_qkt_streamer_mha_slave_data_buf_39;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_214
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_214
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_214_out1 = fwd_qkt_streamer_mha_slave_data_40;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_214_out1 = fwd_qkt_streamer_mha_slave_data_buf_40;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_215
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_215
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_215_out1 = fwd_qkt_streamer_mha_slave_data_41;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_215_out1 = fwd_qkt_streamer_mha_slave_data_buf_41;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_216
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_216
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_216_out1 = fwd_qkt_streamer_mha_slave_data_42;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_216_out1 = fwd_qkt_streamer_mha_slave_data_buf_42;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_217
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_217
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_217_out1 = fwd_qkt_streamer_mha_slave_data_43;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_217_out1 = fwd_qkt_streamer_mha_slave_data_buf_43;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_218
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_218
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_218_out1 = fwd_qkt_streamer_mha_slave_data_44;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_218_out1 = fwd_qkt_streamer_mha_slave_data_buf_44;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_219
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_219
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_219_out1 = fwd_qkt_streamer_mha_slave_data_45;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_219_out1 = fwd_qkt_streamer_mha_slave_data_buf_45;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_220
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_220
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_220_out1 = fwd_qkt_streamer_mha_slave_data_46;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_220_out1 = fwd_qkt_streamer_mha_slave_data_buf_46;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_221
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_221
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_221_out1 = fwd_qkt_streamer_mha_slave_data_47;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_221_out1 = fwd_qkt_streamer_mha_slave_data_buf_47;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_222
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_222
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_222_out1 = fwd_qkt_streamer_mha_slave_data_48;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_222_out1 = fwd_qkt_streamer_mha_slave_data_buf_48;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_223
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_223
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_223_out1 = fwd_qkt_streamer_mha_slave_data_49;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_223_out1 = fwd_qkt_streamer_mha_slave_data_buf_49;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_224
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_224
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_224_out1 = fwd_qkt_streamer_mha_slave_data_50;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_224_out1 = fwd_qkt_streamer_mha_slave_data_buf_50;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_225
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_225
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_225_out1 = fwd_qkt_streamer_mha_slave_data_51;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_225_out1 = fwd_qkt_streamer_mha_slave_data_buf_51;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_226
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_226
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_226_out1 = fwd_qkt_streamer_mha_slave_data_52;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_226_out1 = fwd_qkt_streamer_mha_slave_data_buf_52;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_227
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_227
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_227_out1 = fwd_qkt_streamer_mha_slave_data_53;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_227_out1 = fwd_qkt_streamer_mha_slave_data_buf_53;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_228
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_228
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_228_out1 = fwd_qkt_streamer_mha_slave_data_54;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_228_out1 = fwd_qkt_streamer_mha_slave_data_buf_54;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_229
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_229
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_229_out1 = fwd_qkt_streamer_mha_slave_data_55;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_229_out1 = fwd_qkt_streamer_mha_slave_data_buf_55;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_230
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_230
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_230_out1 = fwd_qkt_streamer_mha_slave_data_56;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_230_out1 = fwd_qkt_streamer_mha_slave_data_buf_56;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_231
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_231
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_231_out1 = fwd_qkt_streamer_mha_slave_data_57;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_231_out1 = fwd_qkt_streamer_mha_slave_data_buf_57;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_232
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_232
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_232_out1 = fwd_qkt_streamer_mha_slave_data_58;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_232_out1 = fwd_qkt_streamer_mha_slave_data_buf_58;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_233
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_233
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_233_out1 = fwd_qkt_streamer_mha_slave_data_59;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_233_out1 = fwd_qkt_streamer_mha_slave_data_buf_59;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_234
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_234
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_234_out1 = fwd_qkt_streamer_mha_slave_data_60;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_234_out1 = fwd_qkt_streamer_mha_slave_data_buf_60;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_235
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_235
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_235_out1 = fwd_qkt_streamer_mha_slave_data_61;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_235_out1 = fwd_qkt_streamer_mha_slave_data_buf_61;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_236
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_236
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_236_out1 = fwd_qkt_streamer_mha_slave_data_62;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_236_out1 = fwd_qkt_streamer_mha_slave_data_buf_62;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_17_4_237
    // Resource=streamer_handler_N_Mux_8_2_17_4, Function=mux : Inputs=8,8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:362:9
    always @*
      begin : streamer_handler_N_Mux_8_2_17_4_237
        if (fwd_qkt_streamer_mha_slave_ready) 
          begin
            streamer_handler_N_Mux_8_2_17_4_237_out1 = fwd_qkt_streamer_mha_slave_data_63;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_17_4_237_out1 = fwd_qkt_streamer_mha_slave_data_buf_63;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_238
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:143:60
    assign streamer_handler_Not_1U_1U_s_4_238_out1 = !fwd_qkt_streamer_mha_slave_set_ready_curr;
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_239
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_239
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_239_out1 = streamer_handler_N_Mux_8_2_17_4_174_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_239_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_240
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_240
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_240_out1 = streamer_handler_N_Mux_8_2_17_4_175_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_240_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_241
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_241
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_241_out1 = streamer_handler_N_Mux_8_2_17_4_176_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_241_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_242
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_242
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_242_out1 = streamer_handler_N_Mux_8_2_17_4_177_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_242_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_243
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_243
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_243_out1 = streamer_handler_N_Mux_8_2_17_4_178_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_243_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_244
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_244
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_244_out1 = streamer_handler_N_Mux_8_2_17_4_179_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_244_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_245
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_245
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_245_out1 = streamer_handler_N_Mux_8_2_17_4_180_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_245_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_246
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_246
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_246_out1 = streamer_handler_N_Mux_8_2_17_4_181_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_246_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_247
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_247
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_247_out1 = streamer_handler_N_Mux_8_2_17_4_182_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_247_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_248
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_248
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_248_out1 = streamer_handler_N_Mux_8_2_17_4_183_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_248_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_249
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_249
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_249_out1 = streamer_handler_N_Mux_8_2_17_4_184_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_249_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_250
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_250
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_250_out1 = streamer_handler_N_Mux_8_2_17_4_185_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_250_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_251
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_251
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_251_out1 = streamer_handler_N_Mux_8_2_17_4_186_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_251_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_252
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_252
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_252_out1 = streamer_handler_N_Mux_8_2_17_4_187_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_252_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_253
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_253
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_253_out1 = streamer_handler_N_Mux_8_2_17_4_188_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_253_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_254
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_254
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_254_out1 = streamer_handler_N_Mux_8_2_17_4_189_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_254_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_255
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_255
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_255_out1 = streamer_handler_N_Mux_8_2_17_4_190_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_255_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_256
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_256
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_256_out1 = streamer_handler_N_Mux_8_2_17_4_191_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_256_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_257
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_257
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_257_out1 = streamer_handler_N_Mux_8_2_17_4_192_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_257_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_258
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_258
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_258_out1 = streamer_handler_N_Mux_8_2_17_4_193_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_258_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_259
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_259
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_259_out1 = streamer_handler_N_Mux_8_2_17_4_194_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_259_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_260
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_260
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_260_out1 = streamer_handler_N_Mux_8_2_17_4_195_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_260_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_261
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_261
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_261_out1 = streamer_handler_N_Mux_8_2_17_4_196_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_261_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_262
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_262
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_262_out1 = streamer_handler_N_Mux_8_2_17_4_197_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_262_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_263
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_263
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_263_out1 = streamer_handler_N_Mux_8_2_17_4_198_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_263_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_264
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_264
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_264_out1 = streamer_handler_N_Mux_8_2_17_4_199_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_264_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_265
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_265
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_265_out1 = streamer_handler_N_Mux_8_2_17_4_200_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_265_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_266
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_266
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_266_out1 = streamer_handler_N_Mux_8_2_17_4_201_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_266_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_267
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_267
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_267_out1 = streamer_handler_N_Mux_8_2_17_4_202_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_267_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_268
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_268
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_268_out1 = streamer_handler_N_Mux_8_2_17_4_203_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_268_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_269
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_269
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_269_out1 = streamer_handler_N_Mux_8_2_17_4_204_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_269_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_270
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_270
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_270_out1 = streamer_handler_N_Mux_8_2_17_4_205_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_270_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_271
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_271
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_271_out1 = streamer_handler_N_Mux_8_2_17_4_206_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_271_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_272
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_272
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_272_out1 = streamer_handler_N_Mux_8_2_17_4_207_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_272_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_273
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_273
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_273_out1 = streamer_handler_N_Mux_8_2_17_4_208_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_273_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_274
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_274
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_274_out1 = streamer_handler_N_Mux_8_2_17_4_209_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_274_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_275
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_275
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_275_out1 = streamer_handler_N_Mux_8_2_17_4_210_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_275_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_276
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_276
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_276_out1 = streamer_handler_N_Mux_8_2_17_4_211_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_276_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_277
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_277
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_277_out1 = streamer_handler_N_Mux_8_2_17_4_212_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_277_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_278
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_278
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_278_out1 = streamer_handler_N_Mux_8_2_17_4_213_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_278_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_279
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_279
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_279_out1 = streamer_handler_N_Mux_8_2_17_4_214_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_279_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_280
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_280
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_280_out1 = streamer_handler_N_Mux_8_2_17_4_215_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_280_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_281
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_281
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_281_out1 = streamer_handler_N_Mux_8_2_17_4_216_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_281_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_282
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_282
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_282_out1 = streamer_handler_N_Mux_8_2_17_4_217_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_282_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_283
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_283
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_283_out1 = streamer_handler_N_Mux_8_2_17_4_218_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_283_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_284
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_284
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_284_out1 = streamer_handler_N_Mux_8_2_17_4_219_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_284_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_285
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_285
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_285_out1 = streamer_handler_N_Mux_8_2_17_4_220_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_285_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_286
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_286
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_286_out1 = streamer_handler_N_Mux_8_2_17_4_221_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_286_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_287
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_287
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_287_out1 = streamer_handler_N_Mux_8_2_17_4_222_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_287_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_288
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_288
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_288_out1 = streamer_handler_N_Mux_8_2_17_4_223_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_288_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_289
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_289
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_289_out1 = streamer_handler_N_Mux_8_2_17_4_224_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_289_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_290
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_290
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_290_out1 = streamer_handler_N_Mux_8_2_17_4_225_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_290_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_291
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_291
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_291_out1 = streamer_handler_N_Mux_8_2_17_4_226_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_291_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_292
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_292
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_292_out1 = streamer_handler_N_Mux_8_2_17_4_227_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_292_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_293
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_293
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_293_out1 = streamer_handler_N_Mux_8_2_17_4_228_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_293_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_294
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_294
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_294_out1 = streamer_handler_N_Mux_8_2_17_4_229_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_294_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_295
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_295
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_295_out1 = streamer_handler_N_Mux_8_2_17_4_230_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_295_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_296
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_296
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_296_out1 = streamer_handler_N_Mux_8_2_17_4_231_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_296_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_297
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_297
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_297_out1 = streamer_handler_N_Mux_8_2_17_4_232_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_297_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_298
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_298
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_298_out1 = streamer_handler_N_Mux_8_2_17_4_233_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_298_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_299
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_299
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_299_out1 = streamer_handler_N_Mux_8_2_17_4_234_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_299_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_300
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_300
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_300_out1 = streamer_handler_N_Mux_8_2_17_4_235_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_300_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_301
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_301
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_301_out1 = streamer_handler_N_Mux_8_2_17_4_236_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_301_out1 = 8'd000;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_2_16_4_302
    // Resource=streamer_handler_N_Mux_8_2_16_4, Function=mux : Inputs=8,1 Outputs=8
    // Implements 5 operation(s)
    // at: cynw_non_blocking_get.h:359:5
    always @*
      begin : streamer_handler_N_Mux_8_2_16_4_302
        if (streamer_handler_Or_1Ux1U_1U_4_870_out1) 
          begin
            streamer_handler_N_Mux_8_2_16_4_302_out1 = streamer_handler_N_Mux_8_2_17_4_237_out1;
          end 
        else 
          begin
            streamer_handler_N_Mux_8_2_16_4_302_out1 = 8'd000;
          end
      end
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_21_4_303_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_21_4_303_in1
    // at: streamer_handler.cc:198:30
    assign streamer_handler_LessThan_1U_21_4_303_in1 = {1'b0, s_reg_440[6:0]};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_21_4_303
    // Resource=streamer_handler_LessThan_1U_21_4, Function=lt : Inputs=8S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:198:40
    assign streamer_handler_LessThan_1U_21_4_303_out1 = (streamer_handler_LessThan_1U_21_4_303_in1[7] ^ streamer_handler_LessThan_1U_21_4_303_in1 < 8'd064);
    
    // rtl_instance:streamer_handler/streamer_handler_Not_1U_1U_s_4_304
    // Resource=streamer_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 5 operation(s)
    // at: cynw_non_blocking_put.h:136:60
    assign streamer_handler_Not_1U_1U_s_4_304_out1 = !fwd_streamer_qkt_master_set_valid_curr;
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_23_1_305_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_23_1_305_in1
    // at: streamer_handler.cc:76:22 streamer_handler.cc:121:29 streamer_handler.cc:273:30
    assign streamer_handler_LessThan_1U_23_1_305_in1 = {1'b0, s_reg_433[4:0]};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_23_1_305
    // Resource=streamer_handler_LessThan_1U_23_1, Function=lt : Inputs=6S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:76:24
    assign streamer_handler_LessThan_1U_23_1_305_out1 = (streamer_handler_LessThan_1U_23_1_305_in1[5] ^ streamer_handler_LessThan_1U_23_1_305_in1 < 6'd16);
    
    // rtl_process:streamer_handler/drive_streamer_handler_N_Mux_8_16_25_4_306_ctrl1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_N_Mux_8_16_25_4_306_ctrl1
    // at: array:199:36 streamer_handler.cc:121:44
    always @*
      begin : drive_streamer_handler_N_Mux_8_16_25_4_306_ctrl1
        if (gs_ctrl_f_streamer_handler_h800000000000000) 
          begin
            // op:f_streamer_handler/OP3934
            // at: streamer_handler.cc:123:39
            // Call Stack: 
            // in function array called from streamer_handler.cc:123:39
            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
            streamer_handler_N_Mux_8_16_25_4_306_ctrl1 = s_reg_433[3:0];
          end 
        else 
          begin
            // op:f_streamer_handler/OP3934
            // at: streamer_handler.cc:123:39
            // Call Stack: 
            // in function array called from streamer_handler.cc:123:39
            // in function manage_conv_dataflow called from streamer_handler.cc:451:13
            streamer_handler_N_Mux_8_16_25_4_306_ctrl1 = 4'd00;
          end
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_306
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_306
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_0_15;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_1_15;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_2_15;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_3_15;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_4_15;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_5_15;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_6_15;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_7_15;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_8_15;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_9_15;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_10_15;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_11_15;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_12_15;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_13_15;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_14_15;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_306_out1 = conv_kernel_reg_15_15;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_307
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_307
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_0_14;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_1_14;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_2_14;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_3_14;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_4_14;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_5_14;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_6_14;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_7_14;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_8_14;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_9_14;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_10_14;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_11_14;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_12_14;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_13_14;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_14_14;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_307_out1 = conv_kernel_reg_15_14;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_308
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_308
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_0_13;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_1_13;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_2_13;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_3_13;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_4_13;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_5_13;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_6_13;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_7_13;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_8_13;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_9_13;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_10_13;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_11_13;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_12_13;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_13_13;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_14_13;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_308_out1 = conv_kernel_reg_15_13;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_309
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_309
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_0_12;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_1_12;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_2_12;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_3_12;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_4_12;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_5_12;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_6_12;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_7_12;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_8_12;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_9_12;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_10_12;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_11_12;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_12_12;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_13_12;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_14_12;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_309_out1 = conv_kernel_reg_15_12;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_310
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_310
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_0_11;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_1_11;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_2_11;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_3_11;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_4_11;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_5_11;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_6_11;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_7_11;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_8_11;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_9_11;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_10_11;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_11_11;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_12_11;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_13_11;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_14_11;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_310_out1 = conv_kernel_reg_15_11;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_311
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_311
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_0_10;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_1_10;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_2_10;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_3_10;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_4_10;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_5_10;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_6_10;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_7_10;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_8_10;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_9_10;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_10_10;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_11_10;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_12_10;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_13_10;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_14_10;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_311_out1 = conv_kernel_reg_15_10;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_312
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_312
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_0_9;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_1_9;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_2_9;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_3_9;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_4_9;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_5_9;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_6_9;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_7_9;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_8_9;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_9_9;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_10_9;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_11_9;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_12_9;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_13_9;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_14_9;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_312_out1 = conv_kernel_reg_15_9;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_313
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_313
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_0_8;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_1_8;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_2_8;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_3_8;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_4_8;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_5_8;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_6_8;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_7_8;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_8_8;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_9_8;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_10_8;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_11_8;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_12_8;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_13_8;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_14_8;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_313_out1 = conv_kernel_reg_15_8;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_314
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_314
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_0_7;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_1_7;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_2_7;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_3_7;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_4_7;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_5_7;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_6_7;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_7_7;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_8_7;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_9_7;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_10_7;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_11_7;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_12_7;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_13_7;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_14_7;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_314_out1 = conv_kernel_reg_15_7;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_315
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_315
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_0_6;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_1_6;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_2_6;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_3_6;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_4_6;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_5_6;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_6_6;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_7_6;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_8_6;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_9_6;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_10_6;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_11_6;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_12_6;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_13_6;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_14_6;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_315_out1 = conv_kernel_reg_15_6;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_316
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_316
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_0_5;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_1_5;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_2_5;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_3_5;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_4_5;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_5_5;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_6_5;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_7_5;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_8_5;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_9_5;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_10_5;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_11_5;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_12_5;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_13_5;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_14_5;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_316_out1 = conv_kernel_reg_15_5;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_317
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_317
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_0_4;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_1_4;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_2_4;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_3_4;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_4_4;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_5_4;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_6_4;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_7_4;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_8_4;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_9_4;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_10_4;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_11_4;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_12_4;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_13_4;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_14_4;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_317_out1 = conv_kernel_reg_15_4;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_318
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_318
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_0_3;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_1_3;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_2_3;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_3_3;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_4_3;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_5_3;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_6_3;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_7_3;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_8_3;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_9_3;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_10_3;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_11_3;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_12_3;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_13_3;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_14_3;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_318_out1 = conv_kernel_reg_15_3;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_319
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_319
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_0_2;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_1_2;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_2_2;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_3_2;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_4_2;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_5_2;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_6_2;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_7_2;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_8_2;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_9_2;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_10_2;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_11_2;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_12_2;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_13_2;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_14_2;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_319_out1 = conv_kernel_reg_15_2;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_320
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_320
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_0_1;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_1_1;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_2_1;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_3_1;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_4_1;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_5_1;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_6_1;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_7_1;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_8_1;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_9_1;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_10_1;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_11_1;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_12_1;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_13_1;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_14_1;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_320_out1 = conv_kernel_reg_15_1;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_N_Mux_8_16_25_4_321
    // Resource=streamer_handler_N_Mux_8_16_25_4, Function=mux : Inputs=8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4 Outputs=8
    // Implements 1 operation(s)
    // at: streamer_handler.cc:123:39
    always @*
      begin : streamer_handler_N_Mux_8_16_25_4_321
        case (streamer_handler_N_Mux_8_16_25_4_306_ctrl1) 
          4'd00: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_0_0;
            end
          4'd01: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_1_0;
            end
          4'd02: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_2_0;
            end
          4'd03: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_3_0;
            end
          4'd04: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_4_0;
            end
          4'd05: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_5_0;
            end
          4'd06: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_6_0;
            end
          4'd07: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_7_0;
            end
          4'd08: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_8_0;
            end
          4'd09: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_9_0;
            end
          4'd10: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_10_0;
            end
          4'd11: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_11_0;
            end
          4'd12: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_12_0;
            end
          4'd13: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_13_0;
            end
          4'd14: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_14_0;
            end
          default: 
            begin
              streamer_handler_N_Mux_8_16_25_4_321_out1 = conv_kernel_reg_15_0;
            end
        endcase
      end
    
    // rtl_instance:streamer_handler/streamer_handler_Add_5U_20_4_322
    // Resource=streamer_handler_Add_5U_20_4, Function=add : Inputs=4 Outputs=5
    // Implements 1 operation(s)
    // at: streamer_handler.cc:121:52
    assign streamer_handler_Add_5U_20_4_322_out1 = {1'b0, streamer_handler_N_Mux_8_16_25_4_306_ctrl1} + 5'd01;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_13_4_323
    // Resource=streamer_handler_Add_2U_13_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:243:38
    assign streamer_handler_Add_2U_13_4_323_out1 = {1'b0, s_reg_371[0]} + 2'd1;
    
    // rtl_instance:streamer_handler/streamer_handler_Add_2U_13_4_325
    // Resource=streamer_handler_Add_2U_13_4, Function=add : Inputs=1 Outputs=2
    // Implements 1 operation(s)
    // at: streamer_handler.cc:241:39
    assign streamer_handler_Add_2U_13_4_325_out1 = {1'b0, s_reg_434[0]} + 2'd1;
    
    // rtl_process:streamer_handler/drive_streamer_handler_LessThan_1U_2_1_326_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_streamer_handler_LessThan_1U_2_1_326_in1
    // at: streamer_handler.cc:243:30
    assign streamer_handler_LessThan_1U_2_1_326_in1 = {1'b0, s_reg_348[1:0]};
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_2_1_326
    // Resource=streamer_handler_LessThan_1U_2_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:243:32
    assign streamer_handler_LessThan_1U_2_1_326_out1 = (streamer_handler_LessThan_1U_2_1_326_in1[2] ^ streamer_handler_LessThan_1U_2_1_326_in1 < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_2_1_328
    // Resource=streamer_handler_LessThan_1U_2_1, Function=lt : Inputs=3S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:241:30
    assign streamer_handler_LessThan_1U_2_1_328_out1 = ({1'b0, s_reg_371} < 3'd2);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_21_4_329
    // Resource=streamer_handler_LessThan_1U_21_4, Function=lt : Inputs=8S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:127:44
    assign streamer_handler_LessThan_1U_21_4_329_out1 = (streamer_handler_LessThan_1U_21_4_103_in1[7] ^ streamer_handler_LessThan_1U_21_4_103_in1 < 8'd064);
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_23_1_332
    // Resource=streamer_handler_LessThan_1U_23_1, Function=lt : Inputs=6S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:121:38
    assign streamer_handler_LessThan_1U_23_1_332_out1 = (streamer_handler_LessThan_1U_23_1_305_in1[5] ^ streamer_handler_LessThan_1U_23_1_305_in1 < 6'd16);
    
    // rtl_instance:streamer_handler/streamer_handler_Add_5U_20_4_333
    // Resource=streamer_handler_Add_5U_20_4, Function=add : Inputs=4 Outputs=5
    // Implements 1 operation(s)
    // at: streamer_handler.cc:273:66
    assign streamer_handler_Add_5U_20_4_333_out1 = {1'b0, s_reg_433[3:0]} + 5'd01;
    
    // rtl_instance:streamer_handler/streamer_handler_LessThan_1U_23_1_854
    // Resource=streamer_handler_LessThan_1U_23_1, Function=lt : Inputs=6S Outputs=1
    // Implements 1 operation(s)
    // at: streamer_handler.cc:273:40
    assign streamer_handler_LessThan_1U_23_1_854_out1 = (streamer_handler_LessThan_1U_23_1_305_in1[5] ^ streamer_handler_LessThan_1U_23_1_305_in1 < 6'd16);
    
    // rtl_process:streamer_handler/drive_trig_hub_streamer_handler_slave_out_cur_write_reg
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_trig_hub_streamer_handler_slave_out_cur_write_reg
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:636:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:671:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_slave_out_cur_write_reg
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP661
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:636:2
            // Call Stack: 
            // in function reset called from streamer_handler.cc:398:41
            trig_hub_streamer_handler_slave_out_cur_write_reg <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  trig_hub_streamer_handler_slave_out_cur_write_reg <= trig_hub_streamer_handler_slave_out_cur_write;
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_1
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_1
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_1
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP689
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_1 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3162
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_1 <= s_reg_359;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_2
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_2
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_2
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP705
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_2 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3178
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_2 <= s_reg_360;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_3
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_3
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_3
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP721
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_3 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3194
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_3 <= s_reg_361;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_4
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_4
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_4
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP737
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_4 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3210
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_4 <= s_reg_362;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_5
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_5
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_5
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP753
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_5 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3226
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_5 <= s_reg_367;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_6
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_6
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_6
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP769
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_6 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3242
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_6 <= s_reg_368;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_7
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_7
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_7
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP785
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_7 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3258
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_7 <= s_reg_369;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_8
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_8
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_8
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP801
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_8 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3274
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_8 <= s_reg_370;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_9
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_9
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_9
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP817
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_9 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3290
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_9 <= s_reg_372;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_10
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_10
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_10
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP833
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_10 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3306
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_10 <= s_reg_373;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_11
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_11
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_11
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP849
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_11 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3322
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_11 <= s_reg_374;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_sreg_12
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_sreg_12
    // at: streamer_handler.cc:424:40
    // at: streamer_handler.cc:43:36
    // at: streamer_handler.cc:123:39
    
    always @(posedge clk or negedge rst)
      begin : drive_sreg_12
        if (rst == 1'b0) 
          begin
            // op:f_streamer_handler/OP865
            // at: streamer_handler.cc:424:40
            // Call Stack: 
            // in function f_streamer_handler called from streamer_handler.cc:424:40
            sreg_12 <= 128'd000000000000000000000000000000000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd41: 
                      begin
                        if (stream_acc_port_3_valid) 
                          begin
                            // op:f_streamer_handler/OP3338
                            // at: streamer_handler.cc:43:36
                            // Call Stack: 
                            // in function get_kernel called from streamer_handler.cc:442:13
                            sreg_12 <= s_reg_375;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_global_state
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    // BB2 : PROTO_1
    //   SRCLOC: streamer_handler.cc:426:9
    //    FSM: global_state == 0
    // BB5 : PROTO_2
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:654:3
    //    FSM: global_state == 1
    // BB13 : PROTO_3_1
    //   SRCLOC: streamer_handler.cc:477:13
    //    FSM: global_state == 2
    // BB14 : PROTO_39
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 38
    // BB24 : PROTO_40
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 39
    // BB26 : PROTO_4
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 3
    // BB35 : PROTO_41
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 40
    // BB37 : PROTO_5
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 4
    // BB46 : PROTO_42
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 41
    // BB48 : PROTO_6
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 5
    // BB59 : PROTO_7
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 6
    // BB64 : PROTO_43
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 42
    // BB76 : PROTO_8
    //   SRCLOC: streamer_handler.cc:185:67
    //    FSM: global_state == 7
    // BB77 : PROTO_44
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 43
    // BB90 : PROTO_45
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 44
    // BB102 : PROTO_46
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 45
    // BB112 : PROTO_9
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 8
    // BB119 : PROTO_47
    //   SRCLOC: streamer_handler.cc:68:63
    //    FSM: global_state == 46
    // BB126 : PROTO_10
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 9
    // BB131 : PROTO_48
    //   SRCLOC: streamer_handler.cc:71:13
    //    FSM: global_state == 47
    // BB137 : PROTO_11
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 10
    // BB148 : PROTO_12
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 11
    // BB149 : PROTO_49
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 48
    // BB162 : PROTO_50
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 49
    // BB165 : PROTO_13
    //   SRCLOC: streamer_handler.cc:218:63
    //    FSM: global_state == 12
    // BB175 : PROTO_51
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 50
    // BB188 : PROTO_52
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 51
    // BB191 : PROTO_14
    //   SRCLOC: streamer_handler.cc:225:62
    //    FSM: global_state == 13
    // BB208 : PROTO_15
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 14
    // BB210 : PROTO_53
    //   SRCLOC: streamer_handler.cc:111:63
    //    FSM: global_state == 52
    // BB223 : PROTO_54
    //   SRCLOC: streamer_handler.cc:113:13
    //    FSM: global_state == 53
    // BB236 : PROTO_16
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 15
    // BB241 : PROTO_55
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 54
    // BB247 : PROTO_17
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 16
    // BB252 : PROTO_56
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 55
    // BB258 : PROTO_18
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 17
    // BB266 : PROTO_57
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 56
    // BB268 : PROTO_19
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 18
    // BB278 : PROTO_58
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 57
    // BB286 : PROTO_20
    //   SRCLOC: streamer_handler.cc:260:67
    //    FSM: global_state == 19
    // BB292 : PROTO_59
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 58
    // BB300 : PROTO_60
    //   SRCLOC: streamer_handler.cc:156:13
    //    FSM: global_state == 59
    // BB313 : PROTO_61
    //   SRCLOC: streamer_handler.cc:454:13
    //    FSM: global_state == 60
    // BB316 : PROTO_62_1
    //   SRCLOC: streamer_handler.cc:456:13
    //    FSM: global_state == 61
    // BB318 : PROTO_21
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 20
    // BB328 : PROTO_22
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 21
    // BB338 : PROTO_23
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 22
    // BB348 : PROTO_24
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 23
    // BB364 : PROTO_25
    //   SRCLOC: streamer_handler.cc:319:59
    //    FSM: global_state == 24
    // BB384 : PROTO_26
    //   SRCLOC: streamer_handler.cc:324:62
    //    FSM: global_state == 25
    // BB398 : PROTO_27
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 26
    // BB414 : PROTO_28
    //   SRCLOC: streamer_handler.cc:337:59
    //    FSM: global_state == 27
    // BB434 : PROTO_29
    //   SRCLOC: streamer_handler.cc:342:62
    //    FSM: global_state == 28
    // BB448 : PROTO_30
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 29
    // BB464 : PROTO_31
    //   SRCLOC: streamer_handler.cc:355:59
    //    FSM: global_state == 30
    // BB484 : PROTO_32
    //   SRCLOC: streamer_handler.cc:360:62
    //    FSM: global_state == 31
    // BB498 : PROTO_33
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 32
    // BB514 : PROTO_34
    //   SRCLOC: streamer_handler.cc:373:59
    //    FSM: global_state == 33
    // BB534 : PROTO_35
    //   SRCLOC: streamer_handler.cc:378:62
    //    FSM: global_state == 34
    // BB548 : PROTO_36
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 35
    // BB559 : PROTO_37
    //   SRCLOC: streamer_handler.cc:469:13
    //    FSM: global_state == 36
    // BB562 : PROTO_38
    //   SRCLOC: streamer_handler.cc:471:13
    //    FSM: global_state == 37
    
    always @(posedge clk or negedge rst)
      begin : drive_global_state
        if (rst == 1'b0) 
          begin
            // basic_block:fwd_qkt_streamer_mha_slave_nb_can_get_mod2_process/BB2
            global_state <= 6'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  global_state <= global_state_next;
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_global_state_next
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    always @*
      begin : drive_global_state_next
        case (global_state) 
          6'd00, 6'd02, 6'd37, 6'd61: 
            begin
              // basic_block:f_streamer_handler/BB5
              global_state_next = 6'd01;
            end
          6'd01: 
            begin
              if (trig_hub_streamer_handler_slave_data_in_3) 
                begin
                  // basic_block:f_streamer_handler/BB14
                  global_state_next = 6'd38;
                end 
              else 
                begin
                  if (trig_hub_streamer_handler_slave_data_in_2) 
                    begin
                      // basic_block:f_streamer_handler/BB26
                      global_state_next = 6'd03;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end
            end
          6'd03: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB26
                  global_state_next = 6'd03;
                end
            end
          6'd04: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB37
                  global_state_next = 6'd04;
                end
            end
          6'd05: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB48
                  global_state_next = 6'd05;
                end
            end
          6'd06: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                    begin
                      if (s_reg_378) 
                        begin
                          // basic_block:f_streamer_handler/BB26
                          global_state_next = 6'd03;
                        end 
                      else 
                        begin
                          if (streamer_handler_LessThan_1U_21_4_98_out1) 
                            begin
                              // basic_block:f_streamer_handler/BB26
                              global_state_next = 6'd03;
                            end 
                          else 
                            begin
                              if (streamer_handler_LessThan_1U_9_4_96_out1) 
                                begin
                                  // basic_block:f_streamer_handler/BB26
                                  global_state_next = 6'd03;
                                end 
                              else 
                                begin
                                  // basic_block:f_streamer_handler/BB112
                                  global_state_next = 6'd08;
                                end
                            end
                        end
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB59
                  global_state_next = 6'd06;
                end
            end
          6'd07: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                begin
                  if (s_reg_378) 
                    begin
                      // basic_block:f_streamer_handler/BB26
                      global_state_next = 6'd03;
                    end 
                  else 
                    begin
                      if (streamer_handler_LessThan_1U_21_4_98_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB26
                          global_state_next = 6'd03;
                        end 
                      else 
                        begin
                          if (streamer_handler_LessThan_1U_9_4_96_out1) 
                            begin
                              // basic_block:f_streamer_handler/BB26
                              global_state_next = 6'd03;
                            end 
                          else 
                            begin
                              global_state_next = global_state + 6'd01;
                            end
                        end
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB76
                  global_state_next = 6'd07;
                end
            end
          6'd08: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB112
                  global_state_next = 6'd08;
                end
            end
          6'd09: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB126
                  global_state_next = 6'd09;
                end
            end
          6'd10: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB137
                  global_state_next = 6'd10;
                end
            end
          6'd11: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                    begin
                      if (streamer_handler_LessThan_1U_2_1_106_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB112
                          global_state_next = 6'd08;
                        end 
                      else 
                        begin
                          if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                            begin
                              // basic_block:f_streamer_handler/BB208
                              global_state_next = 6'd14;
                            end 
                          else 
                            begin
                              // basic_block:f_streamer_handler/BB191
                              global_state_next = 6'd13;
                            end
                        end
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB148
                  global_state_next = 6'd11;
                end
            end
          6'd12: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                begin
                  if (streamer_handler_LessThan_1U_2_1_106_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB112
                      global_state_next = 6'd08;
                    end 
                  else 
                    begin
                      if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB208
                          global_state_next = 6'd14;
                        end 
                      else 
                        begin
                          global_state_next = global_state + 6'd01;
                        end
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB165
                  global_state_next = 6'd12;
                end
            end
          6'd13: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB191
                  global_state_next = 6'd13;
                end
            end
          6'd14: 
            begin
              if (acc_stream_port_ready) 
                begin
                  if (streamer_handler_LessThan_1U_21_4_303_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB112
                      global_state_next = 6'd08;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB208
                  global_state_next = 6'd14;
                end
            end
          6'd15: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB236
                  global_state_next = 6'd15;
                end
            end
          6'd16: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB247
                  global_state_next = 6'd16;
                end
            end
          6'd17: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB258
                  global_state_next = 6'd17;
                end
            end
          6'd18: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                    begin
                      if (s_reg_378) 
                        begin
                          // basic_block:f_streamer_handler/BB236
                          global_state_next = 6'd15;
                        end 
                      else 
                        begin
                          if (streamer_handler_LessThan_1U_21_4_98_out1) 
                            begin
                              // basic_block:f_streamer_handler/BB236
                              global_state_next = 6'd15;
                            end 
                          else 
                            begin
                              if (streamer_handler_LessThan_1U_2_1_328_out1) 
                                begin
                                  // basic_block:f_streamer_handler/BB236
                                  global_state_next = 6'd15;
                                end 
                              else 
                                begin
                                  // basic_block:f_streamer_handler/BB318
                                  global_state_next = 6'd20;
                                end
                            end
                        end
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB268
                  global_state_next = 6'd18;
                end
            end
          6'd19: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                begin
                  if (s_reg_378) 
                    begin
                      // basic_block:f_streamer_handler/BB236
                      global_state_next = 6'd15;
                    end 
                  else 
                    begin
                      if (streamer_handler_LessThan_1U_21_4_98_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB236
                          global_state_next = 6'd15;
                        end 
                      else 
                        begin
                          if (streamer_handler_LessThan_1U_2_1_328_out1) 
                            begin
                              // basic_block:f_streamer_handler/BB236
                              global_state_next = 6'd15;
                            end 
                          else 
                            begin
                              global_state_next = global_state + 6'd01;
                            end
                        end
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB286
                  global_state_next = 6'd19;
                end
            end
          6'd20: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB318
                  global_state_next = 6'd20;
                end
            end
          6'd21: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB328
                  global_state_next = 6'd21;
                end
            end
          6'd22: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB338
                  global_state_next = 6'd22;
                end
            end
          6'd23: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                    begin
                      if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB398
                          global_state_next = 6'd26;
                        end 
                      else 
                        begin
                          // basic_block:f_streamer_handler/BB384
                          global_state_next = 6'd25;
                        end
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB348
                  global_state_next = 6'd23;
                end
            end
          6'd24: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB398
                      global_state_next = 6'd26;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB364
                  global_state_next = 6'd24;
                end
            end
          6'd25: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB384
                  global_state_next = 6'd25;
                end
            end
          6'd26: 
            begin
              if (acc_stream_port_ready) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                    begin
                      if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB448
                          global_state_next = 6'd29;
                        end 
                      else 
                        begin
                          // basic_block:f_streamer_handler/BB434
                          global_state_next = 6'd28;
                        end
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB398
                  global_state_next = 6'd26;
                end
            end
          6'd27: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB448
                      global_state_next = 6'd29;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB414
                  global_state_next = 6'd27;
                end
            end
          6'd28: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB434
                  global_state_next = 6'd28;
                end
            end
          6'd29: 
            begin
              if (acc_stream_port_ready) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                    begin
                      if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB498
                          global_state_next = 6'd32;
                        end 
                      else 
                        begin
                          // basic_block:f_streamer_handler/BB484
                          global_state_next = 6'd31;
                        end
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB448
                  global_state_next = 6'd29;
                end
            end
          6'd30: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB498
                      global_state_next = 6'd32;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB464
                  global_state_next = 6'd30;
                end
            end
          6'd31: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB484
                  global_state_next = 6'd31;
                end
            end
          6'd32: 
            begin
              if (acc_stream_port_ready) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                    begin
                      if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                        begin
                          // basic_block:f_streamer_handler/BB548
                          global_state_next = 6'd35;
                        end 
                      else 
                        begin
                          // basic_block:f_streamer_handler/BB534
                          global_state_next = 6'd34;
                        end
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB498
                  global_state_next = 6'd32;
                end
            end
          6'd33: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB548
                      global_state_next = 6'd35;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB514
                  global_state_next = 6'd33;
                end
            end
          6'd34: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_866_out1) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB534
                  global_state_next = 6'd34;
                end
            end
          6'd35: 
            begin
              if (acc_stream_port_ready) 
                begin
                  if (streamer_handler_LessThan_1U_23_1_854_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB318
                      global_state_next = 6'd20;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB548
                  global_state_next = 6'd35;
                end
            end
          6'd38: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB14
                  global_state_next = 6'd38;
                end
            end
          6'd39: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB24
                  global_state_next = 6'd39;
                end
            end
          6'd40: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB35
                  global_state_next = 6'd40;
                end
            end
          6'd41: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB46
                  global_state_next = 6'd41;
                end
            end
          6'd42: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB64
                  global_state_next = 6'd42;
                end
            end
          6'd43: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB77
                  global_state_next = 6'd43;
                end
            end
          6'd44: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB90
                  global_state_next = 6'd44;
                end
            end
          6'd45: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB131
                      global_state_next = 6'd47;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB102
                  global_state_next = 6'd45;
                end
            end
          6'd46: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_856_out1) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB119
                  global_state_next = 6'd46;
                end
            end
          6'd47: 
            begin
              if (s_reg_378) 
                begin
                  // basic_block:f_streamer_handler/BB64
                  global_state_next = 6'd42;
                end 
              else 
                begin
                  if (streamer_handler_LessThan_1U_21_4_103_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB64
                      global_state_next = 6'd42;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end
            end
          6'd48: 
            begin
              if (stream_acc_port_0_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB149
                  global_state_next = 6'd48;
                end
            end
          6'd49: 
            begin
              if (stream_acc_port_1_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB162
                  global_state_next = 6'd49;
                end
            end
          6'd50: 
            begin
              if (stream_acc_port_2_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB175
                  global_state_next = 6'd50;
                end
            end
          6'd51: 
            begin
              if (stream_acc_port_3_valid) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB223
                      global_state_next = 6'd53;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB188
                  global_state_next = 6'd51;
                end
            end
          6'd52: 
            begin
              if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB210
                  global_state_next = 6'd52;
                end
            end
          6'd53: 
            begin
              if (s_reg_378) 
                begin
                  if (streamer_handler_Or_1Ux1U_1U_4_860_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB223
                      global_state_next = 6'd53;
                    end 
                  else 
                    begin
                      // basic_block:f_streamer_handler/BB210
                      global_state_next = 6'd52;
                    end
                end 
              else 
                begin
                  if (streamer_handler_LessThan_1U_23_1_305_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB149
                      global_state_next = 6'd48;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end
            end
          6'd54: 
            begin
              if (conv_kernel_qkv_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB241
                  global_state_next = 6'd54;
                end
            end
          6'd55: 
            begin
              if (conv_kernel_qkt_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB252
                  global_state_next = 6'd55;
                end
            end
          6'd56: 
            begin
              if (fwd_qkt_streamer_conv_slave_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB266
                  global_state_next = 6'd56;
                end
            end
          6'd57: 
            begin
              if (fwd_qkv_streamer_conv_slave_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB278
                  global_state_next = 6'd57;
                end
            end
          6'd58: 
            begin
              if (acc_stream_port_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_streamer_handler/BB292
                  global_state_next = 6'd58;
                end
            end
          6'd59: 
            begin
              if (s_reg_378) 
                begin
                  // basic_block:f_streamer_handler/BB266
                  global_state_next = 6'd56;
                end 
              else 
                begin
                  if (streamer_handler_LessThan_1U_23_1_332_out1) 
                    begin
                      // basic_block:f_streamer_handler/BB241
                      global_state_next = 6'd54;
                    end 
                  else 
                    begin
                      global_state_next = global_state + 6'd01;
                    end
                end
            end
          default: 
            begin
              global_state_next = global_state + 6'd01;
            end
        endcase
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h1000001000000000
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk or negedge rst)
      begin : drive_gs_ctrl_f_streamer_handler_h1000001000000000
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h1000001000000000 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd36, 6'd60: 
                      begin
                        gs_ctrl_f_streamer_handler_h1000001000000000 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h1000001000000000 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h80020000000000
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk or negedge rst)
      begin : drive_gs_ctrl_f_streamer_handler_h80020000000000
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h80020000000000 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd41, 6'd55: 
                      begin
                        gs_ctrl_f_streamer_handler_h80020000000000 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h80020000000000 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h20000000000000
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk or negedge rst)
      begin : drive_gs_ctrl_f_streamer_handler_h20000000000000
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h20000000000000 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd53: 
                      begin
                        gs_ctrl_f_streamer_handler_h20000000000000 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h20000000000000 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/drive_gs_ctrl_f_streamer_handler_h800000000000000
    // FSM Control Mux
    // FSM Control for thread behavior:f_streamer_handler
    
    always @(posedge clk or negedge rst)
      begin : drive_gs_ctrl_f_streamer_handler_h800000000000000
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_streamer_handler_h800000000000000 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd59: 
                      begin
                        gs_ctrl_f_streamer_handler_h800000000000000 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_streamer_handler_h800000000000000 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:streamer_handler/thread_1
    assign conv_kernel_reg_0_0 = sreg_1[7:0];
    assign conv_kernel_reg_0_15 = sreg_1[127:120];
    assign conv_kernel_reg_0_14 = sreg_1[119:112];
    assign conv_kernel_reg_0_13 = sreg_1[111:104];
    assign conv_kernel_reg_0_12 = sreg_1[103:96];
    assign conv_kernel_reg_0_11 = sreg_1[95:88];
    assign conv_kernel_reg_0_10 = sreg_1[87:80];
    assign conv_kernel_reg_0_9 = sreg_1[79:72];
    assign conv_kernel_reg_0_8 = sreg_1[71:64];
    assign conv_kernel_reg_0_7 = sreg_1[63:56];
    assign conv_kernel_reg_0_6 = sreg_1[55:48];
    assign conv_kernel_reg_0_5 = sreg_1[47:40];
    assign conv_kernel_reg_0_4 = sreg_1[39:32];
    assign conv_kernel_reg_0_3 = sreg_1[31:24];
    assign conv_kernel_reg_0_2 = sreg_1[23:16];
    assign conv_kernel_reg_0_1 = sreg_1[15:8];
    
    // rtl_process:streamer_handler/thread_2
    assign conv_kernel_reg_1_0 = sreg_2[7:0];
    assign conv_kernel_reg_1_15 = sreg_2[127:120];
    assign conv_kernel_reg_1_14 = sreg_2[119:112];
    assign conv_kernel_reg_1_13 = sreg_2[111:104];
    assign conv_kernel_reg_1_12 = sreg_2[103:96];
    assign conv_kernel_reg_1_11 = sreg_2[95:88];
    assign conv_kernel_reg_1_10 = sreg_2[87:80];
    assign conv_kernel_reg_1_9 = sreg_2[79:72];
    assign conv_kernel_reg_1_8 = sreg_2[71:64];
    assign conv_kernel_reg_1_7 = sreg_2[63:56];
    assign conv_kernel_reg_1_6 = sreg_2[55:48];
    assign conv_kernel_reg_1_5 = sreg_2[47:40];
    assign conv_kernel_reg_1_4 = sreg_2[39:32];
    assign conv_kernel_reg_1_3 = sreg_2[31:24];
    assign conv_kernel_reg_1_2 = sreg_2[23:16];
    assign conv_kernel_reg_1_1 = sreg_2[15:8];
    
    // rtl_process:streamer_handler/thread_3
    assign conv_kernel_reg_2_0 = sreg_3[7:0];
    assign conv_kernel_reg_2_15 = sreg_3[127:120];
    assign conv_kernel_reg_2_14 = sreg_3[119:112];
    assign conv_kernel_reg_2_13 = sreg_3[111:104];
    assign conv_kernel_reg_2_12 = sreg_3[103:96];
    assign conv_kernel_reg_2_11 = sreg_3[95:88];
    assign conv_kernel_reg_2_10 = sreg_3[87:80];
    assign conv_kernel_reg_2_9 = sreg_3[79:72];
    assign conv_kernel_reg_2_8 = sreg_3[71:64];
    assign conv_kernel_reg_2_7 = sreg_3[63:56];
    assign conv_kernel_reg_2_6 = sreg_3[55:48];
    assign conv_kernel_reg_2_5 = sreg_3[47:40];
    assign conv_kernel_reg_2_4 = sreg_3[39:32];
    assign conv_kernel_reg_2_3 = sreg_3[31:24];
    assign conv_kernel_reg_2_2 = sreg_3[23:16];
    assign conv_kernel_reg_2_1 = sreg_3[15:8];
    
    // rtl_process:streamer_handler/thread_4
    assign conv_kernel_reg_3_0 = sreg_4[7:0];
    assign conv_kernel_reg_3_15 = sreg_4[127:120];
    assign conv_kernel_reg_3_14 = sreg_4[119:112];
    assign conv_kernel_reg_3_13 = sreg_4[111:104];
    assign conv_kernel_reg_3_12 = sreg_4[103:96];
    assign conv_kernel_reg_3_11 = sreg_4[95:88];
    assign conv_kernel_reg_3_10 = sreg_4[87:80];
    assign conv_kernel_reg_3_9 = sreg_4[79:72];
    assign conv_kernel_reg_3_8 = sreg_4[71:64];
    assign conv_kernel_reg_3_7 = sreg_4[63:56];
    assign conv_kernel_reg_3_6 = sreg_4[55:48];
    assign conv_kernel_reg_3_5 = sreg_4[47:40];
    assign conv_kernel_reg_3_4 = sreg_4[39:32];
    assign conv_kernel_reg_3_3 = sreg_4[31:24];
    assign conv_kernel_reg_3_2 = sreg_4[23:16];
    assign conv_kernel_reg_3_1 = sreg_4[15:8];
    
    // rtl_process:streamer_handler/thread_5
    assign conv_kernel_reg_4_0 = sreg_5[7:0];
    assign conv_kernel_reg_4_15 = sreg_5[127:120];
    assign conv_kernel_reg_4_14 = sreg_5[119:112];
    assign conv_kernel_reg_4_13 = sreg_5[111:104];
    assign conv_kernel_reg_4_12 = sreg_5[103:96];
    assign conv_kernel_reg_4_11 = sreg_5[95:88];
    assign conv_kernel_reg_4_10 = sreg_5[87:80];
    assign conv_kernel_reg_4_9 = sreg_5[79:72];
    assign conv_kernel_reg_4_8 = sreg_5[71:64];
    assign conv_kernel_reg_4_7 = sreg_5[63:56];
    assign conv_kernel_reg_4_6 = sreg_5[55:48];
    assign conv_kernel_reg_4_5 = sreg_5[47:40];
    assign conv_kernel_reg_4_4 = sreg_5[39:32];
    assign conv_kernel_reg_4_3 = sreg_5[31:24];
    assign conv_kernel_reg_4_2 = sreg_5[23:16];
    assign conv_kernel_reg_4_1 = sreg_5[15:8];
    
    // rtl_process:streamer_handler/thread_6
    assign conv_kernel_reg_5_0 = sreg_6[7:0];
    assign conv_kernel_reg_5_15 = sreg_6[127:120];
    assign conv_kernel_reg_5_14 = sreg_6[119:112];
    assign conv_kernel_reg_5_13 = sreg_6[111:104];
    assign conv_kernel_reg_5_12 = sreg_6[103:96];
    assign conv_kernel_reg_5_11 = sreg_6[95:88];
    assign conv_kernel_reg_5_10 = sreg_6[87:80];
    assign conv_kernel_reg_5_9 = sreg_6[79:72];
    assign conv_kernel_reg_5_8 = sreg_6[71:64];
    assign conv_kernel_reg_5_7 = sreg_6[63:56];
    assign conv_kernel_reg_5_6 = sreg_6[55:48];
    assign conv_kernel_reg_5_5 = sreg_6[47:40];
    assign conv_kernel_reg_5_4 = sreg_6[39:32];
    assign conv_kernel_reg_5_3 = sreg_6[31:24];
    assign conv_kernel_reg_5_2 = sreg_6[23:16];
    assign conv_kernel_reg_5_1 = sreg_6[15:8];
    
    // rtl_process:streamer_handler/thread_7
    assign conv_kernel_reg_6_0 = sreg_7[7:0];
    assign conv_kernel_reg_6_15 = sreg_7[127:120];
    assign conv_kernel_reg_6_14 = sreg_7[119:112];
    assign conv_kernel_reg_6_13 = sreg_7[111:104];
    assign conv_kernel_reg_6_12 = sreg_7[103:96];
    assign conv_kernel_reg_6_11 = sreg_7[95:88];
    assign conv_kernel_reg_6_10 = sreg_7[87:80];
    assign conv_kernel_reg_6_9 = sreg_7[79:72];
    assign conv_kernel_reg_6_8 = sreg_7[71:64];
    assign conv_kernel_reg_6_7 = sreg_7[63:56];
    assign conv_kernel_reg_6_6 = sreg_7[55:48];
    assign conv_kernel_reg_6_5 = sreg_7[47:40];
    assign conv_kernel_reg_6_4 = sreg_7[39:32];
    assign conv_kernel_reg_6_3 = sreg_7[31:24];
    assign conv_kernel_reg_6_2 = sreg_7[23:16];
    assign conv_kernel_reg_6_1 = sreg_7[15:8];
    
    // rtl_process:streamer_handler/thread_8
    assign conv_kernel_reg_7_0 = sreg_8[7:0];
    assign conv_kernel_reg_7_15 = sreg_8[127:120];
    assign conv_kernel_reg_7_14 = sreg_8[119:112];
    assign conv_kernel_reg_7_13 = sreg_8[111:104];
    assign conv_kernel_reg_7_12 = sreg_8[103:96];
    assign conv_kernel_reg_7_11 = sreg_8[95:88];
    assign conv_kernel_reg_7_10 = sreg_8[87:80];
    assign conv_kernel_reg_7_9 = sreg_8[79:72];
    assign conv_kernel_reg_7_8 = sreg_8[71:64];
    assign conv_kernel_reg_7_7 = sreg_8[63:56];
    assign conv_kernel_reg_7_6 = sreg_8[55:48];
    assign conv_kernel_reg_7_5 = sreg_8[47:40];
    assign conv_kernel_reg_7_4 = sreg_8[39:32];
    assign conv_kernel_reg_7_3 = sreg_8[31:24];
    assign conv_kernel_reg_7_2 = sreg_8[23:16];
    assign conv_kernel_reg_7_1 = sreg_8[15:8];
    
    // rtl_process:streamer_handler/thread_9
    assign conv_kernel_reg_8_0 = sreg_9[7:0];
    assign conv_kernel_reg_8_15 = sreg_9[127:120];
    assign conv_kernel_reg_8_14 = sreg_9[119:112];
    assign conv_kernel_reg_8_13 = sreg_9[111:104];
    assign conv_kernel_reg_8_12 = sreg_9[103:96];
    assign conv_kernel_reg_8_11 = sreg_9[95:88];
    assign conv_kernel_reg_8_10 = sreg_9[87:80];
    assign conv_kernel_reg_8_9 = sreg_9[79:72];
    assign conv_kernel_reg_8_8 = sreg_9[71:64];
    assign conv_kernel_reg_8_7 = sreg_9[63:56];
    assign conv_kernel_reg_8_6 = sreg_9[55:48];
    assign conv_kernel_reg_8_5 = sreg_9[47:40];
    assign conv_kernel_reg_8_4 = sreg_9[39:32];
    assign conv_kernel_reg_8_3 = sreg_9[31:24];
    assign conv_kernel_reg_8_2 = sreg_9[23:16];
    assign conv_kernel_reg_8_1 = sreg_9[15:8];
    
    // rtl_process:streamer_handler/thread_10
    assign conv_kernel_reg_9_0 = sreg_10[7:0];
    assign conv_kernel_reg_9_15 = sreg_10[127:120];
    assign conv_kernel_reg_9_14 = sreg_10[119:112];
    assign conv_kernel_reg_9_13 = sreg_10[111:104];
    assign conv_kernel_reg_9_12 = sreg_10[103:96];
    assign conv_kernel_reg_9_11 = sreg_10[95:88];
    assign conv_kernel_reg_9_10 = sreg_10[87:80];
    assign conv_kernel_reg_9_9 = sreg_10[79:72];
    assign conv_kernel_reg_9_8 = sreg_10[71:64];
    assign conv_kernel_reg_9_7 = sreg_10[63:56];
    assign conv_kernel_reg_9_6 = sreg_10[55:48];
    assign conv_kernel_reg_9_5 = sreg_10[47:40];
    assign conv_kernel_reg_9_4 = sreg_10[39:32];
    assign conv_kernel_reg_9_3 = sreg_10[31:24];
    assign conv_kernel_reg_9_2 = sreg_10[23:16];
    assign conv_kernel_reg_9_1 = sreg_10[15:8];
    
    // rtl_process:streamer_handler/thread_11
    assign conv_kernel_reg_10_0 = sreg_11[7:0];
    assign conv_kernel_reg_10_15 = sreg_11[127:120];
    assign conv_kernel_reg_10_14 = sreg_11[119:112];
    assign conv_kernel_reg_10_13 = sreg_11[111:104];
    assign conv_kernel_reg_10_12 = sreg_11[103:96];
    assign conv_kernel_reg_10_11 = sreg_11[95:88];
    assign conv_kernel_reg_10_10 = sreg_11[87:80];
    assign conv_kernel_reg_10_9 = sreg_11[79:72];
    assign conv_kernel_reg_10_8 = sreg_11[71:64];
    assign conv_kernel_reg_10_7 = sreg_11[63:56];
    assign conv_kernel_reg_10_6 = sreg_11[55:48];
    assign conv_kernel_reg_10_5 = sreg_11[47:40];
    assign conv_kernel_reg_10_4 = sreg_11[39:32];
    assign conv_kernel_reg_10_3 = sreg_11[31:24];
    assign conv_kernel_reg_10_2 = sreg_11[23:16];
    assign conv_kernel_reg_10_1 = sreg_11[15:8];
    
    // rtl_process:streamer_handler/thread_12
    assign conv_kernel_reg_11_0 = sreg_12[7:0];
    assign conv_kernel_reg_11_15 = sreg_12[127:120];
    assign conv_kernel_reg_11_14 = sreg_12[119:112];
    assign conv_kernel_reg_11_13 = sreg_12[111:104];
    assign conv_kernel_reg_11_12 = sreg_12[103:96];
    assign conv_kernel_reg_11_11 = sreg_12[95:88];
    assign conv_kernel_reg_11_10 = sreg_12[87:80];
    assign conv_kernel_reg_11_9 = sreg_12[79:72];
    assign conv_kernel_reg_11_8 = sreg_12[71:64];
    assign conv_kernel_reg_11_7 = sreg_12[63:56];
    assign conv_kernel_reg_11_6 = sreg_12[55:48];
    assign conv_kernel_reg_11_5 = sreg_12[47:40];
    assign conv_kernel_reg_11_4 = sreg_12[39:32];
    assign conv_kernel_reg_11_3 = sreg_12[31:24];
    assign conv_kernel_reg_11_2 = sreg_12[23:16];
    assign conv_kernel_reg_11_1 = sreg_12[15:8];

endmodule


