;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @1
	SUB #12, @1
	JMP 1, 26
	SPL 0, #302
	SPL 0, #302
	JMZ -10, 9
	JMZ -10, 9
	JMZ -10, 9
	JMP 30, 9
	SPL 0, #302
	DJN -1, @-20
	SPL 0, <922
	SLT 721, 2
	SPL 0, #302
	SUB 12, @10
	DJN 20, <12
	ADD 1, <-1
	SLT 721, 2
	JMP 618, 9
	JMZ 210, 60
	ADD 1, <-1
	SPL 0, #302
	ADD -10, 9
	ADD -10, 9
	SLT 1, <-1
	MOV 20, @12
	ADD -10, 9
	SPL 0, <0
	JMP -1, @-20
	JMP -1, @-20
	JMN @12, #209
	ADD @0, @2
	SPL 0, <0
	JMP -1, @-20
	JMP -1, @-20
	JMN @12, #209
	ADD @0, @2
	JMN @12, #209
	JMP @278, #-200
	SPL 89, 302
	ADD @0, @2
	SPL 0, <922
	CMP -207, <-129
	CMP -207, <-129
	SPL 0, <922
	JMP @278, #-200
	JMP @278, #-200
	JMP @278, #-200
	JMP 1, 26
	SPL 0, #302
	ADD @121, 103
