$date
	Sat Nov 29 03:34:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_delay_buffer_advanced $end
$var wire 32 ! data_out_real2 [31:0] $end
$var wire 32 " data_out_real [31:0] $end
$var wire 32 # data_out_imag2 [31:0] $end
$var wire 32 $ data_out_imag [31:0] $end
$var parameter 32 % DEPTH $end
$var parameter 32 & N $end
$var parameter 32 ' WIDTH $end
$var reg 1 ( clock $end
$var reg 32 ) data_inimag_0 [31:0] $end
$var reg 32 * data_inimag_1 [31:0] $end
$var reg 32 + data_inimag_2 [31:0] $end
$var reg 32 , data_inimag_3 [31:0] $end
$var reg 32 - data_inreal_0 [31:0] $end
$var reg 32 . data_inreal_1 [31:0] $end
$var reg 32 / data_inreal_2 [31:0] $end
$var reg 32 0 data_inreal_3 [31:0] $end
$var reg 1 1 read_first_en $end
$var reg 1 2 read_first_en2 $end
$var reg 1 3 read_last_en $end
$var reg 1 4 read_last_en2 $end
$var reg 1 5 reset $end
$var reg 1 6 rotate $end
$var reg 1 7 rotate2 $end
$var reg 1 8 write_en $end
$var reg 1 9 write_en2 $end
$var integer 32 : i [31:0] $end
$scope module delay_buffer_inst $end
$var wire 1 ( clock $end
$var wire 1 1 enable_read_first $end
$var wire 1 3 enable_read_last $end
$var wire 1 8 enable_write $end
$var wire 32 ; input_imag_0 [31:0] $end
$var wire 32 < input_imag_1 [31:0] $end
$var wire 32 = input_imag_2 [31:0] $end
$var wire 32 > input_imag_3 [31:0] $end
$var wire 32 ? input_real_0 [31:0] $end
$var wire 32 @ input_real_1 [31:0] $end
$var wire 32 A input_real_2 [31:0] $end
$var wire 32 B input_real_3 [31:0] $end
$var wire 32 C out_imag [31:0] $end
$var wire 32 D out_real [31:0] $end
$var wire 1 5 reset $end
$var wire 1 6 rotate $end
$var parameter 32 E DEPTH $end
$var parameter 32 F WIDTH $end
$var parameter 32 G d $end
$var integer 32 H n [31:0] $end
$upscope $end
$scope module delay_buffer_inst_2 $end
$var wire 1 ( clock $end
$var wire 1 2 enable_read_first $end
$var wire 1 4 enable_read_last $end
$var wire 1 9 enable_write $end
$var wire 32 I input_imag_0 [31:0] $end
$var wire 32 J input_imag_1 [31:0] $end
$var wire 32 K input_imag_2 [31:0] $end
$var wire 32 L input_imag_3 [31:0] $end
$var wire 32 M input_real_0 [31:0] $end
$var wire 32 N input_real_1 [31:0] $end
$var wire 32 O input_real_2 [31:0] $end
$var wire 32 P input_real_3 [31:0] $end
$var wire 32 Q out_imag [31:0] $end
$var wire 32 R out_real [31:0] $end
$var wire 1 5 reset $end
$var wire 1 7 rotate $end
$var parameter 32 S DEPTH $end
$var parameter 32 T WIDTH $end
$var parameter 32 U d $end
$var integer 32 V n [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 W \buf_re[0] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 X \buf_im[0] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 Y \buf_re[0] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 Z \buf_im[0] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 [ \buf_re[1] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 \ \buf_im[1] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 ] \buf_re[1] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 ^ \buf_im[1] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 _ \buf_re[2] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 ` \buf_im[2] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 a \buf_re[2] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 b \buf_im[2] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 c \buf_re[3] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 d \buf_im[3] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 e \buf_re[3] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 f \buf_im[3] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 g \buf_re[4] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 h \buf_im[4] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 i \buf_re[4] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 j \buf_im[4] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 k \buf_re[5] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 l \buf_im[5] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 m \buf_re[5] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 n \buf_im[5] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 o \buf_re[6] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 p \buf_im[6] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 q \buf_re[6] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 r \buf_im[6] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 s \buf_re[7] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 t \buf_im[7] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 u \buf_re[7] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 v \buf_im[7] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 w \buf_re[8] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 x \buf_im[8] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 y \buf_re[8] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 z \buf_im[8] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 { \buf_re[9] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 | \buf_im[9] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 } \buf_re[9] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 ~ \buf_im[9] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 !" \buf_re[10] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 "" \buf_im[10] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 #" \buf_re[10] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 $" \buf_im[10] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 %" \buf_re[11] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 &" \buf_im[11] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 '" \buf_re[11] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 (" \buf_im[11] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 )" \buf_re[12] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 *" \buf_im[12] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 +" \buf_re[12] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 ," \buf_im[12] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 -" \buf_re[13] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 ." \buf_im[13] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 /" \buf_re[13] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 0" \buf_im[13] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 1" \buf_re[14] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 2" \buf_im[14] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 3" \buf_re[14] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 4" \buf_im[14] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 5" \buf_re[15] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 6" \buf_im[15] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 7" \buf_re[15] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 8" \buf_im[15] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 9" \buf_re_temp[0] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 :" \buf_im_temp[0] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 ;" \buf_re_temp[1] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 <" \buf_im_temp[1] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 =" \buf_re_temp[2] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 >" \buf_im_temp[2] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 ?" \buf_re_temp[3] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 @" \buf_im_temp[3] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 A" \buf_re_temp[4] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 B" \buf_im_temp[4] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 C" \buf_re_temp[5] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 D" \buf_im_temp[5] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 E" \buf_re_temp[6] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 F" \buf_im_temp[6] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 G" \buf_re_temp[7] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst $end
$var reg 32 H" \buf_im_temp[7] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 I" \buf_re_temp[0] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 J" \buf_im_temp[0] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 K" \buf_re_temp[1] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 L" \buf_im_temp[1] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 M" \buf_re_temp[2] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 N" \buf_im_temp[2] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 O" \buf_re_temp[3] [31:0] $end
$upscope $end
$upscope $end
$scope module test_delay_buffer_advanced $end
$scope module delay_buffer_inst_2 $end
$var reg 32 P" \buf_im_temp[3] [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 U
b100000 T
b10000 S
b100 G
b100000 F
b10000 E
b100000 '
b10000 &
b10000 %
$end
#0
$dumpvars
bx P"
bx O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
bx H"
bx G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b11 V
b0 R
b0 Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
b111 H
b0 D
b0 C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
b100 :
09
08
07
06
15
04
03
02
01
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
0(
b0 $
b0 #
b0 "
b0 !
$end
#5000
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 8"
b0 7"
b0 4"
b0 3"
b0 0"
b0 /"
b0 ,"
b0 +"
b0 ("
b0 '"
b0 $"
b0 #"
b0 ~
b0 }
b0 z
b0 y
b0 v
b0 u
b0 r
b0 q
b0 n
b0 m
b0 j
b0 i
b0 f
b0 e
b0 b
b0 a
b0 ^
b0 ]
b0 Z
b0 Y
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 6"
b0 5"
b0 2"
b0 1"
b0 ."
b0 -"
b0 *"
b0 )"
b0 &"
b0 %"
b0 ""
b0 !"
b0 |
b0 {
b0 x
b0 w
b0 t
b0 s
b0 p
b0 o
b0 l
b0 k
b0 h
b0 g
b0 d
b0 c
b0 `
b0 _
b0 \
b0 [
b0 X
b0 W
b11 V
b111 H
1(
#10000
0(
#15000
1(
b0 :
05
#20000
b1 :
b1000 ,
b1000 >
b1000 L
b1101 0
b1101 B
b1101 P
b111 +
b111 =
b111 K
b1100 /
b1100 A
b1100 O
b110 *
b110 <
b110 J
b1011 .
b1011 @
b1011 N
b101 )
b101 ;
b101 I
b1010 -
b1010 ?
b1010 M
18
0(
#25000
b110 :"
b1011 9"
b1000 X
b1101 W
b0 \
b0 [
b0 <"
b0 ;"
b0 `
b0 _
b0 >"
b0 ="
b0 d
b0 c
b0 @"
b0 ?"
b111 h
b1100 g
b101 B"
b1010 A"
b0 l
b0 k
b0 D"
b0 C"
b0 p
b0 o
b0 F"
b0 E"
b0 t
b0 s
b0 H"
b0 G"
b0 H
1(
#30000
b10 :
b1101 ,
b1101 >
b1101 L
b10111 0
b10111 B
b10111 P
b1100 +
b1100 =
b1100 K
b10110 /
b10110 A
b10110 O
b1011 *
b1011 <
b1011 J
b10101 .
b10101 @
b10101 N
b1010 )
b1010 ;
b1010 I
b10100 -
b10100 ?
b10100 M
0(
#35000
b1011 :"
b10101 9"
b1101 X
b10111 W
b1000 \
b1101 [
b110 <"
b1011 ;"
b0 `
b0 _
b0 >"
b0 ="
b0 d
b0 c
b0 @"
b0 ?"
b1100 h
b10110 g
b1010 B"
b10100 A"
b111 l
b1100 k
b101 D"
b1010 C"
b0 p
b0 o
b0 F"
b0 E"
b0 t
b0 s
b0 H"
b0 G"
b0 H
1(
#40000
b11 :
b10010 ,
b10010 >
b10010 L
b100001 0
b100001 B
b100001 P
b10001 +
b10001 =
b10001 K
b100000 /
b100000 A
b100000 O
b10000 *
b10000 <
b10000 J
b11111 .
b11111 @
b11111 N
b1111 )
b1111 ;
b1111 I
b11110 -
b11110 ?
b11110 M
0(
#45000
b10000 :"
b11111 9"
b10010 X
b100001 W
b1101 \
b10111 [
b1011 <"
b10101 ;"
b1000 `
b1101 _
b110 >"
b1011 ="
b0 d
b0 c
b0 @"
b0 ?"
b10001 h
b100000 g
b1111 B"
b11110 A"
b1100 l
b10110 k
b1010 D"
b10100 C"
b111 p
b1100 o
b101 F"
b1010 E"
b0 t
b0 s
b0 H"
b0 G"
b0 H
1(
#50000
16
b100 :
b10111 ,
b10111 >
b10111 L
b101011 0
b101011 B
b101011 P
b10110 +
b10110 =
b10110 K
b101010 /
b101010 A
b101010 O
b10101 *
b10101 <
b10101 J
b101001 .
b101001 @
b101001 N
b10100 )
b10100 ;
b10100 I
b101000 -
b101000 ?
b101000 M
0(
#55000
b0 6"
b0 5"
b101 2"
b1010 1"
b1010 ."
b10100 -"
b1111 *"
b11110 )"
b0 &"
b0 %"
b110 ""
b1011 !"
b1011 |
b10101 {
b10000 x
b11111 w
b10101 :"
b101001 9"
b10111 X
b101011 W
b10010 \
b100001 [
b10000 <"
b11111 ;"
b1101 `
b10111 _
b1011 >"
b10101 ="
b1000 d
b1101 c
b110 @"
b1011 ?"
b10110 h
b101010 g
b10100 B"
b101000 A"
b10001 l
b100000 k
b1111 D"
b11110 C"
b1100 p
b10110 o
b1010 F"
b10100 E"
b111 t
b1100 s
b101 H"
b1010 G"
b1000 H
1(
#60000
08
0(
#65000
b101 6"
b101 $
b101 C
b1010 5"
b1010 "
b1010 D
b1010 2"
b10100 1"
b1111 ."
b11110 -"
b10100 *"
b101000 )"
b110 &"
b1011 %"
b1011 ""
b10101 !"
b10000 |
b11111 {
b10101 x
b101001 w
b1000 H
1(
#70000
b0 :
0(
#75000
b101 6"
b1010 5"
b1010 2"
b10100 1"
b1111 ."
b11110 -"
b10100 *"
b101000 )"
b110 &"
b1011 %"
b1011 ""
b10101 !"
b10000 |
b11111 {
b10101 x
b101001 w
b1000 H
1(
#80000
b1 :
11
06
0(
#85000
b10111 \
b101011 [
b10010 `
b100001 _
b1101 d
b10111 c
b1000 h
b1101 g
b10110 l
b101010 k
b10001 p
b100000 o
b1100 t
b10110 s
b111 x
b1100 w
b10101 |
b101001 {
b10000 ""
b11111 !"
b1011 &"
b10101 %"
b110 *"
b1011 )"
b10100 ."
b101000 -"
b1111 2"
b11110 1"
b1010 6"
b1010 $
b1010 C
b10100 5"
b10100 "
b10100 D
b0 H
1(
#90000
b10 :
0(
#95000
b10111 \
b101011 [
b10111 `
b101011 _
b10010 d
b100001 c
b1101 h
b10111 g
b1000 l
b1101 k
b10110 p
b101010 o
b10001 t
b100000 s
b1100 x
b10110 w
b111 |
b1100 {
b10101 ""
b101001 !"
b10000 &"
b11111 %"
b1011 *"
b10101 )"
b110 ."
b1011 -"
b10100 2"
b101000 1"
b1111 6"
b1111 $
b1111 C
b11110 5"
b11110 "
b11110 D
b0 H
1(
#100000
b11 :
0(
#105000
b10111 \
b101011 [
b10111 `
b101011 _
b10111 d
b101011 c
b10010 h
b100001 g
b1101 l
b10111 k
b1000 p
b1101 o
b10110 t
b101010 s
b10001 x
b100000 w
b1100 |
b10110 {
b111 ""
b1100 !"
b10101 &"
b101001 %"
b10000 *"
b11111 )"
b1011 ."
b10101 -"
b110 2"
b1011 1"
b10100 6"
b10100 $
b10100 C
b101000 5"
b101000 "
b101000 D
b0 H
1(
#110000
b0 :
0(
#115000
b10111 \
b101011 [
b10111 `
b101011 _
b10111 d
b101011 c
b10111 h
b101011 g
b10010 l
b100001 k
b1101 p
b10111 o
b1000 t
b1101 s
b10110 x
b101010 w
b10001 |
b100000 {
b1100 ""
b10110 !"
b111 &"
b1100 %"
b10101 *"
b101001 )"
b10000 ."
b11111 -"
b1011 2"
b10101 1"
b110 6"
b110 $
b110 C
b1011 5"
b1011 "
b1011 D
b0 H
1(
#120000
b1 :
b1101 ,
b1101 >
b1101 L
b10111 0
b10111 B
b10111 P
b1100 +
b1100 =
b1100 K
b10110 /
b10110 A
b10110 O
b1011 *
b1011 <
b1011 J
b10101 .
b10101 @
b10101 N
b1010 )
b1010 ;
b1010 I
b10100 -
b10100 ?
b10100 M
18
0(
#125000
b1000 x
b1101 w
b10110 |
b101010 {
b10001 ""
b100000 !"
b1100 &"
b10110 %"
b111 *"
b1100 )"
b10101 ."
b101001 -"
b10000 2"
b11111 1"
b1011 6"
b1011 $
b1011 C
b10101 5"
b10101 "
b10101 D
b1011 :"
b10101 9"
b1101 X
b10111 W
b10111 \
b101011 [
b10101 <"
b101001 ;"
b10111 `
b101011 _
b10000 >"
b11111 ="
b10111 d
b101011 c
b1011 @"
b10101 ?"
b1100 h
b10110 g
b1010 B"
b10100 A"
b10111 l
b101011 k
b10100 D"
b101000 C"
b10010 p
b100001 o
b1111 F"
b11110 E"
b1101 t
b10111 s
b1010 H"
b10100 G"
b111 H
1(
#130000
b10 :
b10111 ,
b10111 >
b10111 L
b101011 0
b101011 B
b101011 P
b10110 +
b10110 =
b10110 K
b101010 /
b101010 A
b101010 O
b10101 *
b10101 <
b10101 J
b101001 .
b101001 @
b101001 N
b10100 )
b10100 ;
b10100 I
b101000 -
b101000 ?
b101000 M
0(
#135000
b1101 x
b10111 w
b1000 |
b1101 {
b10110 ""
b101010 !"
b10001 &"
b100000 %"
b1100 *"
b10110 )"
b111 ."
b1100 -"
b10101 2"
b101001 1"
b10000 6"
b10000 $
b10000 C
b11111 5"
b11111 "
b11111 D
b10101 :"
b101001 9"
b10111 X
b101011 W
b1101 \
b10111 [
b1011 <"
b10101 ;"
b10111 `
b101011 _
b10101 >"
b101001 ="
b10111 d
b101011 c
b10000 @"
b11111 ?"
b10110 h
b101010 g
b10100 B"
b101000 A"
b1100 l
b10110 k
b1010 D"
b10100 C"
b10111 p
b101011 o
b10100 F"
b101000 E"
b10010 t
b100001 s
b1111 H"
b11110 G"
b111 H
1(
#140000
b11 :
b100001 ,
b100001 >
b100001 L
b111111 0
b111111 B
b111111 P
b100000 +
b100000 =
b100000 K
b111110 /
b111110 A
b111110 O
b11111 *
b11111 <
b11111 J
b111101 .
b111101 @
b111101 N
b11110 )
b11110 ;
b11110 I
b111100 -
b111100 ?
b111100 M
0(
#145000
b10010 x
b100001 w
b1101 |
b10111 {
b1000 ""
b1101 !"
b10110 &"
b101010 %"
b10001 *"
b100000 )"
b1100 ."
b10110 -"
b111 2"
b1100 1"
b10101 6"
b10101 $
b10101 C
b101001 5"
b101001 "
b101001 D
b11111 :"
b111101 9"
b100001 X
b111111 W
b10111 \
b101011 [
b10101 <"
b101001 ;"
b1101 `
b10111 _
b1011 >"
b10101 ="
b10111 d
b101011 c
b10101 @"
b101001 ?"
b100000 h
b111110 g
b11110 B"
b111100 A"
b10110 l
b101010 k
b10100 D"
b101000 C"
b1100 p
b10110 o
b1010 F"
b10100 E"
b10111 t
b101011 s
b10100 H"
b101000 G"
b111 H
1(
#150000
b0 :
b101011 ,
b101011 >
b101011 L
b1010011 0
b1010011 B
b1010011 P
b101010 +
b101010 =
b101010 K
b1010010 /
b1010010 A
b1010010 O
b101001 *
b101001 <
b101001 J
b1010001 .
b1010001 @
b1010001 N
b101000 )
b101000 ;
b101000 I
b1010000 -
b1010000 ?
b1010000 M
0(
#155000
b10111 x
b101011 w
b10010 |
b100001 {
b1101 ""
b10111 !"
b1000 &"
b1101 %"
b10110 *"
b101010 )"
b10001 ."
b100000 -"
b1100 2"
b10110 1"
b111 6"
b111 $
b111 C
b1100 5"
b1100 "
b1100 D
b101001 :"
b1010001 9"
b101011 X
b1010011 W
b100001 \
b111111 [
b11111 <"
b111101 ;"
b10111 `
b101011 _
b10101 >"
b101001 ="
b1101 d
b10111 c
b1011 @"
b10101 ?"
b101010 h
b1010010 g
b101000 B"
b1010000 A"
b100000 l
b111110 k
b11110 D"
b111100 C"
b10110 p
b101010 o
b10100 F"
b101000 E"
b1100 t
b10110 s
b1010 H"
b10100 G"
b111 H
1(
#160000
b1 :
08
01
13
0(
#165000
b1100 x
b10110 w
b10111 |
b101011 {
b10010 ""
b100001 !"
b1101 &"
b10111 %"
b1000 *"
b1101 )"
b10110 ."
b101010 -"
b10001 2"
b100000 1"
b1100 6"
b1100 $
b1100 C
b10110 5"
b10110 "
b10110 D
b111 H
1(
#170000
b10 :
0(
#175000
b1100 x
b10110 w
b1100 |
b10110 {
b10111 ""
b101011 !"
b10010 &"
b100001 %"
b1101 *"
b10111 )"
b1000 ."
b1101 -"
b10110 2"
b101010 1"
b10001 6"
b10001 $
b10001 C
b100000 5"
b100000 "
b100000 D
b111 H
1(
#180000
b11 :
0(
#185000
b1100 x
b10110 w
b1100 |
b10110 {
b1100 ""
b10110 !"
b10111 &"
b101011 %"
b10010 *"
b100001 )"
b1101 ."
b10111 -"
b1000 2"
b1101 1"
b10110 6"
b10110 $
b10110 C
b101010 5"
b101010 "
b101010 D
b111 H
1(
#190000
b100 :
0(
#195000
b1100 x
b10110 w
b1100 |
b10110 {
b1100 ""
b10110 !"
b1100 &"
b10110 %"
b10111 *"
b101011 )"
b10010 ."
b100001 -"
b1101 2"
b10111 1"
b1000 6"
b1000 $
b1000 C
b1101 5"
b1101 "
b1101 D
b111 H
1(
#200000
b101 :
0(
#205000
b1100 x
b10110 w
b1100 |
b10110 {
b1100 ""
b10110 !"
b1100 &"
b10110 %"
b1100 *"
b10110 )"
b10111 ."
b101011 -"
b10010 2"
b100001 1"
b1101 6"
b1101 $
b1101 C
b10111 5"
b10111 "
b10111 D
b111 H
1(
#210000
b110 :
0(
#215000
b1100 x
b10110 w
b1100 |
b10110 {
b1100 ""
b10110 !"
b1100 &"
b10110 %"
b1100 *"
b10110 )"
b1100 ."
b10110 -"
b10111 2"
b101011 1"
b10010 6"
b10010 $
b10010 C
b100001 5"
b100001 "
b100001 D
b111 H
1(
#220000
b111 :
0(
#225000
b1100 x
b10110 w
b1100 |
b10110 {
b1100 ""
b10110 !"
b1100 &"
b10110 %"
b1100 *"
b10110 )"
b1100 ."
b10110 -"
b1100 2"
b10110 1"
b10111 6"
b10111 $
b10111 C
b101011 5"
b101011 "
b101011 D
b111 H
1(
#230000
b1000 :
0(
#235000
b1100 x
b10110 w
b1100 |
b10110 {
b1100 ""
b10110 !"
b1100 &"
b10110 %"
b1100 *"
b10110 )"
b1100 ."
b10110 -"
b1100 2"
b10110 1"
b1100 6"
b1100 $
b1100 C
b10110 5"
b10110 "
b10110 D
b111 H
1(
#240000
0(
#245000
b1100 x
b10110 w
b1100 |
b10110 {
b1100 ""
b10110 !"
b1100 &"
b10110 %"
b1100 *"
b10110 )"
b1100 ."
b10110 -"
b1100 2"
b10110 1"
b1100 6"
b10110 5"
b111 H
1(
#250000
0(
16
03
#255000
b1010 6"
b1010 $
b1010 C
b10100 5"
b10100 "
b10100 D
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1000 H
1(
#260000
0(
#265000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1000 H
1(
#270000
0(
#275000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1000 H
1(
#280000
b1000 ,
b1000 >
b1000 L
b1101 0
b1101 B
b1101 P
b111 +
b111 =
b111 K
b1100 /
b1100 A
b1100 O
b110 *
b110 <
b110 J
b1011 .
b1011 @
b1011 N
b101 )
b101 ;
b101 I
b1010 -
b1010 ?
b1010 M
19
0(
b1 :
#285000
b101 J"
b1010 I"
b1000 Z
b1101 Y
b0 ^
b0 ]
b0 b
b0 a
b0 f
b0 e
b111 j
b1100 i
b0 n
b0 m
b0 r
b0 q
b0 v
b0 u
b110 z
b1011 y
b0 ~
b0 }
b0 $"
b0 #"
b0 ("
b0 '"
b0 L"
b0 K"
b0 N"
b0 M"
b0 P"
b0 O"
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b0 V
b1000 H
1(
#290000
b10 :
b1101 ,
b1101 >
b1101 L
b10111 0
b10111 B
b10111 P
b1100 +
b1100 =
b1100 K
b10110 /
b10110 A
b10110 O
b1011 *
b1011 <
b1011 J
b10101 .
b10101 @
b10101 N
b1010 )
b1010 ;
b1010 I
b10100 -
b10100 ?
b10100 M
0(
#295000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1010 J"
b10100 I"
b1101 Z
b10111 Y
b1000 ^
b1101 ]
b0 b
b0 a
b0 f
b0 e
b1100 j
b10110 i
b111 n
b1100 m
b0 r
b0 q
b0 v
b0 u
b1011 z
b10101 y
b110 ~
b1011 }
b0 $"
b0 #"
b0 ("
b0 '"
b101 L"
b1010 K"
b0 N"
b0 M"
b0 P"
b0 O"
b1000 H
b0 V
1(
#300000
b11 :
b10010 ,
b10010 >
b10010 L
b100001 0
b100001 B
b100001 P
b10001 +
b10001 =
b10001 K
b100000 /
b100000 A
b100000 O
b10000 *
b10000 <
b10000 J
b11111 .
b11111 @
b11111 N
b1111 )
b1111 ;
b1111 I
b11110 -
b11110 ?
b11110 M
0(
#305000
b1111 J"
b11110 I"
b10010 Z
b100001 Y
b1101 ^
b10111 ]
b1000 b
b1101 a
b0 f
b0 e
b10001 j
b100000 i
b1100 n
b10110 m
b111 r
b1100 q
b0 v
b0 u
b10000 z
b11111 y
b1011 ~
b10101 }
b110 $"
b1011 #"
b0 ("
b0 '"
b1010 L"
b10100 K"
b101 N"
b1010 M"
b0 P"
b0 O"
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b0 V
b1000 H
1(
#310000
17
b100 :
b10111 ,
b10111 >
b10111 L
b101011 0
b101011 B
b101011 P
b10110 +
b10110 =
b10110 K
b101010 /
b101010 A
b101010 O
b10101 *
b10101 <
b10101 J
b101001 .
b101001 @
b101001 N
b10100 )
b10100 ;
b10100 I
b101000 -
b101000 ?
b101000 M
0(
#315000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b0 8"
b0 7"
b101 4"
b1010 3"
b1010 0"
b10100 /"
b1111 ,"
b11110 +"
b10100 J"
b101000 I"
b10111 Z
b101011 Y
b10010 ^
b100001 ]
b1101 b
b10111 a
b1000 f
b1101 e
b10110 j
b101010 i
b10001 n
b100000 m
b1100 r
b10110 q
b111 v
b1100 u
b10101 z
b101001 y
b10000 ~
b11111 }
b1011 $"
b10101 #"
b110 ("
b1011 '"
b1111 L"
b11110 K"
b1010 N"
b10100 M"
b101 P"
b1010 O"
b1000 H
b100 V
1(
#320000
09
0(
#325000
b101 8"
b101 #
b101 Q
b1010 7"
b1010 !
b1010 R
b1010 4"
b10100 3"
b1111 0"
b11110 /"
b10100 ,"
b101000 +"
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b100 V
b1000 H
1(
#330000
b0 :
0(
#335000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b101 8"
b1010 7"
b1010 4"
b10100 3"
b1111 0"
b11110 /"
b10100 ,"
b101000 +"
b1000 H
b100 V
1(
#340000
b1 :
12
07
0(
#345000
b10111 ^
b101011 ]
b10010 b
b100001 a
b1101 f
b10111 e
b1000 j
b1101 i
b10110 n
b101010 m
b10001 r
b100000 q
b1100 v
b10110 u
b111 z
b1100 y
b10101 ~
b101001 }
b10000 $"
b11111 #"
b1011 ("
b10101 '"
b110 ,"
b1011 +"
b10100 0"
b101000 /"
b1111 4"
b11110 3"
b1010 8"
b1010 #
b1010 Q
b10100 7"
b10100 !
b10100 R
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b0 V
b1000 H
1(
#350000
b10 :
0(
#355000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b10111 ^
b101011 ]
b10111 b
b101011 a
b10010 f
b100001 e
b1101 j
b10111 i
b1000 n
b1101 m
b10110 r
b101010 q
b10001 v
b100000 u
b1100 z
b10110 y
b111 ~
b1100 }
b10101 $"
b101001 #"
b10000 ("
b11111 '"
b1011 ,"
b10101 +"
b110 0"
b1011 /"
b10100 4"
b101000 3"
b1111 8"
b1111 #
b1111 Q
b11110 7"
b11110 !
b11110 R
b1000 H
b0 V
1(
#360000
b11 :
0(
#365000
b10111 ^
b101011 ]
b10111 b
b101011 a
b10111 f
b101011 e
b10010 j
b100001 i
b1101 n
b10111 m
b1000 r
b1101 q
b10110 v
b101010 u
b10001 z
b100000 y
b1100 ~
b10110 }
b111 $"
b1100 #"
b10101 ("
b101001 '"
b10000 ,"
b11111 +"
b1011 0"
b10101 /"
b110 4"
b1011 3"
b10100 8"
b10100 #
b10100 Q
b101000 7"
b101000 !
b101000 R
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b0 V
b1000 H
1(
#370000
b100 :
0(
#375000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b10111 ^
b101011 ]
b10111 b
b101011 a
b10111 f
b101011 e
b10111 j
b101011 i
b10010 n
b100001 m
b1101 r
b10111 q
b1000 v
b1101 u
b10110 z
b101010 y
b10001 ~
b100000 }
b1100 $"
b10110 #"
b111 ("
b1100 '"
b10101 ,"
b101001 +"
b10000 0"
b11111 /"
b1011 4"
b10101 3"
b110 8"
b110 #
b110 Q
b1011 7"
b1011 !
b1011 R
b1000 H
b0 V
1(
#380000
b101 :
0(
#385000
b10111 ^
b101011 ]
b10111 b
b101011 a
b10111 f
b101011 e
b10111 j
b101011 i
b10111 n
b101011 m
b10010 r
b100001 q
b1101 v
b10111 u
b1000 z
b1101 y
b10110 ~
b101010 }
b10001 $"
b100000 #"
b1100 ("
b10110 '"
b111 ,"
b1100 +"
b10101 0"
b101001 /"
b10000 4"
b11111 3"
b1011 8"
b1011 #
b1011 Q
b10101 7"
b10101 !
b10101 R
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b0 V
b1000 H
1(
#390000
b110 :
0(
#395000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b10111 ^
b101011 ]
b10111 b
b101011 a
b10111 f
b101011 e
b10111 j
b101011 i
b10111 n
b101011 m
b10111 r
b101011 q
b10010 v
b100001 u
b1101 z
b10111 y
b1000 ~
b1101 }
b10110 $"
b101010 #"
b10001 ("
b100000 '"
b1100 ,"
b10110 +"
b111 0"
b1100 /"
b10101 4"
b101001 3"
b10000 8"
b10000 #
b10000 Q
b11111 7"
b11111 !
b11111 R
b1000 H
b0 V
1(
#400000
b111 :
0(
#405000
b10111 ^
b101011 ]
b10111 b
b101011 a
b10111 f
b101011 e
b10111 j
b101011 i
b10111 n
b101011 m
b10111 r
b101011 q
b10111 v
b101011 u
b10010 z
b100001 y
b1101 ~
b10111 }
b1000 $"
b1101 #"
b10110 ("
b101010 '"
b10001 ,"
b100000 +"
b1100 0"
b10110 /"
b111 4"
b1100 3"
b10101 8"
b10101 #
b10101 Q
b101001 7"
b101001 !
b101001 R
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b0 V
b1000 H
1(
#410000
b0 :
0(
#415000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b10111 ^
b101011 ]
b10111 b
b101011 a
b10111 f
b101011 e
b10111 j
b101011 i
b10111 n
b101011 m
b10111 r
b101011 q
b10111 v
b101011 u
b10111 z
b101011 y
b10010 ~
b100001 }
b1101 $"
b10111 #"
b1000 ("
b1101 '"
b10110 ,"
b101010 +"
b10001 0"
b100000 /"
b1100 4"
b10110 3"
b111 8"
b111 #
b111 Q
b1100 7"
b1100 !
b1100 R
b1000 H
b0 V
1(
#420000
b1 :
b1101 ,
b1101 >
b1101 L
b10111 0
b10111 B
b10111 P
b1100 +
b1100 =
b1100 K
b10110 /
b10110 A
b10110 O
b1011 *
b1011 <
b1011 J
b10101 .
b10101 @
b10101 N
b1010 )
b1010 ;
b1010 I
b10100 -
b10100 ?
b10100 M
19
0(
#425000
b1000 ,"
b1101 +"
b10110 0"
b101010 /"
b10001 4"
b100000 3"
b1100 8"
b1100 #
b1100 Q
b10110 7"
b10110 !
b10110 R
b1010 J"
b10100 I"
b1101 Z
b10111 Y
b10111 ^
b101011 ]
b10111 b
b101011 a
b10111 f
b101011 e
b1100 j
b10110 i
b10111 n
b101011 m
b10111 r
b101011 q
b10111 v
b101011 u
b1011 z
b10101 y
b10111 ~
b101011 }
b10010 $"
b100001 #"
b1101 ("
b10111 '"
b10100 L"
b101000 K"
b1111 N"
b11110 M"
b1010 P"
b10100 O"
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1011 V
b1000 H
1(
#430000
b10 :
b10111 ,
b10111 >
b10111 L
b101011 0
b101011 B
b101011 P
b10110 +
b10110 =
b10110 K
b101010 /
b101010 A
b101010 O
b10101 *
b10101 <
b10101 J
b101001 .
b101001 @
b101001 N
b10100 )
b10100 ;
b10100 I
b101000 -
b101000 ?
b101000 M
0(
#435000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1101 ,"
b10111 +"
b1000 0"
b1101 /"
b10110 4"
b101010 3"
b10001 8"
b10001 #
b10001 Q
b100000 7"
b100000 !
b100000 R
b10100 J"
b101000 I"
b10111 Z
b101011 Y
b1101 ^
b10111 ]
b10111 b
b101011 a
b10111 f
b101011 e
b10110 j
b101010 i
b1100 n
b10110 m
b10111 r
b101011 q
b10111 v
b101011 u
b10101 z
b101001 y
b1011 ~
b10101 }
b10111 $"
b101011 #"
b10010 ("
b100001 '"
b1010 L"
b10100 K"
b10100 N"
b101000 M"
b1111 P"
b11110 O"
b1000 H
b1011 V
1(
#440000
b11 :
b100001 ,
b100001 >
b100001 L
b111111 0
b111111 B
b111111 P
b100000 +
b100000 =
b100000 K
b111110 /
b111110 A
b111110 O
b11111 *
b11111 <
b11111 J
b111101 .
b111101 @
b111101 N
b11110 )
b11110 ;
b11110 I
b111100 -
b111100 ?
b111100 M
0(
#445000
b10010 ,"
b100001 +"
b1101 0"
b10111 /"
b1000 4"
b1101 3"
b10110 8"
b10110 #
b10110 Q
b101010 7"
b101010 !
b101010 R
b11110 J"
b111100 I"
b100001 Z
b111111 Y
b10111 ^
b101011 ]
b1101 b
b10111 a
b10111 f
b101011 e
b100000 j
b111110 i
b10110 n
b101010 m
b1100 r
b10110 q
b10111 v
b101011 u
b11111 z
b111101 y
b10101 ~
b101001 }
b1011 $"
b10101 #"
b10111 ("
b101011 '"
b10100 L"
b101000 K"
b1010 N"
b10100 M"
b10100 P"
b101000 O"
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1011 V
b1000 H
1(
#450000
b0 :
b101011 ,
b101011 >
b101011 L
b1010011 0
b1010011 B
b1010011 P
b101010 +
b101010 =
b101010 K
b1010010 /
b1010010 A
b1010010 O
b101001 *
b101001 <
b101001 J
b1010001 .
b1010001 @
b1010001 N
b101000 )
b101000 ;
b101000 I
b1010000 -
b1010000 ?
b1010000 M
0(
#455000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b10111 ,"
b101011 +"
b10010 0"
b100001 /"
b1101 4"
b10111 3"
b1000 8"
b1000 #
b1000 Q
b1101 7"
b1101 !
b1101 R
b101000 J"
b1010000 I"
b101011 Z
b1010011 Y
b100001 ^
b111111 ]
b10111 b
b101011 a
b1101 f
b10111 e
b101010 j
b1010010 i
b100000 n
b111110 m
b10110 r
b101010 q
b1100 v
b10110 u
b101001 z
b1010001 y
b11111 ~
b111101 }
b10101 $"
b101001 #"
b1011 ("
b10101 '"
b11110 L"
b111100 K"
b10100 N"
b101000 M"
b1010 P"
b10100 O"
b1000 H
b1011 V
1(
#460000
b1 :
09
02
14
0(
#465000
b1011 ,"
b10101 +"
b10111 0"
b101011 /"
b10010 4"
b100001 3"
b1101 8"
b1101 #
b1101 Q
b10111 7"
b10111 !
b10111 R
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1011 V
b1000 H
1(
#470000
b10 :
0(
#475000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1011 ,"
b10101 +"
b1011 0"
b10101 /"
b10111 4"
b101011 3"
b10010 8"
b10010 #
b10010 Q
b100001 7"
b100001 !
b100001 R
b1000 H
b1011 V
1(
#480000
b11 :
0(
#485000
b1011 ,"
b10101 +"
b1011 0"
b10101 /"
b1011 4"
b10101 3"
b10111 8"
b10111 #
b10111 Q
b101011 7"
b101011 !
b101011 R
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1011 V
b1000 H
1(
#490000
b100 :
0(
#495000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1011 ,"
b10101 +"
b1011 0"
b10101 /"
b1011 4"
b10101 3"
b1011 8"
b1011 #
b1011 Q
b10101 7"
b10101 !
b10101 R
b1000 H
b1011 V
1(
#500000
0(
#505000
b1011 ,"
b10101 +"
b1011 0"
b10101 /"
b1011 4"
b10101 3"
b1011 8"
b10101 7"
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1011 V
b1000 H
1(
#510000
0(
17
04
#515000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1010 8"
b1010 #
b1010 Q
b10100 7"
b10100 !
b10100 R
b10100 4"
b101000 3"
b11110 0"
b111100 /"
b101000 ,"
b1010000 +"
b1000 H
b100 V
1(
#520000
0(
#525000
b1010 8"
b10100 7"
b10100 4"
b101000 3"
b11110 0"
b111100 /"
b101000 ,"
b1010000 +"
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b100 V
b1000 H
1(
#530000
0(
#535000
b1010 6"
b10100 5"
b10100 2"
b101000 1"
b11110 ."
b111100 -"
b101000 *"
b1010000 )"
b1011 &"
b10101 %"
b10101 ""
b101001 !"
b11111 |
b111101 {
b101001 x
b1010001 w
b1010 8"
b10100 7"
b10100 4"
b101000 3"
b11110 0"
b111100 /"
b101000 ,"
b1010000 +"
b1000 H
b100 V
1(
#540000
0(
07
