/*!
    \file    config_gdm32_ntz.h
    \brief   Configuration file for GD32W51x WiFi SDK

    \version 2021-10-30, V1.0.0, firmware for GD32W51x
*/

/*
    Copyright (c) 2021, GigaDevice Semiconductor Inc.

    Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:

    1. Redistributions of source code must retain the above copyright notice, this
       list of conditions and the following disclaimer.
    2. Redistributions in binary form must reproduce the above copyright notice,
       this list of conditions and the following disclaimer in the documentation
       and/or other materials provided with the distribution.
    3. Neither the name of the copyright holder nor the names of its contributors
       may be used to endorse or promote products derived from this software without
       specific prior written permission.

    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
OF SUCH DAMAGE.
*/

#include "platform_def.h"

// #define CONFIG_IMAGE_VERIFICATION

/* REGION DEFINE */
#define RE_FLASH_BASE_S       0x08000000      /* !Keep unchanged! */
#define RE_FLASH_BASE_NS      0x08000000      /* !Keep unchanged! */
#define RE_SRAM_BASE_S        0x20000000      /* !Keep unchanged! */
#define RE_SRAM_BASE_NS       0x20000000      /* !Keep unchanged! */

/* SRAM LAYOUT */
#define RE_MBL_DATA_START     0x200           /* !Keep unchanged! */
#if (CONFIG_XIP_FLASH == XIP_FLASH_SIP)
    #define RE_NSPE_DATA_START    0x200           /* !For SIP flash!  */
#elif (CONFIG_XIP_FLASH == XIP_FLASH_EXT)
    #define RE_NSPE_DATA_START    0x1500          /* !For QSPI flash! Flash code must run in the SRAM */
#endif

/* FLASH LAYEROUT */
#ifdef CONFIG_IMAGE_VERIFICATION
    #define RE_VTOR_ALIGNMENT     0x200           /* !Keep unchanged! */
#else
    #define RE_VTOR_ALIGNMENT     0           /* !Keep unchanged! */
#endif
#define RE_MBL_OFFSET         0x0             /* !Keep unchanged! */
#define RE_SYS_STATUS_OFFSET  0x8000          /* !Keep unchanged! */
#define RE_IMG_0_PROT_OFFSET  0xA000          /* Consistent with the codes when TZEN is 1 */
#define RE_IMG_0_NSPE_OFFSET  0xA000
/* only support image 0, image 1 is 0 bytes long */
#define RE_IMG_1_PROT_OFFSET  0x200000        /* Consistent with the codes when TZEN is 1 */
#define RE_IMG_1_NSPE_OFFSET  0x200000
#define RE_IMG_1_END_OFFSET   0x200000

/* FW_VERSION */
#define RE_MBL_VERSION        0x01000002
#define RE_NSPE_VERSION       0x01000002
