Synopsys Generic Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 151MB)

@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance M2sExt_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance M2sExt_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sequential instance M2sExt_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":352:9:352:13|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[0] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[1] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[2] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[3] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[4] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[5] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[6] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[7] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[8] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[9] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[10] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[11] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[12] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[13] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[14] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[15] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[16] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[17] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[18] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[19] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[20] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[21] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[22] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[23] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[24] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[25] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[26] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[27] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[28] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[29] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[30] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":414:8:414:15|Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[31] reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@N: FA239 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_17[13:0] mapped in logic.
@N: FA239 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_17[13:0] mapped in logic.
@N: MO106 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM, 'iPSELS_raw_17[13:0]', 16 words by 14 bits 
@N: FA239 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_0.iPSELS_raw_17[15:0] mapped in logic.
@N: FA239 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_0.iPSELS_raw_17[15:0] mapped in logic.
@N: MO106 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM, 'CoreAPB3_0.iPSELS_raw_17[15:0]', 16 words by 16 bits 
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.12.APB_32.edge_both_123[12],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.12.APB_32.edge_neg_123[12]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.29.APB_32.edge_both_293[29],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.29.APB_32.edge_neg_293[29]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.1.APB_32.edge_neg_17[1],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.1.APB_32.edge_pos_17[1]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.4.APB_32.edge_neg_47[4],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.4.APB_32.edge_pos_47[4]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.7.APB_32.edge_both_73[7],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.7.APB_32.edge_neg_73[7]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.23.APB_32.edge_both_233[23],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.23.APB_32.edge_neg_233[23]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.16.APB_32.edge_neg_167[16],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.16.APB_32.edge_pos_167[16]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.24.APB_32.edge_both_243[24],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.24.APB_32.edge_neg_243[24]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.28.APB_32.edge_both_283[28],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.28.APB_32.edge_neg_283[28]
@W: BN132 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":586:30:586:60|Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.22.APB_32.edge_both_223[22],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.22.APB_32.edge_neg_223[22]
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[2] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[3] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[5] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[7] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[9] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[10] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[11] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[12] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[13] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[14] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[15] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[17] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[18] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[19] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[21] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[22] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[23] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[25] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[27] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[28] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[29] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[30] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":556:10:556:11|Removing sequential instance edge_neg[31] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 165MB)

@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":305:8:305:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] is always 0, optimizing ...
Encoding state machine arbRegSMCurrentState[0:15] (view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] is always 0, optimizing ...
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[8] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[12] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[13] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[14] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[15] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[31] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[30] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[29] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[28] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[27] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[26] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[25] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[24] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[23] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[22] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[21] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[20] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[19] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[18] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[17] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[16] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[15] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[14] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[13] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[12] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[11] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[10] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[9] is always 0, optimizing ...
@W: MO160 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[8] is always 0, optimizing ...
Encoding state machine ahbToApbSMState[0:4] (view:coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM_0(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[0:2] (view:coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler(trans))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[8] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
Encoding state machine ahbToApbSMState[0:4] (view:coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MF135 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Found RAM 'GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0]', 32 words by 8 bits 
@W: FX107 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (view:coregpio_lib.CoreGPIO(rtl)).
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_0[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_0[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_1[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_1[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_2[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_2[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_3[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_3[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_4[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_4[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_5[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_5[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_6[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_6[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_7[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_7[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_8[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_8[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_9[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_9[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_10[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_10[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_11[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_11[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_12[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_12[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_13[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_13[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_14[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_14[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_15[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_15[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_16[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_16[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_17[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_17[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_18[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_18[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_19[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_19[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_20[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_20[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_21[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_21[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_22[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_22[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_23[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_23[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_24[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_24[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_25[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_25[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_26[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_26[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_27[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_27[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_28[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_28[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_29[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_29[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_30[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_30[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_31[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_31[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_0[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_0[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_1[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_1[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_2[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_2[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_3[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_3[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_4[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_4[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_5[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_5[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_6[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_6[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_7[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_7[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_8[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_9[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_10[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_11[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_12[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_13[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_14[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_15[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_16[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_17[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_18[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_19[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_20[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_21[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_22[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_23[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_24[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_25[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_26[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_27[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_28[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_29[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_30[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Removing sequential instance CONFIG_reg_31[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":504:8:504:9|Boundary register CONFIG_reg_31[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
Encoding state machine fsmmod[0:6] (view:corei2c_lib.COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine fsmsync[0:7] (view:corei2c_lib.COREI2CREAL(rtl))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine fsmdet[0:6] (view:corei2c_lib.COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state[0:10] (view:corespi_lib.spi_master(behv))
original code -> new code
   00000000001 -> 00000000001
   00000000010 -> 00000000010
   00000000100 -> 00000000100
   00000001000 -> 00000001000
   00000010000 -> 00000010000
   00000100000 -> 00000100000
   00001000000 -> 00001000000
   00010000000 -> 00010000000
   00100000000 -> 00100000000
   01000000000 -> 01000000000
   10000000000 -> 10000000000
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corespi\3.0.156\rtl\vhdl\core\spi_master.vhd":88:6:88:7|Found counter in view:corespi_lib.spi_master(behv) inst clock_count[7:0]
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\coreuart.vhd":337:6:337:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd":200:6:200:7|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\clock_gen.vhd":203:11:203:12|Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[11] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[10] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[9] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 227MB peak: 228MB)

@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[1] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[13] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[12] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[9] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[8] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[4] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[1] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[13] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[12] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[9] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[8] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[5] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[4] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[1] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[2] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[3] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[1] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[2] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[3] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 207MB peak: 239MB)

@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_9.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_8.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_7.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_6.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_5.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_4.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_3.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_2.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_1.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd":1543:4:1543:5|Removing sequential instance M2sExt_sb_0.COREI2C_0_0.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 212MB peak: 267MB)

@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N: BN362 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[6] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 215MB peak: 267MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 216MB peak: 267MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 213MB peak: 267MB)


Finished preparing to map (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 211MB peak: 267MB)


Finished technology mapping (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 249MB peak: 299MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:42s		    -1.06ns		8489 /      4518
   2		0h:00m:42s		    -0.59ns		7985 /      4518
   3		0h:00m:43s		    -0.59ns		7985 /      4518

@N: FX271 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Instance "M2sExt_sb_0.COREAHBTOAPB3_1.U_ApbAddrData.haddrReg[2]" with 161 loads replicated 3 times to improve timing 
@N: FX271 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Instance "M2sExt_sb_0.COREAHBTOAPB3_1.U_ApbAddrData.haddrReg[3]" with 105 loads replicated 3 times to improve timing 
@N: FX271 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Instance "M2sExt_sb_0.COREAHBTOAPB3_1.U_ApbAddrData.haddrReg[4]" with 65 loads replicated 3 times to improve timing 
@N: FX271 :"c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Instance "M2sExt_sb_0.COREAHBTOAPB3_1.U_ApbAddrData.haddrReg[5]" with 52 loads replicated 3 times to improve timing 
Timing driven replication report
Added 12 Registers via timing driven replication
Added 12 LUTs via timing driven replication


   4		0h:00m:49s		    -0.29ns		7960 /      4530


   5		0h:00m:49s		    -0.29ns		7960 /      4530
@N: FP130 |Promoting Net M2sExt_sb_0.MSS_READY on CLKINT  I_621 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 253MB peak: 299MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 258MB peak: 299MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 4572 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================== Non-Gated/Non-Generated Clocks ===============================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                           
-----------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       M2sExt_sb_0.CCC_0.GL0_INST     CLKINT                 4572       M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST
=============================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 191MB peak: 299MB)

Writing Analyst data base C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\synwork\M2sExt_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 241MB peak: 299MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:00m:59s; Memory used current: 242MB peak: 299MB)


Start final timing analysis (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:00s; Memory used current: 234MB peak: 299MB)

@W: MT246 :"c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\ccc_0\m2sext_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:M2sExt_sb_0.CCC_0.GL0_net"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sun Oct 09 15:33:57 2016
#


Top view:               M2sExt
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 0.564

                                                Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                  Frequency     Frequency     Period        Period        Slack     Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------
M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     106.0 MHz     10.000        9.436         0.564     inferred     Inferred_clkgroup_0
System                                          100.0 MHz     568.3 MHz     10.000        1.759         8.241     system       system_clkgroup    
==================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                    |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                     Ending                                       |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                       M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      8.241  |  No paths    -      |  No paths    -      |  No paths    -    
M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock  M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      0.564  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                                                                                          Arrival          
Instance                                                   Reference                                       Type        Pin                Net                                                Time        Slack
                                                           Clock                                                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[27]     M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]     3.771       0.564
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[25]     M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]     3.590       0.640
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[24]     M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]     3.769       0.979
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_TRANS1       M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]     3.776       1.091
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[26]     M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]     3.894       1.263
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_WRITE        M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE        3.727       1.683
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[2]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  CoreAPB3_0_APBmslave0_PADDR[2]                     0.087       2.008
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[13]     M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  COREAHBTOAPB3_0_APBmaster_PADDR[13]                0.108       2.117
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[12]     M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  COREAHBTOAPB3_0_APBmaster_PADDR[12]                0.108       2.133
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[14]     M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  COREAHBTOAPB3_0_APBmaster_PADDR[14]                0.108       2.167
==============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                   Required          
Instance                                                   Reference                                       Type     Pin     Net       Time         Slack
                                                           Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[0]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[1]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[2]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[3]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[4]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[5]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[6]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[7]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[8]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[12]     M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      9.099
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.564

    Number of logic level(s):                4
    Starting point:                          M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[27]
    Ending point:                            M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[0] / EN
    The start point is clocked by            M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin                Pin               Arrival     No. of    
Name                                                                             Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                                       MSS_010     F_HM0_ADDR[27]     Out     3.771     3.771       -         
M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]                                   Net         -                  -       1.126     -           3         
M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNID3171            CFG4        C                  In      -         4.897       -         
M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNID3171            CFG4        Y                  Out     0.226     5.123       -         
xhdl1221_i_i_a2_0_1[0]                                                           Net         -                  -       0.556     -           1         
M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNI6T792     CFG4        B                  In      -         5.679       -         
M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNI6T792     CFG4        Y                  Out     0.165     5.843       -         
N_2924                                                                           Net         -                  -       0.888     -           13        
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.g0                                     CFG4        D                  In      -         6.731       -         
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.g0                                     CFG4        Y                  Out     0.317     7.049       -         
haddrReg_1_sqmuxa_i_0_0_o2_1                                                     Net         -                  -       0.678     -           3         
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.g0_0                                   CFG4        D                  In      -         7.727       -         
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.g0_0                                   CFG4        Y                  Out     0.326     8.053       -         
N_165                                                                            Net         -                  -       1.045     -           13        
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[0]                            SLE         EN                 In      -         9.099       -         
========================================================================================================================================================
Total path delay (propagation time + setup) of 9.436 is 5.142(54.5%) logic and 4.294(45.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                               Starting                                     Arrival          
Instance                       Reference     Type     Pin     Net           Time        Slack
                               Clock                                                         
---------------------------------------------------------------------------------------------
M2sExt_sb_0.CCC_0.CCC_INST     System        CCC      GL0     GL0_net_i     0.000       8.241
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.504
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.241

    Number of logic level(s):                1
    Starting point:                          M2sExt_sb_0.CCC_0.CCC_INST / GL0
    Ending point:                            M2sExt_sb_0.COREI2C_0_0.bclk_ff0 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
M2sExt_sb_0.CCC_0.CCC_INST           CCC        GL0      Out     0.000     0.000       -         
GL0_net_i                            Net        -        -       1.117     -           1         
M2sExt_sb_0.CCC_0.GL0_INST           CLKINT     A        In      -         1.117       -         
M2sExt_sb_0.CCC_0.GL0_INST           CLKINT     Y        Out     0.387     1.504       -         
FAB_CCC_GL0                          Net        -        -       0.000     -           4573      
M2sExt_sb_0.COREI2C_0_0.bclk_ff0     SLE        D        In      -         1.504       -         
=================================================================================================
Total path delay (propagation time + setup) of 1.760 is 0.642(36.5%) logic and 1.117(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:00s; Memory used current: 235MB peak: 299MB)


Finished timing report (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:00s; Memory used current: 235MB peak: 299MB)

---------------------------------------
Resource Usage Report for M2sExt 

Mapping to part: m2s010fbga484std
Cell usage:
CCC             1 use
CLKINT          2 uses
INV             20 uses
MSS_010         1 use
OR3             38 uses
SYSRESET        1 use
CFG1           137 uses
CFG2           1404 uses
CFG3           1986 uses
CFG4           3864 uses

Carry primitives used for arithmetic functions:
ARI1           624 uses


Sequential Cells: 
SLE            4530 uses

DSP Blocks:    0

I/O ports: 87
I/O primitives: 86
BIBUF          28 uses
INBUF          22 uses
OUTBUF         35 uses
TRIBUFF        1 use


Global Clock Buffers: 2


RAM/ROM usage summary
Block Rams (RAM64x18) : 21

Total LUTs:    8015

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 756; LUTs = 756;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  4530 + 756 + 0 + 0 = 5286;
Total number of LUTs after P&R:  8015 + 756 + 0 + 0 = 8771;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:00s; Memory used current: 69MB peak: 299MB)

Process took 0h:01m:03s realtime, 0h:01m:00s cputime
# Sun Oct 09 15:33:58 2016

###########################################################]
