// Generated by stratus_hls 17.20-p100  (88533.190925)
// Wed Nov 18 11:36:15 2020
// from dut.cc
#include "dut_rtl.h"

struct dut;
dut::dut(sc_module_name name) : sc_module(name) 
    ,clk("clk")
    ,rst("rst")
    ,din_busy("din_busy")
    ,din_vld("din_vld")
    ,din_data_a("din_data_a")
    ,din_data_b("din_data_b")
    ,din_data_c("din_data_c")
    ,din_data_d("din_data_d")
    ,din_data_e("din_data_e")
    ,din_data_f("din_data_f")
    ,din_data_g("din_data_g")
    ,din_data_h("din_data_h")
    ,dout_busy("dout_busy")
    ,dout_vld("dout_vld")
    ,dout_data("dout_data")
    ,dout_m_req_m_prev_trig_req("dout_m_req_m_prev_trig_req")
    ,dut_Xor_1Ux1U_1U_4_9_out1("dut_Xor_1Ux1U_1U_4_9_out1")
    ,dout_m_unacked_req("dout_m_unacked_req")
    ,dut_Or_1Ux1U_1U_4_10_out1("dut_Or_1Ux1U_1U_4_10_out1")
    ,dut_N_Muxb_1_2_0_4_1_out1("dut_N_Muxb_1_2_0_4_1_out1")
    ,dut_And_1Ux1U_1U_4_5_out1("dut_And_1Ux1U_1U_4_5_out1")
    ,dut_Not_1U_1U_4_4_out1("dut_Not_1U_1U_4_4_out1")
    ,dut_Or_1Ux1U_1U_4_2_out1("dut_Or_1Ux1U_1U_4_2_out1")
    ,din_m_unvalidated_req("din_m_unvalidated_req")
    ,dut_And_1Ux1U_1U_4_3_out1("dut_And_1Ux1U_1U_4_3_out1")
    ,global_state_next("global_state_next")
    ,dut_Add_32Ux32U_32U_1_19_out1("dut_Add_32Ux32U_32U_1_19_out1")
    ,dut_Mul_32Ux32U_32U_4_15_in1("dut_Mul_32Ux32U_32U_4_15_in1")
    ,gs_ctrl0("gs_ctrl0")
    ,dut_Mul2Add3u8u8u8Add3u8u8u8_1_14_out1("dut_Mul2Add3u8u8u8Add3u8u8u8_1_14_out1")
    ,dut_Add_8Ux8U_9U_4_13_out1("dut_Add_8Ux8U_9U_4_13_out1")
    ,dut_Mul_8Ux8U_16U_4_16_out1("dut_Mul_8Ux8U_16U_4_16_out1")
    ,s_reg_20("s_reg_20")
    ,dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21_out1("dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21_out1")
    ,dut_Mul_20Ux9U_29U_1_23_out1("dut_Mul_20Ux9U_29U_1_23_out1")
    ,s_reg_19("s_reg_19")
    ,dut_Add2Mul2u8u8Mul2u8u8_4_17_out1("dut_Add2Mul2u8u8Mul2u8u8_4_17_out1")
    ,s_reg_18("s_reg_18")
    ,s_reg_17("s_reg_17")
    ,s_reg_16("s_reg_16")
    ,s_reg_15("s_reg_15")
    ,s_reg_14("s_reg_14")
    ,dut_Not_1U_1U_4_6_out1("dut_Not_1U_1U_4_6_out1")
    ,dut_And_1Ux1U_1U_4_11_out1("dut_And_1Ux1U_1U_4_11_out1")
    ,dut_Not_1U_1U_4_12_out1("dut_Not_1U_1U_4_12_out1")
    ,dout_m_req_m_trig_req("dout_m_req_m_trig_req")
    ,din_m_busy_req_0("din_m_busy_req_0")
    ,dut_Add_32Ux16U_32U_4_20_out1("dut_Add_32Ux16U_32U_4_20_out1")
    ,dut_Mul_32Ux32U_32U_4_15_out1("dut_Mul_32Ux32U_32U_4_15_out1")
    ,global_state("global_state")
    ,stall0("stall0")
{
  SC_METHOD(drive_dout_data);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_din_m_busy_req_0);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_dout_m_req_m_trig_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_stall0);
  sensitive << ( global_state );
  sensitive << ( dut_Not_1U_1U_4_6_out1 );
  sensitive << ( dut_And_1Ux1U_1U_4_11_out1 );

  SC_METHOD(drive_s_reg_14);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_s_reg_15);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_s_reg_16);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_s_reg_17);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_s_reg_18);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_s_reg_19);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_s_reg_20);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(dut_Add_8Ux8U_9U_4_13);
  sensitive << ( din_data_h );
  sensitive << ( din_data_g );

  SC_METHOD(dut_Mul2Add3u8u8u8Add3u8u8u8_1_14);
  sensitive << ( din_data_f );
  sensitive << ( din_data_e );
  sensitive << ( din_data_d );
  sensitive << ( din_data_c );
  sensitive << ( din_data_b );
  sensitive << ( din_data_a );

  SC_METHOD(dut_Mul_20Ux9U_29U_1_23);
  sensitive << ( dut_Add_8Ux8U_9U_4_13_out1 );
  sensitive << ( dut_Mul2Add3u8u8u8Add3u8u8u8_1_14_out1 );

  SC_METHOD(dut_Mul_8Ux8U_16U_4_16);
  sensitive << ( din_data_h );
  sensitive << ( din_data_g );

  SC_METHOD(dut_Add2Mul2u8u8Mul2u8u8_4_17);
  sensitive << ( s_reg_17 );
  sensitive << ( s_reg_16 );
  sensitive << ( s_reg_15 );
  sensitive << ( s_reg_14 );

  SC_METHOD(drive_dut_Mul_32Ux32U_32U_4_15_in1);
  sensitive << ( gs_ctrl0 );
  sensitive << ( dout_data );
  sensitive << ( s_reg_18 );

  SC_METHOD(dut_Mul_32Ux32U_32U_4_15);
  sensitive << ( dut_Mul_32Ux32U_32U_4_15_in1 );
  sensitive << ( s_reg_19 );

  SC_METHOD(dut_Add_32Ux32U_32U_1_19);
  sensitive << ( s_reg_18 );
  sensitive << ( dout_data );

  SC_METHOD(dut_Add_32Ux16U_32U_4_20);
  sensitive << ( s_reg_20 );
  sensitive << ( dut_Add_32Ux32U_32U_1_19_out1 );

  SC_METHOD(dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21);
  sensitive << ( s_reg_19 );
  sensitive << ( s_reg_17 );
  sensitive << ( s_reg_16 );
  sensitive << ( dut_Add_32Ux32U_32U_1_19_out1 );
  sensitive << ( s_reg_15 );
  sensitive << ( s_reg_14 );

  SC_METHOD(drive_global_state);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_global_state_next);
  sensitive << ( global_state );

  SC_METHOD(drive_gs_ctrl0);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_din_busy);
  sensitive << ( dut_And_1Ux1U_1U_4_3_out1 );

  SC_METHOD(dut_Or_1Ux1U_1U_4_2);
  sensitive << ( din_vld );
  sensitive << ( din_m_unvalidated_req );

  SC_METHOD(dut_And_1Ux1U_1U_4_3);
  sensitive << ( din_m_busy_req_0 );
  sensitive << ( dut_Or_1Ux1U_1U_4_2_out1 );

  SC_METHOD(dut_Not_1U_1U_4_4);
  sensitive << ( dut_And_1Ux1U_1U_4_3_out1 );

  SC_METHOD(dut_And_1Ux1U_1U_4_5);
  sensitive << ( din_vld );
  sensitive << ( dut_Not_1U_1U_4_4_out1 );

  SC_METHOD(dut_Not_1U_1U_4_6);
  sensitive << ( dut_And_1Ux1U_1U_4_5_out1 );

  SC_METHOD(drive_din_m_unvalidated_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(dut_N_Muxb_1_2_0_4_1);
  sensitive << ( din_m_busy_req_0 );
  sensitive << ( din_m_unvalidated_req );
  sensitive << ( din_vld );

  SC_METHOD(drive_dout_vld);
  sensitive << ( dut_Or_1Ux1U_1U_4_10_out1 );

  SC_METHOD(dut_Or_1Ux1U_1U_4_10);
  sensitive << ( dut_Xor_1Ux1U_1U_4_9_out1 );
  sensitive << ( dout_m_unacked_req );

  SC_METHOD(drive_dout_m_unacked_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(dut_And_1Ux1U_1U_4_11);
  sensitive << ( dout_vld );
  sensitive << ( dout_busy );

  SC_METHOD(dut_Xor_1Ux1U_1U_4_9);
  sensitive << ( dout_m_req_m_prev_trig_req );
  sensitive << ( dout_m_req_m_trig_req );

  SC_METHOD(drive_dout_m_req_m_prev_trig_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(dut_Not_1U_1U_4_12);
  sensitive << ( dout_m_req_m_trig_req );

}
// resource: mux_32bx2i
// resource: regr_32b
void dut::drive_dout_data(){
  if ( stall0.read() );
  else {
    switch( (sc_uint<3>)(global_state.read()) ) {
    case 2ULL: case 4ULL: 
      dout_data = dut_Mul_32Ux32U_32U_4_15_out1.read();
      break;
    case 3ULL: 
      dout_data = dut_Add_32Ux16U_32U_4_20_out1.read();
      break;
    }
  }
}
// resource: mux_1bx2i
// resource: regr_1b
void dut::drive_din_m_busy_req_0(){
  if ( (rst.read() == 0ULL) ) {
    din_m_busy_req_0 = 1ULL;
  } else {
    if ( stall0.read() );
    else {
      switch( (sc_uint<3>)(global_state.read()) ) {
      case 0ULL: case 5ULL: 
        din_m_busy_req_0 = 0ULL;
        break;
      case 1ULL: 
        din_m_busy_req_0 = 1ULL;
        break;
      }
    }
  }
}
// resource: regr_1b
void dut::drive_dout_m_req_m_trig_req(){
  if ( (rst.read() == 0ULL) ) {
    dout_m_req_m_trig_req = 0ULL;
  } else {
    if ( stall0.read() );
    else {
      switch( (sc_uint<3>)(global_state.read()) ) {
      case 4ULL: 
        dout_m_req_m_trig_req = (sc_uint<1> ) (dut_Not_1U_1U_4_12_out1.read());
        break;
      }
    }
  }
}
// resource: mux_1bx3i
void dut::drive_stall0(){
  switch( (sc_uint<3>)(global_state.read()) ) {
  default:
    stall0 = 0ULL;
    break;
  case 1ULL: 
    stall0 = dut_Not_1U_1U_4_6_out1.read();
    break;
  case 5ULL: 
    stall0 = dut_And_1Ux1U_1U_4_11_out1.read();
    break;
  }
}
// resource: regr_8b
void dut::drive_s_reg_14(){
  if ( stall0.read() );
  else {
    switch( (sc_uint<3>)(global_state.read()) ) {
    case 1ULL: 
      s_reg_14 = din_data_a.read();
      break;
    }
  }
}
// resource: regr_8b
void dut::drive_s_reg_15(){
  if ( stall0.read() );
  else {
    switch( (sc_uint<3>)(global_state.read()) ) {
    case 1ULL: 
      s_reg_15 = din_data_b.read();
      break;
    }
  }
}
// resource: regr_8b
void dut::drive_s_reg_16(){
  if ( stall0.read() );
  else {
    switch( (sc_uint<3>)(global_state.read()) ) {
    case 1ULL: 
      s_reg_16 = din_data_c.read();
      break;
    }
  }
}
// resource: regr_8b
void dut::drive_s_reg_17(){
  if ( stall0.read() );
  else {
    switch( (sc_uint<3>)(global_state.read()) ) {
    case 1ULL: 
      s_reg_17 = din_data_d.read();
      break;
    }
  }
}
// resource: mux_17bx2i
// resource: regr_17b
void dut::drive_s_reg_18(){
  if ( stall0.read() );
  else {
    switch( (sc_uint<3>)(global_state.read()) ) {
    case 1ULL: 
      s_reg_18 = (sc_uint<17> ) (din_data_e.read());
      break;
    case 2ULL: 
      s_reg_18 = dut_Add2Mul2u8u8Mul2u8u8_4_17_out1.read();
      break;
    }
  }
}
// resource: mux_32bx2i
// resource: regr_32b
void dut::drive_s_reg_19(){
  if ( stall0.read() );
  else {
    switch( (sc_uint<3>)(global_state.read()) ) {
    case 1ULL: 
      s_reg_19 = (sc_uint<32> ) (dut_Mul_20Ux9U_29U_1_23_out1.read());
      break;
    case 3ULL: 
      s_reg_19 = dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21_out1.read();
      break;
    }
  }
}
// resource: regr_16b
void dut::drive_s_reg_20(){
  if ( stall0.read() );
  else {
    switch( (sc_uint<3>)(global_state.read()) ) {
    case 1ULL: 
      s_reg_20 = dut_Mul_8Ux8U_16U_4_16_out1.read();
      break;
    }
  }
}
// resource: dut_Add_8Ux8U_9U_4  instance: dut_Add_8Ux8U_9U_4_13
void dut::dut_Add_8Ux8U_9U_4_13(){
  dut_Add_8Ux8U_9U_4_13_out1 = (din_data_g.read() + din_data_h.read());
}
// resource: dut_Mul2Add3u8u8u8Add3u8u8u8_1  instance: dut_Mul2Add3u8u8u8Add3u8u8u8_1_14
void dut::dut_Mul2Add3u8u8u8Add3u8u8u8_1_14(){
  dut_Mul2Add3u8u8u8Add3u8u8u8_1_14_out1 = ( (( (din_data_a.read() + din_data_b
                                           .read()) ) + din_data_c.read()) ) * 
                                           ( (( (din_data_d.read() + din_data_e
                                           .read()) ) + din_data_f.read()) );
}
// resource: dut_Mul_20Ux9U_29U_1  instance: dut_Mul_20Ux9U_29U_1_23
void dut::dut_Mul_20Ux9U_29U_1_23(){
  dut_Mul_20Ux9U_29U_1_23_out1 = dut_Mul2Add3u8u8u8Add3u8u8u8_1_14_out1.read()
                                  * dut_Add_8Ux8U_9U_4_13_out1.read();
}
// resource: dut_Mul_8Ux8U_16U_4  instance: dut_Mul_8Ux8U_16U_4_16
void dut::dut_Mul_8Ux8U_16U_4_16(){
  dut_Mul_8Ux8U_16U_4_16_out1 = din_data_g.read() * din_data_h.read();
}
// resource: dut_Add2Mul2u8u8Mul2u8u8_4  instance: dut_Add2Mul2u8u8Mul2u8u8_4_17
void dut::dut_Add2Mul2u8u8Mul2u8u8_4_17(){
  dut_Add2Mul2u8u8Mul2u8u8_4_17_out1 = (s_reg_14.read() * s_reg_15.read() + 
                                       s_reg_16.read() * s_reg_17.read());
}
// resource: mux_32bx2i
void dut::drive_dut_Mul_32Ux32U_32U_4_15_in1(){
  if ( gs_ctrl0.read() ) {
    dut_Mul_32Ux32U_32U_4_15_in1 = dout_data.read();
  } else {
    dut_Mul_32Ux32U_32U_4_15_in1 = (sc_uint<32> ) (s_reg_18.read());
  }
}
// resource: dut_Mul_32Ux32U_32U_4  instance: dut_Mul_32Ux32U_32U_4_15
void dut::dut_Mul_32Ux32U_32U_4_15(){
  dut_Mul_32Ux32U_32U_4_15_out1 = s_reg_19.read() * dut_Mul_32Ux32U_32U_4_15_in1
                                  .read();
}
// resource: dut_Add_32Ux32U_32U_1  instance: dut_Add_32Ux32U_32U_1_19
void dut::dut_Add_32Ux32U_32U_1_19(){
  dut_Add_32Ux32U_32U_1_19_out1 = (dout_data.read() + (sc_uint<32> )s_reg_18
                                  .read());
}
// resource: dut_Add_32Ux16U_32U_4  instance: dut_Add_32Ux16U_32U_4_20
void dut::dut_Add_32Ux16U_32U_4_20(){
  dut_Add_32Ux16U_32U_4_20_out1 = (dut_Add_32Ux32U_32U_1_19_out1.read() + 
                                  s_reg_20.read());
}
// resource: dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1  instance: dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21
void dut::dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21(){
  dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21_out1 = (( (s_reg_14.read() + 
                                                     s_reg_15.read()) ) * dut_Add_32Ux32U_32U_1_19_out1
                                                     .read() + ( (s_reg_16
                                                     .read() + s_reg_17.read())
                                                      ) * (sc_uint<29> )s_reg_19
                                                     .read());
}
// resource: regr_3b
void dut::drive_global_state(){
  if ( (rst.read() == 0ULL) ) {
    global_state = 0ULL;
  } else {
    if ( stall0.read() );
    else {
      global_state = global_state_next.read();
    }
  }
}
// resource: mux_3bx2i
void dut::drive_global_state_next(){
  switch( (sc_uint<3>)(global_state.read()) ) {
  default:
    global_state_next = (global_state.read() + 1ULL);
    break;
  case 0ULL: case 5ULL: 
    global_state_next = 1ULL;
    break;
  }
}
// resource: mux_1bx2i
// resource: regr_1b
void dut::drive_gs_ctrl0(){
  if ( (rst.read() == 0ULL) ) {
    gs_ctrl0 = 0ULL;
  } else {
    if ( stall0.read() );
    else {
      switch( (sc_uint<3>)(global_state_next.read()) ) {
      default:
        gs_ctrl0 = 0ULL;
        break;
      case 4ULL: 
        gs_ctrl0 = 1ULL;
        break;
      }
    }
  }
}
void dut::drive_din_busy(){
  din_busy = (sc_uint<1> ) (dut_And_1Ux1U_1U_4_3_out1.read());
}
// resource: dut_Or_1Ux1U_1U_4  instance: dut_Or_1Ux1U_1U_4_2
void dut::dut_Or_1Ux1U_1U_4_2(){
  dut_Or_1Ux1U_1U_4_2_out1 = din_m_unvalidated_req.read() | din_vld.read();
}
// resource: dut_And_1Ux1U_1U_4  instance: dut_And_1Ux1U_1U_4_3
void dut::dut_And_1Ux1U_1U_4_3(){
  dut_And_1Ux1U_1U_4_3_out1 = (sc_uint<1> ) (dut_Or_1Ux1U_1U_4_2_out1.read() & (
                              sc_uint<1> )din_m_busy_req_0.read());
}
// resource: dut_Not_1U_1U_4  instance: dut_Not_1U_1U_4_4
void dut::dut_Not_1U_1U_4_4(){
  dut_Not_1U_1U_4_4_out1 = !dut_And_1Ux1U_1U_4_3_out1.read();
}
// resource: dut_And_1Ux1U_1U_4  instance: dut_And_1Ux1U_1U_4_5
void dut::dut_And_1Ux1U_1U_4_5(){
  dut_And_1Ux1U_1U_4_5_out1 = (sc_uint<1> ) (dut_Not_1U_1U_4_4_out1.read() & (
                              sc_uint<1> )din_vld.read());
}
// resource: dut_Not_1U_1U_4  instance: dut_Not_1U_1U_4_6
void dut::dut_Not_1U_1U_4_6(){
  dut_Not_1U_1U_4_6_out1 = !dut_And_1Ux1U_1U_4_5_out1.read();
}
// resource: regr_1b
void dut::drive_din_m_unvalidated_req(){
  if ( (rst.read() == 0ULL) ) {
    din_m_unvalidated_req = 1ULL;
  } else {
    din_m_unvalidated_req = (sc_uint<1> ) (dut_N_Muxb_1_2_0_4_1_out1.read());
  }
}
// resource: dut_N_Muxb_1_2_0_4
void dut::dut_N_Muxb_1_2_0_4_1(){
  if ( din_m_busy_req_0.read() ) {
    dut_N_Muxb_1_2_0_4_1_out1 = (sc_uint<1> ) (din_m_unvalidated_req.read());
  } else {
    dut_N_Muxb_1_2_0_4_1_out1 = (sc_uint<1> ) (din_vld.read());
  }
}
void dut::drive_dout_vld(){
  dout_vld = (sc_uint<1> ) (dut_Or_1Ux1U_1U_4_10_out1.read());
}
// resource: dut_Or_1Ux1U_1U_4  instance: dut_Or_1Ux1U_1U_4_10
void dut::dut_Or_1Ux1U_1U_4_10(){
  dut_Or_1Ux1U_1U_4_10_out1 = dout_m_unacked_req.read() | (sc_uint<1>)
                              dut_Xor_1Ux1U_1U_4_9_out1.read();
}
// resource: regr_1b
void dut::drive_dout_m_unacked_req(){
  if ( (rst.read() == 0ULL) ) {
    dout_m_unacked_req = 0ULL;
  } else {
    dout_m_unacked_req = (sc_uint<1> ) (dut_And_1Ux1U_1U_4_11_out1.read());
  }
}
// resource: dut_And_1Ux1U_1U_4  instance: dut_And_1Ux1U_1U_4_11
void dut::dut_And_1Ux1U_1U_4_11(){
  dut_And_1Ux1U_1U_4_11_out1 = (sc_uint<1> ) (dout_busy.read() & dout_vld.read()
                               );
}
// resource: dut_Xor_1Ux1U_1U_4  instance: dut_Xor_1Ux1U_1U_4_9
void dut::dut_Xor_1Ux1U_1U_4_9(){
  dut_Xor_1Ux1U_1U_4_9_out1 = (sc_uint<1> ) (dout_m_req_m_trig_req.read() ^ 
                              dout_m_req_m_prev_trig_req.read());
}
// resource: regr_1b
void dut::drive_dout_m_req_m_prev_trig_req(){
  if ( (rst.read() == 0ULL) ) {
    dout_m_req_m_prev_trig_req = 0ULL;
  } else {
    dout_m_req_m_prev_trig_req = dout_m_req_m_trig_req.read();
  }
}
// resource: dut_Not_1U_1U_4  instance: dut_Not_1U_1U_4_12
void dut::dut_Not_1U_1U_4_12(){
  dut_Not_1U_1U_4_12_out1 = !dout_m_req_m_trig_req.read();
}
