

================================================================
== Vivado HLS Report for 'circular_shift_reg'
================================================================
* Date:           Fri Apr  9 08:13:11 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_labA_7-1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.932 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22| 0.110 us | 0.110 us |   22|   22|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |       20|       20|         5|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    155|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     65|    -|
|Register         |        -|      -|     114|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     114|    220|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |regs_mem_U  |circular_shift_rebkb  |        1|  0|   0|    0|     4|   32|     1|          128|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|    0|     4|   32|     1|          128|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln68_1_fu_174_p2   |     +    |      0|  0|  24|          17|           3|
    |add_ln68_fu_154_p2     |     +    |      0|  0|  17|          17|           2|
    |add_ln700_fu_114_p2    |     +    |      0|  0|  24|          17|           1|
    |i_fu_144_p2            |     +    |      0|  0|  12|           3|           1|
    |sub_ln68_fu_160_p2     |     -    |      0|  0|  17|          17|          17|
    |icmp_ln31_fu_138_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln879_fu_120_p2   |   icmp   |      0|  0|  18|          17|           3|
    |select_ln28_fu_125_p3  |  select  |      0|  0|  17|           1|           1|
    |select_ln33_fu_179_p3  |  select  |      0|  0|  17|           1|          17|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 155|          93|          49|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  41|          8|    1|          8|
    |regs_mem_address0  |  15|          3|    2|          6|
    |val_assign_reg_93  |   9|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  65|         13|    6|         20|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln700_reg_194      |  17|   0|   17|          0|
    |ap_CS_fsm              |   7|   0|    7|          0|
    |i_reg_203              |   3|   0|    3|          0|
    |regs_mem_load_reg_229  |  32|   0|   32|          0|
    |regs_wptr_V            |  17|   0|   17|          0|
    |select_ln33_reg_219    |  17|   0|   17|          0|
    |sub_ln68_reg_208       |  17|   0|   17|          0|
    |tmp_reg_214            |   1|   0|    1|          0|
    |val_assign_reg_93      |   3|   0|    3|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 114|   0|  114|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------+-----+-----+------------+--------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | circular_shift_reg | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | circular_shift_reg | return value |
|ap_start       |  in |    1| ap_ctrl_hs | circular_shift_reg | return value |
|ap_done        | out |    1| ap_ctrl_hs | circular_shift_reg | return value |
|ap_idle        | out |    1| ap_ctrl_hs | circular_shift_reg | return value |
|ap_ready       | out |    1| ap_ctrl_hs | circular_shift_reg | return value |
|din            |  in |   32|   ap_none  |         din        |    scalar    |
|dout_address0  | out |    2|  ap_memory |        dout        |     array    |
|dout_ce0       | out |    1|  ap_memory |        dout        |     array    |
|dout_we0       | out |    1|  ap_memory |        dout        |     array    |
|dout_d0        | out |   32|  ap_memory |        dout        |     array    |
+---------------+-----+-----+------------+--------------------+--------------+

