// Seed: 1586296392
module module_0;
  initial id_1 <= 1;
  wire id_2;
  assign module_2.id_2 = 0;
  wire id_3;
endmodule
module module_1;
  assign id_1[1] = (id_1);
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    output tri1 id_2
    , id_7 = 'b0,
    output tri0 id_3,
    input supply0 id_4,
    input tri0 id_5
);
  wire id_8;
  module_0 modCall_1 ();
  wire id_9, id_10;
  if (1) assign id_2 = 1'b0;
  else begin : LABEL_0
    id_11(
        id_4 + id_10 + 1, id_11
    );
  end
endmodule
