// Seed: 4153232360
module module_0;
  wire  id_1;
  logic id_2;
  wire  id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd75
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  module_0 modCall_1 ();
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [7:0] id_12;
  assign id_12[id_2] = id_4;
endmodule
