// Seed: 4219763071
`define pp_4 0
`timescale 1ps / 1 ps `timescale 1ps / 1 ps
`define pp_5 0
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output logic id_3
);
  logic id_4;
  assign id_4 = 1'd0;
  assign id_0 = id_2;
  assign id_4 = id_4;
endmodule
