{"vcs1":{"timestamp_begin":1684349243.527182743, "rt":1.50, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684349245.115411494, "rt":1.45, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684349246.667283063, "rt":0.51, "ut":0.25, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684349242.874321579}
{"VCS_COMP_START_TIME": 1684349242.874321579}
{"VCS_COMP_END_TIME": 1684349249.540265240}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330708}}
{"stitch_vcselab": {"peak_mem": 211884}}
