#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 18 12:24:29 2025
# Process ID: 23212
# Current directory: C:/Users/Chamodh/Desktop/final_final_final/final_final_final.runs/synth_1
# Command line: vivado.exe -log Processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl
# Log file: C:/Users/Chamodh/Desktop/final_final_final/final_final_final.runs/synth_1/Processor.vds
# Journal file: C:/Users/Chamodh/Desktop/final_final_final/final_final_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 436.230 ; gain = 94.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:19]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'CLK_0' of component 'Slow_Clk' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Instruction_Decoder.vhd:6' bound to instance 'ID' of component 'Instruction_decoder' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Instruction_Decoder.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Instruction_Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (2#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Instruction_Decoder.vhd:21]
INFO: [Synth 8-3491] module 'program_counter_incrementor' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/program_counter_incrementor.vhd:6' bound to instance 'PC_IN' of component 'program_counter_incrementor' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:74]
INFO: [Synth 8-638] synthesizing module 'program_counter_incrementor' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/program_counter_incrementor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'program_counter_incrementor' (3#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/program_counter_incrementor.vhd:13]
INFO: [Synth 8-3491] module 'Load_Immediate_Selector' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Load_Immediate_Selector.vhd:34' bound to instance 'Load_IM_SEL' of component 'Load_immediate_selector' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Load_Immediate_Selector' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Load_Immediate_Selector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MUX_2_4' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/MUX_2_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_4' (4#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/MUX_2_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Load_Immediate_Selector' (5#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Load_Immediate_Selector.vhd:42]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/LUT_16_7.vhd:26' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:90]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/LUT_16_7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (6#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/LUT_16_7.vhd:31]
INFO: [Synth 8-3491] module 'MUX_8_4' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/MUX_8_4.vhd:5' bound to instance 'OPR_A' of component 'MUX_8_4' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:97]
INFO: [Synth 8-638] synthesizing module 'MUX_8_4' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/MUX_8_4.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/MUX_8_4.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_4' (7#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/MUX_8_4.vhd:13]
INFO: [Synth 8-3491] module 'MUX_8_4' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/MUX_8_4.vhd:5' bound to instance 'OPR_B' of component 'MUX_8_4' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:104]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Program_ROM.vhd:9' bound to instance 'PROM' of component 'Program_ROM' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:112]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Program_ROM.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Program_ROM.vhd:16]
INFO: [Synth 8-3491] module 'jump_pc_selector' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/jump_pc_selector.vhd:35' bound to instance 'jump_pc_selector_0' of component 'jump_pc_selector' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:119]
INFO: [Synth 8-638] synthesizing module 'jump_pc_selector' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/jump_pc_selector.vhd:43]
INFO: [Synth 8-638] synthesizing module 'MUX_2_3' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/mux_2_3..vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_3' (9#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/mux_2_3..vhd:42]
INFO: [Synth 8-256] done synthesizing module 'jump_pc_selector' (10#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/jump_pc_selector.vhd:43]
INFO: [Synth 8-3491] module 'Program_counter' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/program_counter.vhd:5' bound to instance 'PC' of component 'Program_counter' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Program_counter' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/program_counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Program_counter' (11#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/program_counter.vhd:14]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:5' bound to instance 'Registet_Bank_0' of component 'Register_bank' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Decoder_3_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (12#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Decoder_3_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg0' of component 'Reg' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (14#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg1' of component 'Reg' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:48]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg2' of component 'Reg' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:58]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg3' of component 'Reg' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:68]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg4' of component 'Reg' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:78]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg5' of component 'Reg' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg6' of component 'Reg' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:98]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg7' of component 'Reg' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (15#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Reg_bank.vhd:15]
INFO: [Synth 8-3491] module 'Adder_Subtractor' declared at 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Adder_Subtractor.vhd:5' bound to instance 'Adder_subtractor_0' of component 'Adder_subtractor' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:147]
INFO: [Synth 8-638] synthesizing module 'Adder_Subtractor' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Adder_Subtractor.vhd:16]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/RCA_4.vhd:14]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/FA.vhd:44]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/HA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'HA' (16#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/HA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FA' (17#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/FA.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (18#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/RCA_4.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Adder_Subtractor' (19#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Adder_Subtractor.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Processor' (20#1) [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/sources_1/new/Processor.vhd:19]
WARNING: [Synth 8-3917] design Processor has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 491.285 ; gain = 150.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 491.285 ; gain = 150.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 491.285 ; gain = 150.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'addr[3]'. [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'addr[3]'. [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chamodh/Desktop/final_final_final/final_final_final.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 811.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 811.867 ; gain = 470.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 811.867 ; gain = 470.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 811.867 ; gain = 470.633
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add_1_to_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 811.867 ; gain = 470.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module program_counter_incrementor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module MUX_2_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module MUX_2_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_counter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder_Subtractor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "CLK_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Processor has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg6/Q_reg[3]' (FDCE) to 'Registet_Bank_0/reg5/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg5/Q_reg[3]' (FDCE) to 'Registet_Bank_0/reg4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg4/Q_reg[3]' (FDCE) to 'Registet_Bank_0/reg3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg3/Q_reg[3]' (FDCE) to 'Registet_Bank_0/reg2/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg2/Q_reg[3]' (FDCE) to 'Registet_Bank_0/reg1/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registet_Bank_0/reg1/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg0/Q_reg[3]' (FDC) to 'Registet_Bank_0/reg0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg6/Q_reg[2]' (FDCE) to 'Registet_Bank_0/reg5/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg5/Q_reg[2]' (FDCE) to 'Registet_Bank_0/reg4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg4/Q_reg[2]' (FDCE) to 'Registet_Bank_0/reg3/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg3/Q_reg[2]' (FDCE) to 'Registet_Bank_0/reg2/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg2/Q_reg[2]' (FDCE) to 'Registet_Bank_0/reg1/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registet_Bank_0/reg1/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg0/Q_reg[2]' (FDC) to 'Registet_Bank_0/reg0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg6/Q_reg[1]' (FDCE) to 'Registet_Bank_0/reg5/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg5/Q_reg[1]' (FDCE) to 'Registet_Bank_0/reg4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg4/Q_reg[1]' (FDCE) to 'Registet_Bank_0/reg3/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg3/Q_reg[1]' (FDCE) to 'Registet_Bank_0/reg2/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg2/Q_reg[1]' (FDCE) to 'Registet_Bank_0/reg1/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registet_Bank_0/reg1/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg0/Q_reg[1]' (FDC) to 'Registet_Bank_0/reg0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registet_Bank_0/reg7/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg6/Q_reg[0]' (FDCE) to 'Registet_Bank_0/reg5/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg5/Q_reg[0]' (FDCE) to 'Registet_Bank_0/reg3/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg4/Q_reg[0]' (FDCE) to 'Registet_Bank_0/reg3/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg3/Q_reg[0]' (FDCE) to 'Registet_Bank_0/reg1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg2/Q_reg[0]' (FDCE) to 'Registet_Bank_0/reg1/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registet_Bank_0/reg1/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Registet_Bank_0/reg0/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Registet_Bank_0/reg7/Q_reg[1]' (FDCE) to 'Registet_Bank_0/reg7/Q_reg[3]'
WARNING: [Synth 8-3332] Sequential element (Registet_Bank_0/reg7/Q_reg[2]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (Registet_Bank_0/reg7/Q_reg[0]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (Registet_Bank_0/reg0/Q_reg[0]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (Registet_Bank_0/reg1/Q_reg[3]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (Registet_Bank_0/reg1/Q_reg[2]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (Registet_Bank_0/reg1/Q_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (Registet_Bank_0/reg1/Q_reg[0]) is unused and will be removed from module Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 811.867 ; gain = 470.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 816.539 ; gain = 475.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 838.207 ; gain = 496.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 838.207 ; gain = 496.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 838.207 ; gain = 496.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 838.207 ; gain = 496.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 838.207 ; gain = 496.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 838.207 ; gain = 496.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 838.207 ; gain = 496.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 838.207 ; gain = 496.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     6|
|7     |LUT5   |     5|
|8     |LUT6   |     1|
|9     |FDCE   |     4|
|10    |FDRE   |    34|
|11    |IBUF   |     2|
|12    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------------------+------+
|      |Instance          |Module                      |Cells |
+------+------------------+----------------------------+------+
|1     |top               |                            |    86|
|2     |  CLK_0           |Slow_Clk                    |    54|
|3     |  PC              |Program_counter             |     4|
|4     |  PC_IN           |program_counter_incrementor |     3|
|5     |  Registet_Bank_0 |Register_Bank               |     2|
|6     |    reg7          |Reg                         |     2|
+------+------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 838.207 ; gain = 496.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 838.207 ; gain = 176.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 838.207 ; gain = 496.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 17 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:56 . Memory (MB): peak = 838.535 ; gain = 509.621
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chamodh/Desktop/final_final_final/final_final_final.runs/synth_1/Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 838.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 18 12:25:35 2025...
