// Seed: 3942776297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  wire id_9 = id_2;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wor  id_2
);
  reg id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  assign id_4 = id_2++;
  reg id_12;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11
  );
  reg id_13 = 1'h0;
  always begin
    id_13 <= id_12;
    id_5  <= 1;
    id_5  <= #id_11 1;
  end
endmodule
