`include "interface.sv"
`include "test.sv"
module top;
  //clock genertor
  bit clk;
  bit reset;
  initial
    begin
      clk=1;
      reset=1;
   #5 reset=0; 
    end
  initial
    forever
      begin     
        #5 clk=~clk;
      end
  //clock generator ends
  //interface instantiation
  inf  intf(clk,reset);
  //testbench instantiation
  test t1(intf);
  //Dut instantiation
  fifo f1
  (.clk(intf.clk),
   .reset(intf.reset),
   .push(intf.push),
   .pop(intf.pop),
   .data_in(intf.data_in),
   .data_out(intf.data_out),
   .fifo_full(intf.fifo_full),
   .fifo_empty(intf.fifo_empty),
   .err1(intf.err1),
   .err2(intf.err2),
   .err3(intf.err3)
  );
//enabling dumpfile
  initial
    begin
     $dumpfile("dump.vcd");
     $dumpvars;
    end
endmodule:top
