Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Dummy_Block.vhd'.||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\VectorMux.vhd'.||Top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_Controller.vhd'.||Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_InputSwitch.vhd'.||Top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_OutputSwitch.vhd'.||Top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/87||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/89||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/91||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/92||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/93||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/94||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/95||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/97||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/133||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/135||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/137||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/139||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/141||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/143||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/145||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/147||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/149||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/151||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/153||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/155||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/157||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/159||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/161||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/163||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/165||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/167||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/169||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/171||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/173||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/175||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/177||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/179||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/181||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/183||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/185||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/187||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/189||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/191||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/193||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/195||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/197||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/199||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/201||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/203||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/205||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/207||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/209||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/211||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/213||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/215||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/217||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/219||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/221||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/223||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/225||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/227||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/229||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/231||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/233||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/235||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/237||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/239||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/241||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/243||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/245||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/247||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/249||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/251||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/253||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/255||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/257||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/259||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/261||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/263||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/265||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/267||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/269||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/271||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/273||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/510||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/512||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/514||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/516||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/518||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/520||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/522||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/524||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/526||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/528||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/530||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/532||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/534||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/536||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/538||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/540||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/542||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/544||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/546||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/548||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/550||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/552||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/554||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/556||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/558||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/560||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/562||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/564||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/566||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/568||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/570||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/572||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/574||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/576||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/578||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/580||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/582||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/584||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/586||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/588||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/590||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/592||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/594||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/596||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/598||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/600||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/602||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/604||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/606||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/608||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/610||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/612||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/614||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/616||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/618||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/620||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/622||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/624||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/626||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/628||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/630||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/632||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/634||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/636||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/638||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/640||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/642||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/644||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/646||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/648||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/650||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG794||@N: Using module AnalyzInCirc_Top from library work||Top.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/873||AnalyzatorInCircuit.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\AnalyzatorInCircuit\AnalyzatorInCircuit.v'/linenumber/84
Implementation;Synthesis||CG794||@N: Using module CtrlBus_HandShake from library work||Top.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/874||AnalyzatorInCircuit.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\AnalyzatorInCircuit\AnalyzatorInCircuit.v'/linenumber/105
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/886||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/902||PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/909||PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/916||PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C8\PF_CCC_C8_0\PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/938||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/939||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/940||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/941||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/942||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG794||@N: Using module Clock_Controller from library work||Top.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/962||Clock_Reset.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/178
Implementation;Synthesis||CG794||@N: Using module Clock_Switch from library work||Top.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/963||Clock_Reset.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/197
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/964||Clock_Reset.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/347
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1006||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1041||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1042||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1043||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1044||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1045||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1046||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1048||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1049||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1050||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1051||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1052||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1053||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1054||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1055||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1056||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1057||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1058||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1059||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1060||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1061||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1062||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1083||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1084||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1085||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1086||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1088||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1089||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1090||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1091||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1092||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1093||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1094||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1095||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1096||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1097||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1098||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1099||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1100||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1101||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1102||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1103||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1104||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1105||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1107||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1108||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1109||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1110||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1111||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1112||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1113||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1114||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1115||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1116||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1117||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1118||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1119||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1120||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1121||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1122||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1123||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1167||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1202||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1203||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1204||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1205||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1206||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1207||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1209||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1210||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1211||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1212||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1213||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1214||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1215||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1216||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1217||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1218||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1219||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1220||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1221||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1222||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1223||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1241||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1242||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1243||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1244||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1246||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1247||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1248||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1249||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1250||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1251||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1252||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1253||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1254||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1255||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1256||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1257||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1258||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1259||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1260||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1261||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1262||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1263||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1265||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1266||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1267||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1268||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1269||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1270||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1271||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1272||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1273||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1274||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1275||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1276||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1277||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1278||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1279||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1280||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1281||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1377||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1378||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1379||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1380||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1382||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1383||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1384||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1385||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1386||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1387||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1388||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1389||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1390||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1391||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1392||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1393||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1394||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1395||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1396||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1397||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1398||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1399||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1400||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1401||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1402||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1403||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1404||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1405||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1406||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1407||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1408||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1409||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1410||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1411||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1412||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1413||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1414||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1415||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1416||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1417||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1418||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1419||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1438||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1439||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1440||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1441||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1442||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1444||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1445||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1446||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1447||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1448||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1466||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1467||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1468||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1469||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1471||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1472||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1473||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1474||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1475||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1476||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1477||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1478||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1479||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1480||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1481||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1482||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1483||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1485||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1486||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1487||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1488||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1489||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1490||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(1491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1491||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1492||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1493||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1494||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1495||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1496||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1497||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1498||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1499||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1500||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1501||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1545||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1580||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1582||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1583||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1584||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1585||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1586||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[8:0]. Make sure that there are no unused intermediate registers.||Top.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1587||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1588||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1589||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1590||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1591||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.||Top.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1592||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.||Top.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1593||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1612||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1613||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1614||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1615||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1616||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1618||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1619||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1620||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1621||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1622||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1640||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1641||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1642||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1643||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1645||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1646||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1647||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1648||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1649||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1650||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1651||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1652||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1653||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1654||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1655||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1657||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1658||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1684||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1685||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1688||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(1702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1702||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1714||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter2 from library work||Top.srr(1727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1727||UART_Protocol.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/133
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(1728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1728||UART_Protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1729||UART_Protocol.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1730||UART_Protocol.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/269
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1824||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1825||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1826||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1827||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1829||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1830||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1831||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1832||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1833||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1834||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1835||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1836||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1837||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1838||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1839||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1840||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1841||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1842||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1843||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1844||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1845||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1846||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1847||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1848||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1849||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1850||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1851||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1852||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1853||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1854||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1855||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1874||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1875||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1876||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1877||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1878||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1897||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1898||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1899||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1900||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1902||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1903||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1904||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1905||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1906||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1907||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1908||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1909||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1910||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1911||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1912||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1913||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1914||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2010||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2011||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2012||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2013||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2014||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2015||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2017||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2018||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2019||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2020||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2021||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2022||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2023||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2024||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2025||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2026||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2027||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2028||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2029||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2030||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2031||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2032||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2033||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2034||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2035||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2036||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2054||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2055||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2056||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2057||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||Top.srr(2059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2059||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2060||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(2061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2061||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2062||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(2063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2063||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(2064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2064||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2065||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2066||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2067||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2068||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2069||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2070||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2071||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(2072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2072||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2073||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2074||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(2075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2075||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2076||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(2077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2077||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(2078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2078||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2123||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2158||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2160||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2161||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2162||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(2163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2163||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(2164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2164||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2183||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2184||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2185||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2186||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2207||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2208||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2209||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2210||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2212||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2213||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2214||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2215||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module ft601_fifo_interface from library work||Top.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2222||USB_3_Protocol.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/244
Implementation;Synthesis||CG794||@N: Using module ftdi_to_fifo_interface from library work||Top.srr(2223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2223||USB_3_Protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2227||Communication.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/233
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(2228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2228||Communication.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/254
Implementation;Synthesis||CG794||@N: Using module Communication_Controler from library work||Top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2229||Communication.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/275
Implementation;Synthesis||CG794||@N: Using module Communication_Switch from library work||Top.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2230||Communication.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/291
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(2234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2234||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(2235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2235||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(2239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2239||Controler.v(576);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/576
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(2240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2240||Controler.v(612);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/612
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(2241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2241||Controler.v(641);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/641
Implementation;Synthesis||CG794||@N: Using module gpio_controler from library work||Top.srr(2242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2242||Controler.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/723
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(2243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2243||Controler.v(740);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/740
Implementation;Synthesis||CG794||@N: Using module Reset_Controler from library work||Top.srr(2244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2244||Controler.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/755
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2338||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2339||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2340||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2341||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2343||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2344||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2345||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2346||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2347||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2348||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2349||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2350||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2351||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2352||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2353||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2354||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2355||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2356||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2357||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2358||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2359||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2360||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2361||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2362||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2363||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2364||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2365||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2366||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2367||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2368||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2369||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2370||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2388||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2389||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2390||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2391||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2393||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2394||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2395||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2396||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2456||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2492||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2493||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2494||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2495||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(2496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2496||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2515||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2534||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2535||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2536||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2537||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2539||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2540||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2541||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2542||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(2547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2547||Input_Data_Part.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/171
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(2556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2556||Sample_RAM_Block.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/171
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(2557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2557||Sample_RAM_Block.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/179
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2598||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2633||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2634||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2635||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2636||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2654||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2671||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2672||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2673||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2674||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2676||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2677||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2678||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2679||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module EventFifoFreeLogic from library work||Top.srr(2684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2684||Trigger_Top_Part.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/173
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(2685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2685||Trigger_Top_Part.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/184
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(2686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2686||Trigger_Top_Part.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/210
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(2689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2689||Data_Block.v(315);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/315
Implementation;Synthesis||CG794||@N: Using module DataRamManage from library work||Top.srr(2690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2690||Data_Block.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/387
Implementation;Synthesis||CG794||@N: Using module Dummy_Block from library work||Top.srr(2691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2691||Data_Block.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/401
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(2692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2692||Data_Block.v(433);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/433
Implementation;Synthesis||CG794||@N: Using module Test_Generator_for_Lanes from library work||Top.srr(2693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2693||Data_Block.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/538
Implementation;Synthesis||CG794||@N: Using module VectorMux from library work||Top.srr(2694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2694||Data_Block.v(578);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/578
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2722||PF_IO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/215
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2723||PF_IO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/216
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2724||PF_IO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/217
Implementation;Synthesis||CG781||@W:Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2725||PF_IO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2727||PF_IO.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/94
Implementation;Synthesis||CL318||@W:*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2728||PF_IO.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/95
Implementation;Synthesis||CL318||@W:*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2729||PF_IO.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module EXT_Signals_Controller from library work||Top.srr(2733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2733||EXT_Signals.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\EXT_Signals\EXT_Signals.v'/linenumber/166
Implementation;Synthesis||CG794||@N: Using module EXT_Signals_InputSwitch from library work||Top.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2734||EXT_Signals.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\EXT_Signals\EXT_Signals.v'/linenumber/183
Implementation;Synthesis||CG794||@N: Using module EXT_Signals_OutputSwitch from library work||Top.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2735||EXT_Signals.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\EXT_Signals\EXT_Signals.v'/linenumber/192
Implementation;Synthesis||CG794||@N: Using module Transceiver_Controller from library work||Top.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2750||Transceiver_Main.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/264
Implementation;Synthesis||CG794||@N: Using module Transceiver_LanesConnection from library work||Top.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2751||Transceiver_Main.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/280
Implementation;Synthesis||CL159||@N: Input BTN_2 is unused.||Top.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2757||Top.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input BTN_3 is unused.||Top.srr(2758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2758||Top.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input BTN_4 is unused.||Top.srr(2759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2759||Top.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PADIP is unused.||Top.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2782||PF_IO.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input PADIN is unused.||Top.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2783||PF_IO.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||CL158||@W:Inout PADP is unused||Top.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2784||PF_IO.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/98
Implementation;Synthesis||CL158||@W:Inout PADN is unused||Top.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2785||PF_IO.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input PADI is unused.||Top.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2786||PF_IO.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input DF is unused.||Top.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2787||PF_IO.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input DR is unused.||Top.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2788||PF_IO.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2799||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2800||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2801||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2806||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2807||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2808||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2809||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2810||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2811||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2816||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2817||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2818||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2833||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2834||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2835||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2840||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2841||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2842||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2843||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2844||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2845||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2850||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2851||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2852||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2867||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2868||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2873||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2880||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2881||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input LANE_VAL is unused.||Top.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2884||Controler.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input SYNC_Input is unused.||Top.srr(2885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2885||Controler.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2896||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2897||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2898||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2903||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2904||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2905||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2906||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2907||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2908||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2913||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2914||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2915||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2920||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2921||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk10.full_r and merging genblk10.wrcnt_r. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(2926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2926||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2927||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2934||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2935||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2940||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2941||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2946||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2947||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2948||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2949||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2950||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2951||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2960||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2961||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||Top.srr(2974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2974||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||Top.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2983||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||Top.srr(2992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2992||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||Top.srr(2993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2993||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||Top.srr(2994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2994||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Top.srr(2997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2997||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3002||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3003||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3004||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3009||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(3010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3010||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3011||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3012||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3013||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3014||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3019||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3020||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3021||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3026||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3027||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3032||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3033||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3034||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3035||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3036||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3037||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3046||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3047||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3052||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3053||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(3054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3054||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(3059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3059||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(3060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3060||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3063||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3064||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3065||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3066||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3081||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||Top.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3134||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3201||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3202||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3203||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3204||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3205||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3206||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3207||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3208||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3209||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3210||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3211||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3212||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3213||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3214||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3215||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3216||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3217||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3218||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3219||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3220||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3221||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3222||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Dummy_Block.vhd'.||Top.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3223||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3224||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3225||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3226||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3227||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3228||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3229||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3230||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3231||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\VectorMux.vhd'.||Top.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3232||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_Controller.vhd'.||Top.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3233||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_InputSwitch.vhd'.||Top.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3234||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_OutputSwitch.vhd'.||Top.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3235||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3236||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3237||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3238||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3239||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3240||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3241||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3242||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3243||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3244||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3245||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3246||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3247||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3248||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3249||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3250||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3252||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanesconnection.rtl.||Top.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3253||Transceiver_LanesConnection.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal inputdatabytes_array is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3254||Transceiver_LanesConnection.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/87
Implementation;Synthesis||CD630||@N: Synthesizing work.rxmainlinkcontroller.rtl.||Top.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3257||RxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3258||RxMainLinkController.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/44
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3259||RxMainLinkController.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/105
Implementation;Synthesis||CG290||@W:Referenced variable or_lane_fault is not in sensitivity list.||Top.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3260||RxMainLinkController.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/113
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3261||RxMainLinkController.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/192
Implementation;Synthesis||CD630||@N: Synthesizing work.txmainlinkcontroller.rtl.||Top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3265||TxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3266||TxMainLinkController.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/36
Implementation;Synthesis||CD434||@W:Signal fsm_timer in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3267||TxMainLinkController.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/93
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3268||TxMainLinkController.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/141
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3271||TxMainLinkController.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal AlignmentFifo_Rx_Data is floating; a simulation mismatch is possible.||Top.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3275||Transceiver_LanesConnection.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/61
Implementation;Synthesis||CL240||@W:Signal Data_Valid is floating; a simulation mismatch is possible.||Top.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3276||Transceiver_LanesConnection.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_controller.rtl.||Top.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3279||Transceiver_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3280||Transceiver_Controller.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/76
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3281||Transceiver_Controller.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/238
Implementation;Synthesis||CD638||@W:Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3282||Transceiver_Controller.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/82
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_FIFO_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3285||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_FIFO_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3286||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_FIFO_Last_2_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3287||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_FIFO_Last_3_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3288||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_FIFO_Last_4_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3289||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_FIFO_Last_5_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3290||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_XCVR_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3291||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_XCVR_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3292||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_XCVR_Last_2_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3293||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_XCVR_Last_3_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3294||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_XCVR_Last_4_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3295||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 6 of StatusArray_XCVR_Last_5_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3296||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3297||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3298||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3299||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3300||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3301||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3302||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3303||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3304||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3305||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3306||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3307||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_5(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3308||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3309||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3310||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3311||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3312||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3313||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3314||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3315||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3316||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3317||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3318||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3319||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_4(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3320||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3321||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3322||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3323||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3324||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3325||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3326||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3327||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3328||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3329||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3330||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3331||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_3(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3332||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3333||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3334||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3335||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3336||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3337||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3338||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3339||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3340||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3341||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3342||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3343||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_2(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3344||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3345||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3346||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3347||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3348||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3349||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3350||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3351||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3352||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3353||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3354||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3355||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3356||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3357||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3358||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3359||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3360||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3361||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3362||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3363||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3364||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3365||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3366||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3367||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3368||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3369||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3370||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3371||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3372||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3373||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3374||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3375||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3376||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3377||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_5(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3378||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3379||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3380||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3381||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3382||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3383||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3384||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3385||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3386||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3387||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_4(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3388||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_3(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3389||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_3(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3390||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_3(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3391||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_3(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3392||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_3(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3393||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_3(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3394||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_3(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3395||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_3(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3396||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3399||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_0(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3400||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_1(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3401||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_1(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3402||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_2(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3403||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_2(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3404||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_3(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3405||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_3(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3406||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_4(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3407||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_4(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3408||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_5(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3409||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_FIFO_FallingE_5(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3410||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3411||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_0(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3412||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_1(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3413||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_1(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3414||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_2(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3415||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_2(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3416||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_3(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3417||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_3(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3418||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_4(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3419||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_4(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3420||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_5(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3421||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL190||@W:Optimizing register bit StatusArray_XCVR_FallingE_5(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3422||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_FIFO_FallingE_0(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3423||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_FIFO_FallingE_1(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3424||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_FIFO_FallingE_2(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3425||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_FIFO_FallingE_3(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3426||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_FIFO_FallingE_4(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3427||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_FIFO_FallingE_5(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3428||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_XCVR_FallingE_0(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3429||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_XCVR_FallingE_1(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3430||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_XCVR_FallingE_2(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3431||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_XCVR_FallingE_3(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3432||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_XCVR_FallingE_4(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3433||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of StatusArray_XCVR_FallingE_5(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3434||Transceiver_Controller.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/372
Implementation;Synthesis||CD630||@N: Synthesizing work.ext_signals_outputswitch.rtl.||Top.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3436||EXT_Signals_OutputSwitch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/6
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3437||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3438||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3439||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3440||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3441||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3442||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3443||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3444||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3445||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3446||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD630||@N: Synthesizing work.ext_signals_inputswitch.rtl.||Top.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3450||EXT_Signals_InputSwitch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/6
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3451||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3452||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3453||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3454||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3455||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3456||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3457||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3458||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3459||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3460||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3461||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3462||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3463||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3464||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3465||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3466||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3467||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3468||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3469||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3470||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3471||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3472||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3473||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3474||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3475||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3476||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3477||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3478||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3479||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3480||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3481||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3482||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD630||@N: Synthesizing work.ext_signals_controller.rtl.||Top.srr(3486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3486||EXT_Signals_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3487||EXT_Signals_Controller.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3488||EXT_Signals_Controller.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3491||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3492||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3493||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3494||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3495||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3496||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3497||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CD630||@N: Synthesizing work.vectormux.arch.||Top.srr(3499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3499||VectorMux.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\VectorMux.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator_for_lanes.rtl.||Top.srr(3503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3503||Test_Generator_for_Lanes.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(3507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3507||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3508||FIFOs_Reader.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3509||FIFOs_Reader.vhd(427);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/427
Implementation;Synthesis||CD434||@W:Signal event_number_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3510||FIFOs_Reader.vhd(224);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/224
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3513||FIFOs_Reader.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/50
Implementation;Synthesis||CL169||@W:Pruning unused register Event_Number_Counter_4(19 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3514||FIFOs_Reader.vhd(586);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/586
Implementation;Synthesis||CD630||@N: Synthesizing work.dummy_block.architecture_dummy_block.||Top.srr(3516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3516||Dummy_Block.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\Dummy_Block.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.datarammanage.arch.||Top.srr(3520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3520||DataRamManage.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/5
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3521||DataRamManage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/58
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3522||DataRamManage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/85
Implementation;Synthesis||CL240||@W:Signal EnableOfRead is floating; a simulation mismatch is possible.||Top.srr(3525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3525||DataRamManage.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/17
Implementation;Synthesis||CL169||@W:Pruning unused register CountOfSampleWord_xRead_3(127 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3526||DataRamManage.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/139
Implementation;Synthesis||CL169||@W:Pruning unused register CountOfSampleWord_xWrite_3(127 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3527||DataRamManage.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/139
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(3529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3529||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3530||Communication_Builder.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/60
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3531||Communication_Builder.vhd(907);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/907
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3532||Communication_Builder.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/908
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3535||Communication_Builder.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/39
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(3536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3536||Communication_Builder.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/38
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3537||Communication_Builder.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/37
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(3538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3538||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3539||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3540||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3541||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3542||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3543||Communication_Builder.vhd(783);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/783
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(3545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3545||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3546||Trigger_Main.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/57
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3547||Trigger_Main.vhd(311);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/311
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3548||Trigger_Main.vhd(379);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/379
Implementation;Synthesis||CD638||@W:Signal sampletactcounter_reset is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3549||Trigger_Main.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/72
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3553||Trigger_Main.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/209
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(3555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3555||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3556||Trigger_Control.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/57
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3557||Trigger_Control.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/242
Implementation;Synthesis||CD630||@N: Synthesizing work.eventfifofreelogic.arch.||Top.srr(3566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3566||EventFifoFreeLogic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\EventFifoFreeLogic.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3570||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3571||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(3575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3575||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3576||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3583||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal output_sid_part is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3584||Trigger_Unit.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.reset_controler.rtl.||Top.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3588||Reset_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3589||Reset_Controler.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3590||Reset_Controler.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/209
Implementation;Synthesis||CD638||@W:Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3591||Reset_Controler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/75
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3594||Reset_Controler.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(3596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3596||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3597||REGISTERS.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/30
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3598||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3601||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=256, width=8||Top.srr(3602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3602||REGISTERS.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_controler.rtl.||Top.srr(3604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3604||gpio_controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3605||gpio_controler.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3606||gpio_controler.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/190
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3609||gpio_controler.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/22
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3613||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".||Top.srr(3614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3614||Command_Decoder.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/132
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3615||Command_Decoder.vhd(437);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/437
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3618||Command_Decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3619||Command_Decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3620||Command_Decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(3622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3622||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3623||Answer_Encoder.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/73
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3624||Answer_Encoder.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/201
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3625||Answer_Encoder.vhd(275);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/275
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3626||Answer_Encoder.vhd(275);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/275
Implementation;Synthesis||CG290||@W:Referenced variable anici_rx_data is not in sensitivity list.||Top.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3627||Answer_Encoder.vhd(368);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/368
Implementation;Synthesis||CG290||@W:Referenced variable trnv_rx_data is not in sensitivity list.||Top.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3628||Answer_Encoder.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/361
Implementation;Synthesis||CG290||@W:Referenced variable comm_rx_data is not in sensitivity list.||Top.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3629||Answer_Encoder.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/354
Implementation;Synthesis||CG290||@W:Referenced variable gpio_rx_data is not in sensitivity list.||Top.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3630||Answer_Encoder.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/347
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3631||Answer_Encoder.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/333
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3632||Answer_Encoder.vhd(326);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/326
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3633||Answer_Encoder.vhd(319);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/319
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3636||Answer_Encoder.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3637||Answer_Encoder.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/238
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3638||Answer_Encoder.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/238
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3640||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3641||ADI_SPI.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(3651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3651||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm.||Top.srr(3652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3652||spi_master.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3664||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_switch.rtl.||Top.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3668||Communication_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3669||Communication_Switch.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/46
Implementation;Synthesis||CD638||@W:Signal state_reg is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3670||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal next_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3671||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3672||Communication_Switch.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/49
Implementation;Synthesis||CD638||@W:Signal read_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3673||Communication_Switch.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/50
Implementation;Synthesis||CD638||@W:Signal address is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3674||Communication_Switch.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/51
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3675||Communication_Switch.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/54
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_controler.rtl.||Top.srr(3679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3679||Communication_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3680||Communication_Controler.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/42
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3681||Communication_Controler.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/166
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3682||Communication_Controler.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/61
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(3687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3687||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3688||Communication_CMD_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3693||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3694||Communication_ANW_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.ftdi_to_fifo_interface.rtl.||Top.srr(3698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3698||ftdi_to_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.||Top.srr(3702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3702||ft601_fifo_interface.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000".||Top.srr(3703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3703||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3704||ft601_fifo_interface.vhd(288);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/288
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(3708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3708||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3709||UART_TX_Protocol.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/29
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3710||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(3714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3714||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3715||UART_RX_Protocol.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/36
Implementation;Synthesis||CD233||@N: Using sequential encoding for type detect_fsm_state.||Top.srr(3716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3716||UART_RX_Protocol.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3717||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3718||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(3723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3723||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter2.rtl.||Top.srr(3727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3727||Communication_TX_Arbiter2.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3728||Communication_TX_Arbiter2.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3729||Communication_TX_Arbiter2.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3733||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_switch.rtl.||Top.srr(3737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3737||Clock_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3738||Clock_Switch.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3739||Clock_Switch.vhd(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/210
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3740||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_controller.rtl.||Top.srr(3747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3747||Clock_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3748||Clock_Controller.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/56
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3749||Clock_Controller.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/184
Implementation;Synthesis||CD638||@W:Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3750||Clock_Controller.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/62
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3753||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3754||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3755||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3756||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3757||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL260||@W:Pruning register bit 14 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3758||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3759||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL260||@W:Pruning register bit 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3760||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3761||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CD630||@N: Synthesizing work.ctrlbus_handshake.rtl.||Top.srr(3765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3765||CtrlBus_HandShake.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3766||CtrlBus_HandShake.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3767||CtrlBus_HandShake.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/300
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_top.rtl.||Top.srr(3771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3771||AnalyzInCirc_Top.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/6
Implementation;Synthesis||CD285||@W:Port map width mismatch (24 => 12) on port Fifo_Full of component AnalyzInCirc_Controler ||Top.srr(3772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3772||AnalyzInCirc_Top.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/201
Implementation;Synthesis||CD285||@W:Port map width mismatch (24 => 12) on port Fifo_Empty of component AnalyzInCirc_Controler ||Top.srr(3773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3773||AnalyzInCirc_Top.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/200
Implementation;Synthesis||CD638||@W:Signal fifo_writedata is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3774||AnalyzInCirc_Top.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/59
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_fifo.rtl.||Top.srr(3775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3775||AnalyzInCirc_FIFO.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/5
Implementation;Synthesis||CL214||@N: Found multi-write port RAM fifo_data_data, number of write ports=8, depth=256, width=12||Top.srr(3778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3778||AnalyzInCirc_FIFO.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/50
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_controler.rtl.||Top.srr(3780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3780||AnalyzInCirc_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3781||AnalyzInCirc_Controler.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/63
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3782||AnalyzInCirc_Controler.vhd(218);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/218
Implementation;Synthesis||CD638||@W:Signal reg_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3783||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 0 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3786||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 1 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3787||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 2 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3788||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 3 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3789||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 4 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3790||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 5 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3791||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 6 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3792||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 7 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3793||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 8 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3794||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 9 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3795||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 10 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3796||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 11 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3797||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 12 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3798||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 13 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3799||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 14 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3800||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 15 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3801||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3809||AnalyzInCirc_Controler.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/135
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3820||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3821||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3822||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of WR_INDEX(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3823||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 47 to 13 of transceiver_rx_k(47 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3826||AnalyzInCirc_Top.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3829||CtrlBus_HandShake.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3840||Clock_Controller.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/100
Implementation;Synthesis||CL279||@W:Pruning register bits 9 to 7 of read_data_frame(9 downto 6). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3849||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL246||@W:Input port bits 15 to 3 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3850||Clock_Controller.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/21
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3855||Clock_Switch.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/104
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3868||Communication_TX_Arbiter2.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/52
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3880||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3881||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3882||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3883||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3884||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3885||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3886||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3887||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3888||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3889||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3890||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3891||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register Detect_state_reg.||Top.srr(3894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3894||UART_RX_Protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3901||UART_RX_Protocol.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/86
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3920||UART_TX_Protocol.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3936||UART_TX_Protocol.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/18
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3939||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3952||ftdi_to_fifo_interface.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/13
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3955||Communication_ANW_MUX.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3964||Communication_CMD_MUX.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3972||Communication_Controler.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/83
Implementation;Synthesis||CL246||@W:Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3985||SPI_interface.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit last_bit(5) is always 1.||Top.srr(3988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3988||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3989||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3990||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3991||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3992||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3993||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3994||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3995||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3996||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3997||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3998||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3999||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4000||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4001||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4002||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4003||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4004||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4005||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4006||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4007||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4008||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4009||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4010||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4011||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4012||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4013||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4014||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4015||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4016||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4017||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4018||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(4019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4019||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4025||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4028||ADI_SPI.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4038||Answer_Encoder.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/116
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4048||Command_Decoder.vhd(259);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/259
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4063||gpio_controler.vhd(107);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/107
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register TMP_OR_Counter_Input.||Top.srr(4072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4072||gpio_controler.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/426
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4075||REGISTERS.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4084||REGISTERS.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4087||Reset_Controler.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/126
Implementation;Synthesis||CL135||@N: Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.||Top.srr(4098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4098||Trigger_Unit.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/75
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of freewords(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4105||EventFifoFreeLogic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\EventFifoFreeLogic.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4108||Trigger_Control.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/159
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4119||Trigger_Main.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/267
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4128||Communication_Builder.vhd(1010);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/1010
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4129||Communication_Builder.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4130||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4131||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4132||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4133||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4140||FIFOs_Reader.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/144
Implementation;Synthesis||CL246||@W:Input port bits 3 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4150||FIFOs_Reader.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/13
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_Array_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4153||Test_Generator_for_Lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_Array_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4154||Test_Generator_for_Lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_Array_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4155||Test_Generator_for_Lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_Array_0(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4156||Test_Generator_for_Lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_Array_0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4157||Test_Generator_for_Lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of Test_Data_Array_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4158||Test_Generator_for_Lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4163||EXT_Signals_Controller.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/111
Implementation;Synthesis||CL246||@W:Input port bits 15 to 10 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4172||EXT_Signals_Controller.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/22
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4179||Transceiver_Controller.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/155
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4188||Transceiver_Controller.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/21
Implementation;Synthesis||CL246||@W:Input port bits 191 to 184 of statuslanes_vector(191 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4189||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 159 to 152 of statuslanes_vector(191 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4190||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 127 to 120 of statuslanes_vector(191 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4191||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 95 to 88 of statuslanes_vector(191 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4192||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 63 to 56 of statuslanes_vector(191 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4193||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of statuslanes_vector(191 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4194||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4197||TxMainLinkController.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4205||RxMainLinkController.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input Input_Data is unused.||Top.srr(4218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4218||Transceiver_LanesConnection.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/50
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4242||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4244||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4246||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4248||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4250||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4252||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4254||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4256||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4258||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4260||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4262||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4264||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4266||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4268||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4270||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4272||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4274||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4276||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4278||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4280||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4282||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4284||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4286||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4288||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4290||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4292||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4294||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4296||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4298||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4300||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4302||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4304||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4306||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4308||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4310||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4312||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4314||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4316||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4318||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4320||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4322||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4324||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4326||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4328||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4330||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4332||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4334||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4336||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4338||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4340||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4342||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4344||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4346||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4348||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4350||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4352||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4354||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4356||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4358||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4360||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4362||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4364||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4366||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4368||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4370||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4372||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4374||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4376||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4378||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4380||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4382||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4693||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4694||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4695||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4696||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4698||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4699||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4700||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4701||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4702||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4703||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4704||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4705||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4706||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4707||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4708||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4709||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4710||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4711||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4712||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4713||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4714||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4715||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4716||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4717||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4718||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4719||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4720||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4721||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4722||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4723||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4724||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4725||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4726||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4727||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4728||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4747||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4748||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4749||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4750||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4751||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4753||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4754||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4755||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4756||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4757||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4784||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4785||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4786||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4787||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4789||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4790||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4791||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4792||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4793||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4794||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4795||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4796||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4797||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4798||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4799||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4800||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4801||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4803||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4804||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(4805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4805||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(4806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4806||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(4807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4807||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(4808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4808||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(4809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4809||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(4810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4810||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(4811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4811||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4812||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4813||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4814||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4815||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4816||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4817||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(4818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4818||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(4819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4819||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4915||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4916||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4917||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4918||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4920||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4921||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4922||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4923||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4924||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4925||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4926||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4927||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4928||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4929||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4930||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4931||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4932||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4933||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4934||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4935||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4936||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4937||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4938||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4939||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4940||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4941||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4942||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4943||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4944||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4945||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4946||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4947||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4948||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4949||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4950||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4969||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4970||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4971||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4972||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4973||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4975||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4976||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4977||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4978||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4979||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4997||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4998||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4999||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(5000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5000||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(5002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5002||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(5003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5003||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(5004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5004||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(5005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5005||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(5006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5006||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(5007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5007||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(5008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5008||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(5009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5009||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(5010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5010||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(5011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5011||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(5012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5012||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(5013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5013||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(5014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5014||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(5016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5016||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(5017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5017||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(5018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5018||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(5019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5019||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(5020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5020||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(5021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5021||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(5022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5022||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(5023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5023||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(5024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5024||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(5025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5025||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(5026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5026||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(5027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5027||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(5028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5028||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(5029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5029||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(5030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5030||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(5031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5031||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(5032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5032||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(5046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5046||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(5047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5047||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CL169||@W:Pruning unused register neverlocked. Make sure that there are no unused intermediate registers.||Top.srr(5096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5096||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(5101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5101||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(5102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5102||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG794||@N: Using module AlignmentLane_Fifo from library work||Top.srr(5187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5187||Transciever_OneLane.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/223
Implementation;Synthesis||CG794||@N: Using module RxLaneControl from library work||Top.srr(5188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5188||Transciever_OneLane.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/379
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(5189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5189||Transciever_OneLane.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/401
Implementation;Synthesis||CG794||@N: Using module Transceiver_LaneStatus from library work||Top.srr(5190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5190||Transciever_OneLane.v(481);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/481
Implementation;Synthesis||CG794||@N: Using module TxLaneControl from library work||Top.srr(5191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5191||Transciever_OneLane.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/504
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsm_st.||Top.srr(5223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5223||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CL246||@W:Input port bits 20 to 1 of LTPULSE[20:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(5232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5232||CORELCKMGT.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/83
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rmfsm.||Top.srr(5235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5235||CORELANEMSTRmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||CL247||@W:Input port bit 1 of RQR[1:0] is unused||Top.srr(5243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5243||CORELANEMSTRmode2.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input LTPULSE is unused.||Top.srr(5245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5245||CORELANEMSTRmode2.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input CALIB_REQ is unused.||Top.srr(5246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5246||CORELANEMSTRmode2.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input USR_DATACLK_RECAL is unused.||Top.srr(5249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5249||CORELANEMSTR.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input USR_DFE_RECAL is unused.||Top.srr(5250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5250||CORELANEMSTR.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5269||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5270||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5275||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(5276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5276||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5277||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5278||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5279||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5280||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5289||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5290||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5295||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5296||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5307||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(5308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5308||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5309||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5310||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5311||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5312||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5321||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5322||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(5387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5387||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(5388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5388||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(5389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5389||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(5390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5390||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(5391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5391||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(5392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5392||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(5393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5393||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(5394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5394||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(5395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5395||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(5396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5396||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(5397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5397||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(5398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5398||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(5399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5399||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(5400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5400||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(5401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5401||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(5402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5402||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(5403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5403||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(5404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5404||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(5405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5405||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(5406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5406||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(5407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5407||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(5408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5408||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Dummy_Block.vhd'.||Top.srr(5409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5409||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(5410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5410||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(5411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5411||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(5412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5412||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(5413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5413||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(5414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5414||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(5415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5415||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(5416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5416||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(5417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5417||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\VectorMux.vhd'.||Top.srr(5418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5418||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_Controller.vhd'.||Top.srr(5419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5419||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_InputSwitch.vhd'.||Top.srr(5420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5420||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_OutputSwitch.vhd'.||Top.srr(5421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5421||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(5422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5422||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(5423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5423||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(5424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5424||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(5425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5425||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(5426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5426||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(5427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5427||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(5428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5428||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(5429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5429||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(5430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5430||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(5431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5431||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(5432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5432||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(5433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5433||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(5434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5434||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(5435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5435||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(5436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5436||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(5438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5438||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.txlanecontrol.rtl.||Top.srr(5442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5442||TxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration send_k is mapped to "10000".||Top.srr(5443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5443||TxLaneControl.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/64
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5444||TxLaneControl.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/140
Implementation;Synthesis||CG290||@W:Referenced variable counter_ilassequence is not in sensitivity list.||Top.srr(5445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5445||TxLaneControl.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/160
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5446||TxLaneControl.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/215
Implementation;Synthesis||CG290||@W:Referenced variable databytesinlastilasframe is not in sensitivity list.||Top.srr(5447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5447||TxLaneControl.vhd(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/262
Implementation;Synthesis||CD638||@W:Signal ilasgeneratorvectors is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(5448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5448||TxLaneControl.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/47
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_7_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5451||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_6_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5452||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_5_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5453||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_4_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5454||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_3_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5455||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_2_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5456||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_1_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5457||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_0_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5458||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5459||TxLaneControl.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/126
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanestatus.rtl.||Top.srr(5461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5461||Transceiver_LaneStatus.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/6
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5464||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5465||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5466||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5467||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5468||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CD630||@N: Synthesizing work.rxlanecontrol.rtl.||Top.srr(5472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5472||RxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(5473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5473||RxLaneControl.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/84
Implementation;Synthesis||CD434||@W:Signal orcomparatordata_k in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(5474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5474||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5475||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG290||@W:Referenced variable orcomparatordata_r is not in sensitivity list.||Top.srr(5476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5476||RxLaneControl.vhd(219);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/219
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5477||RxLaneControl.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/304
Implementation;Synthesis||CL240||@W:Signal Status_FSM_State is floating; a simulation mismatch is possible.||Top.srr(5480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5480||RxLaneControl.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Status_CTRL_Fault is floating; a simulation mismatch is possible.||Top.srr(5481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5481||RxLaneControl.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/32
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_R_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5482||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_K_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5483||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 0 to 2 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5484||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 4 to 7 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5485||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CD630||@N: Synthesizing work.alignmentlane_fifo.rtl.||Top.srr(5491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5491||AlignmentLane_Fifo.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/6
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_6_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5494||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_5_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5495||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_4_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5496||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_3_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5497||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_2_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5498||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_1_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5499||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_0_7(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5500||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL117||@W:Latch generated from process for signal RD_Enable_Vector_Encoded(2 downto 0); possible missing assignment in an if or case statement.||Top.srr(5501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5501||AlignmentLane_Fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||CL190||@W:Optimizing register bit write_shift.WR_ADD_INDEX_1_7(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5504||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of WR_ADD_INDEX_1_7(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5505||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 8 of write_index_control.WR_INDEX_7(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5506||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5509||RxLaneControl.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/170
Implementation;Synthesis||CL159||@N: Input Status_Fault_CLR is unused.||Top.srr(5518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5518||RxLaneControl.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5523||TxLaneControl.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/113
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5654||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/24
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5655||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/25
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5656||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/26
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5657||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/27
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(5658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5658||null;null
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.inst_AnalyzInCirc_Controler.sample_counter[15:0] is being ignored due to limitations in architecture. ||Top.srr(5674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5674||analyzincirc_controler.vhd(378);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/378
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. ||Top.srr(5675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5675||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2.WR_INDEX[7:3] is being ignored due to limitations in architecture. ||Top.srr(5676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5676||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2.RD_INDEX[7:0] is being ignored due to limitations in architecture. ||Top.srr(5677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5677||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||Top.srr(5678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5678||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5679||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5680||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||Top.srr(5681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5681||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[15] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5682||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||BN132||@W:Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[13] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5683||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||BN132||@W:Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[6] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5684||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5685||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5686||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5687||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5688||command_decoder.vhd(681);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/681
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. ||Top.srr(5689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5689||adi_spi.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/245
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5690||trigger_control.vhd(467);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/467
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.BlockF_Counter[7:0] is being ignored due to limitations in architecture. ||Top.srr(5691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5691||fifos_reader.vhd(611);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/611
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. ||Top.srr(5692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5692||fifos_reader.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/539
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5693||txlanecontrol.vhd(377);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/377
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5694||rxlanecontrol.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/420
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. ||Top.srr(5695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5695||alignmentlane_fifo.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/157
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2:0] is being ignored due to limitations in architecture. ||Top.srr(5696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5696||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_255[7:0] is being ignored due to limitations in architecture. ||Top.srr(5697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5697||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_254[7:0] is being ignored due to limitations in architecture. ||Top.srr(5698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5698||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_253[7:0] is being ignored due to limitations in architecture. ||Top.srr(5699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5699||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_252[7:0] is being ignored due to limitations in architecture. ||Top.srr(5700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5700||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_251[7:0] is being ignored due to limitations in architecture. ||Top.srr(5701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5701||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_250[7:0] is being ignored due to limitations in architecture. ||Top.srr(5702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5702||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_249[7:0] is being ignored due to limitations in architecture. ||Top.srr(5703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5703||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_248[7:0] is being ignored due to limitations in architecture. ||Top.srr(5704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5704||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_247[7:0] is being ignored due to limitations in architecture. ||Top.srr(5705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5705||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_246[7:0] is being ignored due to limitations in architecture. ||Top.srr(5706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5706||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_245[7:0] is being ignored due to limitations in architecture. ||Top.srr(5707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5707||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_244[7:0] is being ignored due to limitations in architecture. ||Top.srr(5708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5708||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_243[7:0] is being ignored due to limitations in architecture. ||Top.srr(5709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5709||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_242[7:0] is being ignored due to limitations in architecture. ||Top.srr(5710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5710||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_241[7:0] is being ignored due to limitations in architecture. ||Top.srr(5711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5711||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_240[7:0] is being ignored due to limitations in architecture. ||Top.srr(5712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5712||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_239[7:0] is being ignored due to limitations in architecture. ||Top.srr(5713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5713||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_238[7:0] is being ignored due to limitations in architecture. ||Top.srr(5714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5714||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_237[7:0] is being ignored due to limitations in architecture. ||Top.srr(5715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5715||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_236[7:0] is being ignored due to limitations in architecture. ||Top.srr(5716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5716||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_235[7:0] is being ignored due to limitations in architecture. ||Top.srr(5717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5717||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_234[7:0] is being ignored due to limitations in architecture. ||Top.srr(5718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5718||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_233[7:0] is being ignored due to limitations in architecture. ||Top.srr(5719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5719||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_232[7:0] is being ignored due to limitations in architecture. ||Top.srr(5720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5720||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_231[7:0] is being ignored due to limitations in architecture. ||Top.srr(5721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5721||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_230[7:0] is being ignored due to limitations in architecture. ||Top.srr(5722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5722||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_229[7:0] is being ignored due to limitations in architecture. ||Top.srr(5723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5723||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_228[7:0] is being ignored due to limitations in architecture. ||Top.srr(5724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5724||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_227[7:0] is being ignored due to limitations in architecture. ||Top.srr(5725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5725||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_226[7:0] is being ignored due to limitations in architecture. ||Top.srr(5726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5726||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_225[7:0] is being ignored due to limitations in architecture. ||Top.srr(5727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5727||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_224[7:0] is being ignored due to limitations in architecture. ||Top.srr(5728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5728||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_223[7:0] is being ignored due to limitations in architecture. ||Top.srr(5729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5729||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_222[7:0] is being ignored due to limitations in architecture. ||Top.srr(5730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5730||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_221[7:0] is being ignored due to limitations in architecture. ||Top.srr(5731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5731||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_220[7:0] is being ignored due to limitations in architecture. ||Top.srr(5732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5732||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_219[7:0] is being ignored due to limitations in architecture. ||Top.srr(5733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5733||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_218[7:0] is being ignored due to limitations in architecture. ||Top.srr(5734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5734||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_217[7:0] is being ignored due to limitations in architecture. ||Top.srr(5735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5735||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_216[7:0] is being ignored due to limitations in architecture. ||Top.srr(5736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5736||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_215[7:0] is being ignored due to limitations in architecture. ||Top.srr(5737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5737||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_214[7:0] is being ignored due to limitations in architecture. ||Top.srr(5738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5738||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_213[7:0] is being ignored due to limitations in architecture. ||Top.srr(5739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5739||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_212[7:0] is being ignored due to limitations in architecture. ||Top.srr(5740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5740||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_211[7:0] is being ignored due to limitations in architecture. ||Top.srr(5741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5741||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_210[7:0] is being ignored due to limitations in architecture. ||Top.srr(5742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5742||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_209[7:0] is being ignored due to limitations in architecture. ||Top.srr(5743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5743||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_208[7:0] is being ignored due to limitations in architecture. ||Top.srr(5744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5744||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_207[7:0] is being ignored due to limitations in architecture. ||Top.srr(5745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5745||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_206[7:0] is being ignored due to limitations in architecture. ||Top.srr(5746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5746||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_205[7:0] is being ignored due to limitations in architecture. ||Top.srr(5747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5747||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_204[7:0] is being ignored due to limitations in architecture. ||Top.srr(5748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5748||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_203[7:0] is being ignored due to limitations in architecture. ||Top.srr(5749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5749||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_202[7:0] is being ignored due to limitations in architecture. ||Top.srr(5750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5750||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_201[7:0] is being ignored due to limitations in architecture. ||Top.srr(5751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5751||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_200[7:0] is being ignored due to limitations in architecture. ||Top.srr(5752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5752||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_199[7:0] is being ignored due to limitations in architecture. ||Top.srr(5753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5753||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_198[7:0] is being ignored due to limitations in architecture. ||Top.srr(5754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5754||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_197[7:0] is being ignored due to limitations in architecture. ||Top.srr(5755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5755||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_196[7:0] is being ignored due to limitations in architecture. ||Top.srr(5756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5756||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_195[7:0] is being ignored due to limitations in architecture. ||Top.srr(5757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5757||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_194[7:0] is being ignored due to limitations in architecture. ||Top.srr(5758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5758||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_193[7:0] is being ignored due to limitations in architecture. ||Top.srr(5759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5759||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_192[7:0] is being ignored due to limitations in architecture. ||Top.srr(5760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5760||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_191[7:0] is being ignored due to limitations in architecture. ||Top.srr(5761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5761||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_190[7:0] is being ignored due to limitations in architecture. ||Top.srr(5762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5762||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_189[7:0] is being ignored due to limitations in architecture. ||Top.srr(5763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5763||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_188[7:0] is being ignored due to limitations in architecture. ||Top.srr(5764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5764||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_187[7:0] is being ignored due to limitations in architecture. ||Top.srr(5765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5765||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_186[7:0] is being ignored due to limitations in architecture. ||Top.srr(5766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5766||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_185[7:0] is being ignored due to limitations in architecture. ||Top.srr(5767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5767||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_184[7:0] is being ignored due to limitations in architecture. ||Top.srr(5768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5768||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_183[7:0] is being ignored due to limitations in architecture. ||Top.srr(5769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5769||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_182[7:0] is being ignored due to limitations in architecture. ||Top.srr(5770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5770||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_181[7:0] is being ignored due to limitations in architecture. ||Top.srr(5771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5771||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_180[7:0] is being ignored due to limitations in architecture. ||Top.srr(5772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5772||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_179[7:0] is being ignored due to limitations in architecture. ||Top.srr(5773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5773||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_178[7:0] is being ignored due to limitations in architecture. ||Top.srr(5774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5774||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_177[7:0] is being ignored due to limitations in architecture. ||Top.srr(5775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5775||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_176[7:0] is being ignored due to limitations in architecture. ||Top.srr(5776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5776||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_175[7:0] is being ignored due to limitations in architecture. ||Top.srr(5777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5777||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_174[7:0] is being ignored due to limitations in architecture. ||Top.srr(5778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5778||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_173[7:0] is being ignored due to limitations in architecture. ||Top.srr(5779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5779||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_172[7:0] is being ignored due to limitations in architecture. ||Top.srr(5780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5780||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5793||corefifo_c11_corefifo_c11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5794||corefifo_c11_corefifo_c11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5795||corefifo_c11_corefifo_c11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5796||corefifo_c11_corefifo_c11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5797||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5798||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5799||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5800||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5801||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5802||corefifo_c8_corefifo_c8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5803||corefifo_c8_corefifo_c8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5804||corefifo_c8_corefifo_c8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5805||corefifo_c8_corefifo_c8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5806||corefifo_c7_corefifo_c7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5807||corefifo_c7_corefifo_c7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5808||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5809||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5810||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.||Top.srr(5811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5811||usb_3_protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5812||corefifo_c8_corefifo_c8_0_lsram_top.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/65
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5813||corefifo_c8_corefifo_c8_0_lsram_top.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/515
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C18 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5814||corefifo_c8_corefifo_c8_0_lsram_top.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/90
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C19 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5815||corefifo_c8_corefifo_c8_0_lsram_top.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/40
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5816||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5817||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_0(verilog)) because it does not drive other instances.||Top.srr(5818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5818||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5819||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5820||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5821||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5822||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5823||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5824||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5825||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5826||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5827||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5828||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5829||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5830||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5831||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5832||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5833||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5834||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5835||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5836||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5837||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5838||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5839||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_1(verilog)) because it does not drive other instances.||Top.srr(5840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5840||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5841||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5842||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5843||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5844||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5845||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5846||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5847||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5848||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5849||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5850||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5851||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5852||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5853||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5854||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5855||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5856||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5857||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5858||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5859||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5860||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5861||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5862||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5863||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5864||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5865||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5866||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5867||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5868||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5869||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5870||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5871||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5872||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5873||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5874||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5875||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5876||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5877||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5878||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5879||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5880||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5881||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5882||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5883||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5884||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5885||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5886||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5887||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5888||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5889||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5890||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5891||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5892||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5893||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5894||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5895||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5896||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5897||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5898||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5899||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5900||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance Communication_Data_Req (in view: work.Communication_Builder(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5901||communication_builder.vhd(1010);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/1010
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5902||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance Dummy_Block_0 (in view: work.Data_Block(verilog)) because it does not drive other instances.||Top.srr(5903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5903||data_block.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/401
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5904||corefifo_c5_corefifo_c5_0_lsram_top.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5905||corefifo_c5_corefifo_c5_0_lsram_top.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5906||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/382
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5907||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/411
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5908||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/468
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5911||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5912||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5913||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.3.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.3.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5914||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.4.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.4.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5915||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.5.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.5.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5916||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN115||@N: Removing instance Test_Generator_for_Lanes_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5917||transceiver_main.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/252
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Synchronizer_0_3.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5921||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 ||Top.srr(5922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5922||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2 ||Top.srr(5923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5923||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5924||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5925||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FTDI_CLK on CLKINT  I_1 ||Top.srr(5926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5926||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.CLK_OUT on CLKINT  I_1 ||Top.srr(5927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5927||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5928||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5929||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5930||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5931||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5932||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5933||null;null
Implementation;Synthesis||FP130||@N: Promoting Net GPIO_0_net_0 on CLKINT  I_2 ||Top.srr(5934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5934||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist Top ||Top.srr(5935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5935||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C9_PF_CCC_C9_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6073||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 14258 sequential elements including AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.inst_AnalyzInCirc_Controler.Triggers_Vector_Falling[7]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6074||analyzincirc_controler.vhd(425);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/425
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 2 sequential elements including Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6075||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock Top|N_10_inferred_clock which controls 4 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6076||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2] which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6077||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3] which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6078||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6079||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6080||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6081||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6082||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6083||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(6084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6084||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(6086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6086||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(6205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6205||trigger_main.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/267
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.||Top.srr(6462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6462||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(6500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6500||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.||Top.srr(6524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6524||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(6562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6562||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(6591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6591||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .||Top.srr(6614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6614||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Transceiver_LanesConnection(rtl) ||Top.srr(6665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6665||transceiver_lanesconnection.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/6
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Communication(verilog) ||Top.srr(6666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6666||communication.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Transceiver_LanesConnection(rtl) unnecessary ||Top.srr(6671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6671||transceiver_lanesconnection.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/6
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Communication(verilog) unnecessary ||Top.srr(6673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6673||communication.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.Top(verilog) because ||Top.srr(6676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6676||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6682||corefifo_c4_corefifo_c4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6683||corefifo_c4_corefifo_c4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6684||corefifo_c4_corefifo_c4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6685||corefifo_c4_corefifo_c4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6686||corefifo_c5_corefifo_c5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6687||corefifo_c5_corefifo_c5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6688||corefifo_c5_corefifo_c5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6689||corefifo_c5_corefifo_c5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6690||corefifo_c10_corefifo_c10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6691||corefifo_c10_corefifo_c10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6692||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6693||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6694||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6695||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6696||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6697||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||FA239||@W:ROM decode_vector_16[12:0] (in view: work.Command_Decoder(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6702||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||MO106||@N: Found ROM decode_vector_16[12:0] (in view: work.Command_Decoder(rtl)) with 27 words by 13 bits.||Top.srr(6703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6703||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6704||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6705||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||MO106||@N: Found ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) with 2 words by 16 bits.||Top.srr(6706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6706||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6710||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6711||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6712||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[2] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6713||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6714||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6715||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[2] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6716||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6717||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6718||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6719||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[2] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6720||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6721||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6722||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6723||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6724||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6725||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6726||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6727||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6728||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6729||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6730||test_generator_for_lanes.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_256_Top(rtl) instance WR_INDEX[7:3] ||Top.srr(6739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6739||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_256_Top(rtl) instance RD_INDEX[7:0] ||Top.srr(6740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6740||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MF135||@N: RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_256_Top(rtl)) is 256 words by 12 bits.||Top.srr(6741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6741||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram255_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6742||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram255_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6743||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram255_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6744||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram254_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6745||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram254_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6746||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram254_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6747||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram253_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6748||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram253_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6749||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram253_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6750||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram252_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6751||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram252_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6752||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram252_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6753||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram251_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6754||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram251_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6755||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram251_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6756||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram250_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6757||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram250_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6758||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram250_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6759||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram249_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6760||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram249_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6761||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram249_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6762||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram248_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6763||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram248_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6764||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram248_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6765||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram247_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6766||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram247_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6767||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram247_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6768||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram246_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6769||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram246_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6770||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram246_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6771||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram245_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6772||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram245_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6773||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram245_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6774||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram244_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6775||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram244_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6776||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram244_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6777||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram243_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6778||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram243_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6779||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram243_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6780||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram242_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6781||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram242_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6782||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram242_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6783||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram241_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6784||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram241_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6785||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram241_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6786||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram240_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6787||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram240_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6788||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram240_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6789||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram239_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6790||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram239_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6791||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram239_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6792||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram238_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6793||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram238_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6794||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram238_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6795||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram237_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6796||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram237_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6797||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram237_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6798||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram236_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6799||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram236_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6800||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram236_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6801||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram235_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6802||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram235_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6803||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram235_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6804||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram234_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6805||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram234_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6806||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram234_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6807||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram233_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6808||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram233_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6809||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram233_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6810||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram232_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6811||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram232_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6812||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram232_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6813||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram231_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6814||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram231_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6815||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram231_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6816||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram230_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6817||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram230_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6818||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram230_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6819||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram229_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6820||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram229_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6821||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram229_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6822||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram228_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6823||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram228_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6824||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram228_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6825||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram227_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6826||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram227_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6827||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram227_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6828||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram226_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6829||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram226_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6830||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram226_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6831||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram225_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6832||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram225_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6833||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram225_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6834||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram224_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6835||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram224_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6836||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram224_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6837||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram223_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6838||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram223_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6839||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram223_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6840||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram222_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.||Top.srr(6841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6841||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_256_Top_0(rtl) instance WR_INDEX[7:3] ||Top.srr(6844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6844||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_256_Top_0(rtl) instance RD_INDEX[7:0] ||Top.srr(6845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6845||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MF135||@N: RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_256_Top_0(rtl)) is 256 words by 12 bits.||Top.srr(6846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6846||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top(rtl) instance fsm_timer[9:0] ||Top.srr(6855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6855||ctrlbus_handshake.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.Clock_Switch_1(rtl) instance fsm_timer[11:0] ||Top.srr(6864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6864||clock_switch.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/117
Implementation;Synthesis||BN132||@W:Removing instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[3] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6873||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||MO231||@N: Found counter in view:work.Clock_Switch_0(rtl) instance fsm_timer[11:0] ||Top.srr(6882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6882||clock_switch.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/117
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_INT_PULSE[15:0] ||Top.srr(6891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6891||reset_controler.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/392
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_EXT_PULSE[15:0] ||Top.srr(6892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6892||reset_controler.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/356
Implementation;Synthesis||FX107||@W:RAM memory[7:0] (in view: work.REGISTERS(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(6902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6902||registers.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance Counter_PULSE[31:0] ||Top.srr(6911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6911||gpio_controler.vhd(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/455
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_RISING_COUNTER[15:0] ||Top.srr(6912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6912||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_FALLING_COUNTER[15:0] ||Top.srr(6913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6913||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.Command_Decoder(rtl) instance counter[31:0] ||Top.srr(6926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6926||command_decoder.vhd(681);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/681
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6927||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6928||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6929||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[39] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_status_err. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6930||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[18] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6931||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[22] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6932||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[23] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6933||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[24] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6934||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[25] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6935||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[26] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6936||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[27] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6937||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[28] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6938||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[29] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6939||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[30] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6940||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[31] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_CDb. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6941||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6942||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[3] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6943||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[4] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6944||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[5] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6945||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[6] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6946||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[7] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6947||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[8] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6948||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[9] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6949||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[10] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6950||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[11] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6951||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[12] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6952||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[13] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6953||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[14] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6954||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[15] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6955||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[16] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6956||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[17] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6957||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[0] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6958||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[1] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6959||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[2] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6960||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[19] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6961||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[20] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6962||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[21] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6963||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural) instance clk_toggles[5:0] ||Top.srr(6976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6976||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance data_counter[31:0] ||Top.srr(6984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6984||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance addr_counter[31:0] ||Top.srr(6985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6985||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memraddr_r[13:0] ||Top.srr(6986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6986||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memwaddr_r[13:0] ||Top.srr(6987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6987||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[13:0] ||Top.srr(6988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6988||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[13:0] ||Top.srr(6989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6989||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(6996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6996||trigger_main.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/267
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Main(rtl) instance SampleTactCounter[31:0] ||Top.srr(6997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6997||trigger_main.vhd(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/404
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] ||Top.srr(7006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7006||trigger_control.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/423
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] ||Top.srr(7007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7007||trigger_control.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/423
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance BlockF_Counter[7:0] ||Top.srr(7017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7017||fifos_reader.vhd(611);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/611
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_Size_Counter[19:0] ||Top.srr(7018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7018||fifos_reader.vhd(565);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/565
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Sample_RAM_W_Address_Unsigned[16:0] ||Top.srr(7019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7019||fifos_reader.vhd(515);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/515
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] ||Top.srr(7020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7020||fifos_reader.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/539
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.DataRamManage(arch) instance CountOfSampleWord[127:0]  ||Top.srr(7021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7021||datarammanage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/78
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.DataRamManage(arch) instance CountOfEventWord[31:0]  ||Top.srr(7022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7022||datarammanage.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/50
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance fsm_timer[7:0] ||Top.srr(7023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7023||communication_builder.vhd(230);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/230
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Frame_Counter[5:0] ||Top.srr(7024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7024||communication_builder.vhd(945);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/945
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Order_Unsigned[19:0] ||Top.srr(7025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7025||communication_builder.vhd(874);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/874
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Address_Unsigned[17:0] ||Top.srr(7026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7026||communication_builder.vhd(874);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/874
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Packet_Counter[19:0] ||Top.srr(7027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7027||communication_builder.vhd(986);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/986
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Event_RAM_R_Address_Integer[9:0] ||Top.srr(7028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7028||communication_builder.vhd(848);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/848
Implementation;Synthesis||MF179||@N: Found 14 by 14 bit equality operator ('==') un1_state_reg_4 (in view: work.Communication_Builder(rtl))||Top.srr(7029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7029||communication_builder.vhd(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/234
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.wptr[10:0] ||Top.srr(7030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7030||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(7031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7031||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(7032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7032||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(7033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7033||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7050||transceiver_controller.vhd(256);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/256
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7051||transceiver_controller.vhd(256);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/256
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7052||transceiver_controller.vhd(256);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/256
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7053||transceiver_controller.vhd(256);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/256
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7054||transceiver_controller.vhd(256);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/256
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2(rtl) instance fsm_timer[9:0] ||Top.srr(7063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7063||ctrlbus_handshake.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/195
Implementation;Synthesis||BN115||@N: Removing instance FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.||Top.srr(7112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7112||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN115||@N: Removing instance FifoInst_GEN\.3\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.||Top.srr(7113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7113||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN115||@N: Removing instance FifoInst_GEN\.4\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.||Top.srr(7114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7114||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN115||@N: Removing instance FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.||Top.srr(7115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7115||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN115||@N: Removing instance FifoInst_GEN\.2\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.||Top.srr(7116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7116||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN115||@N: Removing instance FifoInst_GEN\.5\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.||Top.srr(7117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7117||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7126||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7127||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7128||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7129||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7130||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance AnalyzatorInCircuit_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[0] because it is equivalent to instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7131||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[1] because it is equivalent to instance AnalyzatorInCircuit_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7132||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(7152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7152||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(7153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7153||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(7154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7154||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||MO106||@N: Found ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) with 27 words by 1 bit.||Top.srr(7155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7155||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_RxMainLinkController.Chain_arst1_i on CLKINT  I_10955 ||Top.srr(7174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7174||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7289||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7290||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7291||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7292||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7293||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7294||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7295||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7296||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7297||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7298||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7299||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7300||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns ||Top.srr(7312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7312||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns ||Top.srr(7313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7313||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns ||Top.srr(7314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7314||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns ||Top.srr(7315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7315||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns ||Top.srr(7316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7316||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns ||Top.srr(7317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7317||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns ||Top.srr(7318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7318||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns ||Top.srr(7319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7319||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns ||Top.srr(7320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7320||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns ||Top.srr(7321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7321||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns ||Top.srr(7322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7322||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns ||Top.srr(7323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7323||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns ||Top.srr(7324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7324||null;null
Implementation;Synthesis||MT615||@N: Found clock FTDI_CLK with period 8.00ns ||Top.srr(7325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7325||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 6.25ns ||Top.srr(7326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7326||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 with period 181.25ns ||Top.srr(7327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7327||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(7328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7328||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(7329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7329||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C9_PF_CCC_C9_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C9_0.PF_CCC_C9_0.pll_inst_0_clkint_0.||Top.srr(7330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7330||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0_clkint_0.||Top.srr(7331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7331||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0_clkint_0.||Top.srr(7332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7332||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Top|N_10_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_10.||Top.srr(7333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7333||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2] with period 10.00ns. Please declare a user-defined clock on net EXT_Signals_0.EXT_Signals_InputSwitch_0.EXT_InputsVectorSignals_net_0[2].||Top.srr(7334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7334||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3] with period 10.00ns. Please declare a user-defined clock on net EXT_Signals_0.EXT_Signals_InputSwitch_0.EXT_InputsVectorSignals_net_0[3].||Top.srr(7335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7335||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250_2.||Top.srr(7336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7336||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_530.||Top.srr(7337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7337||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2.||Top.srr(7338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7338||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250_1.||Top.srr(7339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7339||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250_0.||Top.srr(7340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7340||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250.||Top.srr(7341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7341||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0:r) to clock (FTDI_CLK:r) are overconstrained because the required time of 0.25 ns is too small.  ||Top.srr(7405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7405||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  ||Top.srr(7406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7406||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  ||Top.srr(7407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7407||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  ||Top.srr(7408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7408||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  ||Top.srr(7409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7409||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  ||Top.srr(7410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7410||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  ||Top.srr(7411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7411||null;null
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Warning(s) , 15 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Top_generateBitstream.log;liberoaction://open_report/file/Top_generateBitstream.log||(null);(null)
