/// Auto-generated register definitions for BKP
/// Device: STM32F103xx
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f1::stm32f103xx::bkp {

// ============================================================================
// BKP - Backup registers
// Base Address: 0x40006C04
// ============================================================================

/// BKP Register Structure
struct BKP_Registers {

    /// Backup data register (BKP_DR)
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR1;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR2;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR3;

    /// Backup data register (BKP_DR)
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR4;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR5;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR6;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR7;

    /// Backup data register (BKP_DR)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR8;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR9;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR10;

    /// RTC clock calibration register
          (BKP_RTCCR)
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RTCCR;

    /// Backup control register
          (BKP_CR)
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// BKP_CSR control/status register
          (BKP_CSR)
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    volatile uint32_t CSR;
    uint8_t RESERVED_0034[8]; ///< Reserved

    /// Backup data register (BKP_DR)
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR11;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR12;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR13;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR14;

    /// Backup data register (BKP_DR)
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR15;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR16;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR17;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR18;

    /// Backup data register (BKP_DR)
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR19;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0060
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR20;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR21;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR22;

    /// Backup data register (BKP_DR)
    /// Offset: 0x006C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR23;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR24;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0074
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR25;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0078
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR26;

    /// Backup data register (BKP_DR)
    /// Offset: 0x007C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR27;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR28;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0084
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR29;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0088
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR30;

    /// Backup data register (BKP_DR)
    /// Offset: 0x008C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR31;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR32;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR33;

    /// Backup data register (BKP_DR)
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR34;

    /// Backup data register (BKP_DR)
    /// Offset: 0x009C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR35;

    /// Backup data register (BKP_DR)
    /// Offset: 0x00A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR36;

    /// Backup data register (BKP_DR)
    /// Offset: 0x00A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR37;

    /// Backup data register (BKP_DR)
    /// Offset: 0x00A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR38;

    /// Backup data register (BKP_DR)
    /// Offset: 0x00AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR39;

    /// Backup data register (BKP_DR)
    /// Offset: 0x00B0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR40;

    /// Backup data register (BKP_DR)
    /// Offset: 0x00B4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR41;

    /// Backup data register (BKP_DR)
    /// Offset: 0x00B8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR42;
};

static_assert(sizeof(BKP_Registers) >= 188, "BKP_Registers size mismatch");

/// BKP peripheral instance
inline BKP_Registers* BKP() {
    return reinterpret_cast<BKP_Registers*>(0x40006C04);
}

}  // namespace alloy::hal::st::stm32f1::stm32f103xx::bkp
