C:/Users/OkuhiraShunri/Documents/verilog/DDP/c/C.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/Documents/verilog/DDP/c/C.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module C

Top level modules:
	C

} {} {}} C:/Users/OkuhiraShunri/Documents/verilog/DDP/c/C_TEST.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/Documents/verilog/DDP/c/C_TEST.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module C_TEST

Top level modules:
	C_TEST

} {} {}} C:/Users/OkuhiraShunri/Documents/verilog/DDP/c/C_JOIN.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/Documents/verilog/DDP/c/C_JOIN.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module C_JOIN

Top level modules:
	C_JOIN

} {} {}}
