{
	"cts__timing__setup__tns__pre_repair": 0.0000,
	"cts__timing__setup__ws__pre_repair": 0.6200,
	"cts__clock__skew__setup__pre_repair": 0.0194,
	"cts__clock__skew__hold__pre_repair": 0.0194,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.4868,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.9309,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__design__io__pre_repair": 54,
	"cts__design__instance__count__pre_repair": 1203,
	"cts__design__instance__area__pre_repair": 4036.3711,
	"cts__design__instance__count__stdcell__pre_repair": 1203,
	"cts__design__instance__area__stdcell__pre_repair": 4036.3711,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0.0000,
	"cts__design__instance__utilization__pre_repair": 0.0602,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.0602,
	"cts__timing__setup__tns__post_repair": 0.0000,
	"cts__timing__setup__ws__post_repair": 0.6200,
	"cts__clock__skew__setup__post_repair": 0.0194,
	"cts__clock__skew__hold__post_repair": 0.0194,
	"cts__timing__drv__max_slew_limit__post_repair": 0.4868,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.9309,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__design__io__post_repair": 54,
	"cts__design__instance__count__post_repair": 1203,
	"cts__design__instance__area__post_repair": 4036.3711,
	"cts__design__instance__count__stdcell__post_repair": 1203,
	"cts__design__instance__area__stdcell__post_repair": 4036.3711,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0.0000,
	"cts__design__instance__utilization__post_repair": 0.0602,
	"cts__design__instance__utilization__stdcell__post_repair": 0.0602,
	"cts__design__instance__displacement__total": 35.7350,
	"cts__design__instance__displacement__mean": 0.0290,
	"cts__design__instance__displacement__max": 6.6870,
	"cts__route__wirelength__estimated": 10155.1100,
	"cts__design__instance__displacement__total": 0.0000,
	"cts__design__instance__displacement__mean": 0.0000,
	"cts__design__instance__displacement__max": 0.0000,
	"cts__route__wirelength__estimated": 10155.1100,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0.0000,
	"cts__timing__setup__ws": 0.6100,
	"cts__clock__skew__setup": 0.0194,
	"cts__clock__skew__hold": 0.0194,
	"cts__timing__drv__max_slew_limit": 0.4895,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.9309,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 54,
	"cts__design__instance__count": 1203,
	"cts__design__instance__area": 4036.3711,
	"cts__design__instance__count__stdcell": 1203,
	"cts__design__instance__area__stdcell": 4036.3711,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0.0000,
	"cts__design__instance__utilization": 0.0602,
	"cts__design__instance__utilization__stdcell": 0.0602
}