/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:1" *)
module control_for_4bit_input(clk, rst, \r_w_cim[0] , \r_w_cim[1] , start, wl_enable, pe, ysw, ysr, spe, se, rd_data_enable, clk_b, rst_b, in_msb, clk_out, cim_data_enable, busy);
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:152" *)
  wire _000_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire \_001_[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire \_001_[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire \_001_[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:152" *)
  wire _002_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire \_003_[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire \_003_[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire \_004_[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire \_004_[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:152" *)
  wire _005_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire _006_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire _007_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire _008_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:152" *)
  wire _009_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire _010_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire _011_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire _012_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  wire _013_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:35" *)
  wire _014_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:36" *)
  wire _015_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:21" *)
  wire _016_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:25" *)
  wire _017_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:25" *)
  wire _018_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:25" *)
  wire _019_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:4" *)
  wire _020_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:16" *)
  wire _021_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:49" *)
  wire _022_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:50" *)
  wire _023_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:51" *)
  wire _024_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:52" *)
  wire _025_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:53" *)
  wire _026_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:54" *)
  wire _027_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:55" *)
  wire _028_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:56" *)
  wire _029_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:57" *)
  wire _030_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:58" *)
  wire _031_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:59" *)
  wire _032_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:60" *)
  wire _033_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:61" *)
  wire _034_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:62" *)
  wire _035_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:63" *)
  wire _036_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:64" *)
  wire _037_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:65" *)
  wire _038_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:66" *)
  wire _039_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:67" *)
  wire _040_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:68" *)
  wire _041_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:69" *)
  wire _042_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:70" *)
  wire _043_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:71" *)
  wire _044_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:72" *)
  wire _045_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:73" *)
  wire _046_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:74" *)
  wire _047_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:75" *)
  wire _048_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:76" *)
  wire _049_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:77" *)
  wire _050_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:78" *)
  wire _051_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:79" *)
  wire _052_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:80" *)
  wire _053_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:81" *)
  wire _054_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:82" *)
  wire _055_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:83" *)
  wire _056_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:84" *)
  wire _057_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:85" *)
  wire _058_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:86" *)
  wire _059_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:87" *)
  wire _060_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:88" *)
  wire _061_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:89" *)
  wire _062_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:90" *)
  wire _063_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:91" *)
  wire _064_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:92" *)
  wire _065_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:93" *)
  wire _066_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:94" *)
  wire _067_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:95" *)
  wire _068_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:10" *)
  wire _069_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:6" *)
  wire _070_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:6" *)
  wire _071_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:24" *)
  wire _072_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:24" *)
  wire _073_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:15" *)
  wire _074_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:5" *)
  wire _075_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:17" *)
  wire _076_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:23" *)
  wire _077_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:23" *)
  wire _078_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:13" *)
  wire _079_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:7" *)
  wire _080_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:9" *)
  wire _081_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:12" *)
  wire _082_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:11" *)
  wire _083_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:126" *)
  wire _084_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:127" *)
  wire _085_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:128" *)
  wire _086_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:129" *)
  wire _087_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:130" *)
  wire _088_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:131" *)
  wire _089_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:132" *)
  wire _090_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:133" *)
  wire _091_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:134" *)
  wire _092_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:135" *)
  wire _093_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:136" *)
  wire _094_;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:21" *)
  output busy;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:20" *)
  output cim_data_enable;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:25" *)
  wire \cim_state_reg[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:25" *)
  wire \cim_state_reg[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:25" *)
  wire \cim_state_reg[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:4" *)
  input clk;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:16" *)
  output clk_b;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:19" *)
  output clk_out;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:18" *)
  output in_msb;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:10" *)
  output pe;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:6" *)
  input \r_w_cim[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:6" *)
  input \r_w_cim[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:24" *)
  wire \r_w_cim_reg[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:24" *)
  wire \r_w_cim_reg[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:15" *)
  output rd_data_enable;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:5" *)
  input rst;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:17" *)
  output rst_b;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:23" *)
  wire \rw_state_reg[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:23" *)
  wire \rw_state_reg[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:14" *)
  output se;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:13" *)
  output spe;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:7" *)
  input start;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:9" *)
  output wl_enable;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:12" *)
  output ysr;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:11" *)
  output ysw;
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:196" *)
  inverter _103_ (
    .in(_072_),
    .out(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:200" *)
  inverter _104_ (
    .in(_070_),
    .out(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:204" *)
  inverter _105_ (
    .in(_080_),
    .out(_024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:208" *)
  inverter _106_ (
    .in(_077_),
    .out(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:212" *)
  inverter _107_ (
    .in(_078_),
    .out(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:216" *)
  inverter _108_ (
    .in(_073_),
    .out(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:220" *)
  inverter _109_ (
    .in(_075_),
    .out(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:224" *)
  inverter _110_ (
    .in(_020_),
    .out(_021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:228" *)
  nor2 _111_ (
    .in_0(_025_),
    .in_1(_078_),
    .out(_029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:233" *)
  nand2 _112_ (
    .in_0(_077_),
    .in_1(_026_),
    .out(_030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:238" *)
  nor2 _113_ (
    .in_0(_077_),
    .in_1(_026_),
    .out(_031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:243" *)
  xor2 _114_ (
    .in_0(_077_),
    .in_1(_078_),
    .out(_032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:248" *)
  nand2 _115_ (
    .in_0(_072_),
    .in_1(_073_),
    .out(_033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:253" *)
  inverter _116_ (
    .in(_033_),
    .out(_034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:257" *)
  xor2 _117_ (
    .in_0(_072_),
    .in_1(_073_),
    .out(_035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:262" *)
  nand2 _118_ (
    .in_0(_032_),
    .in_1(_035_),
    .out(_036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:267" *)
  inverter _119_ (
    .in(_036_),
    .out(_069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:271" *)
  nor2 _120_ (
    .in_0(_018_),
    .in_1(_017_),
    .out(_037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:276" *)
  nand2 _121_ (
    .in_0(_019_),
    .in_1(_037_),
    .out(_038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:281" *)
  nor2 _122_ (
    .in_0(_019_),
    .in_1(_037_),
    .out(_039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:286" *)
  inverter _123_ (
    .in(_039_),
    .out(_040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:290" *)
  xor2 _124_ (
    .in_0(_019_),
    .in_1(_037_),
    .out(_041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:295" *)
  nand2 _125_ (
    .in_0(_036_),
    .in_1(_041_),
    .out(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:300" *)
  nor2 _126_ (
    .in_0(_072_),
    .in_1(_027_),
    .out(_042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:305" *)
  nand2 _127_ (
    .in_0(_032_),
    .in_1(_042_),
    .out(_043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:310" *)
  inverter _128_ (
    .in(_043_),
    .out(_083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:314" *)
  nor2 _129_ (
    .in_0(_022_),
    .in_1(_073_),
    .out(_044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:319" *)
  nand2 _130_ (
    .in_0(_031_),
    .in_1(_044_),
    .out(_045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:324" *)
  inverter _131_ (
    .in(_045_),
    .out(_074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:328" *)
  nand2 _132_ (
    .in_0(_043_),
    .in_1(_045_),
    .out(_082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:333" *)
  nand2 _133_ (
    .in_0(_029_),
    .in_1(_044_),
    .out(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:338" *)
  nand2 _134_ (
    .in_0(_043_),
    .in_1(_046_),
    .out(_081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:343" *)
  nor2 _135_ (
    .in_0(_019_),
    .in_1(_018_),
    .out(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:348" *)
  nand2 _136_ (
    .in_0(_017_),
    .in_1(_047_),
    .out(_076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:353" *)
  nand2 _137_ (
    .in_0(_045_),
    .in_1(_046_),
    .out(_079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:358" *)
  nor2 _138_ (
    .in_0(_024_),
    .in_1(_016_),
    .out(_048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:363" *)
  nand2 _139_ (
    .in_0(_071_),
    .in_1(_048_),
    .out(_049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:368" *)
  nor2 _140_ (
    .in_0(_070_),
    .in_1(_049_),
    .out(_050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:373" *)
  nand2 _141_ (
    .in_0(_070_),
    .in_1(_048_),
    .out(_051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:378" *)
  nor2 _142_ (
    .in_0(_071_),
    .in_1(_051_),
    .out(_052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:383" *)
  nor2 _143_ (
    .in_0(_050_),
    .in_1(_052_),
    .out(_053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:388" *)
  nor2 _144_ (
    .in_0(_075_),
    .in_1(_053_),
    .out(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:393" *)
  nand2 _145_ (
    .in_0(_028_),
    .in_1(_035_),
    .out(_054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:398" *)
  nor2 _146_ (
    .in_0(_030_),
    .in_1(_054_),
    .out(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:403" *)
  nor2 _147_ (
    .in_0(_075_),
    .in_1(_038_),
    .out(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:408" *)
  nor2 _148_ (
    .in_0(_075_),
    .in_1(_076_),
    .out(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:413" *)
  nor2 _149_ (
    .in_0(_033_),
    .in_1(_040_),
    .out(_055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:418" *)
  nand2 _150_ (
    .in_0(_034_),
    .in_1(_039_),
    .out(_056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:423" *)
  nor2 _151_ (
    .in_0(_017_),
    .in_1(_056_),
    .out(_057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:428" *)
  nor2 _152_ (
    .in_0(_023_),
    .in_1(_049_),
    .out(_058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:433" *)
  nor2 _153_ (
    .in_0(_057_),
    .in_1(_058_),
    .out(_059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:438" *)
  nor2 _154_ (
    .in_0(_075_),
    .in_1(_059_),
    .out(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:443" *)
  nand2 _155_ (
    .in_0(_018_),
    .in_1(_017_),
    .out(_060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:448" *)
  inverter _156_ (
    .in(_060_),
    .out(_061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:452" *)
  nand2 _157_ (
    .in_0(_028_),
    .in_1(_055_),
    .out(_062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:457" *)
  nor2 _158_ (
    .in_0(_061_),
    .in_1(_062_),
    .out(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:462" *)
  nor2 _159_ (
    .in_0(_060_),
    .in_1(_062_),
    .out(_008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:467" *)
  nand2 _160_ (
    .in_0(_072_),
    .in_1(_049_),
    .out(_063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:472" *)
  nand2 _161_ (
    .in_0(_051_),
    .in_1(_063_),
    .out(_064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:477" *)
  inverter _162_ (
    .in(_064_),
    .out(_065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:481" *)
  nor2 _163_ (
    .in_0(_075_),
    .in_1(_065_),
    .out(_010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:486" *)
  nand2 _164_ (
    .in_0(_073_),
    .in_1(_051_),
    .out(_066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:491" *)
  nand2 _165_ (
    .in_0(_049_),
    .in_1(_066_),
    .out(_067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:496" *)
  inverter _166_ (
    .in(_067_),
    .out(_068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:500" *)
  nor2 _167_ (
    .in_0(_075_),
    .in_1(_068_),
    .out(_011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:505" *)
  inverter _168_ (
    .in(_020_),
    .out(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:509" *)
  inverter _169_ (
    .in(_020_),
    .out(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:513" *)
  tieh _170_ (
    .out(_084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:516" *)
  tieh _171_ (
    .out(_085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:519" *)
  tieh _172_ (
    .out(_086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:522" *)
  tieh _173_ (
    .out(_087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:525" *)
  tieh _174_ (
    .out(_088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:528" *)
  tieh _175_ (
    .out(_089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:531" *)
  tieh _176_ (
    .out(_090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:534" *)
  tieh _177_ (
    .out(_091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:537" *)
  tieh _178_ (
    .out(_092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:624" *)
  buffer _200_ (
    .in(clk_out),
    .out(cim_data_enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:632" *)
  buffer _202_ (
    .in(rd_data_enable),
    .out(se)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:636" *)
  buffer _203_ (
    .in(\r_w_cim_reg[0] ),
    .out(_072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:640" *)
  buffer _204_ (
    .in(\r_w_cim[0] ),
    .out(_070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:644" *)
  buffer _205_ (
    .in(_016_),
    .out(busy)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:648" *)
  buffer _206_ (
    .in(start),
    .out(_080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:652" *)
  buffer _207_ (
    .in(\r_w_cim[1] ),
    .out(_071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:656" *)
  buffer _208_ (
    .in(_083_),
    .out(ysw)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:660" *)
  buffer _209_ (
    .in(_074_),
    .out(rd_data_enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:664" *)
  buffer _210_ (
    .in(_082_),
    .out(ysr)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:668" *)
  buffer _211_ (
    .in(\rw_state_reg[0] ),
    .out(_077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:672" *)
  buffer _212_ (
    .in(\cim_state_reg[2] ),
    .out(_019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:676" *)
  buffer _213_ (
    .in(\rw_state_reg[1] ),
    .out(_078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:680" *)
  buffer _214_ (
    .in(_081_),
    .out(wl_enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:684" *)
  buffer _215_ (
    .in(\cim_state_reg[1] ),
    .out(_018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:688" *)
  buffer _216_ (
    .in(_076_),
    .out(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:692" *)
  buffer _217_ (
    .in(\cim_state_reg[0] ),
    .out(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:696" *)
  buffer _218_ (
    .in(_079_),
    .out(spe)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:700" *)
  buffer _219_ (
    .in(_069_),
    .out(pe)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:704" *)
  buffer _220_ (
    .in(\r_w_cim_reg[1] ),
    .out(_073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:708" *)
  buffer _221_ (
    .in(rst),
    .out(_075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:712" *)
  buffer _222_ (
    .in(_012_),
    .out(\_004_[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:716" *)
  buffer _223_ (
    .in(_013_),
    .out(\_004_[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:720" *)
  buffer _224_ (
    .in(_005_),
    .out(_000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:724" *)
  buffer _225_ (
    .in(_009_),
    .out(_002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:728" *)
  buffer _226_ (
    .in(_006_),
    .out(\_001_[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:732" *)
  buffer _227_ (
    .in(_007_),
    .out(\_001_[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:736" *)
  buffer _228_ (
    .in(_008_),
    .out(\_001_[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:740" *)
  buffer _229_ (
    .in(_010_),
    .out(\_003_[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:744" *)
  buffer _230_ (
    .in(_011_),
    .out(\_003_[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:748" *)
  buffer _231_ (
    .in(clk),
    .out(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:752" *)
  buffer _232_ (
    .in(_021_),
    .out(clk_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:756" *)
  buffer _233_ (
    .in(_014_),
    .out(_093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_gate_for_4bit_input.v:760" *)
  buffer _234_ (
    .in(_015_),
    .out(_094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:152" *)
  dff _235_ (
    .clk(_093_),
    .in(_002_),
    .out(in_msb),
    .rst_b(_092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:152" *)
  dff _236_ (
    .clk(_094_),
    .in(_000_),
    .out(clk_out),
    .rst_b(_091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  dff _237_ (
    .clk(clk),
    .in(\_004_[0] ),
    .out(\rw_state_reg[0] ),
    .rst_b(_085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  dff _238_ (
    .clk(clk),
    .in(\_004_[1] ),
    .out(\rw_state_reg[1] ),
    .rst_b(_086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  dff _239_ (
    .clk(clk),
    .in(\_003_[0] ),
    .out(\r_w_cim_reg[0] ),
    .rst_b(_087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  dff _240_ (
    .clk(clk),
    .in(\_003_[1] ),
    .out(\r_w_cim_reg[1] ),
    .rst_b(_088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  dff _241_ (
    .clk(clk),
    .in(\_001_[0] ),
    .out(\cim_state_reg[0] ),
    .rst_b(_089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  dff _242_ (
    .clk(clk),
    .in(\_001_[1] ),
    .out(\cim_state_reg[1] ),
    .rst_b(_090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/sub_modules/synthesis/control_rtl_for_4bit_input.v:80" *)
  dff _243_ (
    .clk(clk),
    .in(\_001_[2] ),
    .out(\cim_state_reg[2] ),
    .rst_b(_084_)
  );
endmodule
