Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4314352 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DFF_TEST_NEW_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to DFF_TEST_NEW_TOP.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DFF_TEST_NEW_TOP.edif ...
ngc2edif: Total memory usage is 4321968 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DFF_TEST_NEW_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to DFF_TEST_NEW_TOP.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DFF_TEST_NEW_TOP.edif ...
ngc2edif: Total memory usage is 4321968 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DFF_TEST_NEW_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to DFF_TEST_NEW_TOP.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DFF_TEST_NEW_TOP.edif ...
ngc2edif: Total memory usage is 4321968 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design R_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to R_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   R_FIFO is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file R_FIFO.edif ...
ngc2edif: Total memory usage is 4313776 kilobytes

