INFO-FLOW: Workspace /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1 opened at Wed Nov 20 09:23:37 EST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_rtl -register_reset_num 
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcvu13p-flga2577-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.1/data:/tools/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.02 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu13p-flga2577-2-e 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data resources 
Execute         config_chip_info -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.16 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_test.cpp 
Execute       is_xip /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_test.cpp 
Execute       is_encrypted /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/firmware/myproject.cpp 
Execute       is_xip /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/firmware/myproject.cpp 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.23 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.73 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang.myproject.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2020.1/common/technology/autopilot -I /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang.myproject.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang.myproject.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top myproject -name=myproject 
INFO-FLOW: Setting directive 'TOP' name=myproject 
INFO-FLOW: Setting directive 'TOP' name=myproject 
Execute         source /tools/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=myproject 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.04 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.48 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 6.94 sec.
Execute           source /tools/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 7.5 sec.
Execute         clang_tidy -errorcheck xilinx-top-parameters /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.9 sec.
Command         clang_tidy done; 3.9 sec.
Execute         clang_tidy -errorcheck xilinx-array-stream-check /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.42 sec.
Command         clang_tidy done; 3.43 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.99 sec.
Execute         clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang-tidy.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 4.12 sec.
Command         clang_tidy done; 4.12 sec.
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang.myproject.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2020.1/common/technology/autopilot -I /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang.myproject.pragma.2.cpp.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang.myproject.pragma.2.cpp.err.log 
Command         ap_eval done; 3.32 sec.
WARNING: [HLS 207-5324] unused parameter 'keep': firmware/nnet_utils/nnet_helpers.h:285:99
WARNING: [HLS 207-5324] unused parameter 'data': firmware/nnet_utils/nnet_function_stubs.h:14:36
WARNING: [HLS 207-5324] unused parameter 'buffer': firmware/nnet_utils/nnet_function_stubs.h:15:36
WARNING: [HLS 207-5324] unused parameter 'partition': firmware/nnet_utils/nnet_function_stubs.h:16:44
WARNING: [HLS 207-5324] unused parameter 'data': firmware/nnet_utils/nnet_function_stubs.h:24:24
WARNING: [HLS 207-5324] unused parameter 'buffer': firmware/nnet_utils/nnet_function_stubs.h:25:24
WARNING: [HLS 207-5324] unused parameter 'partition': firmware/nnet_utils/nnet_function_stubs.h:26:32
WARNING: [HLS 207-5324] unused parameter 'data': firmware/nnet_utils/nnet_function_stubs.h:33:30
WARNING: [HLS 207-5324] unused parameter 'res': firmware/nnet_utils/nnet_function_stubs.h:33:58
WARNING: [HLS 207-5324] unused parameter 'weights': firmware/nnet_utils/nnet_function_stubs.h:34:51
WARNING: [HLS 207-5324] unused parameter 'biases': firmware/nnet_utils/nnet_function_stubs.h:35:49
WARNING: [HLS 207-1534] 'function_instantiate' is deprecated, and it will be removed in future release: firmware/nnet_utils/nnet_dense_latency.h:21:9
WARNING: [HLS 207-1534] 'function_instantiate' is deprecated, and it will be removed in future release: firmware/nnet_utils/nnet_dense_resource.h:28:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: firmware/nnet_utils/nnet_dense_resource.h:33:9
WARNING: [HLS 207-1534] 'function_instantiate' is deprecated, and it will be removed in future release: firmware/nnet_utils/nnet_dense_resource.h:102:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: firmware/nnet_utils/nnet_dense_resource.h:107:9
WARNING: [HLS 207-1534] 'function_instantiate' is deprecated, and it will be removed in future release: firmware/nnet_utils/nnet_dense_resource.h:184:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: firmware/nnet_utils/nnet_dense_resource.h:189:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-1534] 'function_instantiate' is deprecated, and it will be removed in future release: firmware/nnet_utils/nnet_layernorm.h:161:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:28:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:29:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:53:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:54:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:55:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:78:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:96:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:144:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:163:9
WARNING: [HLS 207-3889] the pragma is not supported and will be ignored: firmware/nnet_utils/nnet_stream.h:198:9
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface ap_vld': firmware/myproject.cpp:15:35
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface ap_vld': firmware/myproject.cpp:15:43
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 2.45 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.45 sec.
Execute         run_link_or_opt -opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.88 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.89 sec.
Execute         run_link_or_opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_interface 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.lto.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.34 sec.
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:138:11)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<22, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:130:12)
WARNING: [HLS 214-183] Unsupport array of struct: array_partition pragma on TOP function argument, in 'call' (firmware/myproject.cpp:13:9)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (firmware/nnet_utils/nnet_layernorm.h:91:87)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (firmware/nnet_utils/nnet_layernorm.h:93:9)
WARNING: [HLS 214-184] Unsupport array_reshape pragma on function argument, in 'call' (firmware/myproject.cpp:10:40)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_LOAD' (firmware/nnet_utils/nnet_layernorm.h:172:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_layernorm.h:172:9)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_STORE' (firmware/nnet_utils/nnet_layernorm.h:178:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_layernorm.h:178:9)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void nnet::init_invert_sqr_table<config2, 256>(config2::table_t*, config2::table_t*)' (firmware/nnet_utils/nnet_layernorm.h:46:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'void nnet::init_invert_sqr_table<config2, 256>(config2::table_t*, config2::table_t*)' (firmware/nnet_utils/nnet_layernorm.h:46:0)
INFO: [HLS 214-178] Inlining function 'void nnet::init_invert_sqr_table<config2, 256>(config2::table_t*, config2::table_t*)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_layernorm.h:91:0)
INFO: [HLS 214-178] Inlining function 'void nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:10:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.227 ; gain = 1091.781 ; free physical = 18102 ; free virtual = 34747
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.227 ; gain = 1091.781 ; free physical = 18102 ; free virtual = 34747
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.227 ; gain = 1091.781 ; free physical = 18090 ; free virtual = 34753
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.25 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1498.227 ; gain = 1091.781 ; free physical = 18035 ; free virtual = 34724
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'myproject' (firmware/nnet_utils/nnet_layernorm.h:32:44).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:169) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:169) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_layernorm.h:53:30).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::lookup_invert_sqr<config2>' (firmware/nnet_utils/nnet_layernorm.h:63).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'LAYERNORM_LOOKUP' (firmware/nnet_utils/nnet_layernorm.h:76) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_array.h:16:64).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_array.h:16:64).
INFO: [HLS 200-489] Unrolling loop 'LAYERNORM_SEQ_LOOP' (firmware/nnet_utils/nnet_layernorm.h:169) in function 'myproject' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_1' (firmware/nnet_utils/nnet_layernorm.h:53) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'LAYERNORM_1D_SUM' (firmware/nnet_utils/nnet_layernorm.h:127) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'LAYERNORM_1D_VAR' (firmware/nnet_utils/nnet_layernorm.h:133) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'LAYERNORM_1D_RESULT' (firmware/nnet_utils/nnet_layernorm.h:148) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'LAYERNORM_LOOKUP' (firmware/nnet_utils/nnet_layernorm.h:76) in function 'nnet::lookup_invert_sqr<config2>' completely with a factor of 255.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (firmware/nnet_utils/nnet_array.h:19) in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_2' (firmware/nnet_utils/nnet_array.h:20) in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_1' (firmware/nnet_utils/nnet_array.h:19) in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_2' (firmware/nnet_utils/nnet_array.h:20) in function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_val.V' (firmware/nnet_utils/nnet_layernorm.h:158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outval.V' (firmware/nnet_utils/nnet_layernorm.h:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_diff.V' (firmware/nnet_utils/nnet_layernorm.h:119) in dimension 1 completely.
Command           transform done; 2.74 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_layernorm.h:80:13) in function 'nnet::lookup_invert_sqr<config2>'... converting 168 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_layernorm.h:145:1)...8 expression(s) balanced.
Command           transform done; 1.08 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1498.227 ; gain = 1091.781 ; free physical = 17784 ; free virtual = 34638
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' (firmware/nnet_utils/nnet_array.h:16:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::transpose_2d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' to 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_array.h:16:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::lookup_invert_sqr<config2>' to 'lookup_invert_sqr<config2>' (firmware/nnet_utils/nnet_layernorm.h:63:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_layernorm.h:145:1)
Command           transform done; 2.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1498.227 ; gain = 1091.781 ; free physical = 17616 ; free virtual = 34463
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 6.6 sec.
Command       elaborate done; 49.66 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>' to 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'lookup_invert_sqr<config2>' to 'lookup_invert_sqr_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         preproc_iomode -model lookup_invert_sqr<config2> 
Execute         preproc_iomode -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         preproc_iomode -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>} {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} lookup_invert_sqr<config2> {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} myproject
INFO-FLOW: Configuring Module : transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> ...
Execute         set_default_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         apply_spec_resource_limit transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Configuring Module : lookup_invert_sqr<config2> ...
Execute         set_default_model lookup_invert_sqr<config2> 
Execute         apply_spec_resource_limit lookup_invert_sqr<config2> 
INFO-FLOW: Configuring Module : layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>} {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} lookup_invert_sqr<config2> {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} myproject
INFO-FLOW: Preprocessing Module: transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> ...
Execute         set_default_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         cdfg_preprocess -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Preprocessing Module: lookup_invert_sqr<config2> ...
Execute         set_default_model lookup_invert_sqr<config2> 
Execute         cdfg_preprocess -model lookup_invert_sqr<config2> 
Execute         rtl_gen_preprocess lookup_invert_sqr<config2> 
INFO-FLOW: Preprocessing Module: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>} {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} lookup_invert_sqr<config2> {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
Execute         schedule -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_t.V[8]') on array 'input_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.9 seconds; current allocated memory: 235.734 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>.
Execute         set_default_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
Execute         bind -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 236.047 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         schedule -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.200 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
Execute         set_default_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         bind -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 236.373 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
INFO-FLOW: Finish binding transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lookup_invert_sqr_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lookup_invert_sqr<config2> 
Execute         schedule -model lookup_invert_sqr<config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lookup_invert_sqr<config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 238.562 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling lookup_invert_sqr<config2>.
Execute         set_default_model lookup_invert_sqr<config2> 
Execute         bind -model lookup_invert_sqr<config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 241.466 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.bind.adb -f 
INFO-FLOW: Finish binding lookup_invert_sqr<config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         schedule -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 242.162 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
Execute         set_default_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         bind -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 242.469 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 242.830 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 243.372 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess lookup_invert_sqr<config2> 
Execute         rtl_gen_preprocess layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>} {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} lookup_invert_sqr<config2> {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 244.911 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/vhdl/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s 
Execute         gen_rtl transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s 
Execute         syn_report -csynth -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.adb 
Execute         gen_tb_info transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 246.989 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/vhdl/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.adb 
Execute         gen_tb_info transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lookup_invert_sqr_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lookup_invert_sqr<config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lookup_invert_sqr_config2_s'.
Command         create_rtl_model done; 1.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 283.052 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lookup_invert_sqr<config2> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/vhdl/myproject_lookup_invert_sqr_config2_s 
Execute         gen_rtl lookup_invert_sqr<config2> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/verilog/myproject_lookup_invert_sqr_config2_s 
Execute         syn_report -csynth -model lookup_invert_sqr<config2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/lookup_invert_sqr_config2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model lookup_invert_sqr<config2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/lookup_invert_sqr_config2_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model lookup_invert_sqr<config2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -model lookup_invert_sqr<config2> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info lookup_invert_sqr<config2> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_21s_22s_36_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_38_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_22s_15ns_37_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 288.839 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/vhdl/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.adb 
Execute         gen_tb_info layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 292.004 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model myproject -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         gen_tb_info myproject -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.25 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3>} {transpose_2d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} lookup_invert_sqr<config2> {layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} myproject
INFO-FLOW: Handling components in module [transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [lookup_invert_sqr_config2_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_lookup_invert_sqr_config2_s_invert_sqr_table_V.
INFO-FLOW: Append model myproject_lookup_invert_sqr_config2_s_invert_sqr_table_V
INFO-FLOW: Handling components in module [layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_22s_22s_38_1_1.
INFO-FLOW: Append model myproject_mul_22s_22s_38_1_1
INFO-FLOW: Found component myproject_mul_21s_22s_36_1_1.
INFO-FLOW: Append model myproject_mul_21s_22s_36_1_1
INFO-FLOW: Found component myproject_mul_mul_22s_15ns_37_1_1.
INFO-FLOW: Append model myproject_mul_mul_22s_15ns_37_1_1
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: Append model transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model lookup_invert_sqr_config2_s
INFO-FLOW: Append model layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_lookup_invert_sqr_config2_s_invert_sqr_table_V myproject_mul_22s_22s_38_1_1 myproject_mul_21s_22s_36_1_1 myproject_mul_mul_22s_15ns_37_1_1 transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s lookup_invert_sqr_config2_s layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s myproject
INFO-FLOW: To file: write model myproject_lookup_invert_sqr_config2_s_invert_sqr_table_V
INFO-FLOW: To file: write model myproject_mul_22s_22s_38_1_1
INFO-FLOW: To file: write model myproject_mul_21s_22s_36_1_1
INFO-FLOW: To file: write model myproject_mul_mul_22s_15ns_37_1_1
INFO-FLOW: To file: write model transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: To file: write model transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model lookup_invert_sqr_config2_s
INFO-FLOW: To file: write model layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): myproject
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'myproject_lookup_invert_sqr_config2_s_invert_sqr_table_V_rom' using auto ROMs.
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_22s_22s_38_1_1_Multiplier_0'
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_21s_22s_36_1_1_Multiplier_1'
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=9 #gSsdmPorts=6
Execute         source /tools/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/lookup_invert_sqr_config2_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1498.227 ; gain = 1091.781 ; free physical = 17662 ; free virtual = 34561
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 233.36 MHz
Command       autosyn done; 6.08 sec.
Command     csynth_design done; 55.74 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_test.cpp 
Execute       is_encrypted /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/firmware/myproject.cpp 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_test.cpp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.3 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: TB processing: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/firmware/myproject.cpp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 5.43 sec.
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.24 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 19.08 sec.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 20.75 sec.
Execute     cleanup_all 
