<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/color_bar.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/video_define.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/dvi_encoder.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/encode.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/serdes_4b_10to1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_tx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_rx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/inst.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="3">
        <column_headers>
            <data>Cpu Time (s)</data>
            <data>Real Time (s)</data>
            <data>Peak Memory (B)</data>
        </column_headers>
        <row>
            <data>6.28125</data>
            <data>6</data>
            <data>123,195,392</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/color_bar.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/color_bar.v(line number: 2)] Analyzing module color_bar (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/top.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/top.v(line number: 2)] Analyzing module top (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/video_define.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/dvi_encoder.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/encode.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/serdes_4b_10to1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_top.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_top.v(line number: 1)] Analyzing module usart_top (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_tx.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_tx.v(line number: 1)] Analyzing module usart_tx (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_rx.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_rx.v(line number: 1)] Analyzing module usart_rx (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Module &quot;top&quot; is set as top module.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/top.v(line number: 2)] Elaborating module top</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/PDS/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/color_bar.v(line number: 2)] Elaborating module color_bar</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/PDS/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/PDS/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/PDS/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_top.v(line number: 1)] Elaborating module usart_top</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_tx.v(line number: 1)] Elaborating module usart_tx</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/usart_rx.v(line number: 1)] Elaborating module usart_rx</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2036: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/top.v(line number: 122)] Net sys_rst_n connected to input port of module instance has no driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/CD_20210223/demo/hdmi-chusai/hdmi_test/source/source/top.v(line number: 26)] Net video_clk in module top does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N149 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N156 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N163 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N170 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N177 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N184 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N191 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N140 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N112 (bmsWIDEMUX).</data>
        </row>
    </table>
    <general_container id="compile_settings" align="1">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>System Verilog</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>D:/CD_20210223/demo/hdmi-chusai/hdmi_test	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>