PPA Report for multi_stage_arith_shifter_valid_ready.v (Module: multi_stage_arith_shifter_valid_ready)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 33
FF Count: 97
IO Count: 42
Cell Count: 237

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 805.80 MHz
Reg-to-Reg Critical Path Delay: 0.985 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
