//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: 
//// 
//// Create Date: 05/03/2024 04:53:17 AM
//// Design Name: 
//// Module Name: TIMES
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
//// 
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module TIMES;

//  wire [3:0] counter_out;
//  wire [15:0] T;

//  counter counter_inst(.clk(clk), .clr(clr), .count(counter_out));
//  decoder decoder_inst(.value(counter_out), .timing_signals(T));
  
//endmodule