$ 1 5.0E-6 10.20027730826997 50 5.0 50
152 576 272 720 272 0 2 5.0
M 720 272 784 272 0 2.5
L 576 256 496 256 0 1 false 5.0 0.0
L 576 288 496 288 0 0 false 5.0 0.0
x 488 218 810 224 0 24 OR Gate -- either or both high
150 576 400 720 400 0 2 5.0
L 576 416 496 416 0 1 false 5.0 0.0
L 576 384 496 384 0 1 false 5.0 0.0
M 720 400 784 400 0 2.5
x 488 348 872 354 0 24 AND Gate -- all inputs must be high
I 1056 528 1152 528 0 0.5
M 1152 528 1232 528 0 2.5
L 1056 528 944 528 0 0 false 5.0 0.0
x 936 482 1155 488 0 24 NOT Gate -- Inverter
x 912 130 1040 136 0 24 Logic Gates
154 1024 272 1152 272 0 2 5.0
x 934 219 1329 225 0 24 XOR Gate -- inputs must be different
M 1152 272 1232 272 0 2.5
L 1024 256 944 256 0 1 false 5.0 0.0
L 1024 288 944 288 0 0 false 5.0 0.0
153 1024 400 1152 400 0 2 5.0
x 934 353 1334 359 0 24 NOR Gate -- both inputs must be low
M 1152 400 1232 400 0 2.5
L 1024 384 944 384 0 0 false 5.0 0.0
L 1024 416 944 416 0 0 false 5.0 0.0
151 576 528 704 528 0 2 5.0
M 704 528 784 528 0 2.5
L 576 512 496 512 0 0 false 5.0 0.0
L 576 544 496 544 0 1 false 5.0 0.0
x 487 470 836 476 0 24 NAND Gate -- both can't be high
