
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004624  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084624  00084624  00014624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000af0  20070000  0008462c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000278  20070af0  0008511c  00020af0  2**2
                  ALLOC
  4 .stack        00002000  20070d68  00085394  00020af0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020af0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b19  2**0
                  CONTENTS, READONLY
  7 .debug_info   00021873  00000000  00000000  00020b72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004cdc  00000000  00000000  000423e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e88  00000000  00000000  000470c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000dd8  00000000  00000000  00047f49  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e54d  00000000  00000000  00048d21  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001896e  00000000  00000000  0006726e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006c20e  00000000  00000000  0007fbdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002db8  00000000  00000000  000ebdec  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00006b01  00000000  00000000  000eeba4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	68 2d 07 20 59 11 08 00 55 11 08 00 55 11 08 00     h-. Y...U...U...
   80010:	55 11 08 00 55 11 08 00 55 11 08 00 00 00 00 00     U...U...U.......
	...
   8002c:	d5 09 08 00 55 11 08 00 00 00 00 00 05 0a 08 00     ....U...........
   8003c:	a9 05 08 00 55 11 08 00 55 11 08 00 55 11 08 00     ....U...U...U...
   8004c:	55 11 08 00 55 11 08 00 55 11 08 00 55 11 08 00     U...U...U...U...
   8005c:	55 11 08 00 55 11 08 00 55 11 08 00 00 00 00 00     U...U...U.......
   8006c:	dd 0f 08 00 f1 0f 08 00 69 08 08 00 05 10 08 00     ........i.......
	...
   80084:	71 03 08 00 55 11 08 00 55 11 08 00 55 11 08 00     q...U...U...U...
   80094:	55 11 08 00 55 11 08 00 55 11 08 00 55 11 08 00     U...U...U...U...
   800a4:	00 00 00 00 55 11 08 00 55 11 08 00 55 11 08 00     ....U...U...U...
   800b4:	55 11 08 00 cd 07 08 00 55 11 08 00 55 11 08 00     U.......U...U...
   800c4:	55 11 08 00 55 11 08 00 55 11 08 00 55 11 08 00     U...U...U...U...
   800d4:	55 11 08 00 55 11 08 00 55 11 08 00 55 11 08 00     U...U...U...U...
   800e4:	55 11 08 00 55 11 08 00 55 11 08 00 55 11 08 00     U...U...U...U...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070af0 	.word	0x20070af0
   80110:	00000000 	.word	0x00000000
   80114:	0008462c 	.word	0x0008462c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	0008462c 	.word	0x0008462c
   80154:	20070af4 	.word	0x20070af4
   80158:	0008462c 	.word	0x0008462c
   8015c:	00000000 	.word	0x00000000

00080160 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80164:	b980      	cbnz	r0, 80188 <_read+0x28>
   80166:	460c      	mov	r4, r1
   80168:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   8016a:	2a00      	cmp	r2, #0
   8016c:	dd0f      	ble.n	8018e <_read+0x2e>
   8016e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80170:	4e08      	ldr	r6, [pc, #32]	; (80194 <_read+0x34>)
   80172:	4d09      	ldr	r5, [pc, #36]	; (80198 <_read+0x38>)
   80174:	6830      	ldr	r0, [r6, #0]
   80176:	4621      	mov	r1, r4
   80178:	682b      	ldr	r3, [r5, #0]
   8017a:	4798      	blx	r3
		ptr++;
   8017c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   8017e:	42bc      	cmp	r4, r7
   80180:	d1f8      	bne.n	80174 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   80182:	4640      	mov	r0, r8
   80184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80188:	f04f 38ff 	mov.w	r8, #4294967295
   8018c:	e7f9      	b.n	80182 <_read+0x22>
	for (; len > 0; --len) {
   8018e:	4680      	mov	r8, r0
   80190:	e7f7      	b.n	80182 <_read+0x22>
   80192:	bf00      	nop
   80194:	20070d3c 	.word	0x20070d3c
   80198:	20070cd0 	.word	0x20070cd0

0008019c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8019c:	b4f0      	push	{r4, r5, r6, r7}
   8019e:	b08c      	sub	sp, #48	; 0x30
   801a0:	4607      	mov	r7, r0
   801a2:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   801a4:	ac01      	add	r4, sp, #4
   801a6:	4d11      	ldr	r5, [pc, #68]	; (801ec <pwm_clocks_generate+0x50>)
   801a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   801b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   801b8:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   801ba:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801bc:	f852 0b04 	ldr.w	r0, [r2], #4
   801c0:	fbb6 f0f0 	udiv	r0, r6, r0
   801c4:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   801c8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   801cc:	d907      	bls.n	801de <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
   801ce:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   801d0:	2b0b      	cmp	r3, #11
   801d2:	d1f3      	bne.n	801bc <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   801d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   801d8:	b00c      	add	sp, #48	; 0x30
   801da:	bcf0      	pop	{r4, r5, r6, r7}
   801dc:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801de:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
   801e0:	bf94      	ite	ls
   801e2:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
   801e6:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
   801ea:	e7f5      	b.n	801d8 <pwm_clocks_generate+0x3c>
   801ec:	00084414 	.word	0x00084414

000801f0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801f0:	b570      	push	{r4, r5, r6, lr}
   801f2:	4606      	mov	r6, r0
   801f4:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801f6:	680c      	ldr	r4, [r1, #0]
   801f8:	b144      	cbz	r4, 8020c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801fa:	6889      	ldr	r1, [r1, #8]
   801fc:	4620      	mov	r0, r4
   801fe:	4b0c      	ldr	r3, [pc, #48]	; (80230 <pwm_init+0x40>)
   80200:	4798      	blx	r3
   80202:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
   80204:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80208:	4298      	cmp	r0, r3
   8020a:	d00c      	beq.n	80226 <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   8020c:	6868      	ldr	r0, [r5, #4]
   8020e:	b140      	cbz	r0, 80222 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80210:	68a9      	ldr	r1, [r5, #8]
   80212:	4b07      	ldr	r3, [pc, #28]	; (80230 <pwm_init+0x40>)
   80214:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80216:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8021a:	4298      	cmp	r0, r3
   8021c:	d005      	beq.n	8022a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   8021e:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80222:	6034      	str	r4, [r6, #0]
#endif
	return 0;
   80224:	2400      	movs	r4, #0
}
   80226:	4620      	mov	r0, r4
   80228:	bd70      	pop	{r4, r5, r6, pc}
			return result;
   8022a:	4604      	mov	r4, r0
   8022c:	e7fb      	b.n	80226 <pwm_init+0x36>
   8022e:	bf00      	nop
   80230:	0008019d 	.word	0x0008019d

00080234 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80234:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80236:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80238:	684b      	ldr	r3, [r1, #4]
   8023a:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   8023e:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80240:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
   80242:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80244:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
   80246:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80248:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   8024c:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8024e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80252:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80254:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80258:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8025a:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
   8025e:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80262:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80266:	68cb      	ldr	r3, [r1, #12]
   80268:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   8026c:	690b      	ldr	r3, [r1, #16]
   8026e:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80272:	7d8b      	ldrb	r3, [r1, #22]
   80274:	b13b      	cbz	r3, 80286 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80276:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80278:	8b4b      	ldrh	r3, [r1, #26]
   8027a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8027e:	eb00 1442 	add.w	r4, r0, r2, lsl #5
   80282:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80286:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80288:	f04f 1301 	mov.w	r3, #65537	; 0x10001
   8028c:	4093      	lsls	r3, r2
   8028e:	43db      	mvns	r3, r3
   80290:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80292:	7fcc      	ldrb	r4, [r1, #31]
   80294:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80298:	7f8c      	ldrb	r4, [r1, #30]
   8029a:	4094      	lsls	r4, r2
   8029c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   802a0:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   802a2:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   802a4:	6c44      	ldr	r4, [r0, #68]	; 0x44
   802a6:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   802a8:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   802ac:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   802b0:	f891 4020 	ldrb.w	r4, [r1, #32]
   802b4:	4094      	lsls	r4, r2
   802b6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   802ba:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   802bc:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   802be:	2301      	movs	r3, #1
   802c0:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
   802c2:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   802c6:	b334      	cbz	r4, 80316 <pwm_channel_init+0xe2>
		p_pwm->PWM_SCM |= channel;
   802c8:	6a04      	ldr	r4, [r0, #32]
   802ca:	431c      	orrs	r4, r3
   802cc:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   802ce:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   802d2:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   802d4:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802d6:	bf0c      	ite	eq
   802d8:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   802da:	439c      	bicne	r4, r3
   802dc:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802de:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802e2:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802e4:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802e6:	bf0c      	ite	eq
   802e8:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802ec:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
   802f0:	6683      	str	r3, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802f2:	2a03      	cmp	r2, #3
   802f4:	d914      	bls.n	80320 <pwm_channel_init+0xec>
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
   802f6:	3a04      	subs	r2, #4
		ch_num *= 8;
   802f8:	00d2      	lsls	r2, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
   802fa:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
   802fc:	23ff      	movs	r3, #255	; 0xff
   802fe:	4093      	lsls	r3, r2
   80300:	ea24 0403 	bic.w	r4, r4, r3
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80304:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   80308:	fa03 f202 	lsl.w	r2, r3, r2
   8030c:	4322      	orrs	r2, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8030e:	6702      	str	r2, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   80310:	2000      	movs	r0, #0
   80312:	bc70      	pop	{r4, r5, r6}
   80314:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80316:	6a04      	ldr	r4, [r0, #32]
   80318:	ea24 0403 	bic.w	r4, r4, r3
   8031c:	6204      	str	r4, [r0, #32]
   8031e:	e7d6      	b.n	802ce <pwm_channel_init+0x9a>
		ch_num *= 8;
   80320:	00d5      	lsls	r5, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
   80322:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
		fault_enable_reg &= ~(0xFF << ch_num);
   80324:	24ff      	movs	r4, #255	; 0xff
   80326:	40ac      	lsls	r4, r5
   80328:	ea23 0304 	bic.w	r3, r3, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8032c:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   80330:	40aa      	lsls	r2, r5
   80332:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80334:	66c2      	str	r2, [r0, #108]	; 0x6c
   80336:	e7eb      	b.n	80310 <pwm_channel_init+0xdc>

00080338 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80338:	690b      	ldr	r3, [r1, #16]
   8033a:	4293      	cmp	r3, r2
   8033c:	d202      	bcs.n	80344 <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
   8033e:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80342:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
   80344:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
   80346:	60ca      	str	r2, [r1, #12]
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80348:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   8034c:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
	return 0;
   80350:	2000      	movs	r0, #0
   80352:	4770      	bx	lr

00080354 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80354:	2301      	movs	r3, #1
   80356:	fa03 f101 	lsl.w	r1, r3, r1
   8035a:	6041      	str	r1, [r0, #4]
   8035c:	4770      	bx	lr

0008035e <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   8035e:	2301      	movs	r3, #1
   80360:	fa03 f101 	lsl.w	r1, r3, r1
   80364:	6081      	str	r1, [r0, #8]
   80366:	4770      	bx	lr

00080368 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80368:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   8036c:	6a08      	ldr	r0, [r1, #32]
}
   8036e:	4770      	bx	lr

00080370 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80370:	b500      	push	{lr}
   80372:	b083      	sub	sp, #12
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
   80374:	2201      	movs	r2, #1
   80376:	f10d 0107 	add.w	r1, sp, #7
   8037a:	4810      	ldr	r0, [pc, #64]	; (803bc <USART0_Handler+0x4c>)
   8037c:	4b10      	ldr	r3, [pc, #64]	; (803c0 <USART0_Handler+0x50>)
   8037e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80380:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80382:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80386:	2200      	movs	r2, #0
   80388:	4b0e      	ldr	r3, [pc, #56]	; (803c4 <USART0_Handler+0x54>)
   8038a:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   8038c:	4b0e      	ldr	r3, [pc, #56]	; (803c8 <USART0_Handler+0x58>)
   8038e:	781b      	ldrb	r3, [r3, #0]
   80390:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80394:	4a0d      	ldr	r2, [pc, #52]	; (803cc <USART0_Handler+0x5c>)
   80396:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80398:	2b9b      	cmp	r3, #155	; 0x9b
   8039a:	d00b      	beq.n	803b4 <USART0_Handler+0x44>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
   8039c:	3301      	adds	r3, #1
   8039e:	4a0a      	ldr	r2, [pc, #40]	; (803c8 <USART0_Handler+0x58>)
   803a0:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   803a2:	2201      	movs	r2, #1
   803a4:	4b07      	ldr	r3, [pc, #28]	; (803c4 <USART0_Handler+0x54>)
   803a6:	701a      	strb	r2, [r3, #0]
   803a8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   803ac:	b662      	cpsie	i
}
   803ae:	b003      	add	sp, #12
   803b0:	f85d fb04 	ldr.w	pc, [sp], #4
		serial_rx_buf_tail = 0x00;
   803b4:	2200      	movs	r2, #0
   803b6:	4b04      	ldr	r3, [pc, #16]	; (803c8 <USART0_Handler+0x58>)
   803b8:	701a      	strb	r2, [r3, #0]
   803ba:	e7f2      	b.n	803a2 <USART0_Handler+0x32>
   803bc:	40098000 	.word	0x40098000
   803c0:	00080b31 	.word	0x00080b31
   803c4:	20070139 	.word	0x20070139
   803c8:	20070ba8 	.word	0x20070ba8
   803cc:	20070b0c 	.word	0x20070b0c

000803d0 <initMotors>:

#include "MotorControl.h"
#include "delay.h"

void initMotors()
{
   803d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   803d4:	b084      	sub	sp, #16
	// first, set as inputs
	pio_set_input(PIOC, PIN_BOTH_MOTORS, PIO_DEFAULT);
   803d6:	2200      	movs	r2, #0
   803d8:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
   803dc:	482c      	ldr	r0, [pc, #176]	; (80490 <initMotors+0xc0>)
   803de:	4b2d      	ldr	r3, [pc, #180]	; (80494 <initMotors+0xc4>)
   803e0:	4798      	blx	r3
	//pio_set_input(PIOC, PIN_MOTOR_RIGHT, PIO_DEFAULT);
	
	// apparently, pins need to unload their charge
	delay_ms(20);
   803e2:	482d      	ldr	r0, [pc, #180]	; (80498 <initMotors+0xc8>)
   803e4:	4b2d      	ldr	r3, [pc, #180]	; (8049c <initMotors+0xcc>)
   803e6:	4798      	blx	r3
	
	// wait until both motors are powered up
	while (!pio_get_pin_value(MOTOR_LEFT) || !pio_get_pin_value(MOTOR_RIGHT));
   803e8:	2555      	movs	r5, #85	; 0x55
   803ea:	4c2d      	ldr	r4, [pc, #180]	; (804a0 <initMotors+0xd0>)
   803ec:	2656      	movs	r6, #86	; 0x56
   803ee:	4628      	mov	r0, r5
   803f0:	47a0      	blx	r4
   803f2:	2800      	cmp	r0, #0
   803f4:	d0fb      	beq.n	803ee <initMotors+0x1e>
   803f6:	4630      	mov	r0, r6
   803f8:	47a0      	blx	r4
   803fa:	2800      	cmp	r0, #0
   803fc:	d0f7      	beq.n	803ee <initMotors+0x1e>
	// test progress with built-in LED
	//pio_set_output(PIOB, 1<<27, 0, 0, 0);
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 27));
	
	// connect peripheral B to pin A23
	pio_configure_pin(MOTOR_LEFT, PIO_TYPE_PIO_PERIPH_B);
   803fe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80402:	2055      	movs	r0, #85	; 0x55
   80404:	4c27      	ldr	r4, [pc, #156]	; (804a4 <initMotors+0xd4>)
   80406:	47a0      	blx	r4
	pio_configure_pin(MOTOR_RIGHT, PIO_TYPE_PIO_PERIPH_B);
   80408:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8040c:	2056      	movs	r0, #86	; 0x56
   8040e:	47a0      	blx	r4
	
	// alternative way to configure the pins
	//pio_set_peripheral(PIOC, PIO_TYPE_PIO_PERIPH_B, PIN_BOTH_MOTORS);
	
	// enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   80410:	2024      	movs	r0, #36	; 0x24
   80412:	4b25      	ldr	r3, [pc, #148]	; (804a8 <initMotors+0xd8>)
   80414:	4798      	blx	r3
	
	// disable until configured
	pwm_channel_disable(PWM, CHANNEL_MOTOR_LEFT);
   80416:	4c25      	ldr	r4, [pc, #148]	; (804ac <initMotors+0xdc>)
   80418:	2104      	movs	r1, #4
   8041a:	4620      	mov	r0, r4
   8041c:	4d24      	ldr	r5, [pc, #144]	; (804b0 <initMotors+0xe0>)
   8041e:	47a8      	blx	r5
	pwm_channel_disable(PWM, CHANNEL_MOTOR_RIGHT);
   80420:	2105      	movs	r1, #5
   80422:	4620      	mov	r0, r4
   80424:	47a8      	blx	r5
	
	// configure clock settings
	pwm_clock_t clock_setting = {
   80426:	4b23      	ldr	r3, [pc, #140]	; (804b4 <initMotors+0xe4>)
   80428:	9301      	str	r3, [sp, #4]
   8042a:	2600      	movs	r6, #0
   8042c:	9602      	str	r6, [sp, #8]
   8042e:	4b22      	ldr	r3, [pc, #136]	; (804b8 <initMotors+0xe8>)
   80430:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	
	// apply clock settings
	pwm_init(PWM, &clock_setting);
   80432:	a901      	add	r1, sp, #4
   80434:	4620      	mov	r0, r4
   80436:	4b21      	ldr	r3, [pc, #132]	; (804bc <initMotors+0xec>)
   80438:	4798      	blx	r3
	
	// assign PWM channels
	pwm_motorLeft.channel = CHANNEL_MOTOR_LEFT;
   8043a:	4921      	ldr	r1, [pc, #132]	; (804c0 <initMotors+0xf0>)
   8043c:	f04f 0804 	mov.w	r8, #4
   80440:	f8c1 8000 	str.w	r8, [r1]
	pwm_motorRight.channel = CHANNEL_MOTOR_RIGHT;
   80444:	4d1f      	ldr	r5, [pc, #124]	; (804c4 <initMotors+0xf4>)
   80446:	2705      	movs	r7, #5
   80448:	602f      	str	r7, [r5, #0]
	
	// select clock A
	pwm_motorLeft.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8044a:	230b      	movs	r3, #11
   8044c:	604b      	str	r3, [r1, #4]
	pwm_motorRight.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8044e:	606b      	str	r3, [r5, #4]
	
	// active state is logic high
	pwm_motorLeft.polarity = PWM_LOW;
   80450:	728e      	strb	r6, [r1, #10]
	pwm_motorRight.polarity = PWM_LOW;
   80452:	72ae      	strb	r6, [r5, #10]
	
	// left-aligned mode
	pwm_motorLeft.alignment = PWM_ALIGN_LEFT;
   80454:	810e      	strh	r6, [r1, #8]
	pwm_motorRight.alignment = PWM_ALIGN_LEFT;
   80456:	812e      	strh	r6, [r5, #8]
	
	// configure period and duty cycle
	pwm_motorLeft.ul_period = PWM_PERIOD_TICKS;
   80458:	f242 7310 	movw	r3, #10000	; 0x2710
   8045c:	610b      	str	r3, [r1, #16]
	pwm_motorRight.ul_period = PWM_PERIOD_TICKS;
   8045e:	612b      	str	r3, [r5, #16]
	pwm_motorLeft.ul_duty = PULSE_WIDTH_BRAKE;
   80460:	f240 53dc 	movw	r3, #1500	; 0x5dc
   80464:	60cb      	str	r3, [r1, #12]
	pwm_motorRight.ul_duty = PULSE_WIDTH_BRAKE;
   80466:	60eb      	str	r3, [r5, #12]
	
	// apply the channel configuration
	pwm_channel_init(PWM, &pwm_motorLeft);
   80468:	4620      	mov	r0, r4
   8046a:	4e17      	ldr	r6, [pc, #92]	; (804c8 <initMotors+0xf8>)
   8046c:	47b0      	blx	r6
	pwm_channel_init(PWM, &pwm_motorRight);
   8046e:	4629      	mov	r1, r5
   80470:	4620      	mov	r0, r4
   80472:	47b0      	blx	r6
	
	// configuration is complete, so enable the channel
	pwm_channel_enable(PWM, CHANNEL_MOTOR_LEFT);
   80474:	4641      	mov	r1, r8
   80476:	4620      	mov	r0, r4
   80478:	4d14      	ldr	r5, [pc, #80]	; (804cc <initMotors+0xfc>)
   8047a:	47a8      	blx	r5
	pwm_channel_enable(PWM, CHANNEL_MOTOR_RIGHT);
   8047c:	4639      	mov	r1, r7
   8047e:	4620      	mov	r0, r4
   80480:	47a8      	blx	r5
	
	// wait, because the motors are not ready
	delay_ms(20);
   80482:	4805      	ldr	r0, [pc, #20]	; (80498 <initMotors+0xc8>)
   80484:	4b05      	ldr	r3, [pc, #20]	; (8049c <initMotors+0xcc>)
   80486:	4798      	blx	r3
	
	// test settings
	//pwm_channel_update_duty(PWM, &pwm_motorLeft, 1800);
	//pwm_channel_update_duty(PWM, &pwm_motorRight, 1200);
}
   80488:	b004      	add	sp, #16
   8048a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8048e:	bf00      	nop
   80490:	400e1200 	.word	0x400e1200
   80494:	00080d73 	.word	0x00080d73
   80498:	0001d4c0 	.word	0x0001d4c0
   8049c:	20070001 	.word	0x20070001
   804a0:	00080e05 	.word	0x00080e05
   804a4:	00080e21 	.word	0x00080e21
   804a8:	00081101 	.word	0x00081101
   804ac:	40094000 	.word	0x40094000
   804b0:	0008035f 	.word	0x0008035f
   804b4:	000f4240 	.word	0x000f4240
   804b8:	0501bd00 	.word	0x0501bd00
   804bc:	000801f1 	.word	0x000801f1
   804c0:	20070cd4 	.word	0x20070cd4
   804c4:	20070cfc 	.word	0x20070cfc
   804c8:	00080235 	.word	0x00080235
   804cc:	00080355 	.word	0x00080355

000804d0 <setMotorSpeed>:

void setMotorSpeed(uint16_t speedLeft, uint16_t speedRight)
{
   804d0:	b570      	push	{r4, r5, r6, lr}
   804d2:	460e      	mov	r6, r1
	pwm_channel_update_duty(PWM, &pwm_motorLeft, speedLeft);
   804d4:	4d05      	ldr	r5, [pc, #20]	; (804ec <setMotorSpeed+0x1c>)
   804d6:	4602      	mov	r2, r0
   804d8:	4905      	ldr	r1, [pc, #20]	; (804f0 <setMotorSpeed+0x20>)
   804da:	4628      	mov	r0, r5
   804dc:	4c05      	ldr	r4, [pc, #20]	; (804f4 <setMotorSpeed+0x24>)
   804de:	47a0      	blx	r4
	pwm_channel_update_duty(PWM, &pwm_motorRight, speedRight);
   804e0:	4632      	mov	r2, r6
   804e2:	4905      	ldr	r1, [pc, #20]	; (804f8 <setMotorSpeed+0x28>)
   804e4:	4628      	mov	r0, r5
   804e6:	47a0      	blx	r4
   804e8:	bd70      	pop	{r4, r5, r6, pc}
   804ea:	bf00      	nop
   804ec:	40094000 	.word	0x40094000
   804f0:	20070cd4 	.word	0x20070cd4
   804f4:	00080339 	.word	0x00080339
   804f8:	20070cfc 	.word	0x20070cfc

000804fc <orientation>:
/**
 * Calculates current orientation, and returns it. 
 */
uint16_t orientation()
{
	int32_t orientation = (counterLeft - counterRight)%FULL_ROTATION;
   804fc:	4b09      	ldr	r3, [pc, #36]	; (80524 <orientation+0x28>)
   804fe:	681b      	ldr	r3, [r3, #0]
   80500:	4a09      	ldr	r2, [pc, #36]	; (80528 <orientation+0x2c>)
   80502:	6812      	ldr	r2, [r2, #0]
   80504:	1a9b      	subs	r3, r3, r2
   80506:	4a09      	ldr	r2, [pc, #36]	; (8052c <orientation+0x30>)
   80508:	fb82 1203 	smull	r1, r2, r2, r3
   8050c:	17d8      	asrs	r0, r3, #31
   8050e:	ebc0 10e2 	rsb	r0, r0, r2, asr #7
   80512:	f240 22db 	movw	r2, #731	; 0x2db
   80516:	fb02 3010 	mls	r0, r2, r0, r3
	if (orientation < 0)
   8051a:	2800      	cmp	r0, #0
	{
		orientation += FULL_ROTATION;
   8051c:	bfb8      	it	lt
   8051e:	1880      	addlt	r0, r0, r2
	}
	return orientation;
}
   80520:	b280      	uxth	r0, r0
   80522:	4770      	bx	lr
   80524:	20070d24 	.word	0x20070d24
   80528:	20070d30 	.word	0x20070d30
   8052c:	2cd38621 	.word	0x2cd38621

00080530 <drive>:
 * If distance is 0, it will keep moving indefinitely. 
 * If distance is not 0, it will stop at given distance. 
 */
void drive(int16_t speed, uint32_t distance)
{
	mode = 'd';
   80530:	2264      	movs	r2, #100	; 0x64
   80532:	4b05      	ldr	r3, [pc, #20]	; (80548 <drive+0x18>)
   80534:	701a      	strb	r2, [r3, #0]
	// TODO: convert mm/s to target pulse
	if (speed > MAX_SPEED)
	{
		speed = MAX_SPEED;
	}
	regulated_speed.target = speed;
   80536:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
   8053a:	bfa8      	it	ge
   8053c:	f44f 70fa 	movge.w	r0, #500	; 0x1f4
   80540:	4b02      	ldr	r3, [pc, #8]	; (8054c <drive+0x1c>)
   80542:	8018      	strh	r0, [r3, #0]
   80544:	4770      	bx	lr
   80546:	bf00      	nop
   80548:	20070138 	.word	0x20070138
   8054c:	20070d28 	.word	0x20070d28

00080550 <test_movement>:

/**
 * For testing if speeds are updated after calling drive() or rotate(). 
 */
void test_movement()
{
   80550:	b508      	push	{r3, lr}
	switch (mode)
   80552:	4b12      	ldr	r3, [pc, #72]	; (8059c <test_movement+0x4c>)
   80554:	781b      	ldrb	r3, [r3, #0]
   80556:	2b72      	cmp	r3, #114	; 0x72
   80558:	d00d      	beq.n	80576 <test_movement+0x26>
   8055a:	2b73      	cmp	r3, #115	; 0x73
   8055c:	d017      	beq.n	8058e <test_movement+0x3e>
   8055e:	2b64      	cmp	r3, #100	; 0x64
   80560:	d000      	beq.n	80564 <test_movement+0x14>
   80562:	bd08      	pop	{r3, pc}
	{
		case 'd':
		setMotorSpeed(MOTOR_BRAKE + regulated_speed.target, MOTOR_BRAKE + regulated_speed.target);
   80564:	4b0e      	ldr	r3, [pc, #56]	; (805a0 <test_movement+0x50>)
   80566:	8818      	ldrh	r0, [r3, #0]
   80568:	f200 50dc 	addw	r0, r0, #1500	; 0x5dc
   8056c:	b280      	uxth	r0, r0
   8056e:	4601      	mov	r1, r0
   80570:	4b0c      	ldr	r3, [pc, #48]	; (805a4 <test_movement+0x54>)
   80572:	4798      	blx	r3
		break;
   80574:	bd08      	pop	{r3, pc}
		case 'r':
		setMotorSpeed(MOTOR_BRAKE + regulated_speed.target, MOTOR_BRAKE - regulated_speed.target);
   80576:	4b0a      	ldr	r3, [pc, #40]	; (805a0 <test_movement+0x50>)
   80578:	8818      	ldrh	r0, [r3, #0]
   8057a:	f5c0 61bb 	rsb	r1, r0, #1496	; 0x5d8
   8057e:	3104      	adds	r1, #4
   80580:	f200 50dc 	addw	r0, r0, #1500	; 0x5dc
   80584:	b289      	uxth	r1, r1
   80586:	b280      	uxth	r0, r0
   80588:	4b06      	ldr	r3, [pc, #24]	; (805a4 <test_movement+0x54>)
   8058a:	4798      	blx	r3
		break;
   8058c:	bd08      	pop	{r3, pc}
		case 's':
		setMotorSpeed(MOTOR_BRAKE, MOTOR_BRAKE);
   8058e:	f240 51dc 	movw	r1, #1500	; 0x5dc
   80592:	4608      	mov	r0, r1
   80594:	4b03      	ldr	r3, [pc, #12]	; (805a4 <test_movement+0x54>)
   80596:	4798      	blx	r3
		break;
	}
   80598:	e7e3      	b.n	80562 <test_movement+0x12>
   8059a:	bf00      	nop
   8059c:	20070138 	.word	0x20070138
   805a0:	20070d28 	.word	0x20070d28
   805a4:	000804d1 	.word	0x000804d1

000805a8 <SysTick_Handler>:
 * Process System Tick Event
 * Increments the g_ms_ticks counter.
 */
void SysTick_Handler(void)
{
	g_ms_ticks++;
   805a8:	4a02      	ldr	r2, [pc, #8]	; (805b4 <SysTick_Handler+0xc>)
   805aa:	6813      	ldr	r3, [r2, #0]
   805ac:	3301      	adds	r3, #1
   805ae:	6013      	str	r3, [r2, #0]
   805b0:	4770      	bx	lr
   805b2:	bf00      	nop
   805b4:	20070bac 	.word	0x20070bac

000805b8 <time_tick_init>:
}

void time_tick_init(void)
{
	g_ms_ticks = 0;
   805b8:	2200      	movs	r2, #0
   805ba:	4b06      	ldr	r3, [pc, #24]	; (805d4 <time_tick_init+0x1c>)
   805bc:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
   805be:	4b06      	ldr	r3, [pc, #24]	; (805d8 <time_tick_init+0x20>)
   805c0:	4906      	ldr	r1, [pc, #24]	; (805dc <time_tick_init+0x24>)
   805c2:	6059      	str	r1, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   805c4:	20f0      	movs	r0, #240	; 0xf0
   805c6:	4906      	ldr	r1, [pc, #24]	; (805e0 <time_tick_init+0x28>)
   805c8:	f881 0023 	strb.w	r0, [r1, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
   805cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
   805ce:	2207      	movs	r2, #7
   805d0:	601a      	str	r2, [r3, #0]
   805d2:	4770      	bx	lr
   805d4:	20070bac 	.word	0x20070bac
   805d8:	e000e010 	.word	0xe000e010
   805dc:	0001481f 	.word	0x0001481f
   805e0:	e000ed00 	.word	0xe000ed00

000805e4 <time_tick_get>:
	}
}

uint32_t time_tick_get(void)
{
	return g_ms_ticks;
   805e4:	4b01      	ldr	r3, [pc, #4]	; (805ec <time_tick_get+0x8>)
   805e6:	6818      	ldr	r0, [r3, #0]
}
   805e8:	4770      	bx	lr
   805ea:	bf00      	nop
   805ec:	20070bac 	.word	0x20070bac

000805f0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   805f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   805f2:	b083      	sub	sp, #12
   805f4:	4604      	mov	r4, r0
   805f6:	460d      	mov	r5, r1
	uint32_t val = 0;
   805f8:	2300      	movs	r3, #0
   805fa:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   805fc:	4b20      	ldr	r3, [pc, #128]	; (80680 <usart_serial_getchar+0x90>)
   805fe:	4298      	cmp	r0, r3
   80600:	d00d      	beq.n	8061e <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80602:	4b20      	ldr	r3, [pc, #128]	; (80684 <usart_serial_getchar+0x94>)
   80604:	4298      	cmp	r0, r3
   80606:	d012      	beq.n	8062e <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80608:	4b1f      	ldr	r3, [pc, #124]	; (80688 <usart_serial_getchar+0x98>)
   8060a:	4298      	cmp	r0, r3
   8060c:	d019      	beq.n	80642 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8060e:	4b1f      	ldr	r3, [pc, #124]	; (8068c <usart_serial_getchar+0x9c>)
   80610:	429c      	cmp	r4, r3
   80612:	d020      	beq.n	80656 <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80614:	4b1e      	ldr	r3, [pc, #120]	; (80690 <usart_serial_getchar+0xa0>)
   80616:	429c      	cmp	r4, r3
   80618:	d027      	beq.n	8066a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   8061a:	b003      	add	sp, #12
   8061c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   8061e:	461f      	mov	r7, r3
   80620:	4e1c      	ldr	r6, [pc, #112]	; (80694 <usart_serial_getchar+0xa4>)
   80622:	4629      	mov	r1, r5
   80624:	4638      	mov	r0, r7
   80626:	47b0      	blx	r6
   80628:	2800      	cmp	r0, #0
   8062a:	d1fa      	bne.n	80622 <usart_serial_getchar+0x32>
   8062c:	e7ef      	b.n	8060e <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   8062e:	461f      	mov	r7, r3
   80630:	4e19      	ldr	r6, [pc, #100]	; (80698 <usart_serial_getchar+0xa8>)
   80632:	a901      	add	r1, sp, #4
   80634:	4638      	mov	r0, r7
   80636:	47b0      	blx	r6
   80638:	2800      	cmp	r0, #0
   8063a:	d1fa      	bne.n	80632 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   8063c:	9b01      	ldr	r3, [sp, #4]
   8063e:	702b      	strb	r3, [r5, #0]
   80640:	e7e8      	b.n	80614 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   80642:	461e      	mov	r6, r3
   80644:	4c14      	ldr	r4, [pc, #80]	; (80698 <usart_serial_getchar+0xa8>)
   80646:	a901      	add	r1, sp, #4
   80648:	4630      	mov	r0, r6
   8064a:	47a0      	blx	r4
   8064c:	2800      	cmp	r0, #0
   8064e:	d1fa      	bne.n	80646 <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80650:	9b01      	ldr	r3, [sp, #4]
   80652:	702b      	strb	r3, [r5, #0]
   80654:	e7e1      	b.n	8061a <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80656:	461e      	mov	r6, r3
   80658:	4c0f      	ldr	r4, [pc, #60]	; (80698 <usart_serial_getchar+0xa8>)
   8065a:	a901      	add	r1, sp, #4
   8065c:	4630      	mov	r0, r6
   8065e:	47a0      	blx	r4
   80660:	2800      	cmp	r0, #0
   80662:	d1fa      	bne.n	8065a <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   80664:	9b01      	ldr	r3, [sp, #4]
   80666:	702b      	strb	r3, [r5, #0]
   80668:	e7d7      	b.n	8061a <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   8066a:	461e      	mov	r6, r3
   8066c:	4c0a      	ldr	r4, [pc, #40]	; (80698 <usart_serial_getchar+0xa8>)
   8066e:	a901      	add	r1, sp, #4
   80670:	4630      	mov	r0, r6
   80672:	47a0      	blx	r4
   80674:	2800      	cmp	r0, #0
   80676:	d1fa      	bne.n	8066e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   80678:	9b01      	ldr	r3, [sp, #4]
   8067a:	702b      	strb	r3, [r5, #0]
}
   8067c:	e7cd      	b.n	8061a <usart_serial_getchar+0x2a>
   8067e:	bf00      	nop
   80680:	400e0800 	.word	0x400e0800
   80684:	40098000 	.word	0x40098000
   80688:	4009c000 	.word	0x4009c000
   8068c:	400a0000 	.word	0x400a0000
   80690:	400a4000 	.word	0x400a4000
   80694:	00080c3f 	.word	0x00080c3f
   80698:	000809bd 	.word	0x000809bd

0008069c <usart_serial_putchar>:
{
   8069c:	b570      	push	{r4, r5, r6, lr}
   8069e:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   806a0:	4b1e      	ldr	r3, [pc, #120]	; (8071c <usart_serial_putchar+0x80>)
   806a2:	4298      	cmp	r0, r3
   806a4:	d00d      	beq.n	806c2 <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   806a6:	4b1e      	ldr	r3, [pc, #120]	; (80720 <usart_serial_putchar+0x84>)
   806a8:	4298      	cmp	r0, r3
   806aa:	d013      	beq.n	806d4 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   806ac:	4b1d      	ldr	r3, [pc, #116]	; (80724 <usart_serial_putchar+0x88>)
   806ae:	4298      	cmp	r0, r3
   806b0:	d019      	beq.n	806e6 <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   806b2:	4b1d      	ldr	r3, [pc, #116]	; (80728 <usart_serial_putchar+0x8c>)
   806b4:	4298      	cmp	r0, r3
   806b6:	d01f      	beq.n	806f8 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   806b8:	4b1c      	ldr	r3, [pc, #112]	; (8072c <usart_serial_putchar+0x90>)
   806ba:	4298      	cmp	r0, r3
   806bc:	d025      	beq.n	8070a <usart_serial_putchar+0x6e>
	return 0;
   806be:	2000      	movs	r0, #0
}
   806c0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   806c2:	461e      	mov	r6, r3
   806c4:	4d1a      	ldr	r5, [pc, #104]	; (80730 <usart_serial_putchar+0x94>)
   806c6:	4621      	mov	r1, r4
   806c8:	4630      	mov	r0, r6
   806ca:	47a8      	blx	r5
   806cc:	2800      	cmp	r0, #0
   806ce:	d1fa      	bne.n	806c6 <usart_serial_putchar+0x2a>
		return 1;
   806d0:	2001      	movs	r0, #1
   806d2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   806d4:	461e      	mov	r6, r3
   806d6:	4d17      	ldr	r5, [pc, #92]	; (80734 <usart_serial_putchar+0x98>)
   806d8:	4621      	mov	r1, r4
   806da:	4630      	mov	r0, r6
   806dc:	47a8      	blx	r5
   806de:	2800      	cmp	r0, #0
   806e0:	d1fa      	bne.n	806d8 <usart_serial_putchar+0x3c>
		return 1;
   806e2:	2001      	movs	r0, #1
   806e4:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   806e6:	461e      	mov	r6, r3
   806e8:	4d12      	ldr	r5, [pc, #72]	; (80734 <usart_serial_putchar+0x98>)
   806ea:	4621      	mov	r1, r4
   806ec:	4630      	mov	r0, r6
   806ee:	47a8      	blx	r5
   806f0:	2800      	cmp	r0, #0
   806f2:	d1fa      	bne.n	806ea <usart_serial_putchar+0x4e>
		return 1;
   806f4:	2001      	movs	r0, #1
   806f6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   806f8:	461e      	mov	r6, r3
   806fa:	4d0e      	ldr	r5, [pc, #56]	; (80734 <usart_serial_putchar+0x98>)
   806fc:	4621      	mov	r1, r4
   806fe:	4630      	mov	r0, r6
   80700:	47a8      	blx	r5
   80702:	2800      	cmp	r0, #0
   80704:	d1fa      	bne.n	806fc <usart_serial_putchar+0x60>
		return 1;
   80706:	2001      	movs	r0, #1
   80708:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   8070a:	461e      	mov	r6, r3
   8070c:	4d09      	ldr	r5, [pc, #36]	; (80734 <usart_serial_putchar+0x98>)
   8070e:	4621      	mov	r1, r4
   80710:	4630      	mov	r0, r6
   80712:	47a8      	blx	r5
   80714:	2800      	cmp	r0, #0
   80716:	d1fa      	bne.n	8070e <usart_serial_putchar+0x72>
		return 1;
   80718:	2001      	movs	r0, #1
   8071a:	bd70      	pop	{r4, r5, r6, pc}
   8071c:	400e0800 	.word	0x400e0800
   80720:	40098000 	.word	0x40098000
   80724:	4009c000 	.word	0x4009c000
   80728:	400a0000 	.word	0x400a0000
   8072c:	400a4000 	.word	0x400a4000
   80730:	00080c2f 	.word	0x00080c2f
   80734:	000809a9 	.word	0x000809a9

00080738 <configureConsole>:
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   80738:	b530      	push	{r4, r5, lr}
   8073a:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8073c:	2008      	movs	r0, #8
   8073e:	4d15      	ldr	r5, [pc, #84]	; (80794 <configureConsole+0x5c>)
   80740:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80742:	4c15      	ldr	r4, [pc, #84]	; (80798 <configureConsole+0x60>)
   80744:	4b15      	ldr	r3, [pc, #84]	; (8079c <configureConsole+0x64>)
   80746:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80748:	4a15      	ldr	r2, [pc, #84]	; (807a0 <configureConsole+0x68>)
   8074a:	4b16      	ldr	r3, [pc, #88]	; (807a4 <configureConsole+0x6c>)
   8074c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   8074e:	4a16      	ldr	r2, [pc, #88]	; (807a8 <configureConsole+0x70>)
   80750:	4b16      	ldr	r3, [pc, #88]	; (807ac <configureConsole+0x74>)
   80752:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80754:	4b16      	ldr	r3, [pc, #88]	; (807b0 <configureConsole+0x78>)
   80756:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80758:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   8075c:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   8075e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80762:	9303      	str	r3, [sp, #12]
   80764:	2008      	movs	r0, #8
   80766:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80768:	a901      	add	r1, sp, #4
   8076a:	4620      	mov	r0, r4
   8076c:	4b11      	ldr	r3, [pc, #68]	; (807b4 <configureConsole+0x7c>)
   8076e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80770:	4d11      	ldr	r5, [pc, #68]	; (807b8 <configureConsole+0x80>)
   80772:	682b      	ldr	r3, [r5, #0]
   80774:	2100      	movs	r1, #0
   80776:	6898      	ldr	r0, [r3, #8]
   80778:	4c10      	ldr	r4, [pc, #64]	; (807bc <configureConsole+0x84>)
   8077a:	47a0      	blx	r4
	setbuf(stdin, NULL);
   8077c:	682b      	ldr	r3, [r5, #0]
   8077e:	2100      	movs	r1, #0
   80780:	6858      	ldr	r0, [r3, #4]
   80782:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80784:	480e      	ldr	r0, [pc, #56]	; (807c0 <configureConsole+0x88>)
   80786:	4c0f      	ldr	r4, [pc, #60]	; (807c4 <configureConsole+0x8c>)
   80788:	47a0      	blx	r4
	printf("=============\n");
   8078a:	480f      	ldr	r0, [pc, #60]	; (807c8 <configureConsole+0x90>)
   8078c:	47a0      	blx	r4
   8078e:	b005      	add	sp, #20
   80790:	bd30      	pop	{r4, r5, pc}
   80792:	bf00      	nop
   80794:	00081101 	.word	0x00081101
   80798:	400e0800 	.word	0x400e0800
   8079c:	20070d3c 	.word	0x20070d3c
   807a0:	0008069d 	.word	0x0008069d
   807a4:	20070d38 	.word	0x20070d38
   807a8:	000805f1 	.word	0x000805f1
   807ac:	20070cd0 	.word	0x20070cd0
   807b0:	0501bd00 	.word	0x0501bd00
   807b4:	00080bf9 	.word	0x00080bf9
   807b8:	20070140 	.word	0x20070140
   807bc:	00081715 	.word	0x00081715
   807c0:	00084440 	.word	0x00084440
   807c4:	00081485 	.word	0x00081485
   807c8:	00084450 	.word	0x00084450

000807cc <TC3_Handler>:
// genom att lgga samman 1768 + 837/2 = 2605 <=> 1.5V + 0.5V = 2.0V.
// Lgsta vrdet i arrayen r 931 och motsvarar 1.0V. Detta berknades genom att stta samman 1768 - 837/2 = 931 <=> 1.5V - 0.5V = 1.0V.
uint32_t sinx[16] = {1768, 2089, 2360, 2541, 2605, 2541, 2360, 2089, 1768, 1447, 1176, 995, 931, 995, 1176, 1447 }; 
	
void TC3_Handler(void) 
{
   807cc:	b500      	push	{lr}
   807ce:	b083      	sub	sp, #12
	printf("TC3_Handler");
   807d0:	480f      	ldr	r0, [pc, #60]	; (80810 <TC3_Handler+0x44>)
   807d2:	4b10      	ldr	r3, [pc, #64]	; (80814 <TC3_Handler+0x48>)
   807d4:	4798      	blx	r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   807d6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   807da:	4b0f      	ldr	r3, [pc, #60]	; (80818 <TC3_Handler+0x4c>)
   807dc:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(CHECK_PIN, HIGH);
	
	if(k==16)
   807de:	4b0f      	ldr	r3, [pc, #60]	; (8081c <TC3_Handler+0x50>)
   807e0:	681b      	ldr	r3, [r3, #0]
   807e2:	2b10      	cmp	r3, #16
   807e4:	d010      	beq.n	80808 <TC3_Handler+0x3c>
	{
		k=0;
	}
	//uint32_t result = (uint32_t)(sinx[k]*837+1768);
	volatile uint32_t ul_dummy;
	ul_dummy = tc_get_status(TC1, 0);
   807e6:	2100      	movs	r1, #0
   807e8:	480d      	ldr	r0, [pc, #52]	; (80820 <TC3_Handler+0x54>)
   807ea:	4b0e      	ldr	r3, [pc, #56]	; (80824 <TC3_Handler+0x58>)
   807ec:	4798      	blx	r3
   807ee:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
   807f0:	9b01      	ldr	r3, [sp, #4]
	//dacc_write_conversion_data(DACC, sinx[k]); // (837 = 1V, 1768 = 1.5V)
	k++;
   807f2:	4a0a      	ldr	r2, [pc, #40]	; (8081c <TC3_Handler+0x50>)
   807f4:	6813      	ldr	r3, [r2, #0]
   807f6:	3301      	adds	r3, #1
   807f8:	6013      	str	r3, [r2, #0]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   807fa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   807fe:	4b06      	ldr	r3, [pc, #24]	; (80818 <TC3_Handler+0x4c>)
   80800:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CHECK_PIN, LOW);
}
   80802:	b003      	add	sp, #12
   80804:	f85d fb04 	ldr.w	pc, [sp], #4
		k=0;
   80808:	2200      	movs	r2, #0
   8080a:	4b04      	ldr	r3, [pc, #16]	; (8081c <TC3_Handler+0x50>)
   8080c:	601a      	str	r2, [r3, #0]
   8080e:	e7ea      	b.n	807e6 <TC3_Handler+0x1a>
   80810:	00084460 	.word	0x00084460
   80814:	00081485 	.word	0x00081485
   80818:	400e1000 	.word	0x400e1000
   8081c:	20070bb0 	.word	0x20070bb0
   80820:	40084000 	.word	0x40084000
   80824:	00080369 	.word	0x00080369

00080828 <initSensors>:

#include "WheelCounters.h"
#include "MotorControl/MotorControl.h"

void initSensors()
{
   80828:	b510      	push	{r4, lr}
	#ifdef SOFTDEC
	pio_set_input(PIOC, MASK_SENSORS, PIO_PULLUP);
   8082a:	4c0a      	ldr	r4, [pc, #40]	; (80854 <initSensors+0x2c>)
   8082c:	2201      	movs	r2, #1
   8082e:	21cc      	movs	r1, #204	; 0xcc
   80830:	4620      	mov	r0, r4
   80832:	4b09      	ldr	r3, [pc, #36]	; (80858 <initSensors+0x30>)
   80834:	4798      	blx	r3
	
	pio_configure_interrupt(PIOC, MASK_SENSORS, PIO_IT_EDGE);
   80836:	2240      	movs	r2, #64	; 0x40
   80838:	21cc      	movs	r1, #204	; 0xcc
   8083a:	4620      	mov	r0, r4
   8083c:	4b07      	ldr	r3, [pc, #28]	; (8085c <initSensors+0x34>)
   8083e:	4798      	blx	r3
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80840:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80844:	4b06      	ldr	r3, [pc, #24]	; (80860 <initSensors+0x38>)
   80846:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
	pio_enable_interrupt(PIOC, MASK_SENSORS);
   80848:	21cc      	movs	r1, #204	; 0xcc
   8084a:	4620      	mov	r0, r4
   8084c:	4b05      	ldr	r3, [pc, #20]	; (80864 <initSensors+0x3c>)
   8084e:	4798      	blx	r3
   80850:	bd10      	pop	{r4, pc}
   80852:	bf00      	nop
   80854:	400e1200 	.word	0x400e1200
   80858:	00080d73 	.word	0x00080d73
   8085c:	00080dcb 	.word	0x00080dcb
   80860:	e000e100 	.word	0xe000e100
   80864:	00080df9 	.word	0x00080df9

00080868 <PIOC_Handler>:
}

void PIOC_Handler()
{
	// PIO_ISR is cleared when read, so save interrupt state
	uint32_t mask = PIOC->PIO_ISR & PIOC->PIO_IMR;
   80868:	4a4c      	ldr	r2, [pc, #304]	; (8099c <PIOC_Handler+0x134>)
   8086a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
   8086c:	6c93      	ldr	r3, [r2, #72]	; 0x48
   8086e:	400b      	ands	r3, r1
	
	// read current status of quadrature pins
	uint32_t status = PIOC->PIO_PDSR & MASK_SENSORS;
   80870:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
	//pio_set_output(PIOB, 1<<27, 0, 0, 0);
	//pio_toggle_pin(IOPORT_CREATE_PIN(PIOB, 27));
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 27));
	//ioport_set_pin_level(PIO_PB27_IDX, HIGH);
	
	if (mask & PIN_SENSOR_L1)
   80872:	f013 0f04 	tst.w	r3, #4
   80876:	d044      	beq.n	80902 <PIOC_Handler+0x9a>
	{
		if (status & PIN_SENSOR_L1)
   80878:	f012 0f04 	tst.w	r2, #4
   8087c:	d01a      	beq.n	808b4 <PIOC_Handler+0x4c>
		{
			if (!(status & PIN_SENSOR_L2))
   8087e:	f012 0f08 	tst.w	r2, #8
   80882:	d10b      	bne.n	8089c <PIOC_Handler+0x34>
			{
				counterLeft++;
   80884:	4846      	ldr	r0, [pc, #280]	; (809a0 <PIOC_Handler+0x138>)
   80886:	6801      	ldr	r1, [r0, #0]
   80888:	3101      	adds	r1, #1
   8088a:	6001      	str	r1, [r0, #0]
			{
				counterLeft--;
			}
		}
	}
	if (mask & PIN_SENSOR_L2)
   8088c:	f013 0f08 	tst.w	r3, #8
   80890:	d01a      	beq.n	808c8 <PIOC_Handler+0x60>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   80892:	4843      	ldr	r0, [pc, #268]	; (809a0 <PIOC_Handler+0x138>)
   80894:	6801      	ldr	r1, [r0, #0]
   80896:	3901      	subs	r1, #1
   80898:	6001      	str	r1, [r0, #0]
   8089a:	e015      	b.n	808c8 <PIOC_Handler+0x60>
				counterLeft--;
   8089c:	4840      	ldr	r0, [pc, #256]	; (809a0 <PIOC_Handler+0x138>)
   8089e:	6801      	ldr	r1, [r0, #0]
   808a0:	3901      	subs	r1, #1
   808a2:	6001      	str	r1, [r0, #0]
	if (mask & PIN_SENSOR_L2)
   808a4:	f013 0f08 	tst.w	r3, #8
   808a8:	d00e      	beq.n	808c8 <PIOC_Handler+0x60>
				counterLeft++;
   808aa:	483d      	ldr	r0, [pc, #244]	; (809a0 <PIOC_Handler+0x138>)
   808ac:	6801      	ldr	r1, [r0, #0]
   808ae:	3101      	adds	r1, #1
   808b0:	6001      	str	r1, [r0, #0]
   808b2:	e009      	b.n	808c8 <PIOC_Handler+0x60>
			if (status & PIN_SENSOR_L2)
   808b4:	f012 0f08 	tst.w	r2, #8
   808b8:	d01b      	beq.n	808f2 <PIOC_Handler+0x8a>
				counterLeft++;
   808ba:	4839      	ldr	r0, [pc, #228]	; (809a0 <PIOC_Handler+0x138>)
   808bc:	6801      	ldr	r1, [r0, #0]
   808be:	3101      	adds	r1, #1
   808c0:	6001      	str	r1, [r0, #0]
	if (mask & PIN_SENSOR_L2)
   808c2:	f013 0f08 	tst.w	r3, #8
   808c6:	d125      	bne.n	80914 <PIOC_Handler+0xac>
			}
		}
	}
	if (mask & PIN_SENSOR_R1)
   808c8:	f013 0f40 	tst.w	r3, #64	; 0x40
   808cc:	d050      	beq.n	80970 <PIOC_Handler+0x108>
	{
		if (status & PIN_SENSOR_R1)
   808ce:	f012 0f40 	tst.w	r2, #64	; 0x40
   808d2:	d035      	beq.n	80940 <PIOC_Handler+0xd8>
		{
			if (!(status & PIN_SENSOR_R2))
   808d4:	f012 0f80 	tst.w	r2, #128	; 0x80
   808d8:	d12a      	bne.n	80930 <PIOC_Handler+0xc8>
			{
				counterRight++;
   808da:	4932      	ldr	r1, [pc, #200]	; (809a4 <PIOC_Handler+0x13c>)
   808dc:	680a      	ldr	r2, [r1, #0]
   808de:	3201      	adds	r2, #1
   808e0:	600a      	str	r2, [r1, #0]
			{
				counterRight--;
			}
		}
	}
	if (mask & PIN_SENSOR_R2)
   808e2:	f013 0f80 	tst.w	r3, #128	; 0x80
   808e6:	d022      	beq.n	8092e <PIOC_Handler+0xc6>
			{
				counterRight++;
			}
			else
			{
				counterRight--;
   808e8:	4a2e      	ldr	r2, [pc, #184]	; (809a4 <PIOC_Handler+0x13c>)
   808ea:	6813      	ldr	r3, [r2, #0]
   808ec:	3b01      	subs	r3, #1
   808ee:	6013      	str	r3, [r2, #0]
   808f0:	4770      	bx	lr
				counterLeft--;
   808f2:	482b      	ldr	r0, [pc, #172]	; (809a0 <PIOC_Handler+0x138>)
   808f4:	6801      	ldr	r1, [r0, #0]
   808f6:	3901      	subs	r1, #1
   808f8:	6001      	str	r1, [r0, #0]
	if (mask & PIN_SENSOR_L2)
   808fa:	f013 0f08 	tst.w	r3, #8
   808fe:	d0e3      	beq.n	808c8 <PIOC_Handler+0x60>
   80900:	e010      	b.n	80924 <PIOC_Handler+0xbc>
   80902:	f013 0f08 	tst.w	r3, #8
   80906:	d0df      	beq.n	808c8 <PIOC_Handler+0x60>
		if (status & PIN_SENSOR_L2)
   80908:	f012 0f08 	tst.w	r2, #8
   8090c:	d007      	beq.n	8091e <PIOC_Handler+0xb6>
			if (status & PIN_SENSOR_L1)
   8090e:	f012 0f04 	tst.w	r2, #4
   80912:	d1ca      	bne.n	808aa <PIOC_Handler+0x42>
				counterLeft--;
   80914:	4822      	ldr	r0, [pc, #136]	; (809a0 <PIOC_Handler+0x138>)
   80916:	6801      	ldr	r1, [r0, #0]
   80918:	3901      	subs	r1, #1
   8091a:	6001      	str	r1, [r0, #0]
   8091c:	e7d4      	b.n	808c8 <PIOC_Handler+0x60>
			if (!(status & PIN_SENSOR_L1))
   8091e:	f012 0f04 	tst.w	r2, #4
   80922:	d1b6      	bne.n	80892 <PIOC_Handler+0x2a>
				counterLeft++;
   80924:	481e      	ldr	r0, [pc, #120]	; (809a0 <PIOC_Handler+0x138>)
   80926:	6801      	ldr	r1, [r0, #0]
   80928:	3101      	adds	r1, #1
   8092a:	6001      	str	r1, [r0, #0]
   8092c:	e7cc      	b.n	808c8 <PIOC_Handler+0x60>
   8092e:	4770      	bx	lr
				counterRight--;
   80930:	491c      	ldr	r1, [pc, #112]	; (809a4 <PIOC_Handler+0x13c>)
   80932:	680a      	ldr	r2, [r1, #0]
   80934:	3a01      	subs	r2, #1
   80936:	600a      	str	r2, [r1, #0]
	if (mask & PIN_SENSOR_R2)
   80938:	f013 0f80 	tst.w	r3, #128	; 0x80
   8093c:	d0d8      	beq.n	808f0 <PIOC_Handler+0x88>
   8093e:	e020      	b.n	80982 <PIOC_Handler+0x11a>
			if (status & PIN_SENSOR_R2)
   80940:	f012 0f80 	tst.w	r2, #128	; 0x80
   80944:	d00c      	beq.n	80960 <PIOC_Handler+0xf8>
				counterRight++;
   80946:	4917      	ldr	r1, [pc, #92]	; (809a4 <PIOC_Handler+0x13c>)
   80948:	680a      	ldr	r2, [r1, #0]
   8094a:	3201      	adds	r2, #1
   8094c:	600a      	str	r2, [r1, #0]
	if (mask & PIN_SENSOR_R2)
   8094e:	f013 0f80 	tst.w	r3, #128	; 0x80
   80952:	d004      	beq.n	8095e <PIOC_Handler+0xf6>
				counterRight--;
   80954:	4a13      	ldr	r2, [pc, #76]	; (809a4 <PIOC_Handler+0x13c>)
   80956:	6813      	ldr	r3, [r2, #0]
   80958:	3b01      	subs	r3, #1
   8095a:	6013      	str	r3, [r2, #0]
   8095c:	4770      	bx	lr
   8095e:	4770      	bx	lr
				counterRight--;
   80960:	4910      	ldr	r1, [pc, #64]	; (809a4 <PIOC_Handler+0x13c>)
   80962:	680a      	ldr	r2, [r1, #0]
   80964:	3a01      	subs	r2, #1
   80966:	600a      	str	r2, [r1, #0]
	if (mask & PIN_SENSOR_R2)
   80968:	f013 0f80 	tst.w	r3, #128	; 0x80
   8096c:	d0c0      	beq.n	808f0 <PIOC_Handler+0x88>
   8096e:	e010      	b.n	80992 <PIOC_Handler+0x12a>
   80970:	f013 0f80 	tst.w	r3, #128	; 0x80
   80974:	d0bc      	beq.n	808f0 <PIOC_Handler+0x88>
		if (status & PIN_SENSOR_R2)
   80976:	f012 0f80 	tst.w	r2, #128	; 0x80
   8097a:	d007      	beq.n	8098c <PIOC_Handler+0x124>
			if (status & PIN_SENSOR_R1)
   8097c:	f012 0f40 	tst.w	r2, #64	; 0x40
   80980:	d0e8      	beq.n	80954 <PIOC_Handler+0xec>
				counterRight++;
   80982:	4a08      	ldr	r2, [pc, #32]	; (809a4 <PIOC_Handler+0x13c>)
   80984:	6813      	ldr	r3, [r2, #0]
   80986:	3301      	adds	r3, #1
   80988:	6013      	str	r3, [r2, #0]
   8098a:	4770      	bx	lr
			if (!(status & PIN_SENSOR_R1))
   8098c:	f012 0f40 	tst.w	r2, #64	; 0x40
   80990:	d1aa      	bne.n	808e8 <PIOC_Handler+0x80>
				counterRight++;
   80992:	4a04      	ldr	r2, [pc, #16]	; (809a4 <PIOC_Handler+0x13c>)
   80994:	6813      	ldr	r3, [r2, #0]
   80996:	3301      	adds	r3, #1
   80998:	6013      	str	r3, [r2, #0]
   8099a:	4770      	bx	lr
   8099c:	400e1200 	.word	0x400e1200
   809a0:	20070d24 	.word	0x20070d24
   809a4:	20070d30 	.word	0x20070d30

000809a8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   809a8:	6943      	ldr	r3, [r0, #20]
   809aa:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   809ae:	bf1d      	ittte	ne
   809b0:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   809b4:	61c1      	strne	r1, [r0, #28]
	return 0;
   809b6:	2000      	movne	r0, #0
		return 1;
   809b8:	2001      	moveq	r0, #1
}
   809ba:	4770      	bx	lr

000809bc <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   809bc:	6943      	ldr	r3, [r0, #20]
   809be:	f013 0f01 	tst.w	r3, #1
   809c2:	d005      	beq.n	809d0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   809c4:	6983      	ldr	r3, [r0, #24]
   809c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
   809ca:	600b      	str	r3, [r1, #0]

	return 0;
   809cc:	2000      	movs	r0, #0
   809ce:	4770      	bx	lr
		return 1;
   809d0:	2001      	movs	r0, #1
}
   809d2:	4770      	bx	lr

000809d4 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   809d4:	4b06      	ldr	r3, [pc, #24]	; (809f0 <pxCurrentTCBConst2>)
   809d6:	6819      	ldr	r1, [r3, #0]
   809d8:	6808      	ldr	r0, [r1, #0]
   809da:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   809de:	f380 8809 	msr	PSP, r0
   809e2:	f04f 0000 	mov.w	r0, #0
   809e6:	f380 8811 	msr	BASEPRI, r0
   809ea:	f04e 0e0d 	orr.w	lr, lr, #13
   809ee:	4770      	bx	lr

000809f0 <pxCurrentTCBConst2>:
   809f0:	20070bb4 	.word	0x20070bb4

000809f4 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   809f4:	f3ef 8011 	mrs	r0, BASEPRI
   809f8:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   809fc:	f381 8811 	msr	BASEPRI, r1
   80a00:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80a02:	2000      	movs	r0, #0

00080a04 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80a04:	f3ef 8009 	mrs	r0, PSP
   80a08:	4b0c      	ldr	r3, [pc, #48]	; (80a3c <pxCurrentTCBConst>)
   80a0a:	681a      	ldr	r2, [r3, #0]
   80a0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a10:	6010      	str	r0, [r2, #0]
   80a12:	e92d 4008 	stmdb	sp!, {r3, lr}
   80a16:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80a1a:	f380 8811 	msr	BASEPRI, r0
   80a1e:	f000 f80f 	bl	80a40 <vTaskSwitchContext>
   80a22:	f04f 0000 	mov.w	r0, #0
   80a26:	f380 8811 	msr	BASEPRI, r0
   80a2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80a2e:	6819      	ldr	r1, [r3, #0]
   80a30:	6808      	ldr	r0, [r1, #0]
   80a32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a36:	f380 8809 	msr	PSP, r0
   80a3a:	4770      	bx	lr

00080a3c <pxCurrentTCBConst>:
   80a3c:	20070bb4 	.word	0x20070bb4

00080a40 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80a40:	4b21      	ldr	r3, [pc, #132]	; (80ac8 <vTaskSwitchContext+0x88>)
   80a42:	681b      	ldr	r3, [r3, #0]
   80a44:	b9eb      	cbnz	r3, 80a82 <vTaskSwitchContext+0x42>
{
   80a46:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80a48:	4b20      	ldr	r3, [pc, #128]	; (80acc <vTaskSwitchContext+0x8c>)
   80a4a:	681b      	ldr	r3, [r3, #0]
   80a4c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80a50:	009b      	lsls	r3, r3, #2
   80a52:	4a1f      	ldr	r2, [pc, #124]	; (80ad0 <vTaskSwitchContext+0x90>)
   80a54:	58d3      	ldr	r3, [r2, r3]
   80a56:	b9c3      	cbnz	r3, 80a8a <vTaskSwitchContext+0x4a>
   80a58:	4b1c      	ldr	r3, [pc, #112]	; (80acc <vTaskSwitchContext+0x8c>)
   80a5a:	681b      	ldr	r3, [r3, #0]
   80a5c:	b16b      	cbz	r3, 80a7a <vTaskSwitchContext+0x3a>
   80a5e:	4a1b      	ldr	r2, [pc, #108]	; (80acc <vTaskSwitchContext+0x8c>)
   80a60:	491b      	ldr	r1, [pc, #108]	; (80ad0 <vTaskSwitchContext+0x90>)
   80a62:	6813      	ldr	r3, [r2, #0]
   80a64:	3b01      	subs	r3, #1
   80a66:	6013      	str	r3, [r2, #0]
   80a68:	6813      	ldr	r3, [r2, #0]
   80a6a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80a6e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80a72:	b953      	cbnz	r3, 80a8a <vTaskSwitchContext+0x4a>
   80a74:	6813      	ldr	r3, [r2, #0]
   80a76:	2b00      	cmp	r3, #0
   80a78:	d1f3      	bne.n	80a62 <vTaskSwitchContext+0x22>
   80a7a:	4b16      	ldr	r3, [pc, #88]	; (80ad4 <vTaskSwitchContext+0x94>)
   80a7c:	4798      	blx	r3
   80a7e:	bf00      	nop
   80a80:	e7fd      	b.n	80a7e <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   80a82:	2201      	movs	r2, #1
   80a84:	4b14      	ldr	r3, [pc, #80]	; (80ad8 <vTaskSwitchContext+0x98>)
   80a86:	601a      	str	r2, [r3, #0]
   80a88:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   80a8a:	4b10      	ldr	r3, [pc, #64]	; (80acc <vTaskSwitchContext+0x8c>)
   80a8c:	681b      	ldr	r3, [r3, #0]
   80a8e:	4a10      	ldr	r2, [pc, #64]	; (80ad0 <vTaskSwitchContext+0x90>)
   80a90:	0099      	lsls	r1, r3, #2
   80a92:	18c8      	adds	r0, r1, r3
   80a94:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80a98:	6844      	ldr	r4, [r0, #4]
   80a9a:	6864      	ldr	r4, [r4, #4]
   80a9c:	6044      	str	r4, [r0, #4]
   80a9e:	4419      	add	r1, r3
   80aa0:	4602      	mov	r2, r0
   80aa2:	3208      	adds	r2, #8
   80aa4:	4294      	cmp	r4, r2
   80aa6:	d009      	beq.n	80abc <vTaskSwitchContext+0x7c>
   80aa8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80aac:	4a08      	ldr	r2, [pc, #32]	; (80ad0 <vTaskSwitchContext+0x90>)
   80aae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80ab2:	685b      	ldr	r3, [r3, #4]
   80ab4:	68da      	ldr	r2, [r3, #12]
   80ab6:	4b09      	ldr	r3, [pc, #36]	; (80adc <vTaskSwitchContext+0x9c>)
   80ab8:	601a      	str	r2, [r3, #0]
   80aba:	bd10      	pop	{r4, pc}
   80abc:	6860      	ldr	r0, [r4, #4]
   80abe:	4a04      	ldr	r2, [pc, #16]	; (80ad0 <vTaskSwitchContext+0x90>)
   80ac0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   80ac4:	6050      	str	r0, [r2, #4]
   80ac6:	e7ef      	b.n	80aa8 <vTaskSwitchContext+0x68>
   80ac8:	20070c1c 	.word	0x20070c1c
   80acc:	20070c20 	.word	0x20070c20
   80ad0:	20070bb8 	.word	0x20070bb8
   80ad4:	000809f5 	.word	0x000809f5
   80ad8:	20070c24 	.word	0x20070c24
   80adc:	20070bb4 	.word	0x20070bb4

00080ae0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80ae0:	3801      	subs	r0, #1
   80ae2:	2802      	cmp	r0, #2
   80ae4:	d815      	bhi.n	80b12 <_write+0x32>
{
   80ae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80aea:	460e      	mov	r6, r1
   80aec:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   80aee:	b19a      	cbz	r2, 80b18 <_write+0x38>
   80af0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80af2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80b2c <_write+0x4c>
   80af6:	4f0c      	ldr	r7, [pc, #48]	; (80b28 <_write+0x48>)
   80af8:	f8d8 0000 	ldr.w	r0, [r8]
   80afc:	f815 1b01 	ldrb.w	r1, [r5], #1
   80b00:	683b      	ldr	r3, [r7, #0]
   80b02:	4798      	blx	r3
   80b04:	2800      	cmp	r0, #0
   80b06:	db0a      	blt.n	80b1e <_write+0x3e>
   80b08:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   80b0a:	3c01      	subs	r4, #1
   80b0c:	d1f4      	bne.n	80af8 <_write+0x18>
   80b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80b12:	f04f 30ff 	mov.w	r0, #4294967295
   80b16:	4770      	bx	lr
	for (; len != 0; --len) {
   80b18:	4610      	mov	r0, r2
   80b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   80b1e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   80b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b26:	bf00      	nop
   80b28:	20070d38 	.word	0x20070d38
   80b2c:	20070d3c 	.word	0x20070d3c

00080b30 <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80b30:	2a00      	cmp	r2, #0
   80b32:	d051      	beq.n	80bd8 <usart_serial_read_packet+0xa8>
{
   80b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80b38:	b083      	sub	sp, #12
   80b3a:	4605      	mov	r5, r0
   80b3c:	460c      	mov	r4, r1
   80b3e:	4692      	mov	sl, r2
   80b40:	448a      	add	sl, r1
	if (UART == (Uart*)p_usart) {
   80b42:	4f26      	ldr	r7, [pc, #152]	; (80bdc <usart_serial_read_packet+0xac>)
		while (uart_read((Uart*)p_usart, data));
   80b44:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80bf0 <usart_serial_read_packet+0xc0>
	if (USART3 == p_usart) {
   80b48:	4e25      	ldr	r6, [pc, #148]	; (80be0 <usart_serial_read_packet+0xb0>)
   80b4a:	e01d      	b.n	80b88 <usart_serial_read_packet+0x58>
		while (uart_read((Uart*)p_usart, data));
   80b4c:	4621      	mov	r1, r4
   80b4e:	4638      	mov	r0, r7
   80b50:	47c8      	blx	r9
   80b52:	2800      	cmp	r0, #0
   80b54:	d1fa      	bne.n	80b4c <usart_serial_read_packet+0x1c>
   80b56:	e021      	b.n	80b9c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80b58:	469b      	mov	fp, r3
   80b5a:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80bf4 <usart_serial_read_packet+0xc4>
   80b5e:	a901      	add	r1, sp, #4
   80b60:	4658      	mov	r0, fp
   80b62:	47c0      	blx	r8
   80b64:	2800      	cmp	r0, #0
   80b66:	d1fa      	bne.n	80b5e <usart_serial_read_packet+0x2e>
		*data = (uint8_t)(val & 0xFF);
   80b68:	9b01      	ldr	r3, [sp, #4]
   80b6a:	7023      	strb	r3, [r4, #0]
   80b6c:	e019      	b.n	80ba2 <usart_serial_read_packet+0x72>
		while (usart_read(p_usart, &val));
   80b6e:	469b      	mov	fp, r3
   80b70:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80bf4 <usart_serial_read_packet+0xc4>
   80b74:	a901      	add	r1, sp, #4
   80b76:	4658      	mov	r0, fp
   80b78:	47c0      	blx	r8
   80b7a:	2800      	cmp	r0, #0
   80b7c:	d1fa      	bne.n	80b74 <usart_serial_read_packet+0x44>
		*data = (uint8_t)(val & 0xFF);
   80b7e:	9b01      	ldr	r3, [sp, #4]
   80b80:	7023      	strb	r3, [r4, #0]
		usart_serial_getchar(usart, data);
		len--;
		data++;
   80b82:	3401      	adds	r4, #1
	while (len) {
   80b84:	4554      	cmp	r4, sl
   80b86:	d023      	beq.n	80bd0 <usart_serial_read_packet+0xa0>
	uint32_t val = 0;
   80b88:	2300      	movs	r3, #0
   80b8a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
   80b8c:	42bd      	cmp	r5, r7
   80b8e:	d0dd      	beq.n	80b4c <usart_serial_read_packet+0x1c>
	if (USART0 == p_usart) {
   80b90:	4b14      	ldr	r3, [pc, #80]	; (80be4 <usart_serial_read_packet+0xb4>)
   80b92:	429d      	cmp	r5, r3
   80b94:	d0e0      	beq.n	80b58 <usart_serial_read_packet+0x28>
	if (USART1 == p_usart) {
   80b96:	4b14      	ldr	r3, [pc, #80]	; (80be8 <usart_serial_read_packet+0xb8>)
   80b98:	429d      	cmp	r5, r3
   80b9a:	d0e8      	beq.n	80b6e <usart_serial_read_packet+0x3e>
	if (USART2 == p_usart) {
   80b9c:	4b13      	ldr	r3, [pc, #76]	; (80bec <usart_serial_read_packet+0xbc>)
   80b9e:	429d      	cmp	r5, r3
   80ba0:	d00b      	beq.n	80bba <usart_serial_read_packet+0x8a>
	if (USART3 == p_usart) {
   80ba2:	42b5      	cmp	r5, r6
   80ba4:	d1ed      	bne.n	80b82 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80ba6:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80bf4 <usart_serial_read_packet+0xc4>
   80baa:	a901      	add	r1, sp, #4
   80bac:	4630      	mov	r0, r6
   80bae:	47c0      	blx	r8
   80bb0:	2800      	cmp	r0, #0
   80bb2:	d1fa      	bne.n	80baa <usart_serial_read_packet+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80bb4:	9b01      	ldr	r3, [sp, #4]
   80bb6:	7023      	strb	r3, [r4, #0]
   80bb8:	e7e3      	b.n	80b82 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80bba:	469b      	mov	fp, r3
   80bbc:	f8df 8034 	ldr.w	r8, [pc, #52]	; 80bf4 <usart_serial_read_packet+0xc4>
   80bc0:	a901      	add	r1, sp, #4
   80bc2:	4658      	mov	r0, fp
   80bc4:	47c0      	blx	r8
   80bc6:	2800      	cmp	r0, #0
   80bc8:	d1fa      	bne.n	80bc0 <usart_serial_read_packet+0x90>
		*data = (uint8_t)(val & 0xFF);
   80bca:	9b01      	ldr	r3, [sp, #4]
   80bcc:	7023      	strb	r3, [r4, #0]
   80bce:	e7d8      	b.n	80b82 <usart_serial_read_packet+0x52>
	}
	return STATUS_OK;
}
   80bd0:	2000      	movs	r0, #0
   80bd2:	b003      	add	sp, #12
   80bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80bd8:	2000      	movs	r0, #0
   80bda:	4770      	bx	lr
   80bdc:	400e0800 	.word	0x400e0800
   80be0:	400a4000 	.word	0x400a4000
   80be4:	40098000 	.word	0x40098000
   80be8:	4009c000 	.word	0x4009c000
   80bec:	400a0000 	.word	0x400a0000
   80bf0:	00080c3f 	.word	0x00080c3f
   80bf4:	000809bd 	.word	0x000809bd

00080bf8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80bf8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80bfa:	23ac      	movs	r3, #172	; 0xac
   80bfc:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80bfe:	680b      	ldr	r3, [r1, #0]
   80c00:	684a      	ldr	r2, [r1, #4]
   80c02:	fbb3 f3f2 	udiv	r3, r3, r2
   80c06:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80c08:	1e5c      	subs	r4, r3, #1
   80c0a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80c0e:	4294      	cmp	r4, r2
   80c10:	d80b      	bhi.n	80c2a <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80c12:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80c14:	688b      	ldr	r3, [r1, #8]
   80c16:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80c18:	f240 2302 	movw	r3, #514	; 0x202
   80c1c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80c20:	2350      	movs	r3, #80	; 0x50
   80c22:	6003      	str	r3, [r0, #0]

	return 0;
   80c24:	2000      	movs	r0, #0
}
   80c26:	bc10      	pop	{r4}
   80c28:	4770      	bx	lr
		return 1;
   80c2a:	2001      	movs	r0, #1
   80c2c:	e7fb      	b.n	80c26 <uart_init+0x2e>

00080c2e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80c2e:	6943      	ldr	r3, [r0, #20]
   80c30:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80c34:	bf1a      	itte	ne
   80c36:	61c1      	strne	r1, [r0, #28]
	return 0;
   80c38:	2000      	movne	r0, #0
		return 1;
   80c3a:	2001      	moveq	r0, #1
}
   80c3c:	4770      	bx	lr

00080c3e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80c3e:	6943      	ldr	r3, [r0, #20]
   80c40:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80c44:	bf1d      	ittte	ne
   80c46:	6983      	ldrne	r3, [r0, #24]
   80c48:	700b      	strbne	r3, [r1, #0]
	return 0;
   80c4a:	2000      	movne	r0, #0
		return 1;
   80c4c:	2001      	moveq	r0, #1
}
   80c4e:	4770      	bx	lr

00080c50 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80c50:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80c52:	480e      	ldr	r0, [pc, #56]	; (80c8c <sysclk_init+0x3c>)
   80c54:	4b0e      	ldr	r3, [pc, #56]	; (80c90 <sysclk_init+0x40>)
   80c56:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80c58:	213e      	movs	r1, #62	; 0x3e
   80c5a:	2000      	movs	r0, #0
   80c5c:	4b0d      	ldr	r3, [pc, #52]	; (80c94 <sysclk_init+0x44>)
   80c5e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80c60:	4c0d      	ldr	r4, [pc, #52]	; (80c98 <sysclk_init+0x48>)
   80c62:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80c64:	2800      	cmp	r0, #0
   80c66:	d0fc      	beq.n	80c62 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80c68:	4b0c      	ldr	r3, [pc, #48]	; (80c9c <sysclk_init+0x4c>)
   80c6a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80c6c:	4a0c      	ldr	r2, [pc, #48]	; (80ca0 <sysclk_init+0x50>)
   80c6e:	4b0d      	ldr	r3, [pc, #52]	; (80ca4 <sysclk_init+0x54>)
   80c70:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80c72:	4c0d      	ldr	r4, [pc, #52]	; (80ca8 <sysclk_init+0x58>)
   80c74:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80c76:	2800      	cmp	r0, #0
   80c78:	d0fc      	beq.n	80c74 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80c7a:	2010      	movs	r0, #16
   80c7c:	4b0b      	ldr	r3, [pc, #44]	; (80cac <sysclk_init+0x5c>)
   80c7e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80c80:	4b0b      	ldr	r3, [pc, #44]	; (80cb0 <sysclk_init+0x60>)
   80c82:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80c84:	4801      	ldr	r0, [pc, #4]	; (80c8c <sysclk_init+0x3c>)
   80c86:	4b02      	ldr	r3, [pc, #8]	; (80c90 <sysclk_init+0x40>)
   80c88:	4798      	blx	r3
   80c8a:	bd10      	pop	{r4, pc}
   80c8c:	0501bd00 	.word	0x0501bd00
   80c90:	200700b1 	.word	0x200700b1
   80c94:	0008107d 	.word	0x0008107d
   80c98:	000810d1 	.word	0x000810d1
   80c9c:	000810e1 	.word	0x000810e1
   80ca0:	200d3f01 	.word	0x200d3f01
   80ca4:	400e0600 	.word	0x400e0600
   80ca8:	000810f1 	.word	0x000810f1
   80cac:	00081019 	.word	0x00081019
   80cb0:	000811f1 	.word	0x000811f1

00080cb4 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80cb4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80cb6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80cba:	4b16      	ldr	r3, [pc, #88]	; (80d14 <board_init+0x60>)
   80cbc:	605a      	str	r2, [r3, #4]
   80cbe:	200b      	movs	r0, #11
   80cc0:	4c15      	ldr	r4, [pc, #84]	; (80d18 <board_init+0x64>)
   80cc2:	47a0      	blx	r4
   80cc4:	200c      	movs	r0, #12
   80cc6:	47a0      	blx	r4
   80cc8:	200d      	movs	r0, #13
   80cca:	47a0      	blx	r4
   80ccc:	200e      	movs	r0, #14
   80cce:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80cd0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80cd4:	203b      	movs	r0, #59	; 0x3b
   80cd6:	4c11      	ldr	r4, [pc, #68]	; (80d1c <board_init+0x68>)
   80cd8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80cda:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80cde:	2055      	movs	r0, #85	; 0x55
   80ce0:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80ce2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ce6:	2056      	movs	r0, #86	; 0x56
   80ce8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80cea:	490d      	ldr	r1, [pc, #52]	; (80d20 <board_init+0x6c>)
   80cec:	2068      	movs	r0, #104	; 0x68
   80cee:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80cf0:	490c      	ldr	r1, [pc, #48]	; (80d24 <board_init+0x70>)
   80cf2:	205c      	movs	r0, #92	; 0x5c
   80cf4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80cf6:	4a0c      	ldr	r2, [pc, #48]	; (80d28 <board_init+0x74>)
   80cf8:	f44f 7140 	mov.w	r1, #768	; 0x300
   80cfc:	480b      	ldr	r0, [pc, #44]	; (80d2c <board_init+0x78>)
   80cfe:	4b0c      	ldr	r3, [pc, #48]	; (80d30 <board_init+0x7c>)
   80d00:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80d02:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d06:	202b      	movs	r0, #43	; 0x2b
   80d08:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80d0a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d0e:	202a      	movs	r0, #42	; 0x2a
   80d10:	47a0      	blx	r4
   80d12:	bd10      	pop	{r4, pc}
   80d14:	400e1a50 	.word	0x400e1a50
   80d18:	00081101 	.word	0x00081101
   80d1c:	00080e21 	.word	0x00080e21
   80d20:	28000079 	.word	0x28000079
   80d24:	28000001 	.word	0x28000001
   80d28:	08000001 	.word	0x08000001
   80d2c:	400e0e00 	.word	0x400e0e00
   80d30:	00080ef1 	.word	0x00080ef1

00080d34 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80d34:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80d36:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80d3a:	d016      	beq.n	80d6a <pio_set_peripheral+0x36>
   80d3c:	d80b      	bhi.n	80d56 <pio_set_peripheral+0x22>
   80d3e:	b149      	cbz	r1, 80d54 <pio_set_peripheral+0x20>
   80d40:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80d44:	d105      	bne.n	80d52 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80d46:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80d48:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80d4a:	400b      	ands	r3, r1
   80d4c:	ea23 0302 	bic.w	r3, r3, r2
   80d50:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80d52:	6042      	str	r2, [r0, #4]
   80d54:	4770      	bx	lr
	switch (ul_type) {
   80d56:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80d5a:	d0fb      	beq.n	80d54 <pio_set_peripheral+0x20>
   80d5c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80d60:	d0f8      	beq.n	80d54 <pio_set_peripheral+0x20>
   80d62:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80d66:	d1f4      	bne.n	80d52 <pio_set_peripheral+0x1e>
   80d68:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   80d6a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80d6c:	4313      	orrs	r3, r2
   80d6e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80d70:	e7ef      	b.n	80d52 <pio_set_peripheral+0x1e>

00080d72 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80d72:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80d74:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80d78:	bf14      	ite	ne
   80d7a:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80d7c:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80d7e:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80d82:	bf14      	ite	ne
   80d84:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   80d86:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80d88:	f012 0f02 	tst.w	r2, #2
   80d8c:	d107      	bne.n	80d9e <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80d8e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80d92:	bf18      	it	ne
   80d94:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80d98:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80d9a:	6001      	str	r1, [r0, #0]
   80d9c:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80d9e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80da2:	e7f9      	b.n	80d98 <pio_set_input+0x26>

00080da4 <pio_set_output>:
{
   80da4:	b410      	push	{r4}
   80da6:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80da8:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80daa:	b944      	cbnz	r4, 80dbe <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80dac:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   80dae:	b143      	cbz	r3, 80dc2 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80db0:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   80db2:	b942      	cbnz	r2, 80dc6 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   80db4:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   80db6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80db8:	6001      	str	r1, [r0, #0]
}
   80dba:	bc10      	pop	{r4}
   80dbc:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   80dbe:	6641      	str	r1, [r0, #100]	; 0x64
   80dc0:	e7f5      	b.n	80dae <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   80dc2:	6541      	str	r1, [r0, #84]	; 0x54
   80dc4:	e7f5      	b.n	80db2 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   80dc6:	6301      	str	r1, [r0, #48]	; 0x30
   80dc8:	e7f5      	b.n	80db6 <pio_set_output+0x12>

00080dca <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
   80dca:	f012 0f10 	tst.w	r2, #16
   80dce:	d010      	beq.n	80df2 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
   80dd0:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
   80dd4:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
   80dd8:	bf14      	ite	ne
   80dda:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
   80dde:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
   80de2:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
   80de6:	bf14      	ite	ne
   80de8:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
   80dec:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   80df0:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
   80df2:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   80df6:	4770      	bx	lr

00080df8 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
   80df8:	6401      	str	r1, [r0, #64]	; 0x40
   80dfa:	4770      	bx	lr

00080dfc <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80dfc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80dfe:	4770      	bx	lr

00080e00 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80e00:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80e02:	4770      	bx	lr

00080e04 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80e04:	0943      	lsrs	r3, r0, #5
   80e06:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e0a:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e0e:	025b      	lsls	r3, r3, #9
	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   80e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80e12:	f000 001f 	and.w	r0, r0, #31
   80e16:	fa23 f000 	lsr.w	r0, r3, r0
}
   80e1a:	f000 0001 	and.w	r0, r0, #1
   80e1e:	4770      	bx	lr

00080e20 <pio_configure_pin>:
{
   80e20:	b570      	push	{r4, r5, r6, lr}
   80e22:	b082      	sub	sp, #8
   80e24:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80e26:	0943      	lsrs	r3, r0, #5
   80e28:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e2c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e30:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   80e32:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80e36:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80e3a:	d031      	beq.n	80ea0 <pio_configure_pin+0x80>
   80e3c:	d816      	bhi.n	80e6c <pio_configure_pin+0x4c>
   80e3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80e42:	d01b      	beq.n	80e7c <pio_configure_pin+0x5c>
   80e44:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80e48:	d116      	bne.n	80e78 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80e4a:	f000 001f 	and.w	r0, r0, #31
   80e4e:	2601      	movs	r6, #1
   80e50:	4086      	lsls	r6, r0
   80e52:	4632      	mov	r2, r6
   80e54:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80e58:	4620      	mov	r0, r4
   80e5a:	4b22      	ldr	r3, [pc, #136]	; (80ee4 <pio_configure_pin+0xc4>)
   80e5c:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80e5e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80e62:	bf14      	ite	ne
   80e64:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80e66:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80e68:	2001      	movs	r0, #1
   80e6a:	e017      	b.n	80e9c <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   80e6c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80e70:	d021      	beq.n	80eb6 <pio_configure_pin+0x96>
   80e72:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80e76:	d01e      	beq.n	80eb6 <pio_configure_pin+0x96>
		return 0;
   80e78:	2000      	movs	r0, #0
   80e7a:	e00f      	b.n	80e9c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80e7c:	f000 001f 	and.w	r0, r0, #31
   80e80:	2601      	movs	r6, #1
   80e82:	4086      	lsls	r6, r0
   80e84:	4632      	mov	r2, r6
   80e86:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80e8a:	4620      	mov	r0, r4
   80e8c:	4b15      	ldr	r3, [pc, #84]	; (80ee4 <pio_configure_pin+0xc4>)
   80e8e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80e90:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80e94:	bf14      	ite	ne
   80e96:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80e98:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80e9a:	2001      	movs	r0, #1
}
   80e9c:	b002      	add	sp, #8
   80e9e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80ea0:	f000 011f 	and.w	r1, r0, #31
   80ea4:	2601      	movs	r6, #1
   80ea6:	462a      	mov	r2, r5
   80ea8:	fa06 f101 	lsl.w	r1, r6, r1
   80eac:	4620      	mov	r0, r4
   80eae:	4b0e      	ldr	r3, [pc, #56]	; (80ee8 <pio_configure_pin+0xc8>)
   80eb0:	4798      	blx	r3
	return 1;
   80eb2:	4630      	mov	r0, r6
		break;
   80eb4:	e7f2      	b.n	80e9c <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80eb6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80eba:	f000 011f 	and.w	r1, r0, #31
   80ebe:	2601      	movs	r6, #1
   80ec0:	ea05 0306 	and.w	r3, r5, r6
   80ec4:	9300      	str	r3, [sp, #0]
   80ec6:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80eca:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80ece:	bf14      	ite	ne
   80ed0:	2200      	movne	r2, #0
   80ed2:	2201      	moveq	r2, #1
   80ed4:	fa06 f101 	lsl.w	r1, r6, r1
   80ed8:	4620      	mov	r0, r4
   80eda:	4c04      	ldr	r4, [pc, #16]	; (80eec <pio_configure_pin+0xcc>)
   80edc:	47a0      	blx	r4
	return 1;
   80ede:	4630      	mov	r0, r6
		break;
   80ee0:	e7dc      	b.n	80e9c <pio_configure_pin+0x7c>
   80ee2:	bf00      	nop
   80ee4:	00080d35 	.word	0x00080d35
   80ee8:	00080d73 	.word	0x00080d73
   80eec:	00080da5 	.word	0x00080da5

00080ef0 <pio_configure_pin_group>:
{
   80ef0:	b570      	push	{r4, r5, r6, lr}
   80ef2:	b082      	sub	sp, #8
   80ef4:	4605      	mov	r5, r0
   80ef6:	460e      	mov	r6, r1
   80ef8:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   80efa:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80efe:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80f02:	d027      	beq.n	80f54 <pio_configure_pin_group+0x64>
   80f04:	d811      	bhi.n	80f2a <pio_configure_pin_group+0x3a>
   80f06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80f0a:	d016      	beq.n	80f3a <pio_configure_pin_group+0x4a>
   80f0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80f10:	d111      	bne.n	80f36 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80f12:	460a      	mov	r2, r1
   80f14:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80f18:	4b19      	ldr	r3, [pc, #100]	; (80f80 <pio_configure_pin_group+0x90>)
   80f1a:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80f1c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80f20:	bf14      	ite	ne
   80f22:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80f24:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80f26:	2001      	movs	r0, #1
   80f28:	e012      	b.n	80f50 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   80f2a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80f2e:	d015      	beq.n	80f5c <pio_configure_pin_group+0x6c>
   80f30:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80f34:	d012      	beq.n	80f5c <pio_configure_pin_group+0x6c>
		return 0;
   80f36:	2000      	movs	r0, #0
   80f38:	e00a      	b.n	80f50 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80f3a:	460a      	mov	r2, r1
   80f3c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80f40:	4b0f      	ldr	r3, [pc, #60]	; (80f80 <pio_configure_pin_group+0x90>)
   80f42:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80f44:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80f48:	bf14      	ite	ne
   80f4a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80f4c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80f4e:	2001      	movs	r0, #1
}
   80f50:	b002      	add	sp, #8
   80f52:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   80f54:	4b0b      	ldr	r3, [pc, #44]	; (80f84 <pio_configure_pin_group+0x94>)
   80f56:	4798      	blx	r3
	return 1;
   80f58:	2001      	movs	r0, #1
		break;
   80f5a:	e7f9      	b.n	80f50 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80f5c:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   80f60:	f004 0301 	and.w	r3, r4, #1
   80f64:	9300      	str	r3, [sp, #0]
   80f66:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80f6a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80f6e:	bf14      	ite	ne
   80f70:	2200      	movne	r2, #0
   80f72:	2201      	moveq	r2, #1
   80f74:	4631      	mov	r1, r6
   80f76:	4628      	mov	r0, r5
   80f78:	4c03      	ldr	r4, [pc, #12]	; (80f88 <pio_configure_pin_group+0x98>)
   80f7a:	47a0      	blx	r4
	return 1;
   80f7c:	2001      	movs	r0, #1
		break;
   80f7e:	e7e7      	b.n	80f50 <pio_configure_pin_group+0x60>
   80f80:	00080d35 	.word	0x00080d35
   80f84:	00080d73 	.word	0x00080d73
   80f88:	00080da5 	.word	0x00080da5

00080f8c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80f90:	4604      	mov	r4, r0
   80f92:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80f94:	4b0e      	ldr	r3, [pc, #56]	; (80fd0 <pio_handler_process+0x44>)
   80f96:	4798      	blx	r3
   80f98:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80f9a:	4620      	mov	r0, r4
   80f9c:	4b0d      	ldr	r3, [pc, #52]	; (80fd4 <pio_handler_process+0x48>)
   80f9e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80fa0:	4005      	ands	r5, r0
   80fa2:	d013      	beq.n	80fcc <pio_handler_process+0x40>
   80fa4:	4c0c      	ldr	r4, [pc, #48]	; (80fd8 <pio_handler_process+0x4c>)
   80fa6:	f104 0660 	add.w	r6, r4, #96	; 0x60
   80faa:	e003      	b.n	80fb4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80fac:	42b4      	cmp	r4, r6
   80fae:	d00d      	beq.n	80fcc <pio_handler_process+0x40>
   80fb0:	3410      	adds	r4, #16
		while (status != 0) {
   80fb2:	b15d      	cbz	r5, 80fcc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   80fb4:	6820      	ldr	r0, [r4, #0]
   80fb6:	4540      	cmp	r0, r8
   80fb8:	d1f8      	bne.n	80fac <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80fba:	6861      	ldr	r1, [r4, #4]
   80fbc:	4229      	tst	r1, r5
   80fbe:	d0f5      	beq.n	80fac <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80fc0:	68e3      	ldr	r3, [r4, #12]
   80fc2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   80fc4:	6863      	ldr	r3, [r4, #4]
   80fc6:	ea25 0503 	bic.w	r5, r5, r3
   80fca:	e7ef      	b.n	80fac <pio_handler_process+0x20>
   80fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80fd0:	00080dfd 	.word	0x00080dfd
   80fd4:	00080e01 	.word	0x00080e01
   80fd8:	20070c28 	.word	0x20070c28

00080fdc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80fdc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80fde:	210b      	movs	r1, #11
   80fe0:	4801      	ldr	r0, [pc, #4]	; (80fe8 <PIOA_Handler+0xc>)
   80fe2:	4b02      	ldr	r3, [pc, #8]	; (80fec <PIOA_Handler+0x10>)
   80fe4:	4798      	blx	r3
   80fe6:	bd08      	pop	{r3, pc}
   80fe8:	400e0e00 	.word	0x400e0e00
   80fec:	00080f8d 	.word	0x00080f8d

00080ff0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80ff0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80ff2:	210c      	movs	r1, #12
   80ff4:	4801      	ldr	r0, [pc, #4]	; (80ffc <PIOB_Handler+0xc>)
   80ff6:	4b02      	ldr	r3, [pc, #8]	; (81000 <PIOB_Handler+0x10>)
   80ff8:	4798      	blx	r3
   80ffa:	bd08      	pop	{r3, pc}
   80ffc:	400e1000 	.word	0x400e1000
   81000:	00080f8d 	.word	0x00080f8d

00081004 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81004:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   81006:	210e      	movs	r1, #14
   81008:	4801      	ldr	r0, [pc, #4]	; (81010 <PIOD_Handler+0xc>)
   8100a:	4b02      	ldr	r3, [pc, #8]	; (81014 <PIOD_Handler+0x10>)
   8100c:	4798      	blx	r3
   8100e:	bd08      	pop	{r3, pc}
   81010:	400e1400 	.word	0x400e1400
   81014:	00080f8d 	.word	0x00080f8d

00081018 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81018:	4a17      	ldr	r2, [pc, #92]	; (81078 <pmc_switch_mck_to_pllack+0x60>)
   8101a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8101c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   81020:	4318      	orrs	r0, r3
   81022:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81024:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81026:	f013 0f08 	tst.w	r3, #8
   8102a:	d10a      	bne.n	81042 <pmc_switch_mck_to_pllack+0x2a>
   8102c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81030:	4911      	ldr	r1, [pc, #68]	; (81078 <pmc_switch_mck_to_pllack+0x60>)
   81032:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81034:	f012 0f08 	tst.w	r2, #8
   81038:	d103      	bne.n	81042 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8103a:	3b01      	subs	r3, #1
   8103c:	d1f9      	bne.n	81032 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   8103e:	2001      	movs	r0, #1
   81040:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81042:	4a0d      	ldr	r2, [pc, #52]	; (81078 <pmc_switch_mck_to_pllack+0x60>)
   81044:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81046:	f023 0303 	bic.w	r3, r3, #3
   8104a:	f043 0302 	orr.w	r3, r3, #2
   8104e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81050:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81052:	f013 0f08 	tst.w	r3, #8
   81056:	d10a      	bne.n	8106e <pmc_switch_mck_to_pllack+0x56>
   81058:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8105c:	4906      	ldr	r1, [pc, #24]	; (81078 <pmc_switch_mck_to_pllack+0x60>)
   8105e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81060:	f012 0f08 	tst.w	r2, #8
   81064:	d105      	bne.n	81072 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81066:	3b01      	subs	r3, #1
   81068:	d1f9      	bne.n	8105e <pmc_switch_mck_to_pllack+0x46>
			return 1;
   8106a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8106c:	4770      	bx	lr
	return 0;
   8106e:	2000      	movs	r0, #0
   81070:	4770      	bx	lr
   81072:	2000      	movs	r0, #0
   81074:	4770      	bx	lr
   81076:	bf00      	nop
   81078:	400e0600 	.word	0x400e0600

0008107c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   8107c:	b9c8      	cbnz	r0, 810b2 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8107e:	4a11      	ldr	r2, [pc, #68]	; (810c4 <pmc_switch_mainck_to_xtal+0x48>)
   81080:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   81082:	0209      	lsls	r1, r1, #8
   81084:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   81086:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8108a:	f023 0303 	bic.w	r3, r3, #3
   8108e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81092:	f043 0301 	orr.w	r3, r3, #1
   81096:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81098:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8109a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8109c:	f013 0f01 	tst.w	r3, #1
   810a0:	d0fb      	beq.n	8109a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   810a2:	4a08      	ldr	r2, [pc, #32]	; (810c4 <pmc_switch_mainck_to_xtal+0x48>)
   810a4:	6a13      	ldr	r3, [r2, #32]
   810a6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   810aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   810ae:	6213      	str	r3, [r2, #32]
   810b0:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   810b2:	4904      	ldr	r1, [pc, #16]	; (810c4 <pmc_switch_mainck_to_xtal+0x48>)
   810b4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   810b6:	4a04      	ldr	r2, [pc, #16]	; (810c8 <pmc_switch_mainck_to_xtal+0x4c>)
   810b8:	401a      	ands	r2, r3
   810ba:	4b04      	ldr	r3, [pc, #16]	; (810cc <pmc_switch_mainck_to_xtal+0x50>)
   810bc:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   810be:	620b      	str	r3, [r1, #32]
   810c0:	4770      	bx	lr
   810c2:	bf00      	nop
   810c4:	400e0600 	.word	0x400e0600
   810c8:	fec8fffc 	.word	0xfec8fffc
   810cc:	01370002 	.word	0x01370002

000810d0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   810d0:	4b02      	ldr	r3, [pc, #8]	; (810dc <pmc_osc_is_ready_mainck+0xc>)
   810d2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   810d4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   810d8:	4770      	bx	lr
   810da:	bf00      	nop
   810dc:	400e0600 	.word	0x400e0600

000810e0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   810e0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   810e4:	4b01      	ldr	r3, [pc, #4]	; (810ec <pmc_disable_pllack+0xc>)
   810e6:	629a      	str	r2, [r3, #40]	; 0x28
   810e8:	4770      	bx	lr
   810ea:	bf00      	nop
   810ec:	400e0600 	.word	0x400e0600

000810f0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   810f0:	4b02      	ldr	r3, [pc, #8]	; (810fc <pmc_is_locked_pllack+0xc>)
   810f2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   810f4:	f000 0002 	and.w	r0, r0, #2
   810f8:	4770      	bx	lr
   810fa:	bf00      	nop
   810fc:	400e0600 	.word	0x400e0600

00081100 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81100:	282c      	cmp	r0, #44	; 0x2c
   81102:	d81e      	bhi.n	81142 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   81104:	281f      	cmp	r0, #31
   81106:	d80c      	bhi.n	81122 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81108:	4b11      	ldr	r3, [pc, #68]	; (81150 <pmc_enable_periph_clk+0x50>)
   8110a:	699a      	ldr	r2, [r3, #24]
   8110c:	2301      	movs	r3, #1
   8110e:	4083      	lsls	r3, r0
   81110:	4393      	bics	r3, r2
   81112:	d018      	beq.n	81146 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   81114:	2301      	movs	r3, #1
   81116:	fa03 f000 	lsl.w	r0, r3, r0
   8111a:	4b0d      	ldr	r3, [pc, #52]	; (81150 <pmc_enable_periph_clk+0x50>)
   8111c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8111e:	2000      	movs	r0, #0
   81120:	4770      	bx	lr
		ul_id -= 32;
   81122:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81124:	4b0a      	ldr	r3, [pc, #40]	; (81150 <pmc_enable_periph_clk+0x50>)
   81126:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8112a:	2301      	movs	r3, #1
   8112c:	4083      	lsls	r3, r0
   8112e:	4393      	bics	r3, r2
   81130:	d00b      	beq.n	8114a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   81132:	2301      	movs	r3, #1
   81134:	fa03 f000 	lsl.w	r0, r3, r0
   81138:	4b05      	ldr	r3, [pc, #20]	; (81150 <pmc_enable_periph_clk+0x50>)
   8113a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   8113e:	2000      	movs	r0, #0
   81140:	4770      	bx	lr
		return 1;
   81142:	2001      	movs	r0, #1
   81144:	4770      	bx	lr
	return 0;
   81146:	2000      	movs	r0, #0
   81148:	4770      	bx	lr
   8114a:	2000      	movs	r0, #0
}
   8114c:	4770      	bx	lr
   8114e:	bf00      	nop
   81150:	400e0600 	.word	0x400e0600

00081154 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81154:	e7fe      	b.n	81154 <Dummy_Handler>
	...

00081158 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81158:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8115a:	4b1c      	ldr	r3, [pc, #112]	; (811cc <Reset_Handler+0x74>)
   8115c:	4a1c      	ldr	r2, [pc, #112]	; (811d0 <Reset_Handler+0x78>)
   8115e:	429a      	cmp	r2, r3
   81160:	d010      	beq.n	81184 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   81162:	4b1c      	ldr	r3, [pc, #112]	; (811d4 <Reset_Handler+0x7c>)
   81164:	4a19      	ldr	r2, [pc, #100]	; (811cc <Reset_Handler+0x74>)
   81166:	429a      	cmp	r2, r3
   81168:	d20c      	bcs.n	81184 <Reset_Handler+0x2c>
   8116a:	3b01      	subs	r3, #1
   8116c:	1a9b      	subs	r3, r3, r2
   8116e:	f023 0303 	bic.w	r3, r3, #3
   81172:	3304      	adds	r3, #4
   81174:	4413      	add	r3, r2
   81176:	4916      	ldr	r1, [pc, #88]	; (811d0 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   81178:	f851 0b04 	ldr.w	r0, [r1], #4
   8117c:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   81180:	429a      	cmp	r2, r3
   81182:	d1f9      	bne.n	81178 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81184:	4b14      	ldr	r3, [pc, #80]	; (811d8 <Reset_Handler+0x80>)
   81186:	4a15      	ldr	r2, [pc, #84]	; (811dc <Reset_Handler+0x84>)
   81188:	429a      	cmp	r2, r3
   8118a:	d20a      	bcs.n	811a2 <Reset_Handler+0x4a>
   8118c:	3b01      	subs	r3, #1
   8118e:	1a9b      	subs	r3, r3, r2
   81190:	f023 0303 	bic.w	r3, r3, #3
   81194:	3304      	adds	r3, #4
   81196:	4413      	add	r3, r2
		*pDest++ = 0;
   81198:	2100      	movs	r1, #0
   8119a:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   8119e:	4293      	cmp	r3, r2
   811a0:	d1fb      	bne.n	8119a <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   811a2:	4b0f      	ldr	r3, [pc, #60]	; (811e0 <Reset_Handler+0x88>)
   811a4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   811a8:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   811ac:	490d      	ldr	r1, [pc, #52]	; (811e4 <Reset_Handler+0x8c>)
   811ae:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   811b0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   811b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   811b8:	d203      	bcs.n	811c2 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   811ba:	688b      	ldr	r3, [r1, #8]
   811bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   811c0:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   811c2:	4b09      	ldr	r3, [pc, #36]	; (811e8 <Reset_Handler+0x90>)
   811c4:	4798      	blx	r3

	/* Branch to main function */
	main();
   811c6:	4b09      	ldr	r3, [pc, #36]	; (811ec <Reset_Handler+0x94>)
   811c8:	4798      	blx	r3
   811ca:	e7fe      	b.n	811ca <Reset_Handler+0x72>
   811cc:	20070000 	.word	0x20070000
   811d0:	0008462c 	.word	0x0008462c
   811d4:	20070af0 	.word	0x20070af0
   811d8:	20070d68 	.word	0x20070d68
   811dc:	20070af0 	.word	0x20070af0
   811e0:	00080000 	.word	0x00080000
   811e4:	e000ed00 	.word	0xe000ed00
   811e8:	00081435 	.word	0x00081435
   811ec:	00081359 	.word	0x00081359

000811f0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   811f0:	4b3d      	ldr	r3, [pc, #244]	; (812e8 <SystemCoreClockUpdate+0xf8>)
   811f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   811f4:	f003 0303 	and.w	r3, r3, #3
   811f8:	2b03      	cmp	r3, #3
   811fa:	d80e      	bhi.n	8121a <SystemCoreClockUpdate+0x2a>
   811fc:	e8df f003 	tbb	[pc, r3]
   81200:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81204:	4b39      	ldr	r3, [pc, #228]	; (812ec <SystemCoreClockUpdate+0xfc>)
   81206:	695b      	ldr	r3, [r3, #20]
   81208:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8120c:	bf14      	ite	ne
   8120e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81212:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81216:	4b36      	ldr	r3, [pc, #216]	; (812f0 <SystemCoreClockUpdate+0x100>)
   81218:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8121a:	4b33      	ldr	r3, [pc, #204]	; (812e8 <SystemCoreClockUpdate+0xf8>)
   8121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8121e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81222:	2b70      	cmp	r3, #112	; 0x70
   81224:	d057      	beq.n	812d6 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81226:	4b30      	ldr	r3, [pc, #192]	; (812e8 <SystemCoreClockUpdate+0xf8>)
   81228:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8122a:	4931      	ldr	r1, [pc, #196]	; (812f0 <SystemCoreClockUpdate+0x100>)
   8122c:	f3c2 1202 	ubfx	r2, r2, #4, #3
   81230:	680b      	ldr	r3, [r1, #0]
   81232:	40d3      	lsrs	r3, r2
   81234:	600b      	str	r3, [r1, #0]
   81236:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81238:	4b2b      	ldr	r3, [pc, #172]	; (812e8 <SystemCoreClockUpdate+0xf8>)
   8123a:	6a1b      	ldr	r3, [r3, #32]
   8123c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81240:	d003      	beq.n	8124a <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81242:	4a2c      	ldr	r2, [pc, #176]	; (812f4 <SystemCoreClockUpdate+0x104>)
   81244:	4b2a      	ldr	r3, [pc, #168]	; (812f0 <SystemCoreClockUpdate+0x100>)
   81246:	601a      	str	r2, [r3, #0]
   81248:	e7e7      	b.n	8121a <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8124a:	4a2b      	ldr	r2, [pc, #172]	; (812f8 <SystemCoreClockUpdate+0x108>)
   8124c:	4b28      	ldr	r3, [pc, #160]	; (812f0 <SystemCoreClockUpdate+0x100>)
   8124e:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81250:	4b25      	ldr	r3, [pc, #148]	; (812e8 <SystemCoreClockUpdate+0xf8>)
   81252:	6a1b      	ldr	r3, [r3, #32]
   81254:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81258:	2b10      	cmp	r3, #16
   8125a:	d005      	beq.n	81268 <SystemCoreClockUpdate+0x78>
   8125c:	2b20      	cmp	r3, #32
   8125e:	d1dc      	bne.n	8121a <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   81260:	4a24      	ldr	r2, [pc, #144]	; (812f4 <SystemCoreClockUpdate+0x104>)
   81262:	4b23      	ldr	r3, [pc, #140]	; (812f0 <SystemCoreClockUpdate+0x100>)
   81264:	601a      	str	r2, [r3, #0]
				break;
   81266:	e7d8      	b.n	8121a <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   81268:	4a24      	ldr	r2, [pc, #144]	; (812fc <SystemCoreClockUpdate+0x10c>)
   8126a:	4b21      	ldr	r3, [pc, #132]	; (812f0 <SystemCoreClockUpdate+0x100>)
   8126c:	601a      	str	r2, [r3, #0]
				break;
   8126e:	e7d4      	b.n	8121a <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81270:	4b1d      	ldr	r3, [pc, #116]	; (812e8 <SystemCoreClockUpdate+0xf8>)
   81272:	6a1b      	ldr	r3, [r3, #32]
   81274:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81278:	d00c      	beq.n	81294 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8127a:	4a1e      	ldr	r2, [pc, #120]	; (812f4 <SystemCoreClockUpdate+0x104>)
   8127c:	4b1c      	ldr	r3, [pc, #112]	; (812f0 <SystemCoreClockUpdate+0x100>)
   8127e:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81280:	4b19      	ldr	r3, [pc, #100]	; (812e8 <SystemCoreClockUpdate+0xf8>)
   81282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81284:	f003 0303 	and.w	r3, r3, #3
   81288:	2b02      	cmp	r3, #2
   8128a:	d016      	beq.n	812ba <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8128c:	4a1c      	ldr	r2, [pc, #112]	; (81300 <SystemCoreClockUpdate+0x110>)
   8128e:	4b18      	ldr	r3, [pc, #96]	; (812f0 <SystemCoreClockUpdate+0x100>)
   81290:	601a      	str	r2, [r3, #0]
   81292:	e7c2      	b.n	8121a <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81294:	4a18      	ldr	r2, [pc, #96]	; (812f8 <SystemCoreClockUpdate+0x108>)
   81296:	4b16      	ldr	r3, [pc, #88]	; (812f0 <SystemCoreClockUpdate+0x100>)
   81298:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8129a:	4b13      	ldr	r3, [pc, #76]	; (812e8 <SystemCoreClockUpdate+0xf8>)
   8129c:	6a1b      	ldr	r3, [r3, #32]
   8129e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   812a2:	2b10      	cmp	r3, #16
   812a4:	d005      	beq.n	812b2 <SystemCoreClockUpdate+0xc2>
   812a6:	2b20      	cmp	r3, #32
   812a8:	d1ea      	bne.n	81280 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   812aa:	4a12      	ldr	r2, [pc, #72]	; (812f4 <SystemCoreClockUpdate+0x104>)
   812ac:	4b10      	ldr	r3, [pc, #64]	; (812f0 <SystemCoreClockUpdate+0x100>)
   812ae:	601a      	str	r2, [r3, #0]
				break;
   812b0:	e7e6      	b.n	81280 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   812b2:	4a12      	ldr	r2, [pc, #72]	; (812fc <SystemCoreClockUpdate+0x10c>)
   812b4:	4b0e      	ldr	r3, [pc, #56]	; (812f0 <SystemCoreClockUpdate+0x100>)
   812b6:	601a      	str	r2, [r3, #0]
				break;
   812b8:	e7e2      	b.n	81280 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   812ba:	4a0b      	ldr	r2, [pc, #44]	; (812e8 <SystemCoreClockUpdate+0xf8>)
   812bc:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   812be:	6a92      	ldr	r2, [r2, #40]	; 0x28
   812c0:	480b      	ldr	r0, [pc, #44]	; (812f0 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   812c2:	f3c1 410a 	ubfx	r1, r1, #16, #11
   812c6:	6803      	ldr	r3, [r0, #0]
   812c8:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   812cc:	b2d2      	uxtb	r2, r2
   812ce:	fbb3 f3f2 	udiv	r3, r3, r2
   812d2:	6003      	str	r3, [r0, #0]
   812d4:	e7a1      	b.n	8121a <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   812d6:	4a06      	ldr	r2, [pc, #24]	; (812f0 <SystemCoreClockUpdate+0x100>)
   812d8:	6813      	ldr	r3, [r2, #0]
   812da:	490a      	ldr	r1, [pc, #40]	; (81304 <SystemCoreClockUpdate+0x114>)
   812dc:	fba1 1303 	umull	r1, r3, r1, r3
   812e0:	085b      	lsrs	r3, r3, #1
   812e2:	6013      	str	r3, [r2, #0]
   812e4:	4770      	bx	lr
   812e6:	bf00      	nop
   812e8:	400e0600 	.word	0x400e0600
   812ec:	400e1a10 	.word	0x400e1a10
   812f0:	2007013c 	.word	0x2007013c
   812f4:	00b71b00 	.word	0x00b71b00
   812f8:	003d0900 	.word	0x003d0900
   812fc:	007a1200 	.word	0x007a1200
   81300:	0e4e1c00 	.word	0x0e4e1c00
   81304:	aaaaaaab 	.word	0xaaaaaaab

00081308 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81308:	4b0a      	ldr	r3, [pc, #40]	; (81334 <_sbrk+0x2c>)
   8130a:	681b      	ldr	r3, [r3, #0]
   8130c:	b153      	cbz	r3, 81324 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   8130e:	4b09      	ldr	r3, [pc, #36]	; (81334 <_sbrk+0x2c>)
   81310:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81312:	181a      	adds	r2, r3, r0
   81314:	4908      	ldr	r1, [pc, #32]	; (81338 <_sbrk+0x30>)
   81316:	4291      	cmp	r1, r2
   81318:	db08      	blt.n	8132c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   8131a:	4610      	mov	r0, r2
   8131c:	4a05      	ldr	r2, [pc, #20]	; (81334 <_sbrk+0x2c>)
   8131e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81320:	4618      	mov	r0, r3
   81322:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   81324:	4a05      	ldr	r2, [pc, #20]	; (8133c <_sbrk+0x34>)
   81326:	4b03      	ldr	r3, [pc, #12]	; (81334 <_sbrk+0x2c>)
   81328:	601a      	str	r2, [r3, #0]
   8132a:	e7f0      	b.n	8130e <_sbrk+0x6>
		return (caddr_t) -1;	
   8132c:	f04f 30ff 	mov.w	r0, #4294967295
}
   81330:	4770      	bx	lr
   81332:	bf00      	nop
   81334:	20070c98 	.word	0x20070c98
   81338:	20087ffc 	.word	0x20087ffc
   8133c:	20072d68 	.word	0x20072d68

00081340 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81340:	f04f 30ff 	mov.w	r0, #4294967295
   81344:	4770      	bx	lr

00081346 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81346:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8134a:	604b      	str	r3, [r1, #4]

	return 0;
}
   8134c:	2000      	movs	r0, #0
   8134e:	4770      	bx	lr

00081350 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81350:	2001      	movs	r0, #1
   81352:	4770      	bx	lr

00081354 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81354:	2000      	movs	r0, #0
   81356:	4770      	bx	lr

00081358 <main>:
#include "Movement/Movement.h"
#include "TimeTick/time_tick.h"
#include "Utilities/ConsoleFunctions/consoleFunctions.h"

int main (void)
{
   81358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8135c:	b087      	sub	sp, #28
	// Insert system clock initialization code here (sysclk_init()).
	sysclk_init();
   8135e:	4b24      	ldr	r3, [pc, #144]	; (813f0 <main+0x98>)
   81360:	4798      	blx	r3
	board_init();
   81362:	4b24      	ldr	r3, [pc, #144]	; (813f4 <main+0x9c>)
   81364:	4798      	blx	r3
	configureConsole();
   81366:	4b24      	ldr	r3, [pc, #144]	; (813f8 <main+0xa0>)
   81368:	4798      	blx	r3

	// Insert application code here, after the board has been initialized.
	
	initMotors();
   8136a:	4b24      	ldr	r3, [pc, #144]	; (813fc <main+0xa4>)
   8136c:	4798      	blx	r3
	initSensors();
   8136e:	4b24      	ldr	r3, [pc, #144]	; (81400 <main+0xa8>)
   81370:	4798      	blx	r3
	
	time_tick_init();
   81372:	4b24      	ldr	r3, [pc, #144]	; (81404 <main+0xac>)
   81374:	4798      	blx	r3
	
	char buffer[20];
	
	int speed = 80;
   81376:	f04f 0950 	mov.w	r9, #80	; 0x50
	
	while (1)
	{
		if (time_tick_get()%500 == 0)
   8137a:	4e23      	ldr	r6, [pc, #140]	; (81408 <main+0xb0>)
		{
			puts(itoa(counterLeft, buffer, 10));
   8137c:	f04f 080a 	mov.w	r8, #10
   81380:	4f22      	ldr	r7, [pc, #136]	; (8140c <main+0xb4>)
		if (time_tick_get()%500 == 0)
   81382:	4d23      	ldr	r5, [pc, #140]	; (81410 <main+0xb8>)
   81384:	f44f 74fa 	mov.w	r4, #500	; 0x1f4
   81388:	47a8      	blx	r5
   8138a:	fba6 2300 	umull	r2, r3, r6, r0
   8138e:	095b      	lsrs	r3, r3, #5
   81390:	fb04 0013 	mls	r0, r4, r3, r0
   81394:	2800      	cmp	r0, #0
   81396:	d1f7      	bne.n	81388 <main+0x30>
			puts(itoa(counterLeft, buffer, 10));
   81398:	4642      	mov	r2, r8
   8139a:	a901      	add	r1, sp, #4
   8139c:	4b1d      	ldr	r3, [pc, #116]	; (81414 <main+0xbc>)
   8139e:	6818      	ldr	r0, [r3, #0]
   813a0:	4c1d      	ldr	r4, [pc, #116]	; (81418 <main+0xc0>)
   813a2:	47a0      	blx	r4
   813a4:	47b8      	blx	r7
			puts(itoa(counterRight, buffer, 10));
   813a6:	4642      	mov	r2, r8
   813a8:	a901      	add	r1, sp, #4
   813aa:	4b1c      	ldr	r3, [pc, #112]	; (8141c <main+0xc4>)
   813ac:	6818      	ldr	r0, [r3, #0]
   813ae:	47a0      	blx	r4
   813b0:	47b8      	blx	r7
			puts(itoa(orientation(), buffer, 10));
   813b2:	4b1b      	ldr	r3, [pc, #108]	; (81420 <main+0xc8>)
   813b4:	4798      	blx	r3
   813b6:	4642      	mov	r2, r8
   813b8:	a901      	add	r1, sp, #4
   813ba:	47a0      	blx	r4
   813bc:	47b8      	blx	r7
			puts(itoa(speed, buffer, 10));
   813be:	4642      	mov	r2, r8
   813c0:	a901      	add	r1, sp, #4
   813c2:	4648      	mov	r0, r9
   813c4:	47a0      	blx	r4
   813c6:	47b8      	blx	r7
			drive(speed, 0);
   813c8:	2100      	movs	r1, #0
   813ca:	fa0f f089 	sxth.w	r0, r9
   813ce:	4b15      	ldr	r3, [pc, #84]	; (81424 <main+0xcc>)
   813d0:	4798      	blx	r3
			test_movement();
   813d2:	4b15      	ldr	r3, [pc, #84]	; (81428 <main+0xd0>)
   813d4:	4798      	blx	r3
			if (speed < 500)
   813d6:	f5b9 7ffa 	cmp.w	r9, #500	; 0x1f4
			{
				speed++;
   813da:	bfb8      	it	lt
   813dc:	f109 0901 	addlt.w	r9, r9, #1
			}
			puts("\n");
   813e0:	4812      	ldr	r0, [pc, #72]	; (8142c <main+0xd4>)
   813e2:	47b8      	blx	r7
			delay_ms(1);
   813e4:	f241 7070 	movw	r0, #6000	; 0x1770
   813e8:	4b11      	ldr	r3, [pc, #68]	; (81430 <main+0xd8>)
   813ea:	4798      	blx	r3
   813ec:	e7c9      	b.n	81382 <main+0x2a>
   813ee:	bf00      	nop
   813f0:	00080c51 	.word	0x00080c51
   813f4:	00080cb5 	.word	0x00080cb5
   813f8:	00080739 	.word	0x00080739
   813fc:	000803d1 	.word	0x000803d1
   81400:	00080829 	.word	0x00080829
   81404:	000805b9 	.word	0x000805b9
   81408:	10624dd3 	.word	0x10624dd3
   8140c:	00081705 	.word	0x00081705
   81410:	000805e5 	.word	0x000805e5
   81414:	20070d24 	.word	0x20070d24
   81418:	000814dd 	.word	0x000814dd
   8141c:	20070d30 	.word	0x20070d30
   81420:	000804fd 	.word	0x000804fd
   81424:	00080531 	.word	0x00080531
   81428:	00080551 	.word	0x00080551
   8142c:	0008446c 	.word	0x0008446c
   81430:	20070001 	.word	0x20070001

00081434 <__libc_init_array>:
   81434:	b570      	push	{r4, r5, r6, lr}
   81436:	4e0f      	ldr	r6, [pc, #60]	; (81474 <__libc_init_array+0x40>)
   81438:	4d0f      	ldr	r5, [pc, #60]	; (81478 <__libc_init_array+0x44>)
   8143a:	1b76      	subs	r6, r6, r5
   8143c:	10b6      	asrs	r6, r6, #2
   8143e:	bf18      	it	ne
   81440:	2400      	movne	r4, #0
   81442:	d005      	beq.n	81450 <__libc_init_array+0x1c>
   81444:	3401      	adds	r4, #1
   81446:	f855 3b04 	ldr.w	r3, [r5], #4
   8144a:	4798      	blx	r3
   8144c:	42a6      	cmp	r6, r4
   8144e:	d1f9      	bne.n	81444 <__libc_init_array+0x10>
   81450:	4e0a      	ldr	r6, [pc, #40]	; (8147c <__libc_init_array+0x48>)
   81452:	4d0b      	ldr	r5, [pc, #44]	; (81480 <__libc_init_array+0x4c>)
   81454:	f003 f8d4 	bl	84600 <_init>
   81458:	1b76      	subs	r6, r6, r5
   8145a:	10b6      	asrs	r6, r6, #2
   8145c:	bf18      	it	ne
   8145e:	2400      	movne	r4, #0
   81460:	d006      	beq.n	81470 <__libc_init_array+0x3c>
   81462:	3401      	adds	r4, #1
   81464:	f855 3b04 	ldr.w	r3, [r5], #4
   81468:	4798      	blx	r3
   8146a:	42a6      	cmp	r6, r4
   8146c:	d1f9      	bne.n	81462 <__libc_init_array+0x2e>
   8146e:	bd70      	pop	{r4, r5, r6, pc}
   81470:	bd70      	pop	{r4, r5, r6, pc}
   81472:	bf00      	nop
   81474:	0008460c 	.word	0x0008460c
   81478:	0008460c 	.word	0x0008460c
   8147c:	00084614 	.word	0x00084614
   81480:	0008460c 	.word	0x0008460c

00081484 <iprintf>:
   81484:	b40f      	push	{r0, r1, r2, r3}
   81486:	b510      	push	{r4, lr}
   81488:	4b07      	ldr	r3, [pc, #28]	; (814a8 <iprintf+0x24>)
   8148a:	b082      	sub	sp, #8
   8148c:	ac04      	add	r4, sp, #16
   8148e:	f854 2b04 	ldr.w	r2, [r4], #4
   81492:	6818      	ldr	r0, [r3, #0]
   81494:	4623      	mov	r3, r4
   81496:	6881      	ldr	r1, [r0, #8]
   81498:	9401      	str	r4, [sp, #4]
   8149a:	f000 fab9 	bl	81a10 <_vfiprintf_r>
   8149e:	b002      	add	sp, #8
   814a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   814a4:	b004      	add	sp, #16
   814a6:	4770      	bx	lr
   814a8:	20070140 	.word	0x20070140

000814ac <__itoa>:
   814ac:	1e93      	subs	r3, r2, #2
   814ae:	2b22      	cmp	r3, #34	; 0x22
   814b0:	d810      	bhi.n	814d4 <__itoa+0x28>
   814b2:	2a0a      	cmp	r2, #10
   814b4:	b510      	push	{r4, lr}
   814b6:	d006      	beq.n	814c6 <__itoa+0x1a>
   814b8:	2300      	movs	r3, #0
   814ba:	460c      	mov	r4, r1
   814bc:	4419      	add	r1, r3
   814be:	f000 fa27 	bl	81910 <__utoa>
   814c2:	4620      	mov	r0, r4
   814c4:	bd10      	pop	{r4, pc}
   814c6:	2800      	cmp	r0, #0
   814c8:	daf6      	bge.n	814b8 <__itoa+0xc>
   814ca:	232d      	movs	r3, #45	; 0x2d
   814cc:	4240      	negs	r0, r0
   814ce:	700b      	strb	r3, [r1, #0]
   814d0:	2301      	movs	r3, #1
   814d2:	e7f2      	b.n	814ba <__itoa+0xe>
   814d4:	2000      	movs	r0, #0
   814d6:	7008      	strb	r0, [r1, #0]
   814d8:	4770      	bx	lr
   814da:	bf00      	nop

000814dc <itoa>:
   814dc:	f7ff bfe6 	b.w	814ac <__itoa>

000814e0 <memcpy>:
   814e0:	4684      	mov	ip, r0
   814e2:	ea41 0300 	orr.w	r3, r1, r0
   814e6:	f013 0303 	ands.w	r3, r3, #3
   814ea:	d149      	bne.n	81580 <memcpy+0xa0>
   814ec:	3a40      	subs	r2, #64	; 0x40
   814ee:	d323      	bcc.n	81538 <memcpy+0x58>
   814f0:	680b      	ldr	r3, [r1, #0]
   814f2:	6003      	str	r3, [r0, #0]
   814f4:	684b      	ldr	r3, [r1, #4]
   814f6:	6043      	str	r3, [r0, #4]
   814f8:	688b      	ldr	r3, [r1, #8]
   814fa:	6083      	str	r3, [r0, #8]
   814fc:	68cb      	ldr	r3, [r1, #12]
   814fe:	60c3      	str	r3, [r0, #12]
   81500:	690b      	ldr	r3, [r1, #16]
   81502:	6103      	str	r3, [r0, #16]
   81504:	694b      	ldr	r3, [r1, #20]
   81506:	6143      	str	r3, [r0, #20]
   81508:	698b      	ldr	r3, [r1, #24]
   8150a:	6183      	str	r3, [r0, #24]
   8150c:	69cb      	ldr	r3, [r1, #28]
   8150e:	61c3      	str	r3, [r0, #28]
   81510:	6a0b      	ldr	r3, [r1, #32]
   81512:	6203      	str	r3, [r0, #32]
   81514:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81516:	6243      	str	r3, [r0, #36]	; 0x24
   81518:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8151a:	6283      	str	r3, [r0, #40]	; 0x28
   8151c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8151e:	62c3      	str	r3, [r0, #44]	; 0x2c
   81520:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   81522:	6303      	str	r3, [r0, #48]	; 0x30
   81524:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81526:	6343      	str	r3, [r0, #52]	; 0x34
   81528:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8152a:	6383      	str	r3, [r0, #56]	; 0x38
   8152c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8152e:	63c3      	str	r3, [r0, #60]	; 0x3c
   81530:	3040      	adds	r0, #64	; 0x40
   81532:	3140      	adds	r1, #64	; 0x40
   81534:	3a40      	subs	r2, #64	; 0x40
   81536:	d2db      	bcs.n	814f0 <memcpy+0x10>
   81538:	3230      	adds	r2, #48	; 0x30
   8153a:	d30b      	bcc.n	81554 <memcpy+0x74>
   8153c:	680b      	ldr	r3, [r1, #0]
   8153e:	6003      	str	r3, [r0, #0]
   81540:	684b      	ldr	r3, [r1, #4]
   81542:	6043      	str	r3, [r0, #4]
   81544:	688b      	ldr	r3, [r1, #8]
   81546:	6083      	str	r3, [r0, #8]
   81548:	68cb      	ldr	r3, [r1, #12]
   8154a:	60c3      	str	r3, [r0, #12]
   8154c:	3010      	adds	r0, #16
   8154e:	3110      	adds	r1, #16
   81550:	3a10      	subs	r2, #16
   81552:	d2f3      	bcs.n	8153c <memcpy+0x5c>
   81554:	320c      	adds	r2, #12
   81556:	d305      	bcc.n	81564 <memcpy+0x84>
   81558:	f851 3b04 	ldr.w	r3, [r1], #4
   8155c:	f840 3b04 	str.w	r3, [r0], #4
   81560:	3a04      	subs	r2, #4
   81562:	d2f9      	bcs.n	81558 <memcpy+0x78>
   81564:	3204      	adds	r2, #4
   81566:	d008      	beq.n	8157a <memcpy+0x9a>
   81568:	07d2      	lsls	r2, r2, #31
   8156a:	bf1c      	itt	ne
   8156c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81570:	f800 3b01 	strbne.w	r3, [r0], #1
   81574:	d301      	bcc.n	8157a <memcpy+0x9a>
   81576:	880b      	ldrh	r3, [r1, #0]
   81578:	8003      	strh	r3, [r0, #0]
   8157a:	4660      	mov	r0, ip
   8157c:	4770      	bx	lr
   8157e:	bf00      	nop
   81580:	2a08      	cmp	r2, #8
   81582:	d313      	bcc.n	815ac <memcpy+0xcc>
   81584:	078b      	lsls	r3, r1, #30
   81586:	d0b1      	beq.n	814ec <memcpy+0xc>
   81588:	f010 0303 	ands.w	r3, r0, #3
   8158c:	d0ae      	beq.n	814ec <memcpy+0xc>
   8158e:	f1c3 0304 	rsb	r3, r3, #4
   81592:	1ad2      	subs	r2, r2, r3
   81594:	07db      	lsls	r3, r3, #31
   81596:	bf1c      	itt	ne
   81598:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8159c:	f800 3b01 	strbne.w	r3, [r0], #1
   815a0:	d3a4      	bcc.n	814ec <memcpy+0xc>
   815a2:	f831 3b02 	ldrh.w	r3, [r1], #2
   815a6:	f820 3b02 	strh.w	r3, [r0], #2
   815aa:	e79f      	b.n	814ec <memcpy+0xc>
   815ac:	3a04      	subs	r2, #4
   815ae:	d3d9      	bcc.n	81564 <memcpy+0x84>
   815b0:	3a01      	subs	r2, #1
   815b2:	f811 3b01 	ldrb.w	r3, [r1], #1
   815b6:	f800 3b01 	strb.w	r3, [r0], #1
   815ba:	d2f9      	bcs.n	815b0 <memcpy+0xd0>
   815bc:	780b      	ldrb	r3, [r1, #0]
   815be:	7003      	strb	r3, [r0, #0]
   815c0:	784b      	ldrb	r3, [r1, #1]
   815c2:	7043      	strb	r3, [r0, #1]
   815c4:	788b      	ldrb	r3, [r1, #2]
   815c6:	7083      	strb	r3, [r0, #2]
   815c8:	4660      	mov	r0, ip
   815ca:	4770      	bx	lr

000815cc <memset>:
   815cc:	b470      	push	{r4, r5, r6}
   815ce:	0786      	lsls	r6, r0, #30
   815d0:	d046      	beq.n	81660 <memset+0x94>
   815d2:	1e54      	subs	r4, r2, #1
   815d4:	2a00      	cmp	r2, #0
   815d6:	d041      	beq.n	8165c <memset+0x90>
   815d8:	b2ca      	uxtb	r2, r1
   815da:	4603      	mov	r3, r0
   815dc:	e002      	b.n	815e4 <memset+0x18>
   815de:	f114 34ff 	adds.w	r4, r4, #4294967295
   815e2:	d33b      	bcc.n	8165c <memset+0x90>
   815e4:	f803 2b01 	strb.w	r2, [r3], #1
   815e8:	079d      	lsls	r5, r3, #30
   815ea:	d1f8      	bne.n	815de <memset+0x12>
   815ec:	2c03      	cmp	r4, #3
   815ee:	d92e      	bls.n	8164e <memset+0x82>
   815f0:	b2cd      	uxtb	r5, r1
   815f2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   815f6:	2c0f      	cmp	r4, #15
   815f8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   815fc:	d919      	bls.n	81632 <memset+0x66>
   815fe:	4626      	mov	r6, r4
   81600:	f103 0210 	add.w	r2, r3, #16
   81604:	3e10      	subs	r6, #16
   81606:	2e0f      	cmp	r6, #15
   81608:	f842 5c10 	str.w	r5, [r2, #-16]
   8160c:	f842 5c0c 	str.w	r5, [r2, #-12]
   81610:	f842 5c08 	str.w	r5, [r2, #-8]
   81614:	f842 5c04 	str.w	r5, [r2, #-4]
   81618:	f102 0210 	add.w	r2, r2, #16
   8161c:	d8f2      	bhi.n	81604 <memset+0x38>
   8161e:	f1a4 0210 	sub.w	r2, r4, #16
   81622:	f022 020f 	bic.w	r2, r2, #15
   81626:	f004 040f 	and.w	r4, r4, #15
   8162a:	3210      	adds	r2, #16
   8162c:	2c03      	cmp	r4, #3
   8162e:	4413      	add	r3, r2
   81630:	d90d      	bls.n	8164e <memset+0x82>
   81632:	461e      	mov	r6, r3
   81634:	4622      	mov	r2, r4
   81636:	3a04      	subs	r2, #4
   81638:	2a03      	cmp	r2, #3
   8163a:	f846 5b04 	str.w	r5, [r6], #4
   8163e:	d8fa      	bhi.n	81636 <memset+0x6a>
   81640:	1f22      	subs	r2, r4, #4
   81642:	f022 0203 	bic.w	r2, r2, #3
   81646:	3204      	adds	r2, #4
   81648:	4413      	add	r3, r2
   8164a:	f004 0403 	and.w	r4, r4, #3
   8164e:	b12c      	cbz	r4, 8165c <memset+0x90>
   81650:	b2c9      	uxtb	r1, r1
   81652:	441c      	add	r4, r3
   81654:	f803 1b01 	strb.w	r1, [r3], #1
   81658:	429c      	cmp	r4, r3
   8165a:	d1fb      	bne.n	81654 <memset+0x88>
   8165c:	bc70      	pop	{r4, r5, r6}
   8165e:	4770      	bx	lr
   81660:	4614      	mov	r4, r2
   81662:	4603      	mov	r3, r0
   81664:	e7c2      	b.n	815ec <memset+0x20>
   81666:	bf00      	nop

00081668 <_puts_r>:
   81668:	b5f0      	push	{r4, r5, r6, r7, lr}
   8166a:	4605      	mov	r5, r0
   8166c:	b089      	sub	sp, #36	; 0x24
   8166e:	4608      	mov	r0, r1
   81670:	460c      	mov	r4, r1
   81672:	2701      	movs	r7, #1
   81674:	f000 f91e 	bl	818b4 <strlen>
   81678:	2602      	movs	r6, #2
   8167a:	19c3      	adds	r3, r0, r7
   8167c:	4920      	ldr	r1, [pc, #128]	; (81700 <_puts_r+0x98>)
   8167e:	9303      	str	r3, [sp, #12]
   81680:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81682:	aa04      	add	r2, sp, #16
   81684:	9404      	str	r4, [sp, #16]
   81686:	9005      	str	r0, [sp, #20]
   81688:	68ac      	ldr	r4, [r5, #8]
   8168a:	9707      	str	r7, [sp, #28]
   8168c:	9602      	str	r6, [sp, #8]
   8168e:	9106      	str	r1, [sp, #24]
   81690:	9201      	str	r2, [sp, #4]
   81692:	b353      	cbz	r3, 816ea <_puts_r+0x82>
   81694:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81696:	f013 0f01 	tst.w	r3, #1
   8169a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8169e:	b29a      	uxth	r2, r3
   816a0:	d101      	bne.n	816a6 <_puts_r+0x3e>
   816a2:	0590      	lsls	r0, r2, #22
   816a4:	d525      	bpl.n	816f2 <_puts_r+0x8a>
   816a6:	0491      	lsls	r1, r2, #18
   816a8:	d406      	bmi.n	816b8 <_puts_r+0x50>
   816aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
   816ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   816b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   816b4:	81a3      	strh	r3, [r4, #12]
   816b6:	6662      	str	r2, [r4, #100]	; 0x64
   816b8:	4628      	mov	r0, r5
   816ba:	aa01      	add	r2, sp, #4
   816bc:	4621      	mov	r1, r4
   816be:	f001 fba3 	bl	82e08 <__sfvwrite_r>
   816c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
   816c4:	2800      	cmp	r0, #0
   816c6:	bf0c      	ite	eq
   816c8:	250a      	moveq	r5, #10
   816ca:	f04f 35ff 	movne.w	r5, #4294967295
   816ce:	07da      	lsls	r2, r3, #31
   816d0:	d402      	bmi.n	816d8 <_puts_r+0x70>
   816d2:	89a3      	ldrh	r3, [r4, #12]
   816d4:	059b      	lsls	r3, r3, #22
   816d6:	d502      	bpl.n	816de <_puts_r+0x76>
   816d8:	4628      	mov	r0, r5
   816da:	b009      	add	sp, #36	; 0x24
   816dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   816de:	6da0      	ldr	r0, [r4, #88]	; 0x58
   816e0:	f001 fd48 	bl	83174 <__retarget_lock_release_recursive>
   816e4:	4628      	mov	r0, r5
   816e6:	b009      	add	sp, #36	; 0x24
   816e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   816ea:	4628      	mov	r0, r5
   816ec:	f001 f980 	bl	829f0 <__sinit>
   816f0:	e7d0      	b.n	81694 <_puts_r+0x2c>
   816f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
   816f4:	f001 fd3c 	bl	83170 <__retarget_lock_acquire_recursive>
   816f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   816fc:	b29a      	uxth	r2, r3
   816fe:	e7d2      	b.n	816a6 <_puts_r+0x3e>
   81700:	0008446c 	.word	0x0008446c

00081704 <puts>:
   81704:	4b02      	ldr	r3, [pc, #8]	; (81710 <puts+0xc>)
   81706:	4601      	mov	r1, r0
   81708:	6818      	ldr	r0, [r3, #0]
   8170a:	f7ff bfad 	b.w	81668 <_puts_r>
   8170e:	bf00      	nop
   81710:	20070140 	.word	0x20070140

00081714 <setbuf>:
   81714:	2900      	cmp	r1, #0
   81716:	bf0c      	ite	eq
   81718:	2202      	moveq	r2, #2
   8171a:	2200      	movne	r2, #0
   8171c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81720:	f000 b800 	b.w	81724 <setvbuf>

00081724 <setvbuf>:
   81724:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81728:	4d61      	ldr	r5, [pc, #388]	; (818b0 <setvbuf+0x18c>)
   8172a:	b083      	sub	sp, #12
   8172c:	682d      	ldr	r5, [r5, #0]
   8172e:	4604      	mov	r4, r0
   81730:	460f      	mov	r7, r1
   81732:	4690      	mov	r8, r2
   81734:	461e      	mov	r6, r3
   81736:	b115      	cbz	r5, 8173e <setvbuf+0x1a>
   81738:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8173a:	2b00      	cmp	r3, #0
   8173c:	d064      	beq.n	81808 <setvbuf+0xe4>
   8173e:	f1b8 0f02 	cmp.w	r8, #2
   81742:	d006      	beq.n	81752 <setvbuf+0x2e>
   81744:	f1b8 0f01 	cmp.w	r8, #1
   81748:	f200 809f 	bhi.w	8188a <setvbuf+0x166>
   8174c:	2e00      	cmp	r6, #0
   8174e:	f2c0 809c 	blt.w	8188a <setvbuf+0x166>
   81752:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81754:	07d8      	lsls	r0, r3, #31
   81756:	d534      	bpl.n	817c2 <setvbuf+0x9e>
   81758:	4621      	mov	r1, r4
   8175a:	4628      	mov	r0, r5
   8175c:	f001 f8f0 	bl	82940 <_fflush_r>
   81760:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81762:	b141      	cbz	r1, 81776 <setvbuf+0x52>
   81764:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81768:	4299      	cmp	r1, r3
   8176a:	d002      	beq.n	81772 <setvbuf+0x4e>
   8176c:	4628      	mov	r0, r5
   8176e:	f001 fa65 	bl	82c3c <_free_r>
   81772:	2300      	movs	r3, #0
   81774:	6323      	str	r3, [r4, #48]	; 0x30
   81776:	2200      	movs	r2, #0
   81778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8177c:	61a2      	str	r2, [r4, #24]
   8177e:	6062      	str	r2, [r4, #4]
   81780:	061a      	lsls	r2, r3, #24
   81782:	d43a      	bmi.n	817fa <setvbuf+0xd6>
   81784:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   81788:	f023 0303 	bic.w	r3, r3, #3
   8178c:	f1b8 0f02 	cmp.w	r8, #2
   81790:	81a3      	strh	r3, [r4, #12]
   81792:	d01d      	beq.n	817d0 <setvbuf+0xac>
   81794:	ab01      	add	r3, sp, #4
   81796:	466a      	mov	r2, sp
   81798:	4621      	mov	r1, r4
   8179a:	4628      	mov	r0, r5
   8179c:	f001 fcec 	bl	83178 <__swhatbuf_r>
   817a0:	89a3      	ldrh	r3, [r4, #12]
   817a2:	4318      	orrs	r0, r3
   817a4:	81a0      	strh	r0, [r4, #12]
   817a6:	2e00      	cmp	r6, #0
   817a8:	d132      	bne.n	81810 <setvbuf+0xec>
   817aa:	9e00      	ldr	r6, [sp, #0]
   817ac:	4630      	mov	r0, r6
   817ae:	f001 fd5b 	bl	83268 <malloc>
   817b2:	4607      	mov	r7, r0
   817b4:	2800      	cmp	r0, #0
   817b6:	d06b      	beq.n	81890 <setvbuf+0x16c>
   817b8:	89a3      	ldrh	r3, [r4, #12]
   817ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   817be:	81a3      	strh	r3, [r4, #12]
   817c0:	e028      	b.n	81814 <setvbuf+0xf0>
   817c2:	89a3      	ldrh	r3, [r4, #12]
   817c4:	0599      	lsls	r1, r3, #22
   817c6:	d4c7      	bmi.n	81758 <setvbuf+0x34>
   817c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   817ca:	f001 fcd1 	bl	83170 <__retarget_lock_acquire_recursive>
   817ce:	e7c3      	b.n	81758 <setvbuf+0x34>
   817d0:	2500      	movs	r5, #0
   817d2:	2600      	movs	r6, #0
   817d4:	2001      	movs	r0, #1
   817d6:	6e61      	ldr	r1, [r4, #100]	; 0x64
   817d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
   817dc:	f043 0302 	orr.w	r3, r3, #2
   817e0:	60a6      	str	r6, [r4, #8]
   817e2:	07ce      	lsls	r6, r1, #31
   817e4:	81a3      	strh	r3, [r4, #12]
   817e6:	6160      	str	r0, [r4, #20]
   817e8:	6022      	str	r2, [r4, #0]
   817ea:	6122      	str	r2, [r4, #16]
   817ec:	d401      	bmi.n	817f2 <setvbuf+0xce>
   817ee:	0598      	lsls	r0, r3, #22
   817f0:	d53e      	bpl.n	81870 <setvbuf+0x14c>
   817f2:	4628      	mov	r0, r5
   817f4:	b003      	add	sp, #12
   817f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   817fa:	6921      	ldr	r1, [r4, #16]
   817fc:	4628      	mov	r0, r5
   817fe:	f001 fa1d 	bl	82c3c <_free_r>
   81802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81806:	e7bd      	b.n	81784 <setvbuf+0x60>
   81808:	4628      	mov	r0, r5
   8180a:	f001 f8f1 	bl	829f0 <__sinit>
   8180e:	e796      	b.n	8173e <setvbuf+0x1a>
   81810:	2f00      	cmp	r7, #0
   81812:	d0cb      	beq.n	817ac <setvbuf+0x88>
   81814:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81816:	2b00      	cmp	r3, #0
   81818:	d033      	beq.n	81882 <setvbuf+0x15e>
   8181a:	9b00      	ldr	r3, [sp, #0]
   8181c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   81820:	429e      	cmp	r6, r3
   81822:	bf1c      	itt	ne
   81824:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   81828:	81a2      	strhne	r2, [r4, #12]
   8182a:	f1b8 0f01 	cmp.w	r8, #1
   8182e:	bf04      	itt	eq
   81830:	f042 0201 	orreq.w	r2, r2, #1
   81834:	81a2      	strheq	r2, [r4, #12]
   81836:	b292      	uxth	r2, r2
   81838:	f012 0308 	ands.w	r3, r2, #8
   8183c:	6027      	str	r7, [r4, #0]
   8183e:	6127      	str	r7, [r4, #16]
   81840:	6166      	str	r6, [r4, #20]
   81842:	d00e      	beq.n	81862 <setvbuf+0x13e>
   81844:	07d1      	lsls	r1, r2, #31
   81846:	d51a      	bpl.n	8187e <setvbuf+0x15a>
   81848:	2300      	movs	r3, #0
   8184a:	6e65      	ldr	r5, [r4, #100]	; 0x64
   8184c:	4276      	negs	r6, r6
   8184e:	f015 0501 	ands.w	r5, r5, #1
   81852:	61a6      	str	r6, [r4, #24]
   81854:	60a3      	str	r3, [r4, #8]
   81856:	d009      	beq.n	8186c <setvbuf+0x148>
   81858:	2500      	movs	r5, #0
   8185a:	4628      	mov	r0, r5
   8185c:	b003      	add	sp, #12
   8185e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81862:	60a3      	str	r3, [r4, #8]
   81864:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81866:	f015 0501 	ands.w	r5, r5, #1
   8186a:	d1f5      	bne.n	81858 <setvbuf+0x134>
   8186c:	0593      	lsls	r3, r2, #22
   8186e:	d4c0      	bmi.n	817f2 <setvbuf+0xce>
   81870:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81872:	f001 fc7f 	bl	83174 <__retarget_lock_release_recursive>
   81876:	4628      	mov	r0, r5
   81878:	b003      	add	sp, #12
   8187a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8187e:	60a6      	str	r6, [r4, #8]
   81880:	e7f0      	b.n	81864 <setvbuf+0x140>
   81882:	4628      	mov	r0, r5
   81884:	f001 f8b4 	bl	829f0 <__sinit>
   81888:	e7c7      	b.n	8181a <setvbuf+0xf6>
   8188a:	f04f 35ff 	mov.w	r5, #4294967295
   8188e:	e7b0      	b.n	817f2 <setvbuf+0xce>
   81890:	f8dd 9000 	ldr.w	r9, [sp]
   81894:	45b1      	cmp	r9, r6
   81896:	d004      	beq.n	818a2 <setvbuf+0x17e>
   81898:	4648      	mov	r0, r9
   8189a:	f001 fce5 	bl	83268 <malloc>
   8189e:	4607      	mov	r7, r0
   818a0:	b920      	cbnz	r0, 818ac <setvbuf+0x188>
   818a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   818a6:	f04f 35ff 	mov.w	r5, #4294967295
   818aa:	e792      	b.n	817d2 <setvbuf+0xae>
   818ac:	464e      	mov	r6, r9
   818ae:	e783      	b.n	817b8 <setvbuf+0x94>
   818b0:	20070140 	.word	0x20070140

000818b4 <strlen>:
   818b4:	f020 0103 	bic.w	r1, r0, #3
   818b8:	f010 0003 	ands.w	r0, r0, #3
   818bc:	f1c0 0000 	rsb	r0, r0, #0
   818c0:	f851 3b04 	ldr.w	r3, [r1], #4
   818c4:	f100 0c04 	add.w	ip, r0, #4
   818c8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   818cc:	f06f 0200 	mvn.w	r2, #0
   818d0:	bf1c      	itt	ne
   818d2:	fa22 f20c 	lsrne.w	r2, r2, ip
   818d6:	4313      	orrne	r3, r2
   818d8:	f04f 0c01 	mov.w	ip, #1
   818dc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   818e0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   818e4:	eba3 020c 	sub.w	r2, r3, ip
   818e8:	ea22 0203 	bic.w	r2, r2, r3
   818ec:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   818f0:	bf04      	itt	eq
   818f2:	f851 3b04 	ldreq.w	r3, [r1], #4
   818f6:	3004      	addeq	r0, #4
   818f8:	d0f4      	beq.n	818e4 <strlen+0x30>
   818fa:	f1c2 0100 	rsb	r1, r2, #0
   818fe:	ea02 0201 	and.w	r2, r2, r1
   81902:	fab2 f282 	clz	r2, r2
   81906:	f1c2 021f 	rsb	r2, r2, #31
   8190a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   8190e:	4770      	bx	lr

00081910 <__utoa>:
   81910:	b5f0      	push	{r4, r5, r6, r7, lr}
   81912:	b08b      	sub	sp, #44	; 0x2c
   81914:	466f      	mov	r7, sp
   81916:	4615      	mov	r5, r2
   81918:	f8df e070 	ldr.w	lr, [pc, #112]	; 8198c <__utoa+0x7c>
   8191c:	4604      	mov	r4, r0
   8191e:	460e      	mov	r6, r1
   81920:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   81924:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   81926:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   8192a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   8192c:	e89e 0003 	ldmia.w	lr, {r0, r1}
   81930:	1eab      	subs	r3, r5, #2
   81932:	f847 0b04 	str.w	r0, [r7], #4
   81936:	2b22      	cmp	r3, #34	; 0x22
   81938:	7039      	strb	r1, [r7, #0]
   8193a:	d822      	bhi.n	81982 <__utoa+0x72>
   8193c:	1e71      	subs	r1, r6, #1
   8193e:	4608      	mov	r0, r1
   81940:	2300      	movs	r3, #0
   81942:	e000      	b.n	81946 <__utoa+0x36>
   81944:	4613      	mov	r3, r2
   81946:	fbb4 f2f5 	udiv	r2, r4, r5
   8194a:	fb05 4412 	mls	r4, r5, r2, r4
   8194e:	af0a      	add	r7, sp, #40	; 0x28
   81950:	443c      	add	r4, r7
   81952:	f814 7c28 	ldrb.w	r7, [r4, #-40]
   81956:	4614      	mov	r4, r2
   81958:	f800 7f01 	strb.w	r7, [r0, #1]!
   8195c:	1c5a      	adds	r2, r3, #1
   8195e:	2c00      	cmp	r4, #0
   81960:	d1f0      	bne.n	81944 <__utoa+0x34>
   81962:	54b4      	strb	r4, [r6, r2]
   81964:	18f2      	adds	r2, r6, r3
   81966:	b14b      	cbz	r3, 8197c <__utoa+0x6c>
   81968:	3401      	adds	r4, #1
   8196a:	784d      	ldrb	r5, [r1, #1]
   8196c:	7817      	ldrb	r7, [r2, #0]
   8196e:	1b18      	subs	r0, r3, r4
   81970:	4284      	cmp	r4, r0
   81972:	f801 7f01 	strb.w	r7, [r1, #1]!
   81976:	f802 5901 	strb.w	r5, [r2], #-1
   8197a:	dbf5      	blt.n	81968 <__utoa+0x58>
   8197c:	4630      	mov	r0, r6
   8197e:	b00b      	add	sp, #44	; 0x2c
   81980:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81982:	2000      	movs	r0, #0
   81984:	7030      	strb	r0, [r6, #0]
   81986:	b00b      	add	sp, #44	; 0x2c
   81988:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8198a:	bf00      	nop
   8198c:	00084474 	.word	0x00084474

00081990 <__sprint_r.part.0>:
   81990:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81994:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81996:	4693      	mov	fp, r2
   81998:	049c      	lsls	r4, r3, #18
   8199a:	d52f      	bpl.n	819fc <__sprint_r.part.0+0x6c>
   8199c:	6893      	ldr	r3, [r2, #8]
   8199e:	6812      	ldr	r2, [r2, #0]
   819a0:	b353      	cbz	r3, 819f8 <__sprint_r.part.0+0x68>
   819a2:	460e      	mov	r6, r1
   819a4:	4607      	mov	r7, r0
   819a6:	f102 0908 	add.w	r9, r2, #8
   819aa:	e919 0420 	ldmdb	r9, {r5, sl}
   819ae:	ea5f 089a 	movs.w	r8, sl, lsr #2
   819b2:	d017      	beq.n	819e4 <__sprint_r.part.0+0x54>
   819b4:	2400      	movs	r4, #0
   819b6:	3d04      	subs	r5, #4
   819b8:	e001      	b.n	819be <__sprint_r.part.0+0x2e>
   819ba:	45a0      	cmp	r8, r4
   819bc:	d010      	beq.n	819e0 <__sprint_r.part.0+0x50>
   819be:	4632      	mov	r2, r6
   819c0:	f855 1f04 	ldr.w	r1, [r5, #4]!
   819c4:	4638      	mov	r0, r7
   819c6:	f001 f8b5 	bl	82b34 <_fputwc_r>
   819ca:	1c43      	adds	r3, r0, #1
   819cc:	f104 0401 	add.w	r4, r4, #1
   819d0:	d1f3      	bne.n	819ba <__sprint_r.part.0+0x2a>
   819d2:	2300      	movs	r3, #0
   819d4:	f8cb 3008 	str.w	r3, [fp, #8]
   819d8:	f8cb 3004 	str.w	r3, [fp, #4]
   819dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   819e0:	f8db 3008 	ldr.w	r3, [fp, #8]
   819e4:	f02a 0a03 	bic.w	sl, sl, #3
   819e8:	eba3 030a 	sub.w	r3, r3, sl
   819ec:	f8cb 3008 	str.w	r3, [fp, #8]
   819f0:	f109 0908 	add.w	r9, r9, #8
   819f4:	2b00      	cmp	r3, #0
   819f6:	d1d8      	bne.n	819aa <__sprint_r.part.0+0x1a>
   819f8:	2000      	movs	r0, #0
   819fa:	e7ea      	b.n	819d2 <__sprint_r.part.0+0x42>
   819fc:	f001 fa04 	bl	82e08 <__sfvwrite_r>
   81a00:	2300      	movs	r3, #0
   81a02:	f8cb 3008 	str.w	r3, [fp, #8]
   81a06:	f8cb 3004 	str.w	r3, [fp, #4]
   81a0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a0e:	bf00      	nop

00081a10 <_vfiprintf_r>:
   81a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81a14:	b0ad      	sub	sp, #180	; 0xb4
   81a16:	461d      	mov	r5, r3
   81a18:	468b      	mov	fp, r1
   81a1a:	4690      	mov	r8, r2
   81a1c:	9307      	str	r3, [sp, #28]
   81a1e:	9006      	str	r0, [sp, #24]
   81a20:	b118      	cbz	r0, 81a2a <_vfiprintf_r+0x1a>
   81a22:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81a24:	2b00      	cmp	r3, #0
   81a26:	f000 80f3 	beq.w	81c10 <_vfiprintf_r+0x200>
   81a2a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81a2e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81a32:	07df      	lsls	r7, r3, #31
   81a34:	b281      	uxth	r1, r0
   81a36:	d402      	bmi.n	81a3e <_vfiprintf_r+0x2e>
   81a38:	058e      	lsls	r6, r1, #22
   81a3a:	f140 80fc 	bpl.w	81c36 <_vfiprintf_r+0x226>
   81a3e:	048c      	lsls	r4, r1, #18
   81a40:	d40a      	bmi.n	81a58 <_vfiprintf_r+0x48>
   81a42:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81a46:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   81a4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   81a4e:	f8ab 100c 	strh.w	r1, [fp, #12]
   81a52:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   81a56:	b289      	uxth	r1, r1
   81a58:	0708      	lsls	r0, r1, #28
   81a5a:	f140 80b3 	bpl.w	81bc4 <_vfiprintf_r+0x1b4>
   81a5e:	f8db 3010 	ldr.w	r3, [fp, #16]
   81a62:	2b00      	cmp	r3, #0
   81a64:	f000 80ae 	beq.w	81bc4 <_vfiprintf_r+0x1b4>
   81a68:	f001 031a 	and.w	r3, r1, #26
   81a6c:	2b0a      	cmp	r3, #10
   81a6e:	f000 80b5 	beq.w	81bdc <_vfiprintf_r+0x1cc>
   81a72:	2300      	movs	r3, #0
   81a74:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   81a78:	46d1      	mov	r9, sl
   81a7a:	930b      	str	r3, [sp, #44]	; 0x2c
   81a7c:	9303      	str	r3, [sp, #12]
   81a7e:	9311      	str	r3, [sp, #68]	; 0x44
   81a80:	9310      	str	r3, [sp, #64]	; 0x40
   81a82:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   81a86:	f8cd b010 	str.w	fp, [sp, #16]
   81a8a:	f898 3000 	ldrb.w	r3, [r8]
   81a8e:	4644      	mov	r4, r8
   81a90:	b1fb      	cbz	r3, 81ad2 <_vfiprintf_r+0xc2>
   81a92:	2b25      	cmp	r3, #37	; 0x25
   81a94:	d102      	bne.n	81a9c <_vfiprintf_r+0x8c>
   81a96:	e01c      	b.n	81ad2 <_vfiprintf_r+0xc2>
   81a98:	2b25      	cmp	r3, #37	; 0x25
   81a9a:	d003      	beq.n	81aa4 <_vfiprintf_r+0x94>
   81a9c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   81aa0:	2b00      	cmp	r3, #0
   81aa2:	d1f9      	bne.n	81a98 <_vfiprintf_r+0x88>
   81aa4:	eba4 0508 	sub.w	r5, r4, r8
   81aa8:	b19d      	cbz	r5, 81ad2 <_vfiprintf_r+0xc2>
   81aaa:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81aac:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81aae:	3301      	adds	r3, #1
   81ab0:	442a      	add	r2, r5
   81ab2:	2b07      	cmp	r3, #7
   81ab4:	f8c9 8000 	str.w	r8, [r9]
   81ab8:	f8c9 5004 	str.w	r5, [r9, #4]
   81abc:	9211      	str	r2, [sp, #68]	; 0x44
   81abe:	9310      	str	r3, [sp, #64]	; 0x40
   81ac0:	dd7a      	ble.n	81bb8 <_vfiprintf_r+0x1a8>
   81ac2:	2a00      	cmp	r2, #0
   81ac4:	f040 84b5 	bne.w	82432 <_vfiprintf_r+0xa22>
   81ac8:	46d1      	mov	r9, sl
   81aca:	9b03      	ldr	r3, [sp, #12]
   81acc:	9210      	str	r2, [sp, #64]	; 0x40
   81ace:	442b      	add	r3, r5
   81ad0:	9303      	str	r3, [sp, #12]
   81ad2:	7823      	ldrb	r3, [r4, #0]
   81ad4:	2b00      	cmp	r3, #0
   81ad6:	f000 83e5 	beq.w	822a4 <_vfiprintf_r+0x894>
   81ada:	2000      	movs	r0, #0
   81adc:	f04f 0300 	mov.w	r3, #0
   81ae0:	f104 0801 	add.w	r8, r4, #1
   81ae4:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   81ae8:	7862      	ldrb	r2, [r4, #1]
   81aea:	4606      	mov	r6, r0
   81aec:	4605      	mov	r5, r0
   81aee:	4603      	mov	r3, r0
   81af0:	f04f 34ff 	mov.w	r4, #4294967295
   81af4:	f108 0801 	add.w	r8, r8, #1
   81af8:	f1a2 0120 	sub.w	r1, r2, #32
   81afc:	2958      	cmp	r1, #88	; 0x58
   81afe:	f200 82d9 	bhi.w	820b4 <_vfiprintf_r+0x6a4>
   81b02:	e8df f011 	tbh	[pc, r1, lsl #1]
   81b06:	0228      	.short	0x0228
   81b08:	02d702d7 	.word	0x02d702d7
   81b0c:	02d70230 	.word	0x02d70230
   81b10:	02d702d7 	.word	0x02d702d7
   81b14:	02d702d7 	.word	0x02d702d7
   81b18:	00a002d7 	.word	0x00a002d7
   81b1c:	02d70288 	.word	0x02d70288
   81b20:	02b800a8 	.word	0x02b800a8
   81b24:	01a602d7 	.word	0x01a602d7
   81b28:	01ab01ab 	.word	0x01ab01ab
   81b2c:	01ab01ab 	.word	0x01ab01ab
   81b30:	01ab01ab 	.word	0x01ab01ab
   81b34:	01ab01ab 	.word	0x01ab01ab
   81b38:	02d701ab 	.word	0x02d701ab
   81b3c:	02d702d7 	.word	0x02d702d7
   81b40:	02d702d7 	.word	0x02d702d7
   81b44:	02d702d7 	.word	0x02d702d7
   81b48:	02d702d7 	.word	0x02d702d7
   81b4c:	01b902d7 	.word	0x01b902d7
   81b50:	02d702d7 	.word	0x02d702d7
   81b54:	02d702d7 	.word	0x02d702d7
   81b58:	02d702d7 	.word	0x02d702d7
   81b5c:	02d702d7 	.word	0x02d702d7
   81b60:	02d702d7 	.word	0x02d702d7
   81b64:	02d7019e 	.word	0x02d7019e
   81b68:	02d702d7 	.word	0x02d702d7
   81b6c:	02d702d7 	.word	0x02d702d7
   81b70:	02d701a2 	.word	0x02d701a2
   81b74:	025a02d7 	.word	0x025a02d7
   81b78:	02d702d7 	.word	0x02d702d7
   81b7c:	02d702d7 	.word	0x02d702d7
   81b80:	02d702d7 	.word	0x02d702d7
   81b84:	02d702d7 	.word	0x02d702d7
   81b88:	02d702d7 	.word	0x02d702d7
   81b8c:	02220261 	.word	0x02220261
   81b90:	02d702d7 	.word	0x02d702d7
   81b94:	027602d7 	.word	0x027602d7
   81b98:	02d70222 	.word	0x02d70222
   81b9c:	027b02d7 	.word	0x027b02d7
   81ba0:	01fc02d7 	.word	0x01fc02d7
   81ba4:	02100189 	.word	0x02100189
   81ba8:	02d702d2 	.word	0x02d702d2
   81bac:	02d70295 	.word	0x02d70295
   81bb0:	02d700ad 	.word	0x02d700ad
   81bb4:	023502d7 	.word	0x023502d7
   81bb8:	f109 0908 	add.w	r9, r9, #8
   81bbc:	9b03      	ldr	r3, [sp, #12]
   81bbe:	442b      	add	r3, r5
   81bc0:	9303      	str	r3, [sp, #12]
   81bc2:	e786      	b.n	81ad2 <_vfiprintf_r+0xc2>
   81bc4:	4659      	mov	r1, fp
   81bc6:	9806      	ldr	r0, [sp, #24]
   81bc8:	f000 fdaa 	bl	82720 <__swsetup_r>
   81bcc:	bb18      	cbnz	r0, 81c16 <_vfiprintf_r+0x206>
   81bce:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   81bd2:	f001 031a 	and.w	r3, r1, #26
   81bd6:	2b0a      	cmp	r3, #10
   81bd8:	f47f af4b 	bne.w	81a72 <_vfiprintf_r+0x62>
   81bdc:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81be0:	2b00      	cmp	r3, #0
   81be2:	f6ff af46 	blt.w	81a72 <_vfiprintf_r+0x62>
   81be6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81bea:	07db      	lsls	r3, r3, #31
   81bec:	d405      	bmi.n	81bfa <_vfiprintf_r+0x1ea>
   81bee:	058f      	lsls	r7, r1, #22
   81bf0:	d403      	bmi.n	81bfa <_vfiprintf_r+0x1ea>
   81bf2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81bf6:	f001 fabd 	bl	83174 <__retarget_lock_release_recursive>
   81bfa:	462b      	mov	r3, r5
   81bfc:	4642      	mov	r2, r8
   81bfe:	4659      	mov	r1, fp
   81c00:	9806      	ldr	r0, [sp, #24]
   81c02:	f000 fd49 	bl	82698 <__sbprintf>
   81c06:	9003      	str	r0, [sp, #12]
   81c08:	9803      	ldr	r0, [sp, #12]
   81c0a:	b02d      	add	sp, #180	; 0xb4
   81c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c10:	f000 feee 	bl	829f0 <__sinit>
   81c14:	e709      	b.n	81a2a <_vfiprintf_r+0x1a>
   81c16:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81c1a:	07d9      	lsls	r1, r3, #31
   81c1c:	d404      	bmi.n	81c28 <_vfiprintf_r+0x218>
   81c1e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81c22:	059a      	lsls	r2, r3, #22
   81c24:	f140 84ae 	bpl.w	82584 <_vfiprintf_r+0xb74>
   81c28:	f04f 33ff 	mov.w	r3, #4294967295
   81c2c:	9303      	str	r3, [sp, #12]
   81c2e:	9803      	ldr	r0, [sp, #12]
   81c30:	b02d      	add	sp, #180	; 0xb4
   81c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c36:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81c3a:	f001 fa99 	bl	83170 <__retarget_lock_acquire_recursive>
   81c3e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81c42:	b281      	uxth	r1, r0
   81c44:	e6fb      	b.n	81a3e <_vfiprintf_r+0x2e>
   81c46:	9907      	ldr	r1, [sp, #28]
   81c48:	460a      	mov	r2, r1
   81c4a:	680d      	ldr	r5, [r1, #0]
   81c4c:	3204      	adds	r2, #4
   81c4e:	2d00      	cmp	r5, #0
   81c50:	9207      	str	r2, [sp, #28]
   81c52:	da02      	bge.n	81c5a <_vfiprintf_r+0x24a>
   81c54:	426d      	negs	r5, r5
   81c56:	f043 0304 	orr.w	r3, r3, #4
   81c5a:	f898 2000 	ldrb.w	r2, [r8]
   81c5e:	e749      	b.n	81af4 <_vfiprintf_r+0xe4>
   81c60:	9508      	str	r5, [sp, #32]
   81c62:	069e      	lsls	r6, r3, #26
   81c64:	f100 845a 	bmi.w	8251c <_vfiprintf_r+0xb0c>
   81c68:	9907      	ldr	r1, [sp, #28]
   81c6a:	06dd      	lsls	r5, r3, #27
   81c6c:	460a      	mov	r2, r1
   81c6e:	f100 83ef 	bmi.w	82450 <_vfiprintf_r+0xa40>
   81c72:	0658      	lsls	r0, r3, #25
   81c74:	f140 83ec 	bpl.w	82450 <_vfiprintf_r+0xa40>
   81c78:	2700      	movs	r7, #0
   81c7a:	2201      	movs	r2, #1
   81c7c:	880e      	ldrh	r6, [r1, #0]
   81c7e:	3104      	adds	r1, #4
   81c80:	9107      	str	r1, [sp, #28]
   81c82:	f04f 0100 	mov.w	r1, #0
   81c86:	2500      	movs	r5, #0
   81c88:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   81c8c:	1c61      	adds	r1, r4, #1
   81c8e:	f000 8117 	beq.w	81ec0 <_vfiprintf_r+0x4b0>
   81c92:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   81c96:	9102      	str	r1, [sp, #8]
   81c98:	ea56 0107 	orrs.w	r1, r6, r7
   81c9c:	f040 8115 	bne.w	81eca <_vfiprintf_r+0x4ba>
   81ca0:	2c00      	cmp	r4, #0
   81ca2:	f040 835b 	bne.w	8235c <_vfiprintf_r+0x94c>
   81ca6:	2a00      	cmp	r2, #0
   81ca8:	f040 83b6 	bne.w	82418 <_vfiprintf_r+0xa08>
   81cac:	f013 0301 	ands.w	r3, r3, #1
   81cb0:	9305      	str	r3, [sp, #20]
   81cb2:	f000 8455 	beq.w	82560 <_vfiprintf_r+0xb50>
   81cb6:	2330      	movs	r3, #48	; 0x30
   81cb8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   81cbc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   81cc0:	9b05      	ldr	r3, [sp, #20]
   81cc2:	42a3      	cmp	r3, r4
   81cc4:	bfb8      	it	lt
   81cc6:	4623      	movlt	r3, r4
   81cc8:	9301      	str	r3, [sp, #4]
   81cca:	b10d      	cbz	r5, 81cd0 <_vfiprintf_r+0x2c0>
   81ccc:	3301      	adds	r3, #1
   81cce:	9301      	str	r3, [sp, #4]
   81cd0:	9b02      	ldr	r3, [sp, #8]
   81cd2:	f013 0302 	ands.w	r3, r3, #2
   81cd6:	9309      	str	r3, [sp, #36]	; 0x24
   81cd8:	d002      	beq.n	81ce0 <_vfiprintf_r+0x2d0>
   81cda:	9b01      	ldr	r3, [sp, #4]
   81cdc:	3302      	adds	r3, #2
   81cde:	9301      	str	r3, [sp, #4]
   81ce0:	9b02      	ldr	r3, [sp, #8]
   81ce2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   81ce6:	930a      	str	r3, [sp, #40]	; 0x28
   81ce8:	f040 8215 	bne.w	82116 <_vfiprintf_r+0x706>
   81cec:	9b08      	ldr	r3, [sp, #32]
   81cee:	9a01      	ldr	r2, [sp, #4]
   81cf0:	1a9d      	subs	r5, r3, r2
   81cf2:	2d00      	cmp	r5, #0
   81cf4:	f340 820f 	ble.w	82116 <_vfiprintf_r+0x706>
   81cf8:	2d10      	cmp	r5, #16
   81cfa:	f340 8484 	ble.w	82606 <_vfiprintf_r+0xbf6>
   81cfe:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81d00:	46ce      	mov	lr, r9
   81d02:	2710      	movs	r7, #16
   81d04:	46a1      	mov	r9, r4
   81d06:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81d08:	4ec5      	ldr	r6, [pc, #788]	; (82020 <_vfiprintf_r+0x610>)
   81d0a:	4619      	mov	r1, r3
   81d0c:	9c06      	ldr	r4, [sp, #24]
   81d0e:	e007      	b.n	81d20 <_vfiprintf_r+0x310>
   81d10:	f101 0c02 	add.w	ip, r1, #2
   81d14:	4601      	mov	r1, r0
   81d16:	f10e 0e08 	add.w	lr, lr, #8
   81d1a:	3d10      	subs	r5, #16
   81d1c:	2d10      	cmp	r5, #16
   81d1e:	dd11      	ble.n	81d44 <_vfiprintf_r+0x334>
   81d20:	1c48      	adds	r0, r1, #1
   81d22:	3210      	adds	r2, #16
   81d24:	2807      	cmp	r0, #7
   81d26:	9211      	str	r2, [sp, #68]	; 0x44
   81d28:	e88e 00c0 	stmia.w	lr, {r6, r7}
   81d2c:	9010      	str	r0, [sp, #64]	; 0x40
   81d2e:	ddef      	ble.n	81d10 <_vfiprintf_r+0x300>
   81d30:	2a00      	cmp	r2, #0
   81d32:	f040 81d9 	bne.w	820e8 <_vfiprintf_r+0x6d8>
   81d36:	3d10      	subs	r5, #16
   81d38:	2d10      	cmp	r5, #16
   81d3a:	4611      	mov	r1, r2
   81d3c:	f04f 0c01 	mov.w	ip, #1
   81d40:	46d6      	mov	lr, sl
   81d42:	dced      	bgt.n	81d20 <_vfiprintf_r+0x310>
   81d44:	464c      	mov	r4, r9
   81d46:	4661      	mov	r1, ip
   81d48:	46f1      	mov	r9, lr
   81d4a:	442a      	add	r2, r5
   81d4c:	2907      	cmp	r1, #7
   81d4e:	9211      	str	r2, [sp, #68]	; 0x44
   81d50:	f8c9 6000 	str.w	r6, [r9]
   81d54:	f8c9 5004 	str.w	r5, [r9, #4]
   81d58:	9110      	str	r1, [sp, #64]	; 0x40
   81d5a:	f300 82eb 	bgt.w	82334 <_vfiprintf_r+0x924>
   81d5e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81d62:	f109 0908 	add.w	r9, r9, #8
   81d66:	1c48      	adds	r0, r1, #1
   81d68:	2d00      	cmp	r5, #0
   81d6a:	f040 81dc 	bne.w	82126 <_vfiprintf_r+0x716>
   81d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81d70:	2b00      	cmp	r3, #0
   81d72:	f000 81f6 	beq.w	82162 <_vfiprintf_r+0x752>
   81d76:	2102      	movs	r1, #2
   81d78:	ab0e      	add	r3, sp, #56	; 0x38
   81d7a:	440a      	add	r2, r1
   81d7c:	2807      	cmp	r0, #7
   81d7e:	9211      	str	r2, [sp, #68]	; 0x44
   81d80:	9010      	str	r0, [sp, #64]	; 0x40
   81d82:	f8c9 1004 	str.w	r1, [r9, #4]
   81d86:	f8c9 3000 	str.w	r3, [r9]
   81d8a:	f340 81e6 	ble.w	8215a <_vfiprintf_r+0x74a>
   81d8e:	2a00      	cmp	r2, #0
   81d90:	f040 8395 	bne.w	824be <_vfiprintf_r+0xaae>
   81d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   81d96:	2001      	movs	r0, #1
   81d98:	2b80      	cmp	r3, #128	; 0x80
   81d9a:	4611      	mov	r1, r2
   81d9c:	46d1      	mov	r9, sl
   81d9e:	f040 81e4 	bne.w	8216a <_vfiprintf_r+0x75a>
   81da2:	9b08      	ldr	r3, [sp, #32]
   81da4:	9d01      	ldr	r5, [sp, #4]
   81da6:	1b5e      	subs	r6, r3, r5
   81da8:	2e00      	cmp	r6, #0
   81daa:	f340 81de 	ble.w	8216a <_vfiprintf_r+0x75a>
   81dae:	2e10      	cmp	r6, #16
   81db0:	f340 843c 	ble.w	8262c <_vfiprintf_r+0xc1c>
   81db4:	46cc      	mov	ip, r9
   81db6:	2710      	movs	r7, #16
   81db8:	46a1      	mov	r9, r4
   81dba:	4d9a      	ldr	r5, [pc, #616]	; (82024 <_vfiprintf_r+0x614>)
   81dbc:	9c06      	ldr	r4, [sp, #24]
   81dbe:	e007      	b.n	81dd0 <_vfiprintf_r+0x3c0>
   81dc0:	f101 0e02 	add.w	lr, r1, #2
   81dc4:	4601      	mov	r1, r0
   81dc6:	f10c 0c08 	add.w	ip, ip, #8
   81dca:	3e10      	subs	r6, #16
   81dcc:	2e10      	cmp	r6, #16
   81dce:	dd11      	ble.n	81df4 <_vfiprintf_r+0x3e4>
   81dd0:	1c48      	adds	r0, r1, #1
   81dd2:	3210      	adds	r2, #16
   81dd4:	2807      	cmp	r0, #7
   81dd6:	9211      	str	r2, [sp, #68]	; 0x44
   81dd8:	e88c 00a0 	stmia.w	ip, {r5, r7}
   81ddc:	9010      	str	r0, [sp, #64]	; 0x40
   81dde:	ddef      	ble.n	81dc0 <_vfiprintf_r+0x3b0>
   81de0:	2a00      	cmp	r2, #0
   81de2:	f040 829b 	bne.w	8231c <_vfiprintf_r+0x90c>
   81de6:	3e10      	subs	r6, #16
   81de8:	2e10      	cmp	r6, #16
   81dea:	f04f 0e01 	mov.w	lr, #1
   81dee:	4611      	mov	r1, r2
   81df0:	46d4      	mov	ip, sl
   81df2:	dced      	bgt.n	81dd0 <_vfiprintf_r+0x3c0>
   81df4:	464c      	mov	r4, r9
   81df6:	46e1      	mov	r9, ip
   81df8:	4432      	add	r2, r6
   81dfa:	f1be 0f07 	cmp.w	lr, #7
   81dfe:	9211      	str	r2, [sp, #68]	; 0x44
   81e00:	e889 0060 	stmia.w	r9, {r5, r6}
   81e04:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   81e08:	f300 8366 	bgt.w	824d8 <_vfiprintf_r+0xac8>
   81e0c:	f109 0908 	add.w	r9, r9, #8
   81e10:	f10e 0001 	add.w	r0, lr, #1
   81e14:	4671      	mov	r1, lr
   81e16:	e1a8      	b.n	8216a <_vfiprintf_r+0x75a>
   81e18:	9508      	str	r5, [sp, #32]
   81e1a:	f013 0220 	ands.w	r2, r3, #32
   81e1e:	f040 8389 	bne.w	82534 <_vfiprintf_r+0xb24>
   81e22:	f013 0110 	ands.w	r1, r3, #16
   81e26:	f040 8319 	bne.w	8245c <_vfiprintf_r+0xa4c>
   81e2a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   81e2e:	f000 8315 	beq.w	8245c <_vfiprintf_r+0xa4c>
   81e32:	9807      	ldr	r0, [sp, #28]
   81e34:	460a      	mov	r2, r1
   81e36:	4601      	mov	r1, r0
   81e38:	3104      	adds	r1, #4
   81e3a:	8806      	ldrh	r6, [r0, #0]
   81e3c:	2700      	movs	r7, #0
   81e3e:	9107      	str	r1, [sp, #28]
   81e40:	e71f      	b.n	81c82 <_vfiprintf_r+0x272>
   81e42:	9508      	str	r5, [sp, #32]
   81e44:	f043 0310 	orr.w	r3, r3, #16
   81e48:	e7e7      	b.n	81e1a <_vfiprintf_r+0x40a>
   81e4a:	9508      	str	r5, [sp, #32]
   81e4c:	f043 0310 	orr.w	r3, r3, #16
   81e50:	e707      	b.n	81c62 <_vfiprintf_r+0x252>
   81e52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81e56:	f898 2000 	ldrb.w	r2, [r8]
   81e5a:	e64b      	b.n	81af4 <_vfiprintf_r+0xe4>
   81e5c:	2500      	movs	r5, #0
   81e5e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81e62:	f818 2b01 	ldrb.w	r2, [r8], #1
   81e66:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   81e6a:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   81e6e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81e72:	2909      	cmp	r1, #9
   81e74:	d9f5      	bls.n	81e62 <_vfiprintf_r+0x452>
   81e76:	e63f      	b.n	81af8 <_vfiprintf_r+0xe8>
   81e78:	9508      	str	r5, [sp, #32]
   81e7a:	2800      	cmp	r0, #0
   81e7c:	f040 8402 	bne.w	82684 <_vfiprintf_r+0xc74>
   81e80:	f043 0310 	orr.w	r3, r3, #16
   81e84:	069e      	lsls	r6, r3, #26
   81e86:	f100 833d 	bmi.w	82504 <_vfiprintf_r+0xaf4>
   81e8a:	9907      	ldr	r1, [sp, #28]
   81e8c:	06dd      	lsls	r5, r3, #27
   81e8e:	460a      	mov	r2, r1
   81e90:	f100 82f0 	bmi.w	82474 <_vfiprintf_r+0xa64>
   81e94:	0658      	lsls	r0, r3, #25
   81e96:	f140 82ed 	bpl.w	82474 <_vfiprintf_r+0xa64>
   81e9a:	f9b1 6000 	ldrsh.w	r6, [r1]
   81e9e:	3204      	adds	r2, #4
   81ea0:	17f7      	asrs	r7, r6, #31
   81ea2:	4630      	mov	r0, r6
   81ea4:	4639      	mov	r1, r7
   81ea6:	9207      	str	r2, [sp, #28]
   81ea8:	2800      	cmp	r0, #0
   81eaa:	f171 0200 	sbcs.w	r2, r1, #0
   81eae:	f2c0 835a 	blt.w	82566 <_vfiprintf_r+0xb56>
   81eb2:	1c61      	adds	r1, r4, #1
   81eb4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81eb8:	f04f 0201 	mov.w	r2, #1
   81ebc:	f47f aee9 	bne.w	81c92 <_vfiprintf_r+0x282>
   81ec0:	ea56 0107 	orrs.w	r1, r6, r7
   81ec4:	f000 824b 	beq.w	8235e <_vfiprintf_r+0x94e>
   81ec8:	9302      	str	r3, [sp, #8]
   81eca:	2a01      	cmp	r2, #1
   81ecc:	f000 828a 	beq.w	823e4 <_vfiprintf_r+0x9d4>
   81ed0:	2a02      	cmp	r2, #2
   81ed2:	f040 825a 	bne.w	8238a <_vfiprintf_r+0x97a>
   81ed6:	46d3      	mov	fp, sl
   81ed8:	980b      	ldr	r0, [sp, #44]	; 0x2c
   81eda:	0933      	lsrs	r3, r6, #4
   81edc:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   81ee0:	0939      	lsrs	r1, r7, #4
   81ee2:	f006 020f 	and.w	r2, r6, #15
   81ee6:	460f      	mov	r7, r1
   81ee8:	461e      	mov	r6, r3
   81eea:	5c83      	ldrb	r3, [r0, r2]
   81eec:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   81ef0:	ea56 0307 	orrs.w	r3, r6, r7
   81ef4:	d1f1      	bne.n	81eda <_vfiprintf_r+0x4ca>
   81ef6:	ebaa 030b 	sub.w	r3, sl, fp
   81efa:	9305      	str	r3, [sp, #20]
   81efc:	e6e0      	b.n	81cc0 <_vfiprintf_r+0x2b0>
   81efe:	2800      	cmp	r0, #0
   81f00:	f040 83bd 	bne.w	8267e <_vfiprintf_r+0xc6e>
   81f04:	0699      	lsls	r1, r3, #26
   81f06:	f100 8359 	bmi.w	825bc <_vfiprintf_r+0xbac>
   81f0a:	06da      	lsls	r2, r3, #27
   81f0c:	f100 80e5 	bmi.w	820da <_vfiprintf_r+0x6ca>
   81f10:	065b      	lsls	r3, r3, #25
   81f12:	f140 80e2 	bpl.w	820da <_vfiprintf_r+0x6ca>
   81f16:	9a07      	ldr	r2, [sp, #28]
   81f18:	6813      	ldr	r3, [r2, #0]
   81f1a:	3204      	adds	r2, #4
   81f1c:	9207      	str	r2, [sp, #28]
   81f1e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   81f22:	801a      	strh	r2, [r3, #0]
   81f24:	e5b1      	b.n	81a8a <_vfiprintf_r+0x7a>
   81f26:	2278      	movs	r2, #120	; 0x78
   81f28:	2130      	movs	r1, #48	; 0x30
   81f2a:	9508      	str	r5, [sp, #32]
   81f2c:	9d07      	ldr	r5, [sp, #28]
   81f2e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81f32:	1d2a      	adds	r2, r5, #4
   81f34:	9207      	str	r2, [sp, #28]
   81f36:	4a3c      	ldr	r2, [pc, #240]	; (82028 <_vfiprintf_r+0x618>)
   81f38:	682e      	ldr	r6, [r5, #0]
   81f3a:	920b      	str	r2, [sp, #44]	; 0x2c
   81f3c:	f043 0302 	orr.w	r3, r3, #2
   81f40:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81f44:	2700      	movs	r7, #0
   81f46:	2202      	movs	r2, #2
   81f48:	e69b      	b.n	81c82 <_vfiprintf_r+0x272>
   81f4a:	9508      	str	r5, [sp, #32]
   81f4c:	2800      	cmp	r0, #0
   81f4e:	d099      	beq.n	81e84 <_vfiprintf_r+0x474>
   81f50:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81f54:	e796      	b.n	81e84 <_vfiprintf_r+0x474>
   81f56:	f898 2000 	ldrb.w	r2, [r8]
   81f5a:	2e00      	cmp	r6, #0
   81f5c:	f47f adca 	bne.w	81af4 <_vfiprintf_r+0xe4>
   81f60:	2001      	movs	r0, #1
   81f62:	2620      	movs	r6, #32
   81f64:	e5c6      	b.n	81af4 <_vfiprintf_r+0xe4>
   81f66:	f043 0301 	orr.w	r3, r3, #1
   81f6a:	f898 2000 	ldrb.w	r2, [r8]
   81f6e:	e5c1      	b.n	81af4 <_vfiprintf_r+0xe4>
   81f70:	9508      	str	r5, [sp, #32]
   81f72:	2800      	cmp	r0, #0
   81f74:	f040 8380 	bne.w	82678 <_vfiprintf_r+0xc68>
   81f78:	492b      	ldr	r1, [pc, #172]	; (82028 <_vfiprintf_r+0x618>)
   81f7a:	910b      	str	r1, [sp, #44]	; 0x2c
   81f7c:	069f      	lsls	r7, r3, #26
   81f7e:	f100 82e5 	bmi.w	8254c <_vfiprintf_r+0xb3c>
   81f82:	9807      	ldr	r0, [sp, #28]
   81f84:	06de      	lsls	r6, r3, #27
   81f86:	4601      	mov	r1, r0
   81f88:	f100 826f 	bmi.w	8246a <_vfiprintf_r+0xa5a>
   81f8c:	065d      	lsls	r5, r3, #25
   81f8e:	f140 826c 	bpl.w	8246a <_vfiprintf_r+0xa5a>
   81f92:	2700      	movs	r7, #0
   81f94:	3104      	adds	r1, #4
   81f96:	8806      	ldrh	r6, [r0, #0]
   81f98:	9107      	str	r1, [sp, #28]
   81f9a:	07d8      	lsls	r0, r3, #31
   81f9c:	f140 8220 	bpl.w	823e0 <_vfiprintf_r+0x9d0>
   81fa0:	ea56 0107 	orrs.w	r1, r6, r7
   81fa4:	f000 821c 	beq.w	823e0 <_vfiprintf_r+0x9d0>
   81fa8:	2130      	movs	r1, #48	; 0x30
   81faa:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81fae:	f043 0302 	orr.w	r3, r3, #2
   81fb2:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81fb6:	2202      	movs	r2, #2
   81fb8:	e663      	b.n	81c82 <_vfiprintf_r+0x272>
   81fba:	9508      	str	r5, [sp, #32]
   81fbc:	2800      	cmp	r0, #0
   81fbe:	f040 8355 	bne.w	8266c <_vfiprintf_r+0xc5c>
   81fc2:	491a      	ldr	r1, [pc, #104]	; (8202c <_vfiprintf_r+0x61c>)
   81fc4:	910b      	str	r1, [sp, #44]	; 0x2c
   81fc6:	e7d9      	b.n	81f7c <_vfiprintf_r+0x56c>
   81fc8:	2201      	movs	r2, #1
   81fca:	9807      	ldr	r0, [sp, #28]
   81fcc:	4611      	mov	r1, r2
   81fce:	9201      	str	r2, [sp, #4]
   81fd0:	6802      	ldr	r2, [r0, #0]
   81fd2:	f04f 0400 	mov.w	r4, #0
   81fd6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81fda:	4602      	mov	r2, r0
   81fdc:	3204      	adds	r2, #4
   81fde:	9508      	str	r5, [sp, #32]
   81fe0:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   81fe4:	9105      	str	r1, [sp, #20]
   81fe6:	9207      	str	r2, [sp, #28]
   81fe8:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   81fec:	9302      	str	r3, [sp, #8]
   81fee:	2400      	movs	r4, #0
   81ff0:	e66e      	b.n	81cd0 <_vfiprintf_r+0x2c0>
   81ff2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81ff6:	f898 2000 	ldrb.w	r2, [r8]
   81ffa:	e57b      	b.n	81af4 <_vfiprintf_r+0xe4>
   81ffc:	f898 2000 	ldrb.w	r2, [r8]
   82000:	2a6c      	cmp	r2, #108	; 0x6c
   82002:	bf03      	ittte	eq
   82004:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   82008:	f043 0320 	orreq.w	r3, r3, #32
   8200c:	f108 0801 	addeq.w	r8, r8, #1
   82010:	f043 0310 	orrne.w	r3, r3, #16
   82014:	e56e      	b.n	81af4 <_vfiprintf_r+0xe4>
   82016:	f898 2000 	ldrb.w	r2, [r8]
   8201a:	2001      	movs	r0, #1
   8201c:	262b      	movs	r6, #43	; 0x2b
   8201e:	e569      	b.n	81af4 <_vfiprintf_r+0xe4>
   82020:	000844cc 	.word	0x000844cc
   82024:	000844dc 	.word	0x000844dc
   82028:	000844b0 	.word	0x000844b0
   8202c:	0008449c 	.word	0x0008449c
   82030:	f04f 0200 	mov.w	r2, #0
   82034:	9907      	ldr	r1, [sp, #28]
   82036:	9508      	str	r5, [sp, #32]
   82038:	f8d1 b000 	ldr.w	fp, [r1]
   8203c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82040:	1d0d      	adds	r5, r1, #4
   82042:	f1bb 0f00 	cmp.w	fp, #0
   82046:	f000 82e4 	beq.w	82612 <_vfiprintf_r+0xc02>
   8204a:	1c67      	adds	r7, r4, #1
   8204c:	f000 82c3 	beq.w	825d6 <_vfiprintf_r+0xbc6>
   82050:	4622      	mov	r2, r4
   82052:	2100      	movs	r1, #0
   82054:	4658      	mov	r0, fp
   82056:	9301      	str	r3, [sp, #4]
   82058:	f001 fbc6 	bl	837e8 <memchr>
   8205c:	9b01      	ldr	r3, [sp, #4]
   8205e:	2800      	cmp	r0, #0
   82060:	f000 82e8 	beq.w	82634 <_vfiprintf_r+0xc24>
   82064:	eba0 020b 	sub.w	r2, r0, fp
   82068:	9507      	str	r5, [sp, #28]
   8206a:	9205      	str	r2, [sp, #20]
   8206c:	9302      	str	r3, [sp, #8]
   8206e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82072:	2400      	movs	r4, #0
   82074:	e624      	b.n	81cc0 <_vfiprintf_r+0x2b0>
   82076:	f898 2000 	ldrb.w	r2, [r8]
   8207a:	f108 0701 	add.w	r7, r8, #1
   8207e:	2a2a      	cmp	r2, #42	; 0x2a
   82080:	f000 82e9 	beq.w	82656 <_vfiprintf_r+0xc46>
   82084:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82088:	2909      	cmp	r1, #9
   8208a:	46b8      	mov	r8, r7
   8208c:	f04f 0400 	mov.w	r4, #0
   82090:	f63f ad32 	bhi.w	81af8 <_vfiprintf_r+0xe8>
   82094:	f818 2b01 	ldrb.w	r2, [r8], #1
   82098:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   8209c:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   820a0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   820a4:	2909      	cmp	r1, #9
   820a6:	d9f5      	bls.n	82094 <_vfiprintf_r+0x684>
   820a8:	e526      	b.n	81af8 <_vfiprintf_r+0xe8>
   820aa:	f043 0320 	orr.w	r3, r3, #32
   820ae:	f898 2000 	ldrb.w	r2, [r8]
   820b2:	e51f      	b.n	81af4 <_vfiprintf_r+0xe4>
   820b4:	9508      	str	r5, [sp, #32]
   820b6:	2800      	cmp	r0, #0
   820b8:	f040 82db 	bne.w	82672 <_vfiprintf_r+0xc62>
   820bc:	2a00      	cmp	r2, #0
   820be:	f000 80f1 	beq.w	822a4 <_vfiprintf_r+0x894>
   820c2:	2101      	movs	r1, #1
   820c4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   820c8:	f04f 0200 	mov.w	r2, #0
   820cc:	9101      	str	r1, [sp, #4]
   820ce:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   820d2:	9105      	str	r1, [sp, #20]
   820d4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   820d8:	e788      	b.n	81fec <_vfiprintf_r+0x5dc>
   820da:	9a07      	ldr	r2, [sp, #28]
   820dc:	6813      	ldr	r3, [r2, #0]
   820de:	3204      	adds	r2, #4
   820e0:	9207      	str	r2, [sp, #28]
   820e2:	9a03      	ldr	r2, [sp, #12]
   820e4:	601a      	str	r2, [r3, #0]
   820e6:	e4d0      	b.n	81a8a <_vfiprintf_r+0x7a>
   820e8:	aa0f      	add	r2, sp, #60	; 0x3c
   820ea:	9904      	ldr	r1, [sp, #16]
   820ec:	4620      	mov	r0, r4
   820ee:	f7ff fc4f 	bl	81990 <__sprint_r.part.0>
   820f2:	2800      	cmp	r0, #0
   820f4:	f040 8143 	bne.w	8237e <_vfiprintf_r+0x96e>
   820f8:	9910      	ldr	r1, [sp, #64]	; 0x40
   820fa:	46d6      	mov	lr, sl
   820fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   820fe:	f101 0c01 	add.w	ip, r1, #1
   82102:	e60a      	b.n	81d1a <_vfiprintf_r+0x30a>
   82104:	aa0f      	add	r2, sp, #60	; 0x3c
   82106:	9904      	ldr	r1, [sp, #16]
   82108:	9806      	ldr	r0, [sp, #24]
   8210a:	f7ff fc41 	bl	81990 <__sprint_r.part.0>
   8210e:	2800      	cmp	r0, #0
   82110:	f040 8135 	bne.w	8237e <_vfiprintf_r+0x96e>
   82114:	46d1      	mov	r9, sl
   82116:	9910      	ldr	r1, [sp, #64]	; 0x40
   82118:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8211c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8211e:	1c48      	adds	r0, r1, #1
   82120:	2d00      	cmp	r5, #0
   82122:	f43f ae24 	beq.w	81d6e <_vfiprintf_r+0x35e>
   82126:	2101      	movs	r1, #1
   82128:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   8212c:	440a      	add	r2, r1
   8212e:	2807      	cmp	r0, #7
   82130:	9211      	str	r2, [sp, #68]	; 0x44
   82132:	9010      	str	r0, [sp, #64]	; 0x40
   82134:	f8c9 1004 	str.w	r1, [r9, #4]
   82138:	f8c9 5000 	str.w	r5, [r9]
   8213c:	f340 8109 	ble.w	82352 <_vfiprintf_r+0x942>
   82140:	2a00      	cmp	r2, #0
   82142:	f040 81af 	bne.w	824a4 <_vfiprintf_r+0xa94>
   82146:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82148:	2b00      	cmp	r3, #0
   8214a:	f43f ae23 	beq.w	81d94 <_vfiprintf_r+0x384>
   8214e:	2202      	movs	r2, #2
   82150:	4608      	mov	r0, r1
   82152:	46d1      	mov	r9, sl
   82154:	ab0e      	add	r3, sp, #56	; 0x38
   82156:	921d      	str	r2, [sp, #116]	; 0x74
   82158:	931c      	str	r3, [sp, #112]	; 0x70
   8215a:	4601      	mov	r1, r0
   8215c:	f109 0908 	add.w	r9, r9, #8
   82160:	3001      	adds	r0, #1
   82162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   82164:	2b80      	cmp	r3, #128	; 0x80
   82166:	f43f ae1c 	beq.w	81da2 <_vfiprintf_r+0x392>
   8216a:	9b05      	ldr	r3, [sp, #20]
   8216c:	1ae4      	subs	r4, r4, r3
   8216e:	2c00      	cmp	r4, #0
   82170:	dd2f      	ble.n	821d2 <_vfiprintf_r+0x7c2>
   82172:	2c10      	cmp	r4, #16
   82174:	f340 8220 	ble.w	825b8 <_vfiprintf_r+0xba8>
   82178:	46ce      	mov	lr, r9
   8217a:	2610      	movs	r6, #16
   8217c:	4db2      	ldr	r5, [pc, #712]	; (82448 <_vfiprintf_r+0xa38>)
   8217e:	9f06      	ldr	r7, [sp, #24]
   82180:	f8dd 9010 	ldr.w	r9, [sp, #16]
   82184:	e006      	b.n	82194 <_vfiprintf_r+0x784>
   82186:	1c88      	adds	r0, r1, #2
   82188:	4619      	mov	r1, r3
   8218a:	f10e 0e08 	add.w	lr, lr, #8
   8218e:	3c10      	subs	r4, #16
   82190:	2c10      	cmp	r4, #16
   82192:	dd10      	ble.n	821b6 <_vfiprintf_r+0x7a6>
   82194:	1c4b      	adds	r3, r1, #1
   82196:	3210      	adds	r2, #16
   82198:	2b07      	cmp	r3, #7
   8219a:	9211      	str	r2, [sp, #68]	; 0x44
   8219c:	e88e 0060 	stmia.w	lr, {r5, r6}
   821a0:	9310      	str	r3, [sp, #64]	; 0x40
   821a2:	ddf0      	ble.n	82186 <_vfiprintf_r+0x776>
   821a4:	2a00      	cmp	r2, #0
   821a6:	d165      	bne.n	82274 <_vfiprintf_r+0x864>
   821a8:	3c10      	subs	r4, #16
   821aa:	2c10      	cmp	r4, #16
   821ac:	f04f 0001 	mov.w	r0, #1
   821b0:	4611      	mov	r1, r2
   821b2:	46d6      	mov	lr, sl
   821b4:	dcee      	bgt.n	82194 <_vfiprintf_r+0x784>
   821b6:	46f1      	mov	r9, lr
   821b8:	4422      	add	r2, r4
   821ba:	2807      	cmp	r0, #7
   821bc:	9211      	str	r2, [sp, #68]	; 0x44
   821be:	f8c9 5000 	str.w	r5, [r9]
   821c2:	f8c9 4004 	str.w	r4, [r9, #4]
   821c6:	9010      	str	r0, [sp, #64]	; 0x40
   821c8:	f300 8085 	bgt.w	822d6 <_vfiprintf_r+0x8c6>
   821cc:	f109 0908 	add.w	r9, r9, #8
   821d0:	3001      	adds	r0, #1
   821d2:	9905      	ldr	r1, [sp, #20]
   821d4:	2807      	cmp	r0, #7
   821d6:	440a      	add	r2, r1
   821d8:	9211      	str	r2, [sp, #68]	; 0x44
   821da:	f8c9 b000 	str.w	fp, [r9]
   821de:	f8c9 1004 	str.w	r1, [r9, #4]
   821e2:	9010      	str	r0, [sp, #64]	; 0x40
   821e4:	f340 8082 	ble.w	822ec <_vfiprintf_r+0x8dc>
   821e8:	2a00      	cmp	r2, #0
   821ea:	f040 8118 	bne.w	8241e <_vfiprintf_r+0xa0e>
   821ee:	9b02      	ldr	r3, [sp, #8]
   821f0:	9210      	str	r2, [sp, #64]	; 0x40
   821f2:	0758      	lsls	r0, r3, #29
   821f4:	d535      	bpl.n	82262 <_vfiprintf_r+0x852>
   821f6:	9b08      	ldr	r3, [sp, #32]
   821f8:	9901      	ldr	r1, [sp, #4]
   821fa:	1a5c      	subs	r4, r3, r1
   821fc:	2c00      	cmp	r4, #0
   821fe:	f340 80e7 	ble.w	823d0 <_vfiprintf_r+0x9c0>
   82202:	46d1      	mov	r9, sl
   82204:	2c10      	cmp	r4, #16
   82206:	f340 820d 	ble.w	82624 <_vfiprintf_r+0xc14>
   8220a:	2510      	movs	r5, #16
   8220c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8220e:	4e8f      	ldr	r6, [pc, #572]	; (8244c <_vfiprintf_r+0xa3c>)
   82210:	9f06      	ldr	r7, [sp, #24]
   82212:	f8dd b010 	ldr.w	fp, [sp, #16]
   82216:	e006      	b.n	82226 <_vfiprintf_r+0x816>
   82218:	1c88      	adds	r0, r1, #2
   8221a:	4619      	mov	r1, r3
   8221c:	f109 0908 	add.w	r9, r9, #8
   82220:	3c10      	subs	r4, #16
   82222:	2c10      	cmp	r4, #16
   82224:	dd11      	ble.n	8224a <_vfiprintf_r+0x83a>
   82226:	1c4b      	adds	r3, r1, #1
   82228:	3210      	adds	r2, #16
   8222a:	2b07      	cmp	r3, #7
   8222c:	9211      	str	r2, [sp, #68]	; 0x44
   8222e:	f8c9 6000 	str.w	r6, [r9]
   82232:	f8c9 5004 	str.w	r5, [r9, #4]
   82236:	9310      	str	r3, [sp, #64]	; 0x40
   82238:	ddee      	ble.n	82218 <_vfiprintf_r+0x808>
   8223a:	bb42      	cbnz	r2, 8228e <_vfiprintf_r+0x87e>
   8223c:	3c10      	subs	r4, #16
   8223e:	2c10      	cmp	r4, #16
   82240:	f04f 0001 	mov.w	r0, #1
   82244:	4611      	mov	r1, r2
   82246:	46d1      	mov	r9, sl
   82248:	dced      	bgt.n	82226 <_vfiprintf_r+0x816>
   8224a:	4422      	add	r2, r4
   8224c:	2807      	cmp	r0, #7
   8224e:	9211      	str	r2, [sp, #68]	; 0x44
   82250:	f8c9 6000 	str.w	r6, [r9]
   82254:	f8c9 4004 	str.w	r4, [r9, #4]
   82258:	9010      	str	r0, [sp, #64]	; 0x40
   8225a:	dd51      	ble.n	82300 <_vfiprintf_r+0x8f0>
   8225c:	2a00      	cmp	r2, #0
   8225e:	f040 819a 	bne.w	82596 <_vfiprintf_r+0xb86>
   82262:	9b03      	ldr	r3, [sp, #12]
   82264:	9a08      	ldr	r2, [sp, #32]
   82266:	9901      	ldr	r1, [sp, #4]
   82268:	428a      	cmp	r2, r1
   8226a:	bfac      	ite	ge
   8226c:	189b      	addge	r3, r3, r2
   8226e:	185b      	addlt	r3, r3, r1
   82270:	9303      	str	r3, [sp, #12]
   82272:	e04e      	b.n	82312 <_vfiprintf_r+0x902>
   82274:	aa0f      	add	r2, sp, #60	; 0x3c
   82276:	4649      	mov	r1, r9
   82278:	4638      	mov	r0, r7
   8227a:	f7ff fb89 	bl	81990 <__sprint_r.part.0>
   8227e:	2800      	cmp	r0, #0
   82280:	f040 813e 	bne.w	82500 <_vfiprintf_r+0xaf0>
   82284:	9910      	ldr	r1, [sp, #64]	; 0x40
   82286:	46d6      	mov	lr, sl
   82288:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8228a:	1c48      	adds	r0, r1, #1
   8228c:	e77f      	b.n	8218e <_vfiprintf_r+0x77e>
   8228e:	aa0f      	add	r2, sp, #60	; 0x3c
   82290:	4659      	mov	r1, fp
   82292:	4638      	mov	r0, r7
   82294:	f7ff fb7c 	bl	81990 <__sprint_r.part.0>
   82298:	b960      	cbnz	r0, 822b4 <_vfiprintf_r+0x8a4>
   8229a:	9910      	ldr	r1, [sp, #64]	; 0x40
   8229c:	46d1      	mov	r9, sl
   8229e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   822a0:	1c48      	adds	r0, r1, #1
   822a2:	e7bd      	b.n	82220 <_vfiprintf_r+0x810>
   822a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   822a6:	f8dd b010 	ldr.w	fp, [sp, #16]
   822aa:	2b00      	cmp	r3, #0
   822ac:	f040 81ca 	bne.w	82644 <_vfiprintf_r+0xc34>
   822b0:	2300      	movs	r3, #0
   822b2:	9310      	str	r3, [sp, #64]	; 0x40
   822b4:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   822b8:	f013 0f01 	tst.w	r3, #1
   822bc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   822c0:	d102      	bne.n	822c8 <_vfiprintf_r+0x8b8>
   822c2:	059a      	lsls	r2, r3, #22
   822c4:	f140 80dd 	bpl.w	82482 <_vfiprintf_r+0xa72>
   822c8:	065b      	lsls	r3, r3, #25
   822ca:	f53f acad 	bmi.w	81c28 <_vfiprintf_r+0x218>
   822ce:	9803      	ldr	r0, [sp, #12]
   822d0:	b02d      	add	sp, #180	; 0xb4
   822d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822d6:	2a00      	cmp	r2, #0
   822d8:	f040 8105 	bne.w	824e6 <_vfiprintf_r+0xad6>
   822dc:	2301      	movs	r3, #1
   822de:	46d1      	mov	r9, sl
   822e0:	9a05      	ldr	r2, [sp, #20]
   822e2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   822e6:	921d      	str	r2, [sp, #116]	; 0x74
   822e8:	9211      	str	r2, [sp, #68]	; 0x44
   822ea:	9310      	str	r3, [sp, #64]	; 0x40
   822ec:	f109 0908 	add.w	r9, r9, #8
   822f0:	9b02      	ldr	r3, [sp, #8]
   822f2:	0759      	lsls	r1, r3, #29
   822f4:	d504      	bpl.n	82300 <_vfiprintf_r+0x8f0>
   822f6:	9b08      	ldr	r3, [sp, #32]
   822f8:	9901      	ldr	r1, [sp, #4]
   822fa:	1a5c      	subs	r4, r3, r1
   822fc:	2c00      	cmp	r4, #0
   822fe:	dc81      	bgt.n	82204 <_vfiprintf_r+0x7f4>
   82300:	9b03      	ldr	r3, [sp, #12]
   82302:	9908      	ldr	r1, [sp, #32]
   82304:	9801      	ldr	r0, [sp, #4]
   82306:	4281      	cmp	r1, r0
   82308:	bfac      	ite	ge
   8230a:	185b      	addge	r3, r3, r1
   8230c:	181b      	addlt	r3, r3, r0
   8230e:	9303      	str	r3, [sp, #12]
   82310:	bb72      	cbnz	r2, 82370 <_vfiprintf_r+0x960>
   82312:	2300      	movs	r3, #0
   82314:	46d1      	mov	r9, sl
   82316:	9310      	str	r3, [sp, #64]	; 0x40
   82318:	f7ff bbb7 	b.w	81a8a <_vfiprintf_r+0x7a>
   8231c:	aa0f      	add	r2, sp, #60	; 0x3c
   8231e:	9904      	ldr	r1, [sp, #16]
   82320:	4620      	mov	r0, r4
   82322:	f7ff fb35 	bl	81990 <__sprint_r.part.0>
   82326:	bb50      	cbnz	r0, 8237e <_vfiprintf_r+0x96e>
   82328:	9910      	ldr	r1, [sp, #64]	; 0x40
   8232a:	46d4      	mov	ip, sl
   8232c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8232e:	f101 0e01 	add.w	lr, r1, #1
   82332:	e54a      	b.n	81dca <_vfiprintf_r+0x3ba>
   82334:	2a00      	cmp	r2, #0
   82336:	f47f aee5 	bne.w	82104 <_vfiprintf_r+0x6f4>
   8233a:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   8233e:	2900      	cmp	r1, #0
   82340:	f000 811a 	beq.w	82578 <_vfiprintf_r+0xb68>
   82344:	2201      	movs	r2, #1
   82346:	46d1      	mov	r9, sl
   82348:	4610      	mov	r0, r2
   8234a:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   8234e:	921d      	str	r2, [sp, #116]	; 0x74
   82350:	911c      	str	r1, [sp, #112]	; 0x70
   82352:	4601      	mov	r1, r0
   82354:	f109 0908 	add.w	r9, r9, #8
   82358:	3001      	adds	r0, #1
   8235a:	e508      	b.n	81d6e <_vfiprintf_r+0x35e>
   8235c:	9b02      	ldr	r3, [sp, #8]
   8235e:	2a01      	cmp	r2, #1
   82360:	f000 8097 	beq.w	82492 <_vfiprintf_r+0xa82>
   82364:	2a02      	cmp	r2, #2
   82366:	d10d      	bne.n	82384 <_vfiprintf_r+0x974>
   82368:	9302      	str	r3, [sp, #8]
   8236a:	2600      	movs	r6, #0
   8236c:	2700      	movs	r7, #0
   8236e:	e5b2      	b.n	81ed6 <_vfiprintf_r+0x4c6>
   82370:	aa0f      	add	r2, sp, #60	; 0x3c
   82372:	9904      	ldr	r1, [sp, #16]
   82374:	9806      	ldr	r0, [sp, #24]
   82376:	f7ff fb0b 	bl	81990 <__sprint_r.part.0>
   8237a:	2800      	cmp	r0, #0
   8237c:	d0c9      	beq.n	82312 <_vfiprintf_r+0x902>
   8237e:	f8dd b010 	ldr.w	fp, [sp, #16]
   82382:	e797      	b.n	822b4 <_vfiprintf_r+0x8a4>
   82384:	2600      	movs	r6, #0
   82386:	2700      	movs	r7, #0
   82388:	9302      	str	r3, [sp, #8]
   8238a:	4651      	mov	r1, sl
   8238c:	e000      	b.n	82390 <_vfiprintf_r+0x980>
   8238e:	4659      	mov	r1, fp
   82390:	08f2      	lsrs	r2, r6, #3
   82392:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   82396:	08f8      	lsrs	r0, r7, #3
   82398:	f006 0307 	and.w	r3, r6, #7
   8239c:	4607      	mov	r7, r0
   8239e:	4616      	mov	r6, r2
   823a0:	3330      	adds	r3, #48	; 0x30
   823a2:	ea56 0207 	orrs.w	r2, r6, r7
   823a6:	f801 3c01 	strb.w	r3, [r1, #-1]
   823aa:	f101 3bff 	add.w	fp, r1, #4294967295
   823ae:	d1ee      	bne.n	8238e <_vfiprintf_r+0x97e>
   823b0:	9a02      	ldr	r2, [sp, #8]
   823b2:	07d6      	lsls	r6, r2, #31
   823b4:	f57f ad9f 	bpl.w	81ef6 <_vfiprintf_r+0x4e6>
   823b8:	2b30      	cmp	r3, #48	; 0x30
   823ba:	f43f ad9c 	beq.w	81ef6 <_vfiprintf_r+0x4e6>
   823be:	2330      	movs	r3, #48	; 0x30
   823c0:	3902      	subs	r1, #2
   823c2:	f80b 3c01 	strb.w	r3, [fp, #-1]
   823c6:	ebaa 0301 	sub.w	r3, sl, r1
   823ca:	9305      	str	r3, [sp, #20]
   823cc:	468b      	mov	fp, r1
   823ce:	e477      	b.n	81cc0 <_vfiprintf_r+0x2b0>
   823d0:	9b03      	ldr	r3, [sp, #12]
   823d2:	9a08      	ldr	r2, [sp, #32]
   823d4:	428a      	cmp	r2, r1
   823d6:	bfac      	ite	ge
   823d8:	189b      	addge	r3, r3, r2
   823da:	185b      	addlt	r3, r3, r1
   823dc:	9303      	str	r3, [sp, #12]
   823de:	e798      	b.n	82312 <_vfiprintf_r+0x902>
   823e0:	2202      	movs	r2, #2
   823e2:	e44e      	b.n	81c82 <_vfiprintf_r+0x272>
   823e4:	2f00      	cmp	r7, #0
   823e6:	bf08      	it	eq
   823e8:	2e0a      	cmpeq	r6, #10
   823ea:	d351      	bcc.n	82490 <_vfiprintf_r+0xa80>
   823ec:	46d3      	mov	fp, sl
   823ee:	4630      	mov	r0, r6
   823f0:	4639      	mov	r1, r7
   823f2:	220a      	movs	r2, #10
   823f4:	2300      	movs	r3, #0
   823f6:	f001 fe85 	bl	84104 <__aeabi_uldivmod>
   823fa:	3230      	adds	r2, #48	; 0x30
   823fc:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   82400:	4630      	mov	r0, r6
   82402:	4639      	mov	r1, r7
   82404:	2300      	movs	r3, #0
   82406:	220a      	movs	r2, #10
   82408:	f001 fe7c 	bl	84104 <__aeabi_uldivmod>
   8240c:	4606      	mov	r6, r0
   8240e:	460f      	mov	r7, r1
   82410:	ea56 0307 	orrs.w	r3, r6, r7
   82414:	d1eb      	bne.n	823ee <_vfiprintf_r+0x9de>
   82416:	e56e      	b.n	81ef6 <_vfiprintf_r+0x4e6>
   82418:	9405      	str	r4, [sp, #20]
   8241a:	46d3      	mov	fp, sl
   8241c:	e450      	b.n	81cc0 <_vfiprintf_r+0x2b0>
   8241e:	aa0f      	add	r2, sp, #60	; 0x3c
   82420:	9904      	ldr	r1, [sp, #16]
   82422:	9806      	ldr	r0, [sp, #24]
   82424:	f7ff fab4 	bl	81990 <__sprint_r.part.0>
   82428:	2800      	cmp	r0, #0
   8242a:	d1a8      	bne.n	8237e <_vfiprintf_r+0x96e>
   8242c:	46d1      	mov	r9, sl
   8242e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82430:	e75e      	b.n	822f0 <_vfiprintf_r+0x8e0>
   82432:	aa0f      	add	r2, sp, #60	; 0x3c
   82434:	9904      	ldr	r1, [sp, #16]
   82436:	9806      	ldr	r0, [sp, #24]
   82438:	f7ff faaa 	bl	81990 <__sprint_r.part.0>
   8243c:	2800      	cmp	r0, #0
   8243e:	d19e      	bne.n	8237e <_vfiprintf_r+0x96e>
   82440:	46d1      	mov	r9, sl
   82442:	f7ff bbbb 	b.w	81bbc <_vfiprintf_r+0x1ac>
   82446:	bf00      	nop
   82448:	000844dc 	.word	0x000844dc
   8244c:	000844cc 	.word	0x000844cc
   82450:	3104      	adds	r1, #4
   82452:	6816      	ldr	r6, [r2, #0]
   82454:	2700      	movs	r7, #0
   82456:	2201      	movs	r2, #1
   82458:	9107      	str	r1, [sp, #28]
   8245a:	e412      	b.n	81c82 <_vfiprintf_r+0x272>
   8245c:	9807      	ldr	r0, [sp, #28]
   8245e:	2700      	movs	r7, #0
   82460:	4601      	mov	r1, r0
   82462:	3104      	adds	r1, #4
   82464:	6806      	ldr	r6, [r0, #0]
   82466:	9107      	str	r1, [sp, #28]
   82468:	e40b      	b.n	81c82 <_vfiprintf_r+0x272>
   8246a:	680e      	ldr	r6, [r1, #0]
   8246c:	3104      	adds	r1, #4
   8246e:	9107      	str	r1, [sp, #28]
   82470:	2700      	movs	r7, #0
   82472:	e592      	b.n	81f9a <_vfiprintf_r+0x58a>
   82474:	6816      	ldr	r6, [r2, #0]
   82476:	3204      	adds	r2, #4
   82478:	17f7      	asrs	r7, r6, #31
   8247a:	9207      	str	r2, [sp, #28]
   8247c:	4630      	mov	r0, r6
   8247e:	4639      	mov	r1, r7
   82480:	e512      	b.n	81ea8 <_vfiprintf_r+0x498>
   82482:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82486:	f000 fe75 	bl	83174 <__retarget_lock_release_recursive>
   8248a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   8248e:	e71b      	b.n	822c8 <_vfiprintf_r+0x8b8>
   82490:	9b02      	ldr	r3, [sp, #8]
   82492:	9302      	str	r3, [sp, #8]
   82494:	2301      	movs	r3, #1
   82496:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   8249a:	3630      	adds	r6, #48	; 0x30
   8249c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   824a0:	9305      	str	r3, [sp, #20]
   824a2:	e40d      	b.n	81cc0 <_vfiprintf_r+0x2b0>
   824a4:	aa0f      	add	r2, sp, #60	; 0x3c
   824a6:	9904      	ldr	r1, [sp, #16]
   824a8:	9806      	ldr	r0, [sp, #24]
   824aa:	f7ff fa71 	bl	81990 <__sprint_r.part.0>
   824ae:	2800      	cmp	r0, #0
   824b0:	f47f af65 	bne.w	8237e <_vfiprintf_r+0x96e>
   824b4:	9910      	ldr	r1, [sp, #64]	; 0x40
   824b6:	46d1      	mov	r9, sl
   824b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   824ba:	1c48      	adds	r0, r1, #1
   824bc:	e457      	b.n	81d6e <_vfiprintf_r+0x35e>
   824be:	aa0f      	add	r2, sp, #60	; 0x3c
   824c0:	9904      	ldr	r1, [sp, #16]
   824c2:	9806      	ldr	r0, [sp, #24]
   824c4:	f7ff fa64 	bl	81990 <__sprint_r.part.0>
   824c8:	2800      	cmp	r0, #0
   824ca:	f47f af58 	bne.w	8237e <_vfiprintf_r+0x96e>
   824ce:	9910      	ldr	r1, [sp, #64]	; 0x40
   824d0:	46d1      	mov	r9, sl
   824d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   824d4:	1c48      	adds	r0, r1, #1
   824d6:	e644      	b.n	82162 <_vfiprintf_r+0x752>
   824d8:	2a00      	cmp	r2, #0
   824da:	f040 8087 	bne.w	825ec <_vfiprintf_r+0xbdc>
   824de:	2001      	movs	r0, #1
   824e0:	4611      	mov	r1, r2
   824e2:	46d1      	mov	r9, sl
   824e4:	e641      	b.n	8216a <_vfiprintf_r+0x75a>
   824e6:	aa0f      	add	r2, sp, #60	; 0x3c
   824e8:	9904      	ldr	r1, [sp, #16]
   824ea:	9806      	ldr	r0, [sp, #24]
   824ec:	f7ff fa50 	bl	81990 <__sprint_r.part.0>
   824f0:	2800      	cmp	r0, #0
   824f2:	f47f af44 	bne.w	8237e <_vfiprintf_r+0x96e>
   824f6:	9810      	ldr	r0, [sp, #64]	; 0x40
   824f8:	46d1      	mov	r9, sl
   824fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
   824fc:	3001      	adds	r0, #1
   824fe:	e668      	b.n	821d2 <_vfiprintf_r+0x7c2>
   82500:	46cb      	mov	fp, r9
   82502:	e6d7      	b.n	822b4 <_vfiprintf_r+0x8a4>
   82504:	9d07      	ldr	r5, [sp, #28]
   82506:	3507      	adds	r5, #7
   82508:	f025 0507 	bic.w	r5, r5, #7
   8250c:	f105 0208 	add.w	r2, r5, #8
   82510:	e9d5 0100 	ldrd	r0, r1, [r5]
   82514:	9207      	str	r2, [sp, #28]
   82516:	4606      	mov	r6, r0
   82518:	460f      	mov	r7, r1
   8251a:	e4c5      	b.n	81ea8 <_vfiprintf_r+0x498>
   8251c:	9d07      	ldr	r5, [sp, #28]
   8251e:	3507      	adds	r5, #7
   82520:	f025 0207 	bic.w	r2, r5, #7
   82524:	f102 0108 	add.w	r1, r2, #8
   82528:	e9d2 6700 	ldrd	r6, r7, [r2]
   8252c:	9107      	str	r1, [sp, #28]
   8252e:	2201      	movs	r2, #1
   82530:	f7ff bba7 	b.w	81c82 <_vfiprintf_r+0x272>
   82534:	9d07      	ldr	r5, [sp, #28]
   82536:	3507      	adds	r5, #7
   82538:	f025 0207 	bic.w	r2, r5, #7
   8253c:	f102 0108 	add.w	r1, r2, #8
   82540:	e9d2 6700 	ldrd	r6, r7, [r2]
   82544:	9107      	str	r1, [sp, #28]
   82546:	2200      	movs	r2, #0
   82548:	f7ff bb9b 	b.w	81c82 <_vfiprintf_r+0x272>
   8254c:	9d07      	ldr	r5, [sp, #28]
   8254e:	3507      	adds	r5, #7
   82550:	f025 0107 	bic.w	r1, r5, #7
   82554:	f101 0008 	add.w	r0, r1, #8
   82558:	9007      	str	r0, [sp, #28]
   8255a:	e9d1 6700 	ldrd	r6, r7, [r1]
   8255e:	e51c      	b.n	81f9a <_vfiprintf_r+0x58a>
   82560:	46d3      	mov	fp, sl
   82562:	f7ff bbad 	b.w	81cc0 <_vfiprintf_r+0x2b0>
   82566:	252d      	movs	r5, #45	; 0x2d
   82568:	4276      	negs	r6, r6
   8256a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   8256e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   82572:	2201      	movs	r2, #1
   82574:	f7ff bb8a 	b.w	81c8c <_vfiprintf_r+0x27c>
   82578:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8257a:	b9b3      	cbnz	r3, 825aa <_vfiprintf_r+0xb9a>
   8257c:	4611      	mov	r1, r2
   8257e:	2001      	movs	r0, #1
   82580:	46d1      	mov	r9, sl
   82582:	e5f2      	b.n	8216a <_vfiprintf_r+0x75a>
   82584:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82588:	f000 fdf4 	bl	83174 <__retarget_lock_release_recursive>
   8258c:	f04f 33ff 	mov.w	r3, #4294967295
   82590:	9303      	str	r3, [sp, #12]
   82592:	f7ff bb4c 	b.w	81c2e <_vfiprintf_r+0x21e>
   82596:	aa0f      	add	r2, sp, #60	; 0x3c
   82598:	9904      	ldr	r1, [sp, #16]
   8259a:	9806      	ldr	r0, [sp, #24]
   8259c:	f7ff f9f8 	bl	81990 <__sprint_r.part.0>
   825a0:	2800      	cmp	r0, #0
   825a2:	f47f aeec 	bne.w	8237e <_vfiprintf_r+0x96e>
   825a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   825a8:	e6aa      	b.n	82300 <_vfiprintf_r+0x8f0>
   825aa:	2202      	movs	r2, #2
   825ac:	ab0e      	add	r3, sp, #56	; 0x38
   825ae:	921d      	str	r2, [sp, #116]	; 0x74
   825b0:	931c      	str	r3, [sp, #112]	; 0x70
   825b2:	2001      	movs	r0, #1
   825b4:	46d1      	mov	r9, sl
   825b6:	e5d0      	b.n	8215a <_vfiprintf_r+0x74a>
   825b8:	4d34      	ldr	r5, [pc, #208]	; (8268c <_vfiprintf_r+0xc7c>)
   825ba:	e5fd      	b.n	821b8 <_vfiprintf_r+0x7a8>
   825bc:	9a07      	ldr	r2, [sp, #28]
   825be:	4613      	mov	r3, r2
   825c0:	3304      	adds	r3, #4
   825c2:	9307      	str	r3, [sp, #28]
   825c4:	9b03      	ldr	r3, [sp, #12]
   825c6:	6811      	ldr	r1, [r2, #0]
   825c8:	17dd      	asrs	r5, r3, #31
   825ca:	461a      	mov	r2, r3
   825cc:	462b      	mov	r3, r5
   825ce:	e9c1 2300 	strd	r2, r3, [r1]
   825d2:	f7ff ba5a 	b.w	81a8a <_vfiprintf_r+0x7a>
   825d6:	4658      	mov	r0, fp
   825d8:	9507      	str	r5, [sp, #28]
   825da:	9302      	str	r3, [sp, #8]
   825dc:	f7ff f96a 	bl	818b4 <strlen>
   825e0:	2400      	movs	r4, #0
   825e2:	9005      	str	r0, [sp, #20]
   825e4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   825e8:	f7ff bb6a 	b.w	81cc0 <_vfiprintf_r+0x2b0>
   825ec:	aa0f      	add	r2, sp, #60	; 0x3c
   825ee:	9904      	ldr	r1, [sp, #16]
   825f0:	9806      	ldr	r0, [sp, #24]
   825f2:	f7ff f9cd 	bl	81990 <__sprint_r.part.0>
   825f6:	2800      	cmp	r0, #0
   825f8:	f47f aec1 	bne.w	8237e <_vfiprintf_r+0x96e>
   825fc:	9910      	ldr	r1, [sp, #64]	; 0x40
   825fe:	46d1      	mov	r9, sl
   82600:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82602:	1c48      	adds	r0, r1, #1
   82604:	e5b1      	b.n	8216a <_vfiprintf_r+0x75a>
   82606:	9910      	ldr	r1, [sp, #64]	; 0x40
   82608:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8260a:	3101      	adds	r1, #1
   8260c:	4e20      	ldr	r6, [pc, #128]	; (82690 <_vfiprintf_r+0xc80>)
   8260e:	f7ff bb9c 	b.w	81d4a <_vfiprintf_r+0x33a>
   82612:	2c06      	cmp	r4, #6
   82614:	bf28      	it	cs
   82616:	2406      	movcs	r4, #6
   82618:	9507      	str	r5, [sp, #28]
   8261a:	9405      	str	r4, [sp, #20]
   8261c:	9401      	str	r4, [sp, #4]
   8261e:	f8df b074 	ldr.w	fp, [pc, #116]	; 82694 <_vfiprintf_r+0xc84>
   82622:	e4e3      	b.n	81fec <_vfiprintf_r+0x5dc>
   82624:	9810      	ldr	r0, [sp, #64]	; 0x40
   82626:	4e1a      	ldr	r6, [pc, #104]	; (82690 <_vfiprintf_r+0xc80>)
   82628:	3001      	adds	r0, #1
   8262a:	e60e      	b.n	8224a <_vfiprintf_r+0x83a>
   8262c:	4686      	mov	lr, r0
   8262e:	4d17      	ldr	r5, [pc, #92]	; (8268c <_vfiprintf_r+0xc7c>)
   82630:	f7ff bbe2 	b.w	81df8 <_vfiprintf_r+0x3e8>
   82634:	9405      	str	r4, [sp, #20]
   82636:	9507      	str	r5, [sp, #28]
   82638:	9302      	str	r3, [sp, #8]
   8263a:	4604      	mov	r4, r0
   8263c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82640:	f7ff bb3e 	b.w	81cc0 <_vfiprintf_r+0x2b0>
   82644:	9806      	ldr	r0, [sp, #24]
   82646:	aa0f      	add	r2, sp, #60	; 0x3c
   82648:	4659      	mov	r1, fp
   8264a:	f7ff f9a1 	bl	81990 <__sprint_r.part.0>
   8264e:	2800      	cmp	r0, #0
   82650:	f43f ae2e 	beq.w	822b0 <_vfiprintf_r+0x8a0>
   82654:	e62e      	b.n	822b4 <_vfiprintf_r+0x8a4>
   82656:	9907      	ldr	r1, [sp, #28]
   82658:	f898 2001 	ldrb.w	r2, [r8, #1]
   8265c:	680c      	ldr	r4, [r1, #0]
   8265e:	3104      	adds	r1, #4
   82660:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   82664:	46b8      	mov	r8, r7
   82666:	9107      	str	r1, [sp, #28]
   82668:	f7ff ba44 	b.w	81af4 <_vfiprintf_r+0xe4>
   8266c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82670:	e4a7      	b.n	81fc2 <_vfiprintf_r+0x5b2>
   82672:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82676:	e521      	b.n	820bc <_vfiprintf_r+0x6ac>
   82678:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   8267c:	e47c      	b.n	81f78 <_vfiprintf_r+0x568>
   8267e:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82682:	e43f      	b.n	81f04 <_vfiprintf_r+0x4f4>
   82684:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82688:	f7ff bbfa 	b.w	81e80 <_vfiprintf_r+0x470>
   8268c:	000844dc 	.word	0x000844dc
   82690:	000844cc 	.word	0x000844cc
   82694:	000844c4 	.word	0x000844c4

00082698 <__sbprintf>:
   82698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8269c:	460c      	mov	r4, r1
   8269e:	f04f 0e00 	mov.w	lr, #0
   826a2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   826a6:	4606      	mov	r6, r0
   826a8:	4617      	mov	r7, r2
   826aa:	4698      	mov	r8, r3
   826ac:	6e62      	ldr	r2, [r4, #100]	; 0x64
   826ae:	89e3      	ldrh	r3, [r4, #14]
   826b0:	8989      	ldrh	r1, [r1, #12]
   826b2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   826b6:	f021 0102 	bic.w	r1, r1, #2
   826ba:	9219      	str	r2, [sp, #100]	; 0x64
   826bc:	f8ad 300e 	strh.w	r3, [sp, #14]
   826c0:	69e2      	ldr	r2, [r4, #28]
   826c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   826c4:	f8ad 100c 	strh.w	r1, [sp, #12]
   826c8:	a816      	add	r0, sp, #88	; 0x58
   826ca:	a91a      	add	r1, sp, #104	; 0x68
   826cc:	f8cd e018 	str.w	lr, [sp, #24]
   826d0:	9207      	str	r2, [sp, #28]
   826d2:	9309      	str	r3, [sp, #36]	; 0x24
   826d4:	9100      	str	r1, [sp, #0]
   826d6:	9104      	str	r1, [sp, #16]
   826d8:	9502      	str	r5, [sp, #8]
   826da:	9505      	str	r5, [sp, #20]
   826dc:	f000 fd44 	bl	83168 <__retarget_lock_init_recursive>
   826e0:	4643      	mov	r3, r8
   826e2:	463a      	mov	r2, r7
   826e4:	4669      	mov	r1, sp
   826e6:	4630      	mov	r0, r6
   826e8:	f7ff f992 	bl	81a10 <_vfiprintf_r>
   826ec:	1e05      	subs	r5, r0, #0
   826ee:	db07      	blt.n	82700 <__sbprintf+0x68>
   826f0:	4630      	mov	r0, r6
   826f2:	4669      	mov	r1, sp
   826f4:	f000 f924 	bl	82940 <_fflush_r>
   826f8:	2800      	cmp	r0, #0
   826fa:	bf18      	it	ne
   826fc:	f04f 35ff 	movne.w	r5, #4294967295
   82700:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82704:	065b      	lsls	r3, r3, #25
   82706:	d503      	bpl.n	82710 <__sbprintf+0x78>
   82708:	89a3      	ldrh	r3, [r4, #12]
   8270a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8270e:	81a3      	strh	r3, [r4, #12]
   82710:	9816      	ldr	r0, [sp, #88]	; 0x58
   82712:	f000 fd2b 	bl	8316c <__retarget_lock_close_recursive>
   82716:	4628      	mov	r0, r5
   82718:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   8271c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082720 <__swsetup_r>:
   82720:	b538      	push	{r3, r4, r5, lr}
   82722:	4b30      	ldr	r3, [pc, #192]	; (827e4 <__swsetup_r+0xc4>)
   82724:	4605      	mov	r5, r0
   82726:	6818      	ldr	r0, [r3, #0]
   82728:	460c      	mov	r4, r1
   8272a:	b110      	cbz	r0, 82732 <__swsetup_r+0x12>
   8272c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8272e:	2b00      	cmp	r3, #0
   82730:	d038      	beq.n	827a4 <__swsetup_r+0x84>
   82732:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82736:	b293      	uxth	r3, r2
   82738:	0718      	lsls	r0, r3, #28
   8273a:	d50c      	bpl.n	82756 <__swsetup_r+0x36>
   8273c:	6920      	ldr	r0, [r4, #16]
   8273e:	b1a8      	cbz	r0, 8276c <__swsetup_r+0x4c>
   82740:	f013 0201 	ands.w	r2, r3, #1
   82744:	d01e      	beq.n	82784 <__swsetup_r+0x64>
   82746:	2200      	movs	r2, #0
   82748:	6963      	ldr	r3, [r4, #20]
   8274a:	60a2      	str	r2, [r4, #8]
   8274c:	425b      	negs	r3, r3
   8274e:	61a3      	str	r3, [r4, #24]
   82750:	b1f0      	cbz	r0, 82790 <__swsetup_r+0x70>
   82752:	2000      	movs	r0, #0
   82754:	bd38      	pop	{r3, r4, r5, pc}
   82756:	06d9      	lsls	r1, r3, #27
   82758:	d53b      	bpl.n	827d2 <__swsetup_r+0xb2>
   8275a:	0758      	lsls	r0, r3, #29
   8275c:	d425      	bmi.n	827aa <__swsetup_r+0x8a>
   8275e:	6920      	ldr	r0, [r4, #16]
   82760:	f042 0308 	orr.w	r3, r2, #8
   82764:	81a3      	strh	r3, [r4, #12]
   82766:	b29b      	uxth	r3, r3
   82768:	2800      	cmp	r0, #0
   8276a:	d1e9      	bne.n	82740 <__swsetup_r+0x20>
   8276c:	f403 7220 	and.w	r2, r3, #640	; 0x280
   82770:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   82774:	d0e4      	beq.n	82740 <__swsetup_r+0x20>
   82776:	4628      	mov	r0, r5
   82778:	4621      	mov	r1, r4
   8277a:	f000 fd2b 	bl	831d4 <__smakebuf_r>
   8277e:	89a3      	ldrh	r3, [r4, #12]
   82780:	6920      	ldr	r0, [r4, #16]
   82782:	e7dd      	b.n	82740 <__swsetup_r+0x20>
   82784:	0799      	lsls	r1, r3, #30
   82786:	bf58      	it	pl
   82788:	6962      	ldrpl	r2, [r4, #20]
   8278a:	60a2      	str	r2, [r4, #8]
   8278c:	2800      	cmp	r0, #0
   8278e:	d1e0      	bne.n	82752 <__swsetup_r+0x32>
   82790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82794:	061a      	lsls	r2, r3, #24
   82796:	d5dd      	bpl.n	82754 <__swsetup_r+0x34>
   82798:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8279c:	81a3      	strh	r3, [r4, #12]
   8279e:	f04f 30ff 	mov.w	r0, #4294967295
   827a2:	bd38      	pop	{r3, r4, r5, pc}
   827a4:	f000 f924 	bl	829f0 <__sinit>
   827a8:	e7c3      	b.n	82732 <__swsetup_r+0x12>
   827aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
   827ac:	b151      	cbz	r1, 827c4 <__swsetup_r+0xa4>
   827ae:	f104 0340 	add.w	r3, r4, #64	; 0x40
   827b2:	4299      	cmp	r1, r3
   827b4:	d004      	beq.n	827c0 <__swsetup_r+0xa0>
   827b6:	4628      	mov	r0, r5
   827b8:	f000 fa40 	bl	82c3c <_free_r>
   827bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   827c0:	2300      	movs	r3, #0
   827c2:	6323      	str	r3, [r4, #48]	; 0x30
   827c4:	2300      	movs	r3, #0
   827c6:	6920      	ldr	r0, [r4, #16]
   827c8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   827cc:	e884 0009 	stmia.w	r4, {r0, r3}
   827d0:	e7c6      	b.n	82760 <__swsetup_r+0x40>
   827d2:	2309      	movs	r3, #9
   827d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   827d8:	602b      	str	r3, [r5, #0]
   827da:	f04f 30ff 	mov.w	r0, #4294967295
   827de:	81a2      	strh	r2, [r4, #12]
   827e0:	bd38      	pop	{r3, r4, r5, pc}
   827e2:	bf00      	nop
   827e4:	20070140 	.word	0x20070140

000827e8 <register_fini>:
   827e8:	4b02      	ldr	r3, [pc, #8]	; (827f4 <register_fini+0xc>)
   827ea:	b113      	cbz	r3, 827f2 <register_fini+0xa>
   827ec:	4802      	ldr	r0, [pc, #8]	; (827f8 <register_fini+0x10>)
   827ee:	f000 b805 	b.w	827fc <atexit>
   827f2:	4770      	bx	lr
   827f4:	00000000 	.word	0x00000000
   827f8:	00082a69 	.word	0x00082a69

000827fc <atexit>:
   827fc:	2300      	movs	r3, #0
   827fe:	4601      	mov	r1, r0
   82800:	461a      	mov	r2, r3
   82802:	4618      	mov	r0, r3
   82804:	f001 bb56 	b.w	83eb4 <__register_exitproc>

00082808 <__sflush_r>:
   82808:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   8280c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82810:	b29a      	uxth	r2, r3
   82812:	460d      	mov	r5, r1
   82814:	0711      	lsls	r1, r2, #28
   82816:	4680      	mov	r8, r0
   82818:	d43a      	bmi.n	82890 <__sflush_r+0x88>
   8281a:	686a      	ldr	r2, [r5, #4]
   8281c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82820:	2a00      	cmp	r2, #0
   82822:	81ab      	strh	r3, [r5, #12]
   82824:	dd70      	ble.n	82908 <__sflush_r+0x100>
   82826:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82828:	2c00      	cmp	r4, #0
   8282a:	d04a      	beq.n	828c2 <__sflush_r+0xba>
   8282c:	2200      	movs	r2, #0
   8282e:	b29b      	uxth	r3, r3
   82830:	f8d8 6000 	ldr.w	r6, [r8]
   82834:	f8c8 2000 	str.w	r2, [r8]
   82838:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   8283c:	d068      	beq.n	82910 <__sflush_r+0x108>
   8283e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82840:	075f      	lsls	r7, r3, #29
   82842:	d505      	bpl.n	82850 <__sflush_r+0x48>
   82844:	6869      	ldr	r1, [r5, #4]
   82846:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82848:	1a52      	subs	r2, r2, r1
   8284a:	b10b      	cbz	r3, 82850 <__sflush_r+0x48>
   8284c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8284e:	1ad2      	subs	r2, r2, r3
   82850:	2300      	movs	r3, #0
   82852:	69e9      	ldr	r1, [r5, #28]
   82854:	4640      	mov	r0, r8
   82856:	47a0      	blx	r4
   82858:	1c44      	adds	r4, r0, #1
   8285a:	d03d      	beq.n	828d8 <__sflush_r+0xd0>
   8285c:	2100      	movs	r1, #0
   8285e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82862:	692a      	ldr	r2, [r5, #16]
   82864:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82868:	81ab      	strh	r3, [r5, #12]
   8286a:	04db      	lsls	r3, r3, #19
   8286c:	6069      	str	r1, [r5, #4]
   8286e:	602a      	str	r2, [r5, #0]
   82870:	d448      	bmi.n	82904 <__sflush_r+0xfc>
   82872:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82874:	f8c8 6000 	str.w	r6, [r8]
   82878:	b319      	cbz	r1, 828c2 <__sflush_r+0xba>
   8287a:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8287e:	4299      	cmp	r1, r3
   82880:	d002      	beq.n	82888 <__sflush_r+0x80>
   82882:	4640      	mov	r0, r8
   82884:	f000 f9da 	bl	82c3c <_free_r>
   82888:	2000      	movs	r0, #0
   8288a:	6328      	str	r0, [r5, #48]	; 0x30
   8288c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82890:	692e      	ldr	r6, [r5, #16]
   82892:	b1b6      	cbz	r6, 828c2 <__sflush_r+0xba>
   82894:	0791      	lsls	r1, r2, #30
   82896:	bf18      	it	ne
   82898:	2300      	movne	r3, #0
   8289a:	682c      	ldr	r4, [r5, #0]
   8289c:	bf08      	it	eq
   8289e:	696b      	ldreq	r3, [r5, #20]
   828a0:	602e      	str	r6, [r5, #0]
   828a2:	1ba4      	subs	r4, r4, r6
   828a4:	60ab      	str	r3, [r5, #8]
   828a6:	e00a      	b.n	828be <__sflush_r+0xb6>
   828a8:	4623      	mov	r3, r4
   828aa:	4632      	mov	r2, r6
   828ac:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   828ae:	69e9      	ldr	r1, [r5, #28]
   828b0:	4640      	mov	r0, r8
   828b2:	47b8      	blx	r7
   828b4:	2800      	cmp	r0, #0
   828b6:	eba4 0400 	sub.w	r4, r4, r0
   828ba:	4406      	add	r6, r0
   828bc:	dd04      	ble.n	828c8 <__sflush_r+0xc0>
   828be:	2c00      	cmp	r4, #0
   828c0:	dcf2      	bgt.n	828a8 <__sflush_r+0xa0>
   828c2:	2000      	movs	r0, #0
   828c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828c8:	89ab      	ldrh	r3, [r5, #12]
   828ca:	f04f 30ff 	mov.w	r0, #4294967295
   828ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   828d2:	81ab      	strh	r3, [r5, #12]
   828d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828d8:	f8d8 4000 	ldr.w	r4, [r8]
   828dc:	2c1d      	cmp	r4, #29
   828de:	d8f3      	bhi.n	828c8 <__sflush_r+0xc0>
   828e0:	4b16      	ldr	r3, [pc, #88]	; (8293c <__sflush_r+0x134>)
   828e2:	40e3      	lsrs	r3, r4
   828e4:	43db      	mvns	r3, r3
   828e6:	f013 0301 	ands.w	r3, r3, #1
   828ea:	d1ed      	bne.n	828c8 <__sflush_r+0xc0>
   828ec:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   828f0:	6929      	ldr	r1, [r5, #16]
   828f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   828f6:	81aa      	strh	r2, [r5, #12]
   828f8:	04d2      	lsls	r2, r2, #19
   828fa:	606b      	str	r3, [r5, #4]
   828fc:	6029      	str	r1, [r5, #0]
   828fe:	d5b8      	bpl.n	82872 <__sflush_r+0x6a>
   82900:	2c00      	cmp	r4, #0
   82902:	d1b6      	bne.n	82872 <__sflush_r+0x6a>
   82904:	6528      	str	r0, [r5, #80]	; 0x50
   82906:	e7b4      	b.n	82872 <__sflush_r+0x6a>
   82908:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8290a:	2a00      	cmp	r2, #0
   8290c:	dc8b      	bgt.n	82826 <__sflush_r+0x1e>
   8290e:	e7d8      	b.n	828c2 <__sflush_r+0xba>
   82910:	2301      	movs	r3, #1
   82912:	69e9      	ldr	r1, [r5, #28]
   82914:	4640      	mov	r0, r8
   82916:	47a0      	blx	r4
   82918:	1c43      	adds	r3, r0, #1
   8291a:	4602      	mov	r2, r0
   8291c:	d002      	beq.n	82924 <__sflush_r+0x11c>
   8291e:	89ab      	ldrh	r3, [r5, #12]
   82920:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82922:	e78d      	b.n	82840 <__sflush_r+0x38>
   82924:	f8d8 3000 	ldr.w	r3, [r8]
   82928:	2b00      	cmp	r3, #0
   8292a:	d0f8      	beq.n	8291e <__sflush_r+0x116>
   8292c:	2b1d      	cmp	r3, #29
   8292e:	d001      	beq.n	82934 <__sflush_r+0x12c>
   82930:	2b16      	cmp	r3, #22
   82932:	d1c9      	bne.n	828c8 <__sflush_r+0xc0>
   82934:	f8c8 6000 	str.w	r6, [r8]
   82938:	e7c3      	b.n	828c2 <__sflush_r+0xba>
   8293a:	bf00      	nop
   8293c:	20400001 	.word	0x20400001

00082940 <_fflush_r>:
   82940:	b538      	push	{r3, r4, r5, lr}
   82942:	460d      	mov	r5, r1
   82944:	4604      	mov	r4, r0
   82946:	b108      	cbz	r0, 8294c <_fflush_r+0xc>
   82948:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8294a:	b1bb      	cbz	r3, 8297c <_fflush_r+0x3c>
   8294c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   82950:	b188      	cbz	r0, 82976 <_fflush_r+0x36>
   82952:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82954:	07db      	lsls	r3, r3, #31
   82956:	d401      	bmi.n	8295c <_fflush_r+0x1c>
   82958:	0581      	lsls	r1, r0, #22
   8295a:	d517      	bpl.n	8298c <_fflush_r+0x4c>
   8295c:	4620      	mov	r0, r4
   8295e:	4629      	mov	r1, r5
   82960:	f7ff ff52 	bl	82808 <__sflush_r>
   82964:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82966:	4604      	mov	r4, r0
   82968:	07da      	lsls	r2, r3, #31
   8296a:	d402      	bmi.n	82972 <_fflush_r+0x32>
   8296c:	89ab      	ldrh	r3, [r5, #12]
   8296e:	059b      	lsls	r3, r3, #22
   82970:	d507      	bpl.n	82982 <_fflush_r+0x42>
   82972:	4620      	mov	r0, r4
   82974:	bd38      	pop	{r3, r4, r5, pc}
   82976:	4604      	mov	r4, r0
   82978:	4620      	mov	r0, r4
   8297a:	bd38      	pop	{r3, r4, r5, pc}
   8297c:	f000 f838 	bl	829f0 <__sinit>
   82980:	e7e4      	b.n	8294c <_fflush_r+0xc>
   82982:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82984:	f000 fbf6 	bl	83174 <__retarget_lock_release_recursive>
   82988:	4620      	mov	r0, r4
   8298a:	bd38      	pop	{r3, r4, r5, pc}
   8298c:	6da8      	ldr	r0, [r5, #88]	; 0x58
   8298e:	f000 fbef 	bl	83170 <__retarget_lock_acquire_recursive>
   82992:	e7e3      	b.n	8295c <_fflush_r+0x1c>

00082994 <_cleanup_r>:
   82994:	4901      	ldr	r1, [pc, #4]	; (8299c <_cleanup_r+0x8>)
   82996:	f000 bbb1 	b.w	830fc <_fwalk_reent>
   8299a:	bf00      	nop
   8299c:	00083f9d 	.word	0x00083f9d

000829a0 <std.isra.0>:
   829a0:	2300      	movs	r3, #0
   829a2:	b510      	push	{r4, lr}
   829a4:	4604      	mov	r4, r0
   829a6:	8181      	strh	r1, [r0, #12]
   829a8:	81c2      	strh	r2, [r0, #14]
   829aa:	6003      	str	r3, [r0, #0]
   829ac:	6043      	str	r3, [r0, #4]
   829ae:	6083      	str	r3, [r0, #8]
   829b0:	6643      	str	r3, [r0, #100]	; 0x64
   829b2:	6103      	str	r3, [r0, #16]
   829b4:	6143      	str	r3, [r0, #20]
   829b6:	6183      	str	r3, [r0, #24]
   829b8:	4619      	mov	r1, r3
   829ba:	2208      	movs	r2, #8
   829bc:	305c      	adds	r0, #92	; 0x5c
   829be:	f7fe fe05 	bl	815cc <memset>
   829c2:	4807      	ldr	r0, [pc, #28]	; (829e0 <std.isra.0+0x40>)
   829c4:	4907      	ldr	r1, [pc, #28]	; (829e4 <std.isra.0+0x44>)
   829c6:	4a08      	ldr	r2, [pc, #32]	; (829e8 <std.isra.0+0x48>)
   829c8:	4b08      	ldr	r3, [pc, #32]	; (829ec <std.isra.0+0x4c>)
   829ca:	6220      	str	r0, [r4, #32]
   829cc:	61e4      	str	r4, [r4, #28]
   829ce:	6261      	str	r1, [r4, #36]	; 0x24
   829d0:	62a2      	str	r2, [r4, #40]	; 0x28
   829d2:	62e3      	str	r3, [r4, #44]	; 0x2c
   829d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
   829d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   829dc:	f000 bbc4 	b.w	83168 <__retarget_lock_init_recursive>
   829e0:	00083ce5 	.word	0x00083ce5
   829e4:	00083d09 	.word	0x00083d09
   829e8:	00083d45 	.word	0x00083d45
   829ec:	00083d65 	.word	0x00083d65

000829f0 <__sinit>:
   829f0:	b510      	push	{r4, lr}
   829f2:	4604      	mov	r4, r0
   829f4:	4814      	ldr	r0, [pc, #80]	; (82a48 <__sinit+0x58>)
   829f6:	f000 fbbb 	bl	83170 <__retarget_lock_acquire_recursive>
   829fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   829fc:	b9fa      	cbnz	r2, 82a3e <__sinit+0x4e>
   829fe:	2003      	movs	r0, #3
   82a00:	4912      	ldr	r1, [pc, #72]	; (82a4c <__sinit+0x5c>)
   82a02:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   82a06:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   82a0a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   82a0e:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   82a12:	63e1      	str	r1, [r4, #60]	; 0x3c
   82a14:	6860      	ldr	r0, [r4, #4]
   82a16:	2104      	movs	r1, #4
   82a18:	f7ff ffc2 	bl	829a0 <std.isra.0>
   82a1c:	68a0      	ldr	r0, [r4, #8]
   82a1e:	2201      	movs	r2, #1
   82a20:	2109      	movs	r1, #9
   82a22:	f7ff ffbd 	bl	829a0 <std.isra.0>
   82a26:	68e0      	ldr	r0, [r4, #12]
   82a28:	2202      	movs	r2, #2
   82a2a:	2112      	movs	r1, #18
   82a2c:	f7ff ffb8 	bl	829a0 <std.isra.0>
   82a30:	2301      	movs	r3, #1
   82a32:	4805      	ldr	r0, [pc, #20]	; (82a48 <__sinit+0x58>)
   82a34:	63a3      	str	r3, [r4, #56]	; 0x38
   82a36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a3a:	f000 bb9b 	b.w	83174 <__retarget_lock_release_recursive>
   82a3e:	4802      	ldr	r0, [pc, #8]	; (82a48 <__sinit+0x58>)
   82a40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a44:	f000 bb96 	b.w	83174 <__retarget_lock_release_recursive>
   82a48:	20070d4c 	.word	0x20070d4c
   82a4c:	00082995 	.word	0x00082995

00082a50 <__sfp_lock_acquire>:
   82a50:	4801      	ldr	r0, [pc, #4]	; (82a58 <__sfp_lock_acquire+0x8>)
   82a52:	f000 bb8d 	b.w	83170 <__retarget_lock_acquire_recursive>
   82a56:	bf00      	nop
   82a58:	20070d60 	.word	0x20070d60

00082a5c <__sfp_lock_release>:
   82a5c:	4801      	ldr	r0, [pc, #4]	; (82a64 <__sfp_lock_release+0x8>)
   82a5e:	f000 bb89 	b.w	83174 <__retarget_lock_release_recursive>
   82a62:	bf00      	nop
   82a64:	20070d60 	.word	0x20070d60

00082a68 <__libc_fini_array>:
   82a68:	b538      	push	{r3, r4, r5, lr}
   82a6a:	4c0a      	ldr	r4, [pc, #40]	; (82a94 <__libc_fini_array+0x2c>)
   82a6c:	4d0a      	ldr	r5, [pc, #40]	; (82a98 <__libc_fini_array+0x30>)
   82a6e:	1b64      	subs	r4, r4, r5
   82a70:	10a4      	asrs	r4, r4, #2
   82a72:	d00a      	beq.n	82a8a <__libc_fini_array+0x22>
   82a74:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82a78:	3b01      	subs	r3, #1
   82a7a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82a7e:	3c01      	subs	r4, #1
   82a80:	f855 3904 	ldr.w	r3, [r5], #-4
   82a84:	4798      	blx	r3
   82a86:	2c00      	cmp	r4, #0
   82a88:	d1f9      	bne.n	82a7e <__libc_fini_array+0x16>
   82a8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82a8e:	f001 bdc1 	b.w	84614 <_fini>
   82a92:	bf00      	nop
   82a94:	00084624 	.word	0x00084624
   82a98:	00084620 	.word	0x00084620

00082a9c <__fputwc>:
   82a9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82aa0:	b083      	sub	sp, #12
   82aa2:	4607      	mov	r7, r0
   82aa4:	4688      	mov	r8, r1
   82aa6:	4614      	mov	r4, r2
   82aa8:	f000 fb50 	bl	8314c <__locale_mb_cur_max>
   82aac:	2801      	cmp	r0, #1
   82aae:	d033      	beq.n	82b18 <__fputwc+0x7c>
   82ab0:	4642      	mov	r2, r8
   82ab2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   82ab6:	a901      	add	r1, sp, #4
   82ab8:	4638      	mov	r0, r7
   82aba:	f001 f9af 	bl	83e1c <_wcrtomb_r>
   82abe:	1c42      	adds	r2, r0, #1
   82ac0:	4606      	mov	r6, r0
   82ac2:	d022      	beq.n	82b0a <__fputwc+0x6e>
   82ac4:	b390      	cbz	r0, 82b2c <__fputwc+0x90>
   82ac6:	f89d 1004 	ldrb.w	r1, [sp, #4]
   82aca:	2500      	movs	r5, #0
   82acc:	f10d 0904 	add.w	r9, sp, #4
   82ad0:	e008      	b.n	82ae4 <__fputwc+0x48>
   82ad2:	6823      	ldr	r3, [r4, #0]
   82ad4:	1c5a      	adds	r2, r3, #1
   82ad6:	6022      	str	r2, [r4, #0]
   82ad8:	7019      	strb	r1, [r3, #0]
   82ada:	3501      	adds	r5, #1
   82adc:	42b5      	cmp	r5, r6
   82ade:	d225      	bcs.n	82b2c <__fputwc+0x90>
   82ae0:	f815 1009 	ldrb.w	r1, [r5, r9]
   82ae4:	68a3      	ldr	r3, [r4, #8]
   82ae6:	3b01      	subs	r3, #1
   82ae8:	2b00      	cmp	r3, #0
   82aea:	60a3      	str	r3, [r4, #8]
   82aec:	daf1      	bge.n	82ad2 <__fputwc+0x36>
   82aee:	69a2      	ldr	r2, [r4, #24]
   82af0:	4293      	cmp	r3, r2
   82af2:	db01      	blt.n	82af8 <__fputwc+0x5c>
   82af4:	290a      	cmp	r1, #10
   82af6:	d1ec      	bne.n	82ad2 <__fputwc+0x36>
   82af8:	4622      	mov	r2, r4
   82afa:	4638      	mov	r0, r7
   82afc:	f001 f936 	bl	83d6c <__swbuf_r>
   82b00:	1c43      	adds	r3, r0, #1
   82b02:	d1ea      	bne.n	82ada <__fputwc+0x3e>
   82b04:	b003      	add	sp, #12
   82b06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82b0a:	89a3      	ldrh	r3, [r4, #12]
   82b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82b10:	81a3      	strh	r3, [r4, #12]
   82b12:	b003      	add	sp, #12
   82b14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82b18:	f108 33ff 	add.w	r3, r8, #4294967295
   82b1c:	2bfe      	cmp	r3, #254	; 0xfe
   82b1e:	d8c7      	bhi.n	82ab0 <__fputwc+0x14>
   82b20:	fa5f f188 	uxtb.w	r1, r8
   82b24:	4606      	mov	r6, r0
   82b26:	f88d 1004 	strb.w	r1, [sp, #4]
   82b2a:	e7ce      	b.n	82aca <__fputwc+0x2e>
   82b2c:	4640      	mov	r0, r8
   82b2e:	b003      	add	sp, #12
   82b30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00082b34 <_fputwc_r>:
   82b34:	b530      	push	{r4, r5, lr}
   82b36:	6e53      	ldr	r3, [r2, #100]	; 0x64
   82b38:	4614      	mov	r4, r2
   82b3a:	f013 0f01 	tst.w	r3, #1
   82b3e:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   82b42:	b083      	sub	sp, #12
   82b44:	4605      	mov	r5, r0
   82b46:	b29a      	uxth	r2, r3
   82b48:	d101      	bne.n	82b4e <_fputwc_r+0x1a>
   82b4a:	0590      	lsls	r0, r2, #22
   82b4c:	d51c      	bpl.n	82b88 <_fputwc_r+0x54>
   82b4e:	0490      	lsls	r0, r2, #18
   82b50:	d406      	bmi.n	82b60 <_fputwc_r+0x2c>
   82b52:	6e62      	ldr	r2, [r4, #100]	; 0x64
   82b54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82b58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82b5c:	81a3      	strh	r3, [r4, #12]
   82b5e:	6662      	str	r2, [r4, #100]	; 0x64
   82b60:	4628      	mov	r0, r5
   82b62:	4622      	mov	r2, r4
   82b64:	f7ff ff9a 	bl	82a9c <__fputwc>
   82b68:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82b6a:	4605      	mov	r5, r0
   82b6c:	07da      	lsls	r2, r3, #31
   82b6e:	d402      	bmi.n	82b76 <_fputwc_r+0x42>
   82b70:	89a3      	ldrh	r3, [r4, #12]
   82b72:	059b      	lsls	r3, r3, #22
   82b74:	d502      	bpl.n	82b7c <_fputwc_r+0x48>
   82b76:	4628      	mov	r0, r5
   82b78:	b003      	add	sp, #12
   82b7a:	bd30      	pop	{r4, r5, pc}
   82b7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82b7e:	f000 faf9 	bl	83174 <__retarget_lock_release_recursive>
   82b82:	4628      	mov	r0, r5
   82b84:	b003      	add	sp, #12
   82b86:	bd30      	pop	{r4, r5, pc}
   82b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82b8a:	9101      	str	r1, [sp, #4]
   82b8c:	f000 faf0 	bl	83170 <__retarget_lock_acquire_recursive>
   82b90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82b94:	9901      	ldr	r1, [sp, #4]
   82b96:	b29a      	uxth	r2, r3
   82b98:	e7d9      	b.n	82b4e <_fputwc_r+0x1a>
   82b9a:	bf00      	nop

00082b9c <_malloc_trim_r>:
   82b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82b9e:	460c      	mov	r4, r1
   82ba0:	4f23      	ldr	r7, [pc, #140]	; (82c30 <_malloc_trim_r+0x94>)
   82ba2:	4606      	mov	r6, r0
   82ba4:	f000 feca 	bl	8393c <__malloc_lock>
   82ba8:	68bb      	ldr	r3, [r7, #8]
   82baa:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   82bae:	685d      	ldr	r5, [r3, #4]
   82bb0:	310f      	adds	r1, #15
   82bb2:	f025 0503 	bic.w	r5, r5, #3
   82bb6:	4429      	add	r1, r5
   82bb8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82bbc:	f021 010f 	bic.w	r1, r1, #15
   82bc0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   82bc4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   82bc8:	db07      	blt.n	82bda <_malloc_trim_r+0x3e>
   82bca:	2100      	movs	r1, #0
   82bcc:	4630      	mov	r0, r6
   82bce:	f001 f877 	bl	83cc0 <_sbrk_r>
   82bd2:	68bb      	ldr	r3, [r7, #8]
   82bd4:	442b      	add	r3, r5
   82bd6:	4298      	cmp	r0, r3
   82bd8:	d004      	beq.n	82be4 <_malloc_trim_r+0x48>
   82bda:	4630      	mov	r0, r6
   82bdc:	f000 feb4 	bl	83948 <__malloc_unlock>
   82be0:	2000      	movs	r0, #0
   82be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82be4:	4261      	negs	r1, r4
   82be6:	4630      	mov	r0, r6
   82be8:	f001 f86a 	bl	83cc0 <_sbrk_r>
   82bec:	3001      	adds	r0, #1
   82bee:	d00d      	beq.n	82c0c <_malloc_trim_r+0x70>
   82bf0:	4b10      	ldr	r3, [pc, #64]	; (82c34 <_malloc_trim_r+0x98>)
   82bf2:	68ba      	ldr	r2, [r7, #8]
   82bf4:	6819      	ldr	r1, [r3, #0]
   82bf6:	1b2d      	subs	r5, r5, r4
   82bf8:	f045 0501 	orr.w	r5, r5, #1
   82bfc:	4630      	mov	r0, r6
   82bfe:	1b09      	subs	r1, r1, r4
   82c00:	6055      	str	r5, [r2, #4]
   82c02:	6019      	str	r1, [r3, #0]
   82c04:	f000 fea0 	bl	83948 <__malloc_unlock>
   82c08:	2001      	movs	r0, #1
   82c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82c0c:	2100      	movs	r1, #0
   82c0e:	4630      	mov	r0, r6
   82c10:	f001 f856 	bl	83cc0 <_sbrk_r>
   82c14:	68ba      	ldr	r2, [r7, #8]
   82c16:	1a83      	subs	r3, r0, r2
   82c18:	2b0f      	cmp	r3, #15
   82c1a:	ddde      	ble.n	82bda <_malloc_trim_r+0x3e>
   82c1c:	4c06      	ldr	r4, [pc, #24]	; (82c38 <_malloc_trim_r+0x9c>)
   82c1e:	4905      	ldr	r1, [pc, #20]	; (82c34 <_malloc_trim_r+0x98>)
   82c20:	6824      	ldr	r4, [r4, #0]
   82c22:	f043 0301 	orr.w	r3, r3, #1
   82c26:	1b00      	subs	r0, r0, r4
   82c28:	6053      	str	r3, [r2, #4]
   82c2a:	6008      	str	r0, [r1, #0]
   82c2c:	e7d5      	b.n	82bda <_malloc_trim_r+0x3e>
   82c2e:	bf00      	nop
   82c30:	200706e0 	.word	0x200706e0
   82c34:	20070c9c 	.word	0x20070c9c
   82c38:	20070ae8 	.word	0x20070ae8

00082c3c <_free_r>:
   82c3c:	2900      	cmp	r1, #0
   82c3e:	d044      	beq.n	82cca <_free_r+0x8e>
   82c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82c44:	460d      	mov	r5, r1
   82c46:	4680      	mov	r8, r0
   82c48:	f000 fe78 	bl	8393c <__malloc_lock>
   82c4c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82c50:	4969      	ldr	r1, [pc, #420]	; (82df8 <_free_r+0x1bc>)
   82c52:	f1a5 0408 	sub.w	r4, r5, #8
   82c56:	f027 0301 	bic.w	r3, r7, #1
   82c5a:	18e2      	adds	r2, r4, r3
   82c5c:	688e      	ldr	r6, [r1, #8]
   82c5e:	6850      	ldr	r0, [r2, #4]
   82c60:	42b2      	cmp	r2, r6
   82c62:	f020 0003 	bic.w	r0, r0, #3
   82c66:	d05e      	beq.n	82d26 <_free_r+0xea>
   82c68:	07fe      	lsls	r6, r7, #31
   82c6a:	6050      	str	r0, [r2, #4]
   82c6c:	d40b      	bmi.n	82c86 <_free_r+0x4a>
   82c6e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   82c72:	f101 0e08 	add.w	lr, r1, #8
   82c76:	1be4      	subs	r4, r4, r7
   82c78:	68a5      	ldr	r5, [r4, #8]
   82c7a:	443b      	add	r3, r7
   82c7c:	4575      	cmp	r5, lr
   82c7e:	d06d      	beq.n	82d5c <_free_r+0x120>
   82c80:	68e7      	ldr	r7, [r4, #12]
   82c82:	60ef      	str	r7, [r5, #12]
   82c84:	60bd      	str	r5, [r7, #8]
   82c86:	1815      	adds	r5, r2, r0
   82c88:	686d      	ldr	r5, [r5, #4]
   82c8a:	07ed      	lsls	r5, r5, #31
   82c8c:	d53e      	bpl.n	82d0c <_free_r+0xd0>
   82c8e:	f043 0201 	orr.w	r2, r3, #1
   82c92:	6062      	str	r2, [r4, #4]
   82c94:	50e3      	str	r3, [r4, r3]
   82c96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82c9a:	d217      	bcs.n	82ccc <_free_r+0x90>
   82c9c:	2201      	movs	r2, #1
   82c9e:	08db      	lsrs	r3, r3, #3
   82ca0:	1098      	asrs	r0, r3, #2
   82ca2:	684d      	ldr	r5, [r1, #4]
   82ca4:	4413      	add	r3, r2
   82ca6:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   82caa:	4082      	lsls	r2, r0
   82cac:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   82cb0:	432a      	orrs	r2, r5
   82cb2:	3808      	subs	r0, #8
   82cb4:	60e0      	str	r0, [r4, #12]
   82cb6:	60a7      	str	r7, [r4, #8]
   82cb8:	604a      	str	r2, [r1, #4]
   82cba:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82cbe:	60fc      	str	r4, [r7, #12]
   82cc0:	4640      	mov	r0, r8
   82cc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82cc6:	f000 be3f 	b.w	83948 <__malloc_unlock>
   82cca:	4770      	bx	lr
   82ccc:	0a5a      	lsrs	r2, r3, #9
   82cce:	2a04      	cmp	r2, #4
   82cd0:	d852      	bhi.n	82d78 <_free_r+0x13c>
   82cd2:	099a      	lsrs	r2, r3, #6
   82cd4:	f102 0739 	add.w	r7, r2, #57	; 0x39
   82cd8:	00ff      	lsls	r7, r7, #3
   82cda:	f102 0538 	add.w	r5, r2, #56	; 0x38
   82cde:	19c8      	adds	r0, r1, r7
   82ce0:	59ca      	ldr	r2, [r1, r7]
   82ce2:	3808      	subs	r0, #8
   82ce4:	4290      	cmp	r0, r2
   82ce6:	d04f      	beq.n	82d88 <_free_r+0x14c>
   82ce8:	6851      	ldr	r1, [r2, #4]
   82cea:	f021 0103 	bic.w	r1, r1, #3
   82cee:	428b      	cmp	r3, r1
   82cf0:	d232      	bcs.n	82d58 <_free_r+0x11c>
   82cf2:	6892      	ldr	r2, [r2, #8]
   82cf4:	4290      	cmp	r0, r2
   82cf6:	d1f7      	bne.n	82ce8 <_free_r+0xac>
   82cf8:	68c3      	ldr	r3, [r0, #12]
   82cfa:	60a0      	str	r0, [r4, #8]
   82cfc:	60e3      	str	r3, [r4, #12]
   82cfe:	609c      	str	r4, [r3, #8]
   82d00:	60c4      	str	r4, [r0, #12]
   82d02:	4640      	mov	r0, r8
   82d04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82d08:	f000 be1e 	b.w	83948 <__malloc_unlock>
   82d0c:	6895      	ldr	r5, [r2, #8]
   82d0e:	4f3b      	ldr	r7, [pc, #236]	; (82dfc <_free_r+0x1c0>)
   82d10:	4403      	add	r3, r0
   82d12:	42bd      	cmp	r5, r7
   82d14:	d040      	beq.n	82d98 <_free_r+0x15c>
   82d16:	68d0      	ldr	r0, [r2, #12]
   82d18:	f043 0201 	orr.w	r2, r3, #1
   82d1c:	60e8      	str	r0, [r5, #12]
   82d1e:	6085      	str	r5, [r0, #8]
   82d20:	6062      	str	r2, [r4, #4]
   82d22:	50e3      	str	r3, [r4, r3]
   82d24:	e7b7      	b.n	82c96 <_free_r+0x5a>
   82d26:	07ff      	lsls	r7, r7, #31
   82d28:	4403      	add	r3, r0
   82d2a:	d407      	bmi.n	82d3c <_free_r+0x100>
   82d2c:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82d30:	1b64      	subs	r4, r4, r5
   82d32:	68e2      	ldr	r2, [r4, #12]
   82d34:	68a0      	ldr	r0, [r4, #8]
   82d36:	442b      	add	r3, r5
   82d38:	60c2      	str	r2, [r0, #12]
   82d3a:	6090      	str	r0, [r2, #8]
   82d3c:	4a30      	ldr	r2, [pc, #192]	; (82e00 <_free_r+0x1c4>)
   82d3e:	f043 0001 	orr.w	r0, r3, #1
   82d42:	6812      	ldr	r2, [r2, #0]
   82d44:	6060      	str	r0, [r4, #4]
   82d46:	4293      	cmp	r3, r2
   82d48:	608c      	str	r4, [r1, #8]
   82d4a:	d3b9      	bcc.n	82cc0 <_free_r+0x84>
   82d4c:	4b2d      	ldr	r3, [pc, #180]	; (82e04 <_free_r+0x1c8>)
   82d4e:	4640      	mov	r0, r8
   82d50:	6819      	ldr	r1, [r3, #0]
   82d52:	f7ff ff23 	bl	82b9c <_malloc_trim_r>
   82d56:	e7b3      	b.n	82cc0 <_free_r+0x84>
   82d58:	4610      	mov	r0, r2
   82d5a:	e7cd      	b.n	82cf8 <_free_r+0xbc>
   82d5c:	1811      	adds	r1, r2, r0
   82d5e:	6849      	ldr	r1, [r1, #4]
   82d60:	07c9      	lsls	r1, r1, #31
   82d62:	d444      	bmi.n	82dee <_free_r+0x1b2>
   82d64:	6891      	ldr	r1, [r2, #8]
   82d66:	4403      	add	r3, r0
   82d68:	68d2      	ldr	r2, [r2, #12]
   82d6a:	f043 0001 	orr.w	r0, r3, #1
   82d6e:	60ca      	str	r2, [r1, #12]
   82d70:	6091      	str	r1, [r2, #8]
   82d72:	6060      	str	r0, [r4, #4]
   82d74:	50e3      	str	r3, [r4, r3]
   82d76:	e7a3      	b.n	82cc0 <_free_r+0x84>
   82d78:	2a14      	cmp	r2, #20
   82d7a:	d816      	bhi.n	82daa <_free_r+0x16e>
   82d7c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   82d80:	00ff      	lsls	r7, r7, #3
   82d82:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   82d86:	e7aa      	b.n	82cde <_free_r+0xa2>
   82d88:	2301      	movs	r3, #1
   82d8a:	10aa      	asrs	r2, r5, #2
   82d8c:	684d      	ldr	r5, [r1, #4]
   82d8e:	4093      	lsls	r3, r2
   82d90:	432b      	orrs	r3, r5
   82d92:	604b      	str	r3, [r1, #4]
   82d94:	4603      	mov	r3, r0
   82d96:	e7b0      	b.n	82cfa <_free_r+0xbe>
   82d98:	f043 0201 	orr.w	r2, r3, #1
   82d9c:	614c      	str	r4, [r1, #20]
   82d9e:	610c      	str	r4, [r1, #16]
   82da0:	60e5      	str	r5, [r4, #12]
   82da2:	60a5      	str	r5, [r4, #8]
   82da4:	6062      	str	r2, [r4, #4]
   82da6:	50e3      	str	r3, [r4, r3]
   82da8:	e78a      	b.n	82cc0 <_free_r+0x84>
   82daa:	2a54      	cmp	r2, #84	; 0x54
   82dac:	d806      	bhi.n	82dbc <_free_r+0x180>
   82dae:	0b1a      	lsrs	r2, r3, #12
   82db0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   82db4:	00ff      	lsls	r7, r7, #3
   82db6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   82dba:	e790      	b.n	82cde <_free_r+0xa2>
   82dbc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82dc0:	d806      	bhi.n	82dd0 <_free_r+0x194>
   82dc2:	0bda      	lsrs	r2, r3, #15
   82dc4:	f102 0778 	add.w	r7, r2, #120	; 0x78
   82dc8:	00ff      	lsls	r7, r7, #3
   82dca:	f102 0577 	add.w	r5, r2, #119	; 0x77
   82dce:	e786      	b.n	82cde <_free_r+0xa2>
   82dd0:	f240 5054 	movw	r0, #1364	; 0x554
   82dd4:	4282      	cmp	r2, r0
   82dd6:	d806      	bhi.n	82de6 <_free_r+0x1aa>
   82dd8:	0c9a      	lsrs	r2, r3, #18
   82dda:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   82dde:	00ff      	lsls	r7, r7, #3
   82de0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   82de4:	e77b      	b.n	82cde <_free_r+0xa2>
   82de6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   82dea:	257e      	movs	r5, #126	; 0x7e
   82dec:	e777      	b.n	82cde <_free_r+0xa2>
   82dee:	f043 0101 	orr.w	r1, r3, #1
   82df2:	6061      	str	r1, [r4, #4]
   82df4:	6013      	str	r3, [r2, #0]
   82df6:	e763      	b.n	82cc0 <_free_r+0x84>
   82df8:	200706e0 	.word	0x200706e0
   82dfc:	200706e8 	.word	0x200706e8
   82e00:	20070aec 	.word	0x20070aec
   82e04:	20070ccc 	.word	0x20070ccc

00082e08 <__sfvwrite_r>:
   82e08:	6893      	ldr	r3, [r2, #8]
   82e0a:	2b00      	cmp	r3, #0
   82e0c:	d071      	beq.n	82ef2 <__sfvwrite_r+0xea>
   82e0e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82e12:	898b      	ldrh	r3, [r1, #12]
   82e14:	b083      	sub	sp, #12
   82e16:	460c      	mov	r4, r1
   82e18:	0719      	lsls	r1, r3, #28
   82e1a:	9000      	str	r0, [sp, #0]
   82e1c:	4616      	mov	r6, r2
   82e1e:	d525      	bpl.n	82e6c <__sfvwrite_r+0x64>
   82e20:	6922      	ldr	r2, [r4, #16]
   82e22:	b31a      	cbz	r2, 82e6c <__sfvwrite_r+0x64>
   82e24:	f013 0002 	ands.w	r0, r3, #2
   82e28:	6835      	ldr	r5, [r6, #0]
   82e2a:	d02b      	beq.n	82e84 <__sfvwrite_r+0x7c>
   82e2c:	f04f 0900 	mov.w	r9, #0
   82e30:	46b0      	mov	r8, r6
   82e32:	464f      	mov	r7, r9
   82e34:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 830f8 <__sfvwrite_r+0x2f0>
   82e38:	2f00      	cmp	r7, #0
   82e3a:	d055      	beq.n	82ee8 <__sfvwrite_r+0xe0>
   82e3c:	4557      	cmp	r7, sl
   82e3e:	463b      	mov	r3, r7
   82e40:	464a      	mov	r2, r9
   82e42:	bf28      	it	cs
   82e44:	4653      	movcs	r3, sl
   82e46:	69e1      	ldr	r1, [r4, #28]
   82e48:	9800      	ldr	r0, [sp, #0]
   82e4a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   82e4c:	47b0      	blx	r6
   82e4e:	2800      	cmp	r0, #0
   82e50:	dd56      	ble.n	82f00 <__sfvwrite_r+0xf8>
   82e52:	f8d8 3008 	ldr.w	r3, [r8, #8]
   82e56:	4481      	add	r9, r0
   82e58:	1a1b      	subs	r3, r3, r0
   82e5a:	1a3f      	subs	r7, r7, r0
   82e5c:	f8c8 3008 	str.w	r3, [r8, #8]
   82e60:	2b00      	cmp	r3, #0
   82e62:	d1e9      	bne.n	82e38 <__sfvwrite_r+0x30>
   82e64:	2000      	movs	r0, #0
   82e66:	b003      	add	sp, #12
   82e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82e6c:	4621      	mov	r1, r4
   82e6e:	9800      	ldr	r0, [sp, #0]
   82e70:	f7ff fc56 	bl	82720 <__swsetup_r>
   82e74:	2800      	cmp	r0, #0
   82e76:	f040 8135 	bne.w	830e4 <__sfvwrite_r+0x2dc>
   82e7a:	89a3      	ldrh	r3, [r4, #12]
   82e7c:	6835      	ldr	r5, [r6, #0]
   82e7e:	f013 0002 	ands.w	r0, r3, #2
   82e82:	d1d3      	bne.n	82e2c <__sfvwrite_r+0x24>
   82e84:	f013 0901 	ands.w	r9, r3, #1
   82e88:	d144      	bne.n	82f14 <__sfvwrite_r+0x10c>
   82e8a:	464f      	mov	r7, r9
   82e8c:	9601      	str	r6, [sp, #4]
   82e8e:	b337      	cbz	r7, 82ede <__sfvwrite_r+0xd6>
   82e90:	059a      	lsls	r2, r3, #22
   82e92:	f8d4 8008 	ldr.w	r8, [r4, #8]
   82e96:	f140 8085 	bpl.w	82fa4 <__sfvwrite_r+0x19c>
   82e9a:	4547      	cmp	r7, r8
   82e9c:	46c3      	mov	fp, r8
   82e9e:	f0c0 80ad 	bcc.w	82ffc <__sfvwrite_r+0x1f4>
   82ea2:	f413 6f90 	tst.w	r3, #1152	; 0x480
   82ea6:	f040 80ae 	bne.w	83006 <__sfvwrite_r+0x1fe>
   82eaa:	46ba      	mov	sl, r7
   82eac:	6820      	ldr	r0, [r4, #0]
   82eae:	465a      	mov	r2, fp
   82eb0:	4649      	mov	r1, r9
   82eb2:	f000 fcdf 	bl	83874 <memmove>
   82eb6:	68a2      	ldr	r2, [r4, #8]
   82eb8:	6823      	ldr	r3, [r4, #0]
   82eba:	eba2 0208 	sub.w	r2, r2, r8
   82ebe:	445b      	add	r3, fp
   82ec0:	60a2      	str	r2, [r4, #8]
   82ec2:	6023      	str	r3, [r4, #0]
   82ec4:	9a01      	ldr	r2, [sp, #4]
   82ec6:	44d1      	add	r9, sl
   82ec8:	6893      	ldr	r3, [r2, #8]
   82eca:	eba7 070a 	sub.w	r7, r7, sl
   82ece:	eba3 030a 	sub.w	r3, r3, sl
   82ed2:	6093      	str	r3, [r2, #8]
   82ed4:	2b00      	cmp	r3, #0
   82ed6:	d0c5      	beq.n	82e64 <__sfvwrite_r+0x5c>
   82ed8:	89a3      	ldrh	r3, [r4, #12]
   82eda:	2f00      	cmp	r7, #0
   82edc:	d1d8      	bne.n	82e90 <__sfvwrite_r+0x88>
   82ede:	f8d5 9000 	ldr.w	r9, [r5]
   82ee2:	686f      	ldr	r7, [r5, #4]
   82ee4:	3508      	adds	r5, #8
   82ee6:	e7d2      	b.n	82e8e <__sfvwrite_r+0x86>
   82ee8:	f8d5 9000 	ldr.w	r9, [r5]
   82eec:	686f      	ldr	r7, [r5, #4]
   82eee:	3508      	adds	r5, #8
   82ef0:	e7a2      	b.n	82e38 <__sfvwrite_r+0x30>
   82ef2:	2000      	movs	r0, #0
   82ef4:	4770      	bx	lr
   82ef6:	4621      	mov	r1, r4
   82ef8:	9800      	ldr	r0, [sp, #0]
   82efa:	f7ff fd21 	bl	82940 <_fflush_r>
   82efe:	b378      	cbz	r0, 82f60 <__sfvwrite_r+0x158>
   82f00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82f04:	f04f 30ff 	mov.w	r0, #4294967295
   82f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82f0c:	81a3      	strh	r3, [r4, #12]
   82f0e:	b003      	add	sp, #12
   82f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f14:	4681      	mov	r9, r0
   82f16:	4633      	mov	r3, r6
   82f18:	464e      	mov	r6, r9
   82f1a:	46a8      	mov	r8, r5
   82f1c:	469a      	mov	sl, r3
   82f1e:	464d      	mov	r5, r9
   82f20:	b356      	cbz	r6, 82f78 <__sfvwrite_r+0x170>
   82f22:	2800      	cmp	r0, #0
   82f24:	d032      	beq.n	82f8c <__sfvwrite_r+0x184>
   82f26:	45b1      	cmp	r9, r6
   82f28:	46cb      	mov	fp, r9
   82f2a:	bf28      	it	cs
   82f2c:	46b3      	movcs	fp, r6
   82f2e:	6820      	ldr	r0, [r4, #0]
   82f30:	6923      	ldr	r3, [r4, #16]
   82f32:	465f      	mov	r7, fp
   82f34:	4298      	cmp	r0, r3
   82f36:	6962      	ldr	r2, [r4, #20]
   82f38:	d904      	bls.n	82f44 <__sfvwrite_r+0x13c>
   82f3a:	68a3      	ldr	r3, [r4, #8]
   82f3c:	4413      	add	r3, r2
   82f3e:	459b      	cmp	fp, r3
   82f40:	f300 80a8 	bgt.w	83094 <__sfvwrite_r+0x28c>
   82f44:	4593      	cmp	fp, r2
   82f46:	db4d      	blt.n	82fe4 <__sfvwrite_r+0x1dc>
   82f48:	4613      	mov	r3, r2
   82f4a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82f4c:	462a      	mov	r2, r5
   82f4e:	69e1      	ldr	r1, [r4, #28]
   82f50:	9800      	ldr	r0, [sp, #0]
   82f52:	47b8      	blx	r7
   82f54:	1e07      	subs	r7, r0, #0
   82f56:	ddd3      	ble.n	82f00 <__sfvwrite_r+0xf8>
   82f58:	ebb9 0907 	subs.w	r9, r9, r7
   82f5c:	d0cb      	beq.n	82ef6 <__sfvwrite_r+0xee>
   82f5e:	2001      	movs	r0, #1
   82f60:	f8da 3008 	ldr.w	r3, [sl, #8]
   82f64:	443d      	add	r5, r7
   82f66:	1bdb      	subs	r3, r3, r7
   82f68:	1bf6      	subs	r6, r6, r7
   82f6a:	f8ca 3008 	str.w	r3, [sl, #8]
   82f6e:	2b00      	cmp	r3, #0
   82f70:	f43f af78 	beq.w	82e64 <__sfvwrite_r+0x5c>
   82f74:	2e00      	cmp	r6, #0
   82f76:	d1d4      	bne.n	82f22 <__sfvwrite_r+0x11a>
   82f78:	f108 0308 	add.w	r3, r8, #8
   82f7c:	f853 6c04 	ldr.w	r6, [r3, #-4]
   82f80:	4698      	mov	r8, r3
   82f82:	f853 5c08 	ldr.w	r5, [r3, #-8]
   82f86:	3308      	adds	r3, #8
   82f88:	2e00      	cmp	r6, #0
   82f8a:	d0f7      	beq.n	82f7c <__sfvwrite_r+0x174>
   82f8c:	4632      	mov	r2, r6
   82f8e:	210a      	movs	r1, #10
   82f90:	4628      	mov	r0, r5
   82f92:	f000 fc29 	bl	837e8 <memchr>
   82f96:	2800      	cmp	r0, #0
   82f98:	f000 80a1 	beq.w	830de <__sfvwrite_r+0x2d6>
   82f9c:	3001      	adds	r0, #1
   82f9e:	eba0 0905 	sub.w	r9, r0, r5
   82fa2:	e7c0      	b.n	82f26 <__sfvwrite_r+0x11e>
   82fa4:	6820      	ldr	r0, [r4, #0]
   82fa6:	6923      	ldr	r3, [r4, #16]
   82fa8:	4298      	cmp	r0, r3
   82faa:	d802      	bhi.n	82fb2 <__sfvwrite_r+0x1aa>
   82fac:	6963      	ldr	r3, [r4, #20]
   82fae:	429f      	cmp	r7, r3
   82fb0:	d25d      	bcs.n	8306e <__sfvwrite_r+0x266>
   82fb2:	45b8      	cmp	r8, r7
   82fb4:	bf28      	it	cs
   82fb6:	46b8      	movcs	r8, r7
   82fb8:	4649      	mov	r1, r9
   82fba:	4642      	mov	r2, r8
   82fbc:	f000 fc5a 	bl	83874 <memmove>
   82fc0:	68a3      	ldr	r3, [r4, #8]
   82fc2:	6822      	ldr	r2, [r4, #0]
   82fc4:	eba3 0308 	sub.w	r3, r3, r8
   82fc8:	4442      	add	r2, r8
   82fca:	60a3      	str	r3, [r4, #8]
   82fcc:	6022      	str	r2, [r4, #0]
   82fce:	b10b      	cbz	r3, 82fd4 <__sfvwrite_r+0x1cc>
   82fd0:	46c2      	mov	sl, r8
   82fd2:	e777      	b.n	82ec4 <__sfvwrite_r+0xbc>
   82fd4:	4621      	mov	r1, r4
   82fd6:	9800      	ldr	r0, [sp, #0]
   82fd8:	f7ff fcb2 	bl	82940 <_fflush_r>
   82fdc:	2800      	cmp	r0, #0
   82fde:	d18f      	bne.n	82f00 <__sfvwrite_r+0xf8>
   82fe0:	46c2      	mov	sl, r8
   82fe2:	e76f      	b.n	82ec4 <__sfvwrite_r+0xbc>
   82fe4:	465a      	mov	r2, fp
   82fe6:	4629      	mov	r1, r5
   82fe8:	f000 fc44 	bl	83874 <memmove>
   82fec:	68a2      	ldr	r2, [r4, #8]
   82fee:	6823      	ldr	r3, [r4, #0]
   82ff0:	eba2 020b 	sub.w	r2, r2, fp
   82ff4:	445b      	add	r3, fp
   82ff6:	60a2      	str	r2, [r4, #8]
   82ff8:	6023      	str	r3, [r4, #0]
   82ffa:	e7ad      	b.n	82f58 <__sfvwrite_r+0x150>
   82ffc:	46b8      	mov	r8, r7
   82ffe:	46ba      	mov	sl, r7
   83000:	46bb      	mov	fp, r7
   83002:	6820      	ldr	r0, [r4, #0]
   83004:	e753      	b.n	82eae <__sfvwrite_r+0xa6>
   83006:	6962      	ldr	r2, [r4, #20]
   83008:	6820      	ldr	r0, [r4, #0]
   8300a:	6921      	ldr	r1, [r4, #16]
   8300c:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   83010:	eba0 0a01 	sub.w	sl, r0, r1
   83014:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   83018:	f10a 0001 	add.w	r0, sl, #1
   8301c:	ea4f 0868 	mov.w	r8, r8, asr #1
   83020:	4438      	add	r0, r7
   83022:	4540      	cmp	r0, r8
   83024:	4642      	mov	r2, r8
   83026:	bf84      	itt	hi
   83028:	4680      	movhi	r8, r0
   8302a:	4642      	movhi	r2, r8
   8302c:	055b      	lsls	r3, r3, #21
   8302e:	d544      	bpl.n	830ba <__sfvwrite_r+0x2b2>
   83030:	4611      	mov	r1, r2
   83032:	9800      	ldr	r0, [sp, #0]
   83034:	f000 f920 	bl	83278 <_malloc_r>
   83038:	4683      	mov	fp, r0
   8303a:	2800      	cmp	r0, #0
   8303c:	d055      	beq.n	830ea <__sfvwrite_r+0x2e2>
   8303e:	4652      	mov	r2, sl
   83040:	6921      	ldr	r1, [r4, #16]
   83042:	f7fe fa4d 	bl	814e0 <memcpy>
   83046:	89a3      	ldrh	r3, [r4, #12]
   83048:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   8304c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83050:	81a3      	strh	r3, [r4, #12]
   83052:	eb0b 000a 	add.w	r0, fp, sl
   83056:	eba8 030a 	sub.w	r3, r8, sl
   8305a:	f8c4 b010 	str.w	fp, [r4, #16]
   8305e:	f8c4 8014 	str.w	r8, [r4, #20]
   83062:	6020      	str	r0, [r4, #0]
   83064:	60a3      	str	r3, [r4, #8]
   83066:	46b8      	mov	r8, r7
   83068:	46ba      	mov	sl, r7
   8306a:	46bb      	mov	fp, r7
   8306c:	e71f      	b.n	82eae <__sfvwrite_r+0xa6>
   8306e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   83072:	42ba      	cmp	r2, r7
   83074:	bf28      	it	cs
   83076:	463a      	movcs	r2, r7
   83078:	fb92 f2f3 	sdiv	r2, r2, r3
   8307c:	69e1      	ldr	r1, [r4, #28]
   8307e:	fb03 f302 	mul.w	r3, r3, r2
   83082:	9800      	ldr	r0, [sp, #0]
   83084:	464a      	mov	r2, r9
   83086:	6a66      	ldr	r6, [r4, #36]	; 0x24
   83088:	47b0      	blx	r6
   8308a:	f1b0 0a00 	subs.w	sl, r0, #0
   8308e:	f73f af19 	bgt.w	82ec4 <__sfvwrite_r+0xbc>
   83092:	e735      	b.n	82f00 <__sfvwrite_r+0xf8>
   83094:	461a      	mov	r2, r3
   83096:	4629      	mov	r1, r5
   83098:	9301      	str	r3, [sp, #4]
   8309a:	f000 fbeb 	bl	83874 <memmove>
   8309e:	6822      	ldr	r2, [r4, #0]
   830a0:	9b01      	ldr	r3, [sp, #4]
   830a2:	4621      	mov	r1, r4
   830a4:	441a      	add	r2, r3
   830a6:	6022      	str	r2, [r4, #0]
   830a8:	9800      	ldr	r0, [sp, #0]
   830aa:	f7ff fc49 	bl	82940 <_fflush_r>
   830ae:	9b01      	ldr	r3, [sp, #4]
   830b0:	2800      	cmp	r0, #0
   830b2:	f47f af25 	bne.w	82f00 <__sfvwrite_r+0xf8>
   830b6:	461f      	mov	r7, r3
   830b8:	e74e      	b.n	82f58 <__sfvwrite_r+0x150>
   830ba:	9800      	ldr	r0, [sp, #0]
   830bc:	f000 fc4a 	bl	83954 <_realloc_r>
   830c0:	4683      	mov	fp, r0
   830c2:	2800      	cmp	r0, #0
   830c4:	d1c5      	bne.n	83052 <__sfvwrite_r+0x24a>
   830c6:	9d00      	ldr	r5, [sp, #0]
   830c8:	6921      	ldr	r1, [r4, #16]
   830ca:	4628      	mov	r0, r5
   830cc:	f7ff fdb6 	bl	82c3c <_free_r>
   830d0:	220c      	movs	r2, #12
   830d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   830d6:	602a      	str	r2, [r5, #0]
   830d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   830dc:	e712      	b.n	82f04 <__sfvwrite_r+0xfc>
   830de:	f106 0901 	add.w	r9, r6, #1
   830e2:	e720      	b.n	82f26 <__sfvwrite_r+0x11e>
   830e4:	f04f 30ff 	mov.w	r0, #4294967295
   830e8:	e6bd      	b.n	82e66 <__sfvwrite_r+0x5e>
   830ea:	220c      	movs	r2, #12
   830ec:	9900      	ldr	r1, [sp, #0]
   830ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   830f2:	600a      	str	r2, [r1, #0]
   830f4:	e706      	b.n	82f04 <__sfvwrite_r+0xfc>
   830f6:	bf00      	nop
   830f8:	7ffffc00 	.word	0x7ffffc00

000830fc <_fwalk_reent>:
   830fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83100:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   83104:	d01e      	beq.n	83144 <_fwalk_reent+0x48>
   83106:	4688      	mov	r8, r1
   83108:	4607      	mov	r7, r0
   8310a:	f04f 0900 	mov.w	r9, #0
   8310e:	6875      	ldr	r5, [r6, #4]
   83110:	68b4      	ldr	r4, [r6, #8]
   83112:	3d01      	subs	r5, #1
   83114:	d410      	bmi.n	83138 <_fwalk_reent+0x3c>
   83116:	89a3      	ldrh	r3, [r4, #12]
   83118:	3d01      	subs	r5, #1
   8311a:	2b01      	cmp	r3, #1
   8311c:	d908      	bls.n	83130 <_fwalk_reent+0x34>
   8311e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83122:	3301      	adds	r3, #1
   83124:	d004      	beq.n	83130 <_fwalk_reent+0x34>
   83126:	4621      	mov	r1, r4
   83128:	4638      	mov	r0, r7
   8312a:	47c0      	blx	r8
   8312c:	ea49 0900 	orr.w	r9, r9, r0
   83130:	1c6b      	adds	r3, r5, #1
   83132:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83136:	d1ee      	bne.n	83116 <_fwalk_reent+0x1a>
   83138:	6836      	ldr	r6, [r6, #0]
   8313a:	2e00      	cmp	r6, #0
   8313c:	d1e7      	bne.n	8310e <_fwalk_reent+0x12>
   8313e:	4648      	mov	r0, r9
   83140:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83144:	46b1      	mov	r9, r6
   83146:	4648      	mov	r0, r9
   83148:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008314c <__locale_mb_cur_max>:
   8314c:	4b04      	ldr	r3, [pc, #16]	; (83160 <__locale_mb_cur_max+0x14>)
   8314e:	4a05      	ldr	r2, [pc, #20]	; (83164 <__locale_mb_cur_max+0x18>)
   83150:	681b      	ldr	r3, [r3, #0]
   83152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   83154:	2b00      	cmp	r3, #0
   83156:	bf08      	it	eq
   83158:	4613      	moveq	r3, r2
   8315a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   8315e:	4770      	bx	lr
   83160:	20070140 	.word	0x20070140
   83164:	20070574 	.word	0x20070574

00083168 <__retarget_lock_init_recursive>:
   83168:	4770      	bx	lr
   8316a:	bf00      	nop

0008316c <__retarget_lock_close_recursive>:
   8316c:	4770      	bx	lr
   8316e:	bf00      	nop

00083170 <__retarget_lock_acquire_recursive>:
   83170:	4770      	bx	lr
   83172:	bf00      	nop

00083174 <__retarget_lock_release_recursive>:
   83174:	4770      	bx	lr
   83176:	bf00      	nop

00083178 <__swhatbuf_r>:
   83178:	b570      	push	{r4, r5, r6, lr}
   8317a:	460c      	mov	r4, r1
   8317c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83180:	b090      	sub	sp, #64	; 0x40
   83182:	2900      	cmp	r1, #0
   83184:	4615      	mov	r5, r2
   83186:	461e      	mov	r6, r3
   83188:	db14      	blt.n	831b4 <__swhatbuf_r+0x3c>
   8318a:	aa01      	add	r2, sp, #4
   8318c:	f000 ff68 	bl	84060 <_fstat_r>
   83190:	2800      	cmp	r0, #0
   83192:	db0f      	blt.n	831b4 <__swhatbuf_r+0x3c>
   83194:	9a02      	ldr	r2, [sp, #8]
   83196:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8319a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   8319e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   831a2:	fab2 f282 	clz	r2, r2
   831a6:	f44f 6000 	mov.w	r0, #2048	; 0x800
   831aa:	0952      	lsrs	r2, r2, #5
   831ac:	6032      	str	r2, [r6, #0]
   831ae:	602b      	str	r3, [r5, #0]
   831b0:	b010      	add	sp, #64	; 0x40
   831b2:	bd70      	pop	{r4, r5, r6, pc}
   831b4:	2300      	movs	r3, #0
   831b6:	89a2      	ldrh	r2, [r4, #12]
   831b8:	6033      	str	r3, [r6, #0]
   831ba:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   831be:	d004      	beq.n	831ca <__swhatbuf_r+0x52>
   831c0:	2240      	movs	r2, #64	; 0x40
   831c2:	4618      	mov	r0, r3
   831c4:	602a      	str	r2, [r5, #0]
   831c6:	b010      	add	sp, #64	; 0x40
   831c8:	bd70      	pop	{r4, r5, r6, pc}
   831ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
   831ce:	602b      	str	r3, [r5, #0]
   831d0:	b010      	add	sp, #64	; 0x40
   831d2:	bd70      	pop	{r4, r5, r6, pc}

000831d4 <__smakebuf_r>:
   831d4:	898a      	ldrh	r2, [r1, #12]
   831d6:	460b      	mov	r3, r1
   831d8:	0792      	lsls	r2, r2, #30
   831da:	d506      	bpl.n	831ea <__smakebuf_r+0x16>
   831dc:	2101      	movs	r1, #1
   831de:	f103 0243 	add.w	r2, r3, #67	; 0x43
   831e2:	6159      	str	r1, [r3, #20]
   831e4:	601a      	str	r2, [r3, #0]
   831e6:	611a      	str	r2, [r3, #16]
   831e8:	4770      	bx	lr
   831ea:	b5f0      	push	{r4, r5, r6, r7, lr}
   831ec:	b083      	sub	sp, #12
   831ee:	ab01      	add	r3, sp, #4
   831f0:	466a      	mov	r2, sp
   831f2:	460c      	mov	r4, r1
   831f4:	4606      	mov	r6, r0
   831f6:	f7ff ffbf 	bl	83178 <__swhatbuf_r>
   831fa:	9900      	ldr	r1, [sp, #0]
   831fc:	4605      	mov	r5, r0
   831fe:	4630      	mov	r0, r6
   83200:	f000 f83a 	bl	83278 <_malloc_r>
   83204:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83208:	b1d8      	cbz	r0, 83242 <__smakebuf_r+0x6e>
   8320a:	e89d 0006 	ldmia.w	sp, {r1, r2}
   8320e:	4f15      	ldr	r7, [pc, #84]	; (83264 <__smakebuf_r+0x90>)
   83210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83214:	63f7      	str	r7, [r6, #60]	; 0x3c
   83216:	81a3      	strh	r3, [r4, #12]
   83218:	6020      	str	r0, [r4, #0]
   8321a:	6120      	str	r0, [r4, #16]
   8321c:	6161      	str	r1, [r4, #20]
   8321e:	b91a      	cbnz	r2, 83228 <__smakebuf_r+0x54>
   83220:	432b      	orrs	r3, r5
   83222:	81a3      	strh	r3, [r4, #12]
   83224:	b003      	add	sp, #12
   83226:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83228:	4630      	mov	r0, r6
   8322a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8322e:	f000 ff2b 	bl	84088 <_isatty_r>
   83232:	b1a0      	cbz	r0, 8325e <__smakebuf_r+0x8a>
   83234:	89a3      	ldrh	r3, [r4, #12]
   83236:	f023 0303 	bic.w	r3, r3, #3
   8323a:	f043 0301 	orr.w	r3, r3, #1
   8323e:	b21b      	sxth	r3, r3
   83240:	e7ee      	b.n	83220 <__smakebuf_r+0x4c>
   83242:	059a      	lsls	r2, r3, #22
   83244:	d4ee      	bmi.n	83224 <__smakebuf_r+0x50>
   83246:	2101      	movs	r1, #1
   83248:	f023 0303 	bic.w	r3, r3, #3
   8324c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83250:	f043 0302 	orr.w	r3, r3, #2
   83254:	81a3      	strh	r3, [r4, #12]
   83256:	6161      	str	r1, [r4, #20]
   83258:	6022      	str	r2, [r4, #0]
   8325a:	6122      	str	r2, [r4, #16]
   8325c:	e7e2      	b.n	83224 <__smakebuf_r+0x50>
   8325e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83262:	e7dd      	b.n	83220 <__smakebuf_r+0x4c>
   83264:	00082995 	.word	0x00082995

00083268 <malloc>:
   83268:	4b02      	ldr	r3, [pc, #8]	; (83274 <malloc+0xc>)
   8326a:	4601      	mov	r1, r0
   8326c:	6818      	ldr	r0, [r3, #0]
   8326e:	f000 b803 	b.w	83278 <_malloc_r>
   83272:	bf00      	nop
   83274:	20070140 	.word	0x20070140

00083278 <_malloc_r>:
   83278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8327c:	f101 060b 	add.w	r6, r1, #11
   83280:	2e16      	cmp	r6, #22
   83282:	b083      	sub	sp, #12
   83284:	4605      	mov	r5, r0
   83286:	f240 809e 	bls.w	833c6 <_malloc_r+0x14e>
   8328a:	f036 0607 	bics.w	r6, r6, #7
   8328e:	f100 80bd 	bmi.w	8340c <_malloc_r+0x194>
   83292:	42b1      	cmp	r1, r6
   83294:	f200 80ba 	bhi.w	8340c <_malloc_r+0x194>
   83298:	f000 fb50 	bl	8393c <__malloc_lock>
   8329c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   832a0:	f0c0 8285 	bcc.w	837ae <_malloc_r+0x536>
   832a4:	0a73      	lsrs	r3, r6, #9
   832a6:	f000 80b8 	beq.w	8341a <_malloc_r+0x1a2>
   832aa:	2b04      	cmp	r3, #4
   832ac:	f200 816c 	bhi.w	83588 <_malloc_r+0x310>
   832b0:	09b3      	lsrs	r3, r6, #6
   832b2:	f103 0039 	add.w	r0, r3, #57	; 0x39
   832b6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   832ba:	00c1      	lsls	r1, r0, #3
   832bc:	4fb8      	ldr	r7, [pc, #736]	; (835a0 <_malloc_r+0x328>)
   832be:	4439      	add	r1, r7
   832c0:	684c      	ldr	r4, [r1, #4]
   832c2:	3908      	subs	r1, #8
   832c4:	42a1      	cmp	r1, r4
   832c6:	d106      	bne.n	832d6 <_malloc_r+0x5e>
   832c8:	e00c      	b.n	832e4 <_malloc_r+0x6c>
   832ca:	2a00      	cmp	r2, #0
   832cc:	f280 80ab 	bge.w	83426 <_malloc_r+0x1ae>
   832d0:	68e4      	ldr	r4, [r4, #12]
   832d2:	42a1      	cmp	r1, r4
   832d4:	d006      	beq.n	832e4 <_malloc_r+0x6c>
   832d6:	6863      	ldr	r3, [r4, #4]
   832d8:	f023 0303 	bic.w	r3, r3, #3
   832dc:	1b9a      	subs	r2, r3, r6
   832de:	2a0f      	cmp	r2, #15
   832e0:	ddf3      	ble.n	832ca <_malloc_r+0x52>
   832e2:	4670      	mov	r0, lr
   832e4:	693c      	ldr	r4, [r7, #16]
   832e6:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 835b4 <_malloc_r+0x33c>
   832ea:	4574      	cmp	r4, lr
   832ec:	f000 819e 	beq.w	8362c <_malloc_r+0x3b4>
   832f0:	6863      	ldr	r3, [r4, #4]
   832f2:	f023 0303 	bic.w	r3, r3, #3
   832f6:	1b9a      	subs	r2, r3, r6
   832f8:	2a0f      	cmp	r2, #15
   832fa:	f300 8183 	bgt.w	83604 <_malloc_r+0x38c>
   832fe:	2a00      	cmp	r2, #0
   83300:	f8c7 e014 	str.w	lr, [r7, #20]
   83304:	f8c7 e010 	str.w	lr, [r7, #16]
   83308:	f280 8091 	bge.w	8342e <_malloc_r+0x1b6>
   8330c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83310:	f080 8154 	bcs.w	835bc <_malloc_r+0x344>
   83314:	2201      	movs	r2, #1
   83316:	08db      	lsrs	r3, r3, #3
   83318:	6879      	ldr	r1, [r7, #4]
   8331a:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   8331e:	4413      	add	r3, r2
   83320:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83324:	fa02 f20c 	lsl.w	r2, r2, ip
   83328:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   8332c:	430a      	orrs	r2, r1
   8332e:	f1ac 0108 	sub.w	r1, ip, #8
   83332:	60e1      	str	r1, [r4, #12]
   83334:	f8c4 8008 	str.w	r8, [r4, #8]
   83338:	607a      	str	r2, [r7, #4]
   8333a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   8333e:	f8c8 400c 	str.w	r4, [r8, #12]
   83342:	2401      	movs	r4, #1
   83344:	1083      	asrs	r3, r0, #2
   83346:	409c      	lsls	r4, r3
   83348:	4294      	cmp	r4, r2
   8334a:	d87d      	bhi.n	83448 <_malloc_r+0x1d0>
   8334c:	4214      	tst	r4, r2
   8334e:	d106      	bne.n	8335e <_malloc_r+0xe6>
   83350:	f020 0003 	bic.w	r0, r0, #3
   83354:	0064      	lsls	r4, r4, #1
   83356:	4214      	tst	r4, r2
   83358:	f100 0004 	add.w	r0, r0, #4
   8335c:	d0fa      	beq.n	83354 <_malloc_r+0xdc>
   8335e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83362:	46cc      	mov	ip, r9
   83364:	4680      	mov	r8, r0
   83366:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8336a:	459c      	cmp	ip, r3
   8336c:	d107      	bne.n	8337e <_malloc_r+0x106>
   8336e:	e15f      	b.n	83630 <_malloc_r+0x3b8>
   83370:	2a00      	cmp	r2, #0
   83372:	f280 816d 	bge.w	83650 <_malloc_r+0x3d8>
   83376:	68db      	ldr	r3, [r3, #12]
   83378:	459c      	cmp	ip, r3
   8337a:	f000 8159 	beq.w	83630 <_malloc_r+0x3b8>
   8337e:	6859      	ldr	r1, [r3, #4]
   83380:	f021 0103 	bic.w	r1, r1, #3
   83384:	1b8a      	subs	r2, r1, r6
   83386:	2a0f      	cmp	r2, #15
   83388:	ddf2      	ble.n	83370 <_malloc_r+0xf8>
   8338a:	68dc      	ldr	r4, [r3, #12]
   8338c:	f8d3 c008 	ldr.w	ip, [r3, #8]
   83390:	f046 0801 	orr.w	r8, r6, #1
   83394:	4628      	mov	r0, r5
   83396:	441e      	add	r6, r3
   83398:	f042 0501 	orr.w	r5, r2, #1
   8339c:	f8c3 8004 	str.w	r8, [r3, #4]
   833a0:	f8cc 400c 	str.w	r4, [ip, #12]
   833a4:	f8c4 c008 	str.w	ip, [r4, #8]
   833a8:	617e      	str	r6, [r7, #20]
   833aa:	613e      	str	r6, [r7, #16]
   833ac:	f8c6 e00c 	str.w	lr, [r6, #12]
   833b0:	f8c6 e008 	str.w	lr, [r6, #8]
   833b4:	6075      	str	r5, [r6, #4]
   833b6:	505a      	str	r2, [r3, r1]
   833b8:	9300      	str	r3, [sp, #0]
   833ba:	f000 fac5 	bl	83948 <__malloc_unlock>
   833be:	9b00      	ldr	r3, [sp, #0]
   833c0:	f103 0408 	add.w	r4, r3, #8
   833c4:	e01e      	b.n	83404 <_malloc_r+0x18c>
   833c6:	2910      	cmp	r1, #16
   833c8:	d820      	bhi.n	8340c <_malloc_r+0x194>
   833ca:	f000 fab7 	bl	8393c <__malloc_lock>
   833ce:	2610      	movs	r6, #16
   833d0:	2318      	movs	r3, #24
   833d2:	2002      	movs	r0, #2
   833d4:	4f72      	ldr	r7, [pc, #456]	; (835a0 <_malloc_r+0x328>)
   833d6:	443b      	add	r3, r7
   833d8:	685c      	ldr	r4, [r3, #4]
   833da:	f1a3 0208 	sub.w	r2, r3, #8
   833de:	4294      	cmp	r4, r2
   833e0:	f000 812f 	beq.w	83642 <_malloc_r+0x3ca>
   833e4:	6863      	ldr	r3, [r4, #4]
   833e6:	68e1      	ldr	r1, [r4, #12]
   833e8:	f023 0303 	bic.w	r3, r3, #3
   833ec:	4423      	add	r3, r4
   833ee:	685a      	ldr	r2, [r3, #4]
   833f0:	68a6      	ldr	r6, [r4, #8]
   833f2:	f042 0201 	orr.w	r2, r2, #1
   833f6:	60f1      	str	r1, [r6, #12]
   833f8:	4628      	mov	r0, r5
   833fa:	608e      	str	r6, [r1, #8]
   833fc:	605a      	str	r2, [r3, #4]
   833fe:	f000 faa3 	bl	83948 <__malloc_unlock>
   83402:	3408      	adds	r4, #8
   83404:	4620      	mov	r0, r4
   83406:	b003      	add	sp, #12
   83408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8340c:	2400      	movs	r4, #0
   8340e:	230c      	movs	r3, #12
   83410:	4620      	mov	r0, r4
   83412:	602b      	str	r3, [r5, #0]
   83414:	b003      	add	sp, #12
   83416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8341a:	2040      	movs	r0, #64	; 0x40
   8341c:	f44f 7100 	mov.w	r1, #512	; 0x200
   83420:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83424:	e74a      	b.n	832bc <_malloc_r+0x44>
   83426:	4423      	add	r3, r4
   83428:	685a      	ldr	r2, [r3, #4]
   8342a:	68e1      	ldr	r1, [r4, #12]
   8342c:	e7e0      	b.n	833f0 <_malloc_r+0x178>
   8342e:	4423      	add	r3, r4
   83430:	685a      	ldr	r2, [r3, #4]
   83432:	4628      	mov	r0, r5
   83434:	f042 0201 	orr.w	r2, r2, #1
   83438:	605a      	str	r2, [r3, #4]
   8343a:	3408      	adds	r4, #8
   8343c:	f000 fa84 	bl	83948 <__malloc_unlock>
   83440:	4620      	mov	r0, r4
   83442:	b003      	add	sp, #12
   83444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83448:	68bc      	ldr	r4, [r7, #8]
   8344a:	6863      	ldr	r3, [r4, #4]
   8344c:	f023 0803 	bic.w	r8, r3, #3
   83450:	45b0      	cmp	r8, r6
   83452:	d304      	bcc.n	8345e <_malloc_r+0x1e6>
   83454:	eba8 0306 	sub.w	r3, r8, r6
   83458:	2b0f      	cmp	r3, #15
   8345a:	f300 8085 	bgt.w	83568 <_malloc_r+0x2f0>
   8345e:	f8df 9158 	ldr.w	r9, [pc, #344]	; 835b8 <_malloc_r+0x340>
   83462:	4b50      	ldr	r3, [pc, #320]	; (835a4 <_malloc_r+0x32c>)
   83464:	f8d9 2000 	ldr.w	r2, [r9]
   83468:	681b      	ldr	r3, [r3, #0]
   8346a:	3201      	adds	r2, #1
   8346c:	4433      	add	r3, r6
   8346e:	eb04 0a08 	add.w	sl, r4, r8
   83472:	f000 8154 	beq.w	8371e <_malloc_r+0x4a6>
   83476:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   8347a:	330f      	adds	r3, #15
   8347c:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83480:	f02b 0b0f 	bic.w	fp, fp, #15
   83484:	4659      	mov	r1, fp
   83486:	4628      	mov	r0, r5
   83488:	f000 fc1a 	bl	83cc0 <_sbrk_r>
   8348c:	1c41      	adds	r1, r0, #1
   8348e:	4602      	mov	r2, r0
   83490:	f000 80fb 	beq.w	8368a <_malloc_r+0x412>
   83494:	4582      	cmp	sl, r0
   83496:	f200 80f6 	bhi.w	83686 <_malloc_r+0x40e>
   8349a:	4b43      	ldr	r3, [pc, #268]	; (835a8 <_malloc_r+0x330>)
   8349c:	6819      	ldr	r1, [r3, #0]
   8349e:	4459      	add	r1, fp
   834a0:	6019      	str	r1, [r3, #0]
   834a2:	f000 814c 	beq.w	8373e <_malloc_r+0x4c6>
   834a6:	f8d9 0000 	ldr.w	r0, [r9]
   834aa:	3001      	adds	r0, #1
   834ac:	bf1b      	ittet	ne
   834ae:	eba2 0a0a 	subne.w	sl, r2, sl
   834b2:	4451      	addne	r1, sl
   834b4:	f8c9 2000 	streq.w	r2, [r9]
   834b8:	6019      	strne	r1, [r3, #0]
   834ba:	f012 0107 	ands.w	r1, r2, #7
   834be:	f000 8114 	beq.w	836ea <_malloc_r+0x472>
   834c2:	f1c1 0008 	rsb	r0, r1, #8
   834c6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   834ca:	4402      	add	r2, r0
   834cc:	3108      	adds	r1, #8
   834ce:	eb02 090b 	add.w	r9, r2, fp
   834d2:	f3c9 090b 	ubfx	r9, r9, #0, #12
   834d6:	eba1 0909 	sub.w	r9, r1, r9
   834da:	4649      	mov	r1, r9
   834dc:	4628      	mov	r0, r5
   834de:	9301      	str	r3, [sp, #4]
   834e0:	9200      	str	r2, [sp, #0]
   834e2:	f000 fbed 	bl	83cc0 <_sbrk_r>
   834e6:	1c43      	adds	r3, r0, #1
   834e8:	e89d 000c 	ldmia.w	sp, {r2, r3}
   834ec:	f000 8142 	beq.w	83774 <_malloc_r+0x4fc>
   834f0:	1a80      	subs	r0, r0, r2
   834f2:	4448      	add	r0, r9
   834f4:	f040 0001 	orr.w	r0, r0, #1
   834f8:	6819      	ldr	r1, [r3, #0]
   834fa:	42bc      	cmp	r4, r7
   834fc:	4449      	add	r1, r9
   834fe:	60ba      	str	r2, [r7, #8]
   83500:	6019      	str	r1, [r3, #0]
   83502:	6050      	str	r0, [r2, #4]
   83504:	d017      	beq.n	83536 <_malloc_r+0x2be>
   83506:	f1b8 0f0f 	cmp.w	r8, #15
   8350a:	f240 80fa 	bls.w	83702 <_malloc_r+0x48a>
   8350e:	f04f 0c05 	mov.w	ip, #5
   83512:	6862      	ldr	r2, [r4, #4]
   83514:	f1a8 000c 	sub.w	r0, r8, #12
   83518:	f020 0007 	bic.w	r0, r0, #7
   8351c:	f002 0201 	and.w	r2, r2, #1
   83520:	eb04 0e00 	add.w	lr, r4, r0
   83524:	4302      	orrs	r2, r0
   83526:	280f      	cmp	r0, #15
   83528:	6062      	str	r2, [r4, #4]
   8352a:	f8ce c004 	str.w	ip, [lr, #4]
   8352e:	f8ce c008 	str.w	ip, [lr, #8]
   83532:	f200 8116 	bhi.w	83762 <_malloc_r+0x4ea>
   83536:	4b1d      	ldr	r3, [pc, #116]	; (835ac <_malloc_r+0x334>)
   83538:	68bc      	ldr	r4, [r7, #8]
   8353a:	681a      	ldr	r2, [r3, #0]
   8353c:	4291      	cmp	r1, r2
   8353e:	bf88      	it	hi
   83540:	6019      	strhi	r1, [r3, #0]
   83542:	4b1b      	ldr	r3, [pc, #108]	; (835b0 <_malloc_r+0x338>)
   83544:	681a      	ldr	r2, [r3, #0]
   83546:	4291      	cmp	r1, r2
   83548:	6862      	ldr	r2, [r4, #4]
   8354a:	bf88      	it	hi
   8354c:	6019      	strhi	r1, [r3, #0]
   8354e:	f022 0203 	bic.w	r2, r2, #3
   83552:	4296      	cmp	r6, r2
   83554:	eba2 0306 	sub.w	r3, r2, r6
   83558:	d801      	bhi.n	8355e <_malloc_r+0x2e6>
   8355a:	2b0f      	cmp	r3, #15
   8355c:	dc04      	bgt.n	83568 <_malloc_r+0x2f0>
   8355e:	4628      	mov	r0, r5
   83560:	f000 f9f2 	bl	83948 <__malloc_unlock>
   83564:	2400      	movs	r4, #0
   83566:	e74d      	b.n	83404 <_malloc_r+0x18c>
   83568:	f046 0201 	orr.w	r2, r6, #1
   8356c:	f043 0301 	orr.w	r3, r3, #1
   83570:	4426      	add	r6, r4
   83572:	6062      	str	r2, [r4, #4]
   83574:	4628      	mov	r0, r5
   83576:	60be      	str	r6, [r7, #8]
   83578:	3408      	adds	r4, #8
   8357a:	6073      	str	r3, [r6, #4]
   8357c:	f000 f9e4 	bl	83948 <__malloc_unlock>
   83580:	4620      	mov	r0, r4
   83582:	b003      	add	sp, #12
   83584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83588:	2b14      	cmp	r3, #20
   8358a:	d970      	bls.n	8366e <_malloc_r+0x3f6>
   8358c:	2b54      	cmp	r3, #84	; 0x54
   8358e:	f200 80a2 	bhi.w	836d6 <_malloc_r+0x45e>
   83592:	0b33      	lsrs	r3, r6, #12
   83594:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   83598:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   8359c:	00c1      	lsls	r1, r0, #3
   8359e:	e68d      	b.n	832bc <_malloc_r+0x44>
   835a0:	200706e0 	.word	0x200706e0
   835a4:	20070ccc 	.word	0x20070ccc
   835a8:	20070c9c 	.word	0x20070c9c
   835ac:	20070cc4 	.word	0x20070cc4
   835b0:	20070cc8 	.word	0x20070cc8
   835b4:	200706e8 	.word	0x200706e8
   835b8:	20070ae8 	.word	0x20070ae8
   835bc:	0a5a      	lsrs	r2, r3, #9
   835be:	2a04      	cmp	r2, #4
   835c0:	d95b      	bls.n	8367a <_malloc_r+0x402>
   835c2:	2a14      	cmp	r2, #20
   835c4:	f200 80ae 	bhi.w	83724 <_malloc_r+0x4ac>
   835c8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   835cc:	00c9      	lsls	r1, r1, #3
   835ce:	325b      	adds	r2, #91	; 0x5b
   835d0:	eb07 0c01 	add.w	ip, r7, r1
   835d4:	5879      	ldr	r1, [r7, r1]
   835d6:	f1ac 0c08 	sub.w	ip, ip, #8
   835da:	458c      	cmp	ip, r1
   835dc:	f000 8088 	beq.w	836f0 <_malloc_r+0x478>
   835e0:	684a      	ldr	r2, [r1, #4]
   835e2:	f022 0203 	bic.w	r2, r2, #3
   835e6:	4293      	cmp	r3, r2
   835e8:	d273      	bcs.n	836d2 <_malloc_r+0x45a>
   835ea:	6889      	ldr	r1, [r1, #8]
   835ec:	458c      	cmp	ip, r1
   835ee:	d1f7      	bne.n	835e0 <_malloc_r+0x368>
   835f0:	f8dc 300c 	ldr.w	r3, [ip, #12]
   835f4:	687a      	ldr	r2, [r7, #4]
   835f6:	60e3      	str	r3, [r4, #12]
   835f8:	f8c4 c008 	str.w	ip, [r4, #8]
   835fc:	609c      	str	r4, [r3, #8]
   835fe:	f8cc 400c 	str.w	r4, [ip, #12]
   83602:	e69e      	b.n	83342 <_malloc_r+0xca>
   83604:	f046 0c01 	orr.w	ip, r6, #1
   83608:	f042 0101 	orr.w	r1, r2, #1
   8360c:	4426      	add	r6, r4
   8360e:	f8c4 c004 	str.w	ip, [r4, #4]
   83612:	4628      	mov	r0, r5
   83614:	617e      	str	r6, [r7, #20]
   83616:	613e      	str	r6, [r7, #16]
   83618:	f8c6 e00c 	str.w	lr, [r6, #12]
   8361c:	f8c6 e008 	str.w	lr, [r6, #8]
   83620:	6071      	str	r1, [r6, #4]
   83622:	50e2      	str	r2, [r4, r3]
   83624:	f000 f990 	bl	83948 <__malloc_unlock>
   83628:	3408      	adds	r4, #8
   8362a:	e6eb      	b.n	83404 <_malloc_r+0x18c>
   8362c:	687a      	ldr	r2, [r7, #4]
   8362e:	e688      	b.n	83342 <_malloc_r+0xca>
   83630:	f108 0801 	add.w	r8, r8, #1
   83634:	f018 0f03 	tst.w	r8, #3
   83638:	f10c 0c08 	add.w	ip, ip, #8
   8363c:	f47f ae93 	bne.w	83366 <_malloc_r+0xee>
   83640:	e02d      	b.n	8369e <_malloc_r+0x426>
   83642:	68dc      	ldr	r4, [r3, #12]
   83644:	42a3      	cmp	r3, r4
   83646:	bf08      	it	eq
   83648:	3002      	addeq	r0, #2
   8364a:	f43f ae4b 	beq.w	832e4 <_malloc_r+0x6c>
   8364e:	e6c9      	b.n	833e4 <_malloc_r+0x16c>
   83650:	461c      	mov	r4, r3
   83652:	4419      	add	r1, r3
   83654:	684a      	ldr	r2, [r1, #4]
   83656:	68db      	ldr	r3, [r3, #12]
   83658:	f854 6f08 	ldr.w	r6, [r4, #8]!
   8365c:	f042 0201 	orr.w	r2, r2, #1
   83660:	604a      	str	r2, [r1, #4]
   83662:	4628      	mov	r0, r5
   83664:	60f3      	str	r3, [r6, #12]
   83666:	609e      	str	r6, [r3, #8]
   83668:	f000 f96e 	bl	83948 <__malloc_unlock>
   8366c:	e6ca      	b.n	83404 <_malloc_r+0x18c>
   8366e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83672:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83676:	00c1      	lsls	r1, r0, #3
   83678:	e620      	b.n	832bc <_malloc_r+0x44>
   8367a:	099a      	lsrs	r2, r3, #6
   8367c:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83680:	00c9      	lsls	r1, r1, #3
   83682:	3238      	adds	r2, #56	; 0x38
   83684:	e7a4      	b.n	835d0 <_malloc_r+0x358>
   83686:	42bc      	cmp	r4, r7
   83688:	d054      	beq.n	83734 <_malloc_r+0x4bc>
   8368a:	68bc      	ldr	r4, [r7, #8]
   8368c:	6862      	ldr	r2, [r4, #4]
   8368e:	f022 0203 	bic.w	r2, r2, #3
   83692:	e75e      	b.n	83552 <_malloc_r+0x2da>
   83694:	f859 3908 	ldr.w	r3, [r9], #-8
   83698:	4599      	cmp	r9, r3
   8369a:	f040 8086 	bne.w	837aa <_malloc_r+0x532>
   8369e:	f010 0f03 	tst.w	r0, #3
   836a2:	f100 30ff 	add.w	r0, r0, #4294967295
   836a6:	d1f5      	bne.n	83694 <_malloc_r+0x41c>
   836a8:	687b      	ldr	r3, [r7, #4]
   836aa:	ea23 0304 	bic.w	r3, r3, r4
   836ae:	607b      	str	r3, [r7, #4]
   836b0:	0064      	lsls	r4, r4, #1
   836b2:	429c      	cmp	r4, r3
   836b4:	f63f aec8 	bhi.w	83448 <_malloc_r+0x1d0>
   836b8:	2c00      	cmp	r4, #0
   836ba:	f43f aec5 	beq.w	83448 <_malloc_r+0x1d0>
   836be:	421c      	tst	r4, r3
   836c0:	4640      	mov	r0, r8
   836c2:	f47f ae4c 	bne.w	8335e <_malloc_r+0xe6>
   836c6:	0064      	lsls	r4, r4, #1
   836c8:	421c      	tst	r4, r3
   836ca:	f100 0004 	add.w	r0, r0, #4
   836ce:	d0fa      	beq.n	836c6 <_malloc_r+0x44e>
   836d0:	e645      	b.n	8335e <_malloc_r+0xe6>
   836d2:	468c      	mov	ip, r1
   836d4:	e78c      	b.n	835f0 <_malloc_r+0x378>
   836d6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   836da:	d815      	bhi.n	83708 <_malloc_r+0x490>
   836dc:	0bf3      	lsrs	r3, r6, #15
   836de:	f103 0078 	add.w	r0, r3, #120	; 0x78
   836e2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   836e6:	00c1      	lsls	r1, r0, #3
   836e8:	e5e8      	b.n	832bc <_malloc_r+0x44>
   836ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   836ee:	e6ee      	b.n	834ce <_malloc_r+0x256>
   836f0:	2101      	movs	r1, #1
   836f2:	687b      	ldr	r3, [r7, #4]
   836f4:	1092      	asrs	r2, r2, #2
   836f6:	fa01 f202 	lsl.w	r2, r1, r2
   836fa:	431a      	orrs	r2, r3
   836fc:	607a      	str	r2, [r7, #4]
   836fe:	4663      	mov	r3, ip
   83700:	e779      	b.n	835f6 <_malloc_r+0x37e>
   83702:	2301      	movs	r3, #1
   83704:	6053      	str	r3, [r2, #4]
   83706:	e72a      	b.n	8355e <_malloc_r+0x2e6>
   83708:	f240 5254 	movw	r2, #1364	; 0x554
   8370c:	4293      	cmp	r3, r2
   8370e:	d822      	bhi.n	83756 <_malloc_r+0x4de>
   83710:	0cb3      	lsrs	r3, r6, #18
   83712:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83716:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   8371a:	00c1      	lsls	r1, r0, #3
   8371c:	e5ce      	b.n	832bc <_malloc_r+0x44>
   8371e:	f103 0b10 	add.w	fp, r3, #16
   83722:	e6af      	b.n	83484 <_malloc_r+0x20c>
   83724:	2a54      	cmp	r2, #84	; 0x54
   83726:	d829      	bhi.n	8377c <_malloc_r+0x504>
   83728:	0b1a      	lsrs	r2, r3, #12
   8372a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   8372e:	00c9      	lsls	r1, r1, #3
   83730:	326e      	adds	r2, #110	; 0x6e
   83732:	e74d      	b.n	835d0 <_malloc_r+0x358>
   83734:	4b20      	ldr	r3, [pc, #128]	; (837b8 <_malloc_r+0x540>)
   83736:	6819      	ldr	r1, [r3, #0]
   83738:	4459      	add	r1, fp
   8373a:	6019      	str	r1, [r3, #0]
   8373c:	e6b3      	b.n	834a6 <_malloc_r+0x22e>
   8373e:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83742:	2800      	cmp	r0, #0
   83744:	f47f aeaf 	bne.w	834a6 <_malloc_r+0x22e>
   83748:	eb08 030b 	add.w	r3, r8, fp
   8374c:	68ba      	ldr	r2, [r7, #8]
   8374e:	f043 0301 	orr.w	r3, r3, #1
   83752:	6053      	str	r3, [r2, #4]
   83754:	e6ef      	b.n	83536 <_malloc_r+0x2be>
   83756:	207f      	movs	r0, #127	; 0x7f
   83758:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8375c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83760:	e5ac      	b.n	832bc <_malloc_r+0x44>
   83762:	f104 0108 	add.w	r1, r4, #8
   83766:	4628      	mov	r0, r5
   83768:	9300      	str	r3, [sp, #0]
   8376a:	f7ff fa67 	bl	82c3c <_free_r>
   8376e:	9b00      	ldr	r3, [sp, #0]
   83770:	6819      	ldr	r1, [r3, #0]
   83772:	e6e0      	b.n	83536 <_malloc_r+0x2be>
   83774:	2001      	movs	r0, #1
   83776:	f04f 0900 	mov.w	r9, #0
   8377a:	e6bd      	b.n	834f8 <_malloc_r+0x280>
   8377c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83780:	d805      	bhi.n	8378e <_malloc_r+0x516>
   83782:	0bda      	lsrs	r2, r3, #15
   83784:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83788:	00c9      	lsls	r1, r1, #3
   8378a:	3277      	adds	r2, #119	; 0x77
   8378c:	e720      	b.n	835d0 <_malloc_r+0x358>
   8378e:	f240 5154 	movw	r1, #1364	; 0x554
   83792:	428a      	cmp	r2, r1
   83794:	d805      	bhi.n	837a2 <_malloc_r+0x52a>
   83796:	0c9a      	lsrs	r2, r3, #18
   83798:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   8379c:	00c9      	lsls	r1, r1, #3
   8379e:	327c      	adds	r2, #124	; 0x7c
   837a0:	e716      	b.n	835d0 <_malloc_r+0x358>
   837a2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   837a6:	227e      	movs	r2, #126	; 0x7e
   837a8:	e712      	b.n	835d0 <_malloc_r+0x358>
   837aa:	687b      	ldr	r3, [r7, #4]
   837ac:	e780      	b.n	836b0 <_malloc_r+0x438>
   837ae:	08f0      	lsrs	r0, r6, #3
   837b0:	f106 0308 	add.w	r3, r6, #8
   837b4:	e60e      	b.n	833d4 <_malloc_r+0x15c>
   837b6:	bf00      	nop
   837b8:	20070c9c 	.word	0x20070c9c

000837bc <__ascii_mbtowc>:
   837bc:	b082      	sub	sp, #8
   837be:	b149      	cbz	r1, 837d4 <__ascii_mbtowc+0x18>
   837c0:	b15a      	cbz	r2, 837da <__ascii_mbtowc+0x1e>
   837c2:	b16b      	cbz	r3, 837e0 <__ascii_mbtowc+0x24>
   837c4:	7813      	ldrb	r3, [r2, #0]
   837c6:	600b      	str	r3, [r1, #0]
   837c8:	7812      	ldrb	r2, [r2, #0]
   837ca:	1c10      	adds	r0, r2, #0
   837cc:	bf18      	it	ne
   837ce:	2001      	movne	r0, #1
   837d0:	b002      	add	sp, #8
   837d2:	4770      	bx	lr
   837d4:	a901      	add	r1, sp, #4
   837d6:	2a00      	cmp	r2, #0
   837d8:	d1f3      	bne.n	837c2 <__ascii_mbtowc+0x6>
   837da:	4610      	mov	r0, r2
   837dc:	b002      	add	sp, #8
   837de:	4770      	bx	lr
   837e0:	f06f 0001 	mvn.w	r0, #1
   837e4:	e7f4      	b.n	837d0 <__ascii_mbtowc+0x14>
   837e6:	bf00      	nop

000837e8 <memchr>:
   837e8:	0783      	lsls	r3, r0, #30
   837ea:	b470      	push	{r4, r5, r6}
   837ec:	b2cd      	uxtb	r5, r1
   837ee:	d03d      	beq.n	8386c <memchr+0x84>
   837f0:	1e54      	subs	r4, r2, #1
   837f2:	b30a      	cbz	r2, 83838 <memchr+0x50>
   837f4:	7803      	ldrb	r3, [r0, #0]
   837f6:	42ab      	cmp	r3, r5
   837f8:	d01f      	beq.n	8383a <memchr+0x52>
   837fa:	1c43      	adds	r3, r0, #1
   837fc:	e005      	b.n	8380a <memchr+0x22>
   837fe:	f114 34ff 	adds.w	r4, r4, #4294967295
   83802:	d319      	bcc.n	83838 <memchr+0x50>
   83804:	7802      	ldrb	r2, [r0, #0]
   83806:	42aa      	cmp	r2, r5
   83808:	d017      	beq.n	8383a <memchr+0x52>
   8380a:	f013 0f03 	tst.w	r3, #3
   8380e:	4618      	mov	r0, r3
   83810:	f103 0301 	add.w	r3, r3, #1
   83814:	d1f3      	bne.n	837fe <memchr+0x16>
   83816:	2c03      	cmp	r4, #3
   83818:	d811      	bhi.n	8383e <memchr+0x56>
   8381a:	b34c      	cbz	r4, 83870 <memchr+0x88>
   8381c:	7803      	ldrb	r3, [r0, #0]
   8381e:	42ab      	cmp	r3, r5
   83820:	d00b      	beq.n	8383a <memchr+0x52>
   83822:	4404      	add	r4, r0
   83824:	1c43      	adds	r3, r0, #1
   83826:	e002      	b.n	8382e <memchr+0x46>
   83828:	7802      	ldrb	r2, [r0, #0]
   8382a:	42aa      	cmp	r2, r5
   8382c:	d005      	beq.n	8383a <memchr+0x52>
   8382e:	429c      	cmp	r4, r3
   83830:	4618      	mov	r0, r3
   83832:	f103 0301 	add.w	r3, r3, #1
   83836:	d1f7      	bne.n	83828 <memchr+0x40>
   83838:	2000      	movs	r0, #0
   8383a:	bc70      	pop	{r4, r5, r6}
   8383c:	4770      	bx	lr
   8383e:	0209      	lsls	r1, r1, #8
   83840:	b289      	uxth	r1, r1
   83842:	4329      	orrs	r1, r5
   83844:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83848:	6803      	ldr	r3, [r0, #0]
   8384a:	4606      	mov	r6, r0
   8384c:	404b      	eors	r3, r1
   8384e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   83852:	ea22 0303 	bic.w	r3, r2, r3
   83856:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8385a:	f100 0004 	add.w	r0, r0, #4
   8385e:	d103      	bne.n	83868 <memchr+0x80>
   83860:	3c04      	subs	r4, #4
   83862:	2c03      	cmp	r4, #3
   83864:	d8f0      	bhi.n	83848 <memchr+0x60>
   83866:	e7d8      	b.n	8381a <memchr+0x32>
   83868:	4630      	mov	r0, r6
   8386a:	e7d7      	b.n	8381c <memchr+0x34>
   8386c:	4614      	mov	r4, r2
   8386e:	e7d2      	b.n	83816 <memchr+0x2e>
   83870:	4620      	mov	r0, r4
   83872:	e7e2      	b.n	8383a <memchr+0x52>

00083874 <memmove>:
   83874:	4288      	cmp	r0, r1
   83876:	b5f0      	push	{r4, r5, r6, r7, lr}
   83878:	d90d      	bls.n	83896 <memmove+0x22>
   8387a:	188b      	adds	r3, r1, r2
   8387c:	4298      	cmp	r0, r3
   8387e:	d20a      	bcs.n	83896 <memmove+0x22>
   83880:	1884      	adds	r4, r0, r2
   83882:	2a00      	cmp	r2, #0
   83884:	d051      	beq.n	8392a <memmove+0xb6>
   83886:	4622      	mov	r2, r4
   83888:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   8388c:	4299      	cmp	r1, r3
   8388e:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83892:	d1f9      	bne.n	83888 <memmove+0x14>
   83894:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83896:	2a0f      	cmp	r2, #15
   83898:	d948      	bls.n	8392c <memmove+0xb8>
   8389a:	ea41 0300 	orr.w	r3, r1, r0
   8389e:	079b      	lsls	r3, r3, #30
   838a0:	d146      	bne.n	83930 <memmove+0xbc>
   838a2:	4615      	mov	r5, r2
   838a4:	f100 0410 	add.w	r4, r0, #16
   838a8:	f101 0310 	add.w	r3, r1, #16
   838ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
   838b0:	3d10      	subs	r5, #16
   838b2:	f844 6c10 	str.w	r6, [r4, #-16]
   838b6:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   838ba:	2d0f      	cmp	r5, #15
   838bc:	f844 6c0c 	str.w	r6, [r4, #-12]
   838c0:	f853 6c08 	ldr.w	r6, [r3, #-8]
   838c4:	f104 0410 	add.w	r4, r4, #16
   838c8:	f844 6c18 	str.w	r6, [r4, #-24]
   838cc:	f853 6c04 	ldr.w	r6, [r3, #-4]
   838d0:	f103 0310 	add.w	r3, r3, #16
   838d4:	f844 6c14 	str.w	r6, [r4, #-20]
   838d8:	d8e8      	bhi.n	838ac <memmove+0x38>
   838da:	f1a2 0310 	sub.w	r3, r2, #16
   838de:	f023 030f 	bic.w	r3, r3, #15
   838e2:	f002 0e0f 	and.w	lr, r2, #15
   838e6:	3310      	adds	r3, #16
   838e8:	f1be 0f03 	cmp.w	lr, #3
   838ec:	4419      	add	r1, r3
   838ee:	4403      	add	r3, r0
   838f0:	d921      	bls.n	83936 <memmove+0xc2>
   838f2:	460e      	mov	r6, r1
   838f4:	4674      	mov	r4, lr
   838f6:	1f1d      	subs	r5, r3, #4
   838f8:	f856 7b04 	ldr.w	r7, [r6], #4
   838fc:	3c04      	subs	r4, #4
   838fe:	2c03      	cmp	r4, #3
   83900:	f845 7f04 	str.w	r7, [r5, #4]!
   83904:	d8f8      	bhi.n	838f8 <memmove+0x84>
   83906:	f1ae 0404 	sub.w	r4, lr, #4
   8390a:	f024 0403 	bic.w	r4, r4, #3
   8390e:	3404      	adds	r4, #4
   83910:	4421      	add	r1, r4
   83912:	4423      	add	r3, r4
   83914:	f002 0203 	and.w	r2, r2, #3
   83918:	b162      	cbz	r2, 83934 <memmove+0xc0>
   8391a:	3b01      	subs	r3, #1
   8391c:	440a      	add	r2, r1
   8391e:	f811 4b01 	ldrb.w	r4, [r1], #1
   83922:	428a      	cmp	r2, r1
   83924:	f803 4f01 	strb.w	r4, [r3, #1]!
   83928:	d1f9      	bne.n	8391e <memmove+0xaa>
   8392a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8392c:	4603      	mov	r3, r0
   8392e:	e7f3      	b.n	83918 <memmove+0xa4>
   83930:	4603      	mov	r3, r0
   83932:	e7f2      	b.n	8391a <memmove+0xa6>
   83934:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83936:	4672      	mov	r2, lr
   83938:	e7ee      	b.n	83918 <memmove+0xa4>
   8393a:	bf00      	nop

0008393c <__malloc_lock>:
   8393c:	4801      	ldr	r0, [pc, #4]	; (83944 <__malloc_lock+0x8>)
   8393e:	f7ff bc17 	b.w	83170 <__retarget_lock_acquire_recursive>
   83942:	bf00      	nop
   83944:	20070d50 	.word	0x20070d50

00083948 <__malloc_unlock>:
   83948:	4801      	ldr	r0, [pc, #4]	; (83950 <__malloc_unlock+0x8>)
   8394a:	f7ff bc13 	b.w	83174 <__retarget_lock_release_recursive>
   8394e:	bf00      	nop
   83950:	20070d50 	.word	0x20070d50

00083954 <_realloc_r>:
   83954:	2900      	cmp	r1, #0
   83956:	f000 8094 	beq.w	83a82 <_realloc_r+0x12e>
   8395a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8395e:	460c      	mov	r4, r1
   83960:	4615      	mov	r5, r2
   83962:	b083      	sub	sp, #12
   83964:	4680      	mov	r8, r0
   83966:	f105 060b 	add.w	r6, r5, #11
   8396a:	f7ff ffe7 	bl	8393c <__malloc_lock>
   8396e:	f854 ec04 	ldr.w	lr, [r4, #-4]
   83972:	2e16      	cmp	r6, #22
   83974:	f02e 0703 	bic.w	r7, lr, #3
   83978:	f1a4 0908 	sub.w	r9, r4, #8
   8397c:	d83c      	bhi.n	839f8 <_realloc_r+0xa4>
   8397e:	2210      	movs	r2, #16
   83980:	4616      	mov	r6, r2
   83982:	42b5      	cmp	r5, r6
   83984:	d83d      	bhi.n	83a02 <_realloc_r+0xae>
   83986:	4297      	cmp	r7, r2
   83988:	da43      	bge.n	83a12 <_realloc_r+0xbe>
   8398a:	4bc6      	ldr	r3, [pc, #792]	; (83ca4 <_realloc_r+0x350>)
   8398c:	eb09 0007 	add.w	r0, r9, r7
   83990:	6899      	ldr	r1, [r3, #8]
   83992:	4288      	cmp	r0, r1
   83994:	f000 80c3 	beq.w	83b1e <_realloc_r+0x1ca>
   83998:	6843      	ldr	r3, [r0, #4]
   8399a:	f023 0101 	bic.w	r1, r3, #1
   8399e:	4401      	add	r1, r0
   839a0:	6849      	ldr	r1, [r1, #4]
   839a2:	07c9      	lsls	r1, r1, #31
   839a4:	d54d      	bpl.n	83a42 <_realloc_r+0xee>
   839a6:	f01e 0f01 	tst.w	lr, #1
   839aa:	f000 809b 	beq.w	83ae4 <_realloc_r+0x190>
   839ae:	4629      	mov	r1, r5
   839b0:	4640      	mov	r0, r8
   839b2:	f7ff fc61 	bl	83278 <_malloc_r>
   839b6:	4605      	mov	r5, r0
   839b8:	2800      	cmp	r0, #0
   839ba:	d03b      	beq.n	83a34 <_realloc_r+0xe0>
   839bc:	f854 3c04 	ldr.w	r3, [r4, #-4]
   839c0:	f1a0 0208 	sub.w	r2, r0, #8
   839c4:	f023 0301 	bic.w	r3, r3, #1
   839c8:	444b      	add	r3, r9
   839ca:	429a      	cmp	r2, r3
   839cc:	f000 812b 	beq.w	83c26 <_realloc_r+0x2d2>
   839d0:	1f3a      	subs	r2, r7, #4
   839d2:	2a24      	cmp	r2, #36	; 0x24
   839d4:	f200 8118 	bhi.w	83c08 <_realloc_r+0x2b4>
   839d8:	2a13      	cmp	r2, #19
   839da:	f200 80eb 	bhi.w	83bb4 <_realloc_r+0x260>
   839de:	4603      	mov	r3, r0
   839e0:	4622      	mov	r2, r4
   839e2:	6811      	ldr	r1, [r2, #0]
   839e4:	6019      	str	r1, [r3, #0]
   839e6:	6851      	ldr	r1, [r2, #4]
   839e8:	6059      	str	r1, [r3, #4]
   839ea:	6892      	ldr	r2, [r2, #8]
   839ec:	609a      	str	r2, [r3, #8]
   839ee:	4621      	mov	r1, r4
   839f0:	4640      	mov	r0, r8
   839f2:	f7ff f923 	bl	82c3c <_free_r>
   839f6:	e01d      	b.n	83a34 <_realloc_r+0xe0>
   839f8:	f026 0607 	bic.w	r6, r6, #7
   839fc:	2e00      	cmp	r6, #0
   839fe:	4632      	mov	r2, r6
   83a00:	dabf      	bge.n	83982 <_realloc_r+0x2e>
   83a02:	2500      	movs	r5, #0
   83a04:	230c      	movs	r3, #12
   83a06:	4628      	mov	r0, r5
   83a08:	f8c8 3000 	str.w	r3, [r8]
   83a0c:	b003      	add	sp, #12
   83a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a12:	4625      	mov	r5, r4
   83a14:	1bbb      	subs	r3, r7, r6
   83a16:	2b0f      	cmp	r3, #15
   83a18:	f8d9 2004 	ldr.w	r2, [r9, #4]
   83a1c:	d81d      	bhi.n	83a5a <_realloc_r+0x106>
   83a1e:	f002 0201 	and.w	r2, r2, #1
   83a22:	433a      	orrs	r2, r7
   83a24:	eb09 0107 	add.w	r1, r9, r7
   83a28:	f8c9 2004 	str.w	r2, [r9, #4]
   83a2c:	684b      	ldr	r3, [r1, #4]
   83a2e:	f043 0301 	orr.w	r3, r3, #1
   83a32:	604b      	str	r3, [r1, #4]
   83a34:	4640      	mov	r0, r8
   83a36:	f7ff ff87 	bl	83948 <__malloc_unlock>
   83a3a:	4628      	mov	r0, r5
   83a3c:	b003      	add	sp, #12
   83a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a42:	f023 0303 	bic.w	r3, r3, #3
   83a46:	18f9      	adds	r1, r7, r3
   83a48:	4291      	cmp	r1, r2
   83a4a:	db1d      	blt.n	83a88 <_realloc_r+0x134>
   83a4c:	68c3      	ldr	r3, [r0, #12]
   83a4e:	6882      	ldr	r2, [r0, #8]
   83a50:	4625      	mov	r5, r4
   83a52:	60d3      	str	r3, [r2, #12]
   83a54:	460f      	mov	r7, r1
   83a56:	609a      	str	r2, [r3, #8]
   83a58:	e7dc      	b.n	83a14 <_realloc_r+0xc0>
   83a5a:	f002 0201 	and.w	r2, r2, #1
   83a5e:	eb09 0106 	add.w	r1, r9, r6
   83a62:	f043 0301 	orr.w	r3, r3, #1
   83a66:	4332      	orrs	r2, r6
   83a68:	f8c9 2004 	str.w	r2, [r9, #4]
   83a6c:	444f      	add	r7, r9
   83a6e:	604b      	str	r3, [r1, #4]
   83a70:	687b      	ldr	r3, [r7, #4]
   83a72:	3108      	adds	r1, #8
   83a74:	f043 0301 	orr.w	r3, r3, #1
   83a78:	607b      	str	r3, [r7, #4]
   83a7a:	4640      	mov	r0, r8
   83a7c:	f7ff f8de 	bl	82c3c <_free_r>
   83a80:	e7d8      	b.n	83a34 <_realloc_r+0xe0>
   83a82:	4611      	mov	r1, r2
   83a84:	f7ff bbf8 	b.w	83278 <_malloc_r>
   83a88:	f01e 0f01 	tst.w	lr, #1
   83a8c:	d18f      	bne.n	839ae <_realloc_r+0x5a>
   83a8e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83a92:	eba9 0a01 	sub.w	sl, r9, r1
   83a96:	f8da 1004 	ldr.w	r1, [sl, #4]
   83a9a:	f021 0103 	bic.w	r1, r1, #3
   83a9e:	440b      	add	r3, r1
   83aa0:	443b      	add	r3, r7
   83aa2:	4293      	cmp	r3, r2
   83aa4:	db26      	blt.n	83af4 <_realloc_r+0x1a0>
   83aa6:	4655      	mov	r5, sl
   83aa8:	68c1      	ldr	r1, [r0, #12]
   83aaa:	6880      	ldr	r0, [r0, #8]
   83aac:	1f3a      	subs	r2, r7, #4
   83aae:	60c1      	str	r1, [r0, #12]
   83ab0:	6088      	str	r0, [r1, #8]
   83ab2:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83ab6:	f8da 100c 	ldr.w	r1, [sl, #12]
   83aba:	2a24      	cmp	r2, #36	; 0x24
   83abc:	60c1      	str	r1, [r0, #12]
   83abe:	6088      	str	r0, [r1, #8]
   83ac0:	d826      	bhi.n	83b10 <_realloc_r+0x1bc>
   83ac2:	2a13      	cmp	r2, #19
   83ac4:	f240 8081 	bls.w	83bca <_realloc_r+0x276>
   83ac8:	6821      	ldr	r1, [r4, #0]
   83aca:	2a1b      	cmp	r2, #27
   83acc:	f8ca 1008 	str.w	r1, [sl, #8]
   83ad0:	6861      	ldr	r1, [r4, #4]
   83ad2:	f8ca 100c 	str.w	r1, [sl, #12]
   83ad6:	f200 80ad 	bhi.w	83c34 <_realloc_r+0x2e0>
   83ada:	f104 0008 	add.w	r0, r4, #8
   83ade:	f10a 0210 	add.w	r2, sl, #16
   83ae2:	e074      	b.n	83bce <_realloc_r+0x27a>
   83ae4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83ae8:	eba9 0a03 	sub.w	sl, r9, r3
   83aec:	f8da 1004 	ldr.w	r1, [sl, #4]
   83af0:	f021 0103 	bic.w	r1, r1, #3
   83af4:	187b      	adds	r3, r7, r1
   83af6:	4293      	cmp	r3, r2
   83af8:	f6ff af59 	blt.w	839ae <_realloc_r+0x5a>
   83afc:	4655      	mov	r5, sl
   83afe:	f8da 100c 	ldr.w	r1, [sl, #12]
   83b02:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83b06:	1f3a      	subs	r2, r7, #4
   83b08:	2a24      	cmp	r2, #36	; 0x24
   83b0a:	60c1      	str	r1, [r0, #12]
   83b0c:	6088      	str	r0, [r1, #8]
   83b0e:	d9d8      	bls.n	83ac2 <_realloc_r+0x16e>
   83b10:	4621      	mov	r1, r4
   83b12:	4628      	mov	r0, r5
   83b14:	461f      	mov	r7, r3
   83b16:	46d1      	mov	r9, sl
   83b18:	f7ff feac 	bl	83874 <memmove>
   83b1c:	e77a      	b.n	83a14 <_realloc_r+0xc0>
   83b1e:	6841      	ldr	r1, [r0, #4]
   83b20:	f106 0010 	add.w	r0, r6, #16
   83b24:	f021 0b03 	bic.w	fp, r1, #3
   83b28:	44bb      	add	fp, r7
   83b2a:	4583      	cmp	fp, r0
   83b2c:	da58      	bge.n	83be0 <_realloc_r+0x28c>
   83b2e:	f01e 0f01 	tst.w	lr, #1
   83b32:	f47f af3c 	bne.w	839ae <_realloc_r+0x5a>
   83b36:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83b3a:	eba9 0a01 	sub.w	sl, r9, r1
   83b3e:	f8da 1004 	ldr.w	r1, [sl, #4]
   83b42:	f021 0103 	bic.w	r1, r1, #3
   83b46:	448b      	add	fp, r1
   83b48:	4558      	cmp	r0, fp
   83b4a:	dcd3      	bgt.n	83af4 <_realloc_r+0x1a0>
   83b4c:	4655      	mov	r5, sl
   83b4e:	f8da 100c 	ldr.w	r1, [sl, #12]
   83b52:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83b56:	1f3a      	subs	r2, r7, #4
   83b58:	2a24      	cmp	r2, #36	; 0x24
   83b5a:	60c1      	str	r1, [r0, #12]
   83b5c:	6088      	str	r0, [r1, #8]
   83b5e:	f200 808d 	bhi.w	83c7c <_realloc_r+0x328>
   83b62:	2a13      	cmp	r2, #19
   83b64:	f240 8087 	bls.w	83c76 <_realloc_r+0x322>
   83b68:	6821      	ldr	r1, [r4, #0]
   83b6a:	2a1b      	cmp	r2, #27
   83b6c:	f8ca 1008 	str.w	r1, [sl, #8]
   83b70:	6861      	ldr	r1, [r4, #4]
   83b72:	f8ca 100c 	str.w	r1, [sl, #12]
   83b76:	f200 8088 	bhi.w	83c8a <_realloc_r+0x336>
   83b7a:	f104 0108 	add.w	r1, r4, #8
   83b7e:	f10a 0210 	add.w	r2, sl, #16
   83b82:	6808      	ldr	r0, [r1, #0]
   83b84:	6010      	str	r0, [r2, #0]
   83b86:	6848      	ldr	r0, [r1, #4]
   83b88:	6050      	str	r0, [r2, #4]
   83b8a:	6889      	ldr	r1, [r1, #8]
   83b8c:	6091      	str	r1, [r2, #8]
   83b8e:	ebab 0206 	sub.w	r2, fp, r6
   83b92:	eb0a 0106 	add.w	r1, sl, r6
   83b96:	f042 0201 	orr.w	r2, r2, #1
   83b9a:	6099      	str	r1, [r3, #8]
   83b9c:	604a      	str	r2, [r1, #4]
   83b9e:	f8da 3004 	ldr.w	r3, [sl, #4]
   83ba2:	4640      	mov	r0, r8
   83ba4:	f003 0301 	and.w	r3, r3, #1
   83ba8:	431e      	orrs	r6, r3
   83baa:	f8ca 6004 	str.w	r6, [sl, #4]
   83bae:	f7ff fecb 	bl	83948 <__malloc_unlock>
   83bb2:	e742      	b.n	83a3a <_realloc_r+0xe6>
   83bb4:	6823      	ldr	r3, [r4, #0]
   83bb6:	2a1b      	cmp	r2, #27
   83bb8:	6003      	str	r3, [r0, #0]
   83bba:	6863      	ldr	r3, [r4, #4]
   83bbc:	6043      	str	r3, [r0, #4]
   83bbe:	d827      	bhi.n	83c10 <_realloc_r+0x2bc>
   83bc0:	f100 0308 	add.w	r3, r0, #8
   83bc4:	f104 0208 	add.w	r2, r4, #8
   83bc8:	e70b      	b.n	839e2 <_realloc_r+0x8e>
   83bca:	4620      	mov	r0, r4
   83bcc:	462a      	mov	r2, r5
   83bce:	6801      	ldr	r1, [r0, #0]
   83bd0:	461f      	mov	r7, r3
   83bd2:	6011      	str	r1, [r2, #0]
   83bd4:	6841      	ldr	r1, [r0, #4]
   83bd6:	46d1      	mov	r9, sl
   83bd8:	6051      	str	r1, [r2, #4]
   83bda:	6883      	ldr	r3, [r0, #8]
   83bdc:	6093      	str	r3, [r2, #8]
   83bde:	e719      	b.n	83a14 <_realloc_r+0xc0>
   83be0:	ebab 0b06 	sub.w	fp, fp, r6
   83be4:	eb09 0106 	add.w	r1, r9, r6
   83be8:	f04b 0201 	orr.w	r2, fp, #1
   83bec:	6099      	str	r1, [r3, #8]
   83bee:	604a      	str	r2, [r1, #4]
   83bf0:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83bf4:	4640      	mov	r0, r8
   83bf6:	f003 0301 	and.w	r3, r3, #1
   83bfa:	431e      	orrs	r6, r3
   83bfc:	f844 6c04 	str.w	r6, [r4, #-4]
   83c00:	f7ff fea2 	bl	83948 <__malloc_unlock>
   83c04:	4625      	mov	r5, r4
   83c06:	e718      	b.n	83a3a <_realloc_r+0xe6>
   83c08:	4621      	mov	r1, r4
   83c0a:	f7ff fe33 	bl	83874 <memmove>
   83c0e:	e6ee      	b.n	839ee <_realloc_r+0x9a>
   83c10:	68a3      	ldr	r3, [r4, #8]
   83c12:	2a24      	cmp	r2, #36	; 0x24
   83c14:	6083      	str	r3, [r0, #8]
   83c16:	68e3      	ldr	r3, [r4, #12]
   83c18:	60c3      	str	r3, [r0, #12]
   83c1a:	d018      	beq.n	83c4e <_realloc_r+0x2fa>
   83c1c:	f100 0310 	add.w	r3, r0, #16
   83c20:	f104 0210 	add.w	r2, r4, #16
   83c24:	e6dd      	b.n	839e2 <_realloc_r+0x8e>
   83c26:	f850 3c04 	ldr.w	r3, [r0, #-4]
   83c2a:	4625      	mov	r5, r4
   83c2c:	f023 0303 	bic.w	r3, r3, #3
   83c30:	441f      	add	r7, r3
   83c32:	e6ef      	b.n	83a14 <_realloc_r+0xc0>
   83c34:	68a1      	ldr	r1, [r4, #8]
   83c36:	2a24      	cmp	r2, #36	; 0x24
   83c38:	f8ca 1010 	str.w	r1, [sl, #16]
   83c3c:	68e1      	ldr	r1, [r4, #12]
   83c3e:	f8ca 1014 	str.w	r1, [sl, #20]
   83c42:	d00d      	beq.n	83c60 <_realloc_r+0x30c>
   83c44:	f104 0010 	add.w	r0, r4, #16
   83c48:	f10a 0218 	add.w	r2, sl, #24
   83c4c:	e7bf      	b.n	83bce <_realloc_r+0x27a>
   83c4e:	6922      	ldr	r2, [r4, #16]
   83c50:	f100 0318 	add.w	r3, r0, #24
   83c54:	6102      	str	r2, [r0, #16]
   83c56:	6961      	ldr	r1, [r4, #20]
   83c58:	f104 0218 	add.w	r2, r4, #24
   83c5c:	6141      	str	r1, [r0, #20]
   83c5e:	e6c0      	b.n	839e2 <_realloc_r+0x8e>
   83c60:	6922      	ldr	r2, [r4, #16]
   83c62:	f104 0018 	add.w	r0, r4, #24
   83c66:	f8ca 2018 	str.w	r2, [sl, #24]
   83c6a:	6961      	ldr	r1, [r4, #20]
   83c6c:	f10a 0220 	add.w	r2, sl, #32
   83c70:	f8ca 101c 	str.w	r1, [sl, #28]
   83c74:	e7ab      	b.n	83bce <_realloc_r+0x27a>
   83c76:	4621      	mov	r1, r4
   83c78:	462a      	mov	r2, r5
   83c7a:	e782      	b.n	83b82 <_realloc_r+0x22e>
   83c7c:	4621      	mov	r1, r4
   83c7e:	4628      	mov	r0, r5
   83c80:	9301      	str	r3, [sp, #4]
   83c82:	f7ff fdf7 	bl	83874 <memmove>
   83c86:	9b01      	ldr	r3, [sp, #4]
   83c88:	e781      	b.n	83b8e <_realloc_r+0x23a>
   83c8a:	68a1      	ldr	r1, [r4, #8]
   83c8c:	2a24      	cmp	r2, #36	; 0x24
   83c8e:	f8ca 1010 	str.w	r1, [sl, #16]
   83c92:	68e1      	ldr	r1, [r4, #12]
   83c94:	f8ca 1014 	str.w	r1, [sl, #20]
   83c98:	d006      	beq.n	83ca8 <_realloc_r+0x354>
   83c9a:	f104 0110 	add.w	r1, r4, #16
   83c9e:	f10a 0218 	add.w	r2, sl, #24
   83ca2:	e76e      	b.n	83b82 <_realloc_r+0x22e>
   83ca4:	200706e0 	.word	0x200706e0
   83ca8:	6922      	ldr	r2, [r4, #16]
   83caa:	f104 0118 	add.w	r1, r4, #24
   83cae:	f8ca 2018 	str.w	r2, [sl, #24]
   83cb2:	6960      	ldr	r0, [r4, #20]
   83cb4:	f10a 0220 	add.w	r2, sl, #32
   83cb8:	f8ca 001c 	str.w	r0, [sl, #28]
   83cbc:	e761      	b.n	83b82 <_realloc_r+0x22e>
   83cbe:	bf00      	nop

00083cc0 <_sbrk_r>:
   83cc0:	b538      	push	{r3, r4, r5, lr}
   83cc2:	2300      	movs	r3, #0
   83cc4:	4c06      	ldr	r4, [pc, #24]	; (83ce0 <_sbrk_r+0x20>)
   83cc6:	4605      	mov	r5, r0
   83cc8:	4608      	mov	r0, r1
   83cca:	6023      	str	r3, [r4, #0]
   83ccc:	f7fd fb1c 	bl	81308 <_sbrk>
   83cd0:	1c43      	adds	r3, r0, #1
   83cd2:	d000      	beq.n	83cd6 <_sbrk_r+0x16>
   83cd4:	bd38      	pop	{r3, r4, r5, pc}
   83cd6:	6823      	ldr	r3, [r4, #0]
   83cd8:	2b00      	cmp	r3, #0
   83cda:	d0fb      	beq.n	83cd4 <_sbrk_r+0x14>
   83cdc:	602b      	str	r3, [r5, #0]
   83cde:	bd38      	pop	{r3, r4, r5, pc}
   83ce0:	20070d64 	.word	0x20070d64

00083ce4 <__sread>:
   83ce4:	b510      	push	{r4, lr}
   83ce6:	460c      	mov	r4, r1
   83ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83cec:	f000 f9f4 	bl	840d8 <_read_r>
   83cf0:	2800      	cmp	r0, #0
   83cf2:	db03      	blt.n	83cfc <__sread+0x18>
   83cf4:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83cf6:	4403      	add	r3, r0
   83cf8:	6523      	str	r3, [r4, #80]	; 0x50
   83cfa:	bd10      	pop	{r4, pc}
   83cfc:	89a3      	ldrh	r3, [r4, #12]
   83cfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83d02:	81a3      	strh	r3, [r4, #12]
   83d04:	bd10      	pop	{r4, pc}
   83d06:	bf00      	nop

00083d08 <__swrite>:
   83d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83d0c:	460c      	mov	r4, r1
   83d0e:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   83d12:	461f      	mov	r7, r3
   83d14:	05cb      	lsls	r3, r1, #23
   83d16:	4616      	mov	r6, r2
   83d18:	4605      	mov	r5, r0
   83d1a:	d507      	bpl.n	83d2c <__swrite+0x24>
   83d1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83d20:	2302      	movs	r3, #2
   83d22:	2200      	movs	r2, #0
   83d24:	f000 f9c2 	bl	840ac <_lseek_r>
   83d28:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   83d2c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83d30:	81a1      	strh	r1, [r4, #12]
   83d32:	463b      	mov	r3, r7
   83d34:	4632      	mov	r2, r6
   83d36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83d3a:	4628      	mov	r0, r5
   83d3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83d40:	f000 b8a2 	b.w	83e88 <_write_r>

00083d44 <__sseek>:
   83d44:	b510      	push	{r4, lr}
   83d46:	460c      	mov	r4, r1
   83d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83d4c:	f000 f9ae 	bl	840ac <_lseek_r>
   83d50:	89a3      	ldrh	r3, [r4, #12]
   83d52:	1c42      	adds	r2, r0, #1
   83d54:	bf0e      	itee	eq
   83d56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83d5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83d5e:	6520      	strne	r0, [r4, #80]	; 0x50
   83d60:	81a3      	strh	r3, [r4, #12]
   83d62:	bd10      	pop	{r4, pc}

00083d64 <__sclose>:
   83d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83d68:	f000 b906 	b.w	83f78 <_close_r>

00083d6c <__swbuf_r>:
   83d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83d6e:	460d      	mov	r5, r1
   83d70:	4614      	mov	r4, r2
   83d72:	4606      	mov	r6, r0
   83d74:	b110      	cbz	r0, 83d7c <__swbuf_r+0x10>
   83d76:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83d78:	2b00      	cmp	r3, #0
   83d7a:	d04b      	beq.n	83e14 <__swbuf_r+0xa8>
   83d7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83d80:	69a3      	ldr	r3, [r4, #24]
   83d82:	b291      	uxth	r1, r2
   83d84:	0708      	lsls	r0, r1, #28
   83d86:	60a3      	str	r3, [r4, #8]
   83d88:	d539      	bpl.n	83dfe <__swbuf_r+0x92>
   83d8a:	6923      	ldr	r3, [r4, #16]
   83d8c:	2b00      	cmp	r3, #0
   83d8e:	d036      	beq.n	83dfe <__swbuf_r+0x92>
   83d90:	b2ed      	uxtb	r5, r5
   83d92:	0489      	lsls	r1, r1, #18
   83d94:	462f      	mov	r7, r5
   83d96:	d515      	bpl.n	83dc4 <__swbuf_r+0x58>
   83d98:	6822      	ldr	r2, [r4, #0]
   83d9a:	6961      	ldr	r1, [r4, #20]
   83d9c:	1ad3      	subs	r3, r2, r3
   83d9e:	428b      	cmp	r3, r1
   83da0:	da1c      	bge.n	83ddc <__swbuf_r+0x70>
   83da2:	3301      	adds	r3, #1
   83da4:	68a1      	ldr	r1, [r4, #8]
   83da6:	1c50      	adds	r0, r2, #1
   83da8:	3901      	subs	r1, #1
   83daa:	60a1      	str	r1, [r4, #8]
   83dac:	6020      	str	r0, [r4, #0]
   83dae:	7015      	strb	r5, [r2, #0]
   83db0:	6962      	ldr	r2, [r4, #20]
   83db2:	429a      	cmp	r2, r3
   83db4:	d01a      	beq.n	83dec <__swbuf_r+0x80>
   83db6:	89a3      	ldrh	r3, [r4, #12]
   83db8:	07db      	lsls	r3, r3, #31
   83dba:	d501      	bpl.n	83dc0 <__swbuf_r+0x54>
   83dbc:	2d0a      	cmp	r5, #10
   83dbe:	d015      	beq.n	83dec <__swbuf_r+0x80>
   83dc0:	4638      	mov	r0, r7
   83dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83dc4:	6e61      	ldr	r1, [r4, #100]	; 0x64
   83dc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83dca:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   83dce:	81a2      	strh	r2, [r4, #12]
   83dd0:	6822      	ldr	r2, [r4, #0]
   83dd2:	6661      	str	r1, [r4, #100]	; 0x64
   83dd4:	6961      	ldr	r1, [r4, #20]
   83dd6:	1ad3      	subs	r3, r2, r3
   83dd8:	428b      	cmp	r3, r1
   83dda:	dbe2      	blt.n	83da2 <__swbuf_r+0x36>
   83ddc:	4621      	mov	r1, r4
   83dde:	4630      	mov	r0, r6
   83de0:	f7fe fdae 	bl	82940 <_fflush_r>
   83de4:	b940      	cbnz	r0, 83df8 <__swbuf_r+0x8c>
   83de6:	2301      	movs	r3, #1
   83de8:	6822      	ldr	r2, [r4, #0]
   83dea:	e7db      	b.n	83da4 <__swbuf_r+0x38>
   83dec:	4621      	mov	r1, r4
   83dee:	4630      	mov	r0, r6
   83df0:	f7fe fda6 	bl	82940 <_fflush_r>
   83df4:	2800      	cmp	r0, #0
   83df6:	d0e3      	beq.n	83dc0 <__swbuf_r+0x54>
   83df8:	f04f 37ff 	mov.w	r7, #4294967295
   83dfc:	e7e0      	b.n	83dc0 <__swbuf_r+0x54>
   83dfe:	4621      	mov	r1, r4
   83e00:	4630      	mov	r0, r6
   83e02:	f7fe fc8d 	bl	82720 <__swsetup_r>
   83e06:	2800      	cmp	r0, #0
   83e08:	d1f6      	bne.n	83df8 <__swbuf_r+0x8c>
   83e0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83e0e:	6923      	ldr	r3, [r4, #16]
   83e10:	b291      	uxth	r1, r2
   83e12:	e7bd      	b.n	83d90 <__swbuf_r+0x24>
   83e14:	f7fe fdec 	bl	829f0 <__sinit>
   83e18:	e7b0      	b.n	83d7c <__swbuf_r+0x10>
   83e1a:	bf00      	nop

00083e1c <_wcrtomb_r>:
   83e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
   83e1e:	4606      	mov	r6, r0
   83e20:	b085      	sub	sp, #20
   83e22:	461f      	mov	r7, r3
   83e24:	b189      	cbz	r1, 83e4a <_wcrtomb_r+0x2e>
   83e26:	4c10      	ldr	r4, [pc, #64]	; (83e68 <_wcrtomb_r+0x4c>)
   83e28:	4d10      	ldr	r5, [pc, #64]	; (83e6c <_wcrtomb_r+0x50>)
   83e2a:	6824      	ldr	r4, [r4, #0]
   83e2c:	6b64      	ldr	r4, [r4, #52]	; 0x34
   83e2e:	2c00      	cmp	r4, #0
   83e30:	bf08      	it	eq
   83e32:	462c      	moveq	r4, r5
   83e34:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83e38:	47a0      	blx	r4
   83e3a:	1c43      	adds	r3, r0, #1
   83e3c:	d103      	bne.n	83e46 <_wcrtomb_r+0x2a>
   83e3e:	2200      	movs	r2, #0
   83e40:	238a      	movs	r3, #138	; 0x8a
   83e42:	603a      	str	r2, [r7, #0]
   83e44:	6033      	str	r3, [r6, #0]
   83e46:	b005      	add	sp, #20
   83e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83e4a:	460c      	mov	r4, r1
   83e4c:	4a06      	ldr	r2, [pc, #24]	; (83e68 <_wcrtomb_r+0x4c>)
   83e4e:	4d07      	ldr	r5, [pc, #28]	; (83e6c <_wcrtomb_r+0x50>)
   83e50:	6811      	ldr	r1, [r2, #0]
   83e52:	4622      	mov	r2, r4
   83e54:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   83e56:	a901      	add	r1, sp, #4
   83e58:	2c00      	cmp	r4, #0
   83e5a:	bf08      	it	eq
   83e5c:	462c      	moveq	r4, r5
   83e5e:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83e62:	47a0      	blx	r4
   83e64:	e7e9      	b.n	83e3a <_wcrtomb_r+0x1e>
   83e66:	bf00      	nop
   83e68:	20070140 	.word	0x20070140
   83e6c:	20070574 	.word	0x20070574

00083e70 <__ascii_wctomb>:
   83e70:	b119      	cbz	r1, 83e7a <__ascii_wctomb+0xa>
   83e72:	2aff      	cmp	r2, #255	; 0xff
   83e74:	d803      	bhi.n	83e7e <__ascii_wctomb+0xe>
   83e76:	700a      	strb	r2, [r1, #0]
   83e78:	2101      	movs	r1, #1
   83e7a:	4608      	mov	r0, r1
   83e7c:	4770      	bx	lr
   83e7e:	238a      	movs	r3, #138	; 0x8a
   83e80:	f04f 31ff 	mov.w	r1, #4294967295
   83e84:	6003      	str	r3, [r0, #0]
   83e86:	e7f8      	b.n	83e7a <__ascii_wctomb+0xa>

00083e88 <_write_r>:
   83e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83e8a:	460e      	mov	r6, r1
   83e8c:	2500      	movs	r5, #0
   83e8e:	4c08      	ldr	r4, [pc, #32]	; (83eb0 <_write_r+0x28>)
   83e90:	4611      	mov	r1, r2
   83e92:	4607      	mov	r7, r0
   83e94:	461a      	mov	r2, r3
   83e96:	4630      	mov	r0, r6
   83e98:	6025      	str	r5, [r4, #0]
   83e9a:	f7fc fe21 	bl	80ae0 <_write>
   83e9e:	1c43      	adds	r3, r0, #1
   83ea0:	d000      	beq.n	83ea4 <_write_r+0x1c>
   83ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83ea4:	6823      	ldr	r3, [r4, #0]
   83ea6:	2b00      	cmp	r3, #0
   83ea8:	d0fb      	beq.n	83ea2 <_write_r+0x1a>
   83eaa:	603b      	str	r3, [r7, #0]
   83eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83eae:	bf00      	nop
   83eb0:	20070d64 	.word	0x20070d64

00083eb4 <__register_exitproc>:
   83eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83eb8:	4d2c      	ldr	r5, [pc, #176]	; (83f6c <__register_exitproc+0xb8>)
   83eba:	4606      	mov	r6, r0
   83ebc:	6828      	ldr	r0, [r5, #0]
   83ebe:	4698      	mov	r8, r3
   83ec0:	460f      	mov	r7, r1
   83ec2:	4691      	mov	r9, r2
   83ec4:	f7ff f954 	bl	83170 <__retarget_lock_acquire_recursive>
   83ec8:	4b29      	ldr	r3, [pc, #164]	; (83f70 <__register_exitproc+0xbc>)
   83eca:	681c      	ldr	r4, [r3, #0]
   83ecc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   83ed0:	2b00      	cmp	r3, #0
   83ed2:	d03e      	beq.n	83f52 <__register_exitproc+0x9e>
   83ed4:	685a      	ldr	r2, [r3, #4]
   83ed6:	2a1f      	cmp	r2, #31
   83ed8:	dc1c      	bgt.n	83f14 <__register_exitproc+0x60>
   83eda:	f102 0e01 	add.w	lr, r2, #1
   83ede:	b176      	cbz	r6, 83efe <__register_exitproc+0x4a>
   83ee0:	2101      	movs	r1, #1
   83ee2:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   83ee6:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   83eea:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   83eee:	4091      	lsls	r1, r2
   83ef0:	4308      	orrs	r0, r1
   83ef2:	2e02      	cmp	r6, #2
   83ef4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83ef8:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   83efc:	d023      	beq.n	83f46 <__register_exitproc+0x92>
   83efe:	3202      	adds	r2, #2
   83f00:	f8c3 e004 	str.w	lr, [r3, #4]
   83f04:	6828      	ldr	r0, [r5, #0]
   83f06:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   83f0a:	f7ff f933 	bl	83174 <__retarget_lock_release_recursive>
   83f0e:	2000      	movs	r0, #0
   83f10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83f14:	4b17      	ldr	r3, [pc, #92]	; (83f74 <__register_exitproc+0xc0>)
   83f16:	b30b      	cbz	r3, 83f5c <__register_exitproc+0xa8>
   83f18:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83f1c:	f7ff f9a4 	bl	83268 <malloc>
   83f20:	4603      	mov	r3, r0
   83f22:	b1d8      	cbz	r0, 83f5c <__register_exitproc+0xa8>
   83f24:	2000      	movs	r0, #0
   83f26:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   83f2a:	f04f 0e01 	mov.w	lr, #1
   83f2e:	6058      	str	r0, [r3, #4]
   83f30:	6019      	str	r1, [r3, #0]
   83f32:	4602      	mov	r2, r0
   83f34:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   83f38:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83f3c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   83f40:	2e00      	cmp	r6, #0
   83f42:	d0dc      	beq.n	83efe <__register_exitproc+0x4a>
   83f44:	e7cc      	b.n	83ee0 <__register_exitproc+0x2c>
   83f46:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   83f4a:	4301      	orrs	r1, r0
   83f4c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   83f50:	e7d5      	b.n	83efe <__register_exitproc+0x4a>
   83f52:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   83f56:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   83f5a:	e7bb      	b.n	83ed4 <__register_exitproc+0x20>
   83f5c:	6828      	ldr	r0, [r5, #0]
   83f5e:	f7ff f909 	bl	83174 <__retarget_lock_release_recursive>
   83f62:	f04f 30ff 	mov.w	r0, #4294967295
   83f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83f6a:	bf00      	nop
   83f6c:	20070570 	.word	0x20070570
   83f70:	00084470 	.word	0x00084470
   83f74:	00083269 	.word	0x00083269

00083f78 <_close_r>:
   83f78:	b538      	push	{r3, r4, r5, lr}
   83f7a:	2300      	movs	r3, #0
   83f7c:	4c06      	ldr	r4, [pc, #24]	; (83f98 <_close_r+0x20>)
   83f7e:	4605      	mov	r5, r0
   83f80:	4608      	mov	r0, r1
   83f82:	6023      	str	r3, [r4, #0]
   83f84:	f7fd f9dc 	bl	81340 <_close>
   83f88:	1c43      	adds	r3, r0, #1
   83f8a:	d000      	beq.n	83f8e <_close_r+0x16>
   83f8c:	bd38      	pop	{r3, r4, r5, pc}
   83f8e:	6823      	ldr	r3, [r4, #0]
   83f90:	2b00      	cmp	r3, #0
   83f92:	d0fb      	beq.n	83f8c <_close_r+0x14>
   83f94:	602b      	str	r3, [r5, #0]
   83f96:	bd38      	pop	{r3, r4, r5, pc}
   83f98:	20070d64 	.word	0x20070d64

00083f9c <_fclose_r>:
   83f9c:	b570      	push	{r4, r5, r6, lr}
   83f9e:	b159      	cbz	r1, 83fb8 <_fclose_r+0x1c>
   83fa0:	4605      	mov	r5, r0
   83fa2:	460c      	mov	r4, r1
   83fa4:	b110      	cbz	r0, 83fac <_fclose_r+0x10>
   83fa6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83fa8:	2b00      	cmp	r3, #0
   83faa:	d03c      	beq.n	84026 <_fclose_r+0x8a>
   83fac:	6e63      	ldr	r3, [r4, #100]	; 0x64
   83fae:	07d8      	lsls	r0, r3, #31
   83fb0:	d505      	bpl.n	83fbe <_fclose_r+0x22>
   83fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83fb6:	b92b      	cbnz	r3, 83fc4 <_fclose_r+0x28>
   83fb8:	2600      	movs	r6, #0
   83fba:	4630      	mov	r0, r6
   83fbc:	bd70      	pop	{r4, r5, r6, pc}
   83fbe:	89a3      	ldrh	r3, [r4, #12]
   83fc0:	0599      	lsls	r1, r3, #22
   83fc2:	d53c      	bpl.n	8403e <_fclose_r+0xa2>
   83fc4:	4621      	mov	r1, r4
   83fc6:	4628      	mov	r0, r5
   83fc8:	f7fe fc1e 	bl	82808 <__sflush_r>
   83fcc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83fce:	4606      	mov	r6, r0
   83fd0:	b133      	cbz	r3, 83fe0 <_fclose_r+0x44>
   83fd2:	69e1      	ldr	r1, [r4, #28]
   83fd4:	4628      	mov	r0, r5
   83fd6:	4798      	blx	r3
   83fd8:	2800      	cmp	r0, #0
   83fda:	bfb8      	it	lt
   83fdc:	f04f 36ff 	movlt.w	r6, #4294967295
   83fe0:	89a3      	ldrh	r3, [r4, #12]
   83fe2:	061a      	lsls	r2, r3, #24
   83fe4:	d422      	bmi.n	8402c <_fclose_r+0x90>
   83fe6:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83fe8:	b141      	cbz	r1, 83ffc <_fclose_r+0x60>
   83fea:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83fee:	4299      	cmp	r1, r3
   83ff0:	d002      	beq.n	83ff8 <_fclose_r+0x5c>
   83ff2:	4628      	mov	r0, r5
   83ff4:	f7fe fe22 	bl	82c3c <_free_r>
   83ff8:	2300      	movs	r3, #0
   83ffa:	6323      	str	r3, [r4, #48]	; 0x30
   83ffc:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83ffe:	b121      	cbz	r1, 8400a <_fclose_r+0x6e>
   84000:	4628      	mov	r0, r5
   84002:	f7fe fe1b 	bl	82c3c <_free_r>
   84006:	2300      	movs	r3, #0
   84008:	6463      	str	r3, [r4, #68]	; 0x44
   8400a:	f7fe fd21 	bl	82a50 <__sfp_lock_acquire>
   8400e:	2200      	movs	r2, #0
   84010:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84012:	81a2      	strh	r2, [r4, #12]
   84014:	07db      	lsls	r3, r3, #31
   84016:	d50e      	bpl.n	84036 <_fclose_r+0x9a>
   84018:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8401a:	f7ff f8a7 	bl	8316c <__retarget_lock_close_recursive>
   8401e:	f7fe fd1d 	bl	82a5c <__sfp_lock_release>
   84022:	4630      	mov	r0, r6
   84024:	bd70      	pop	{r4, r5, r6, pc}
   84026:	f7fe fce3 	bl	829f0 <__sinit>
   8402a:	e7bf      	b.n	83fac <_fclose_r+0x10>
   8402c:	6921      	ldr	r1, [r4, #16]
   8402e:	4628      	mov	r0, r5
   84030:	f7fe fe04 	bl	82c3c <_free_r>
   84034:	e7d7      	b.n	83fe6 <_fclose_r+0x4a>
   84036:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84038:	f7ff f89c 	bl	83174 <__retarget_lock_release_recursive>
   8403c:	e7ec      	b.n	84018 <_fclose_r+0x7c>
   8403e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84040:	f7ff f896 	bl	83170 <__retarget_lock_acquire_recursive>
   84044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84048:	2b00      	cmp	r3, #0
   8404a:	d1bb      	bne.n	83fc4 <_fclose_r+0x28>
   8404c:	6e66      	ldr	r6, [r4, #100]	; 0x64
   8404e:	f016 0601 	ands.w	r6, r6, #1
   84052:	d1b1      	bne.n	83fb8 <_fclose_r+0x1c>
   84054:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84056:	f7ff f88d 	bl	83174 <__retarget_lock_release_recursive>
   8405a:	4630      	mov	r0, r6
   8405c:	bd70      	pop	{r4, r5, r6, pc}
   8405e:	bf00      	nop

00084060 <_fstat_r>:
   84060:	b570      	push	{r4, r5, r6, lr}
   84062:	460d      	mov	r5, r1
   84064:	2300      	movs	r3, #0
   84066:	4c07      	ldr	r4, [pc, #28]	; (84084 <_fstat_r+0x24>)
   84068:	4606      	mov	r6, r0
   8406a:	4611      	mov	r1, r2
   8406c:	4628      	mov	r0, r5
   8406e:	6023      	str	r3, [r4, #0]
   84070:	f7fd f969 	bl	81346 <_fstat>
   84074:	1c43      	adds	r3, r0, #1
   84076:	d000      	beq.n	8407a <_fstat_r+0x1a>
   84078:	bd70      	pop	{r4, r5, r6, pc}
   8407a:	6823      	ldr	r3, [r4, #0]
   8407c:	2b00      	cmp	r3, #0
   8407e:	d0fb      	beq.n	84078 <_fstat_r+0x18>
   84080:	6033      	str	r3, [r6, #0]
   84082:	bd70      	pop	{r4, r5, r6, pc}
   84084:	20070d64 	.word	0x20070d64

00084088 <_isatty_r>:
   84088:	b538      	push	{r3, r4, r5, lr}
   8408a:	2300      	movs	r3, #0
   8408c:	4c06      	ldr	r4, [pc, #24]	; (840a8 <_isatty_r+0x20>)
   8408e:	4605      	mov	r5, r0
   84090:	4608      	mov	r0, r1
   84092:	6023      	str	r3, [r4, #0]
   84094:	f7fd f95c 	bl	81350 <_isatty>
   84098:	1c43      	adds	r3, r0, #1
   8409a:	d000      	beq.n	8409e <_isatty_r+0x16>
   8409c:	bd38      	pop	{r3, r4, r5, pc}
   8409e:	6823      	ldr	r3, [r4, #0]
   840a0:	2b00      	cmp	r3, #0
   840a2:	d0fb      	beq.n	8409c <_isatty_r+0x14>
   840a4:	602b      	str	r3, [r5, #0]
   840a6:	bd38      	pop	{r3, r4, r5, pc}
   840a8:	20070d64 	.word	0x20070d64

000840ac <_lseek_r>:
   840ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840ae:	460e      	mov	r6, r1
   840b0:	2500      	movs	r5, #0
   840b2:	4c08      	ldr	r4, [pc, #32]	; (840d4 <_lseek_r+0x28>)
   840b4:	4611      	mov	r1, r2
   840b6:	4607      	mov	r7, r0
   840b8:	461a      	mov	r2, r3
   840ba:	4630      	mov	r0, r6
   840bc:	6025      	str	r5, [r4, #0]
   840be:	f7fd f949 	bl	81354 <_lseek>
   840c2:	1c43      	adds	r3, r0, #1
   840c4:	d000      	beq.n	840c8 <_lseek_r+0x1c>
   840c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840c8:	6823      	ldr	r3, [r4, #0]
   840ca:	2b00      	cmp	r3, #0
   840cc:	d0fb      	beq.n	840c6 <_lseek_r+0x1a>
   840ce:	603b      	str	r3, [r7, #0]
   840d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840d2:	bf00      	nop
   840d4:	20070d64 	.word	0x20070d64

000840d8 <_read_r>:
   840d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840da:	460e      	mov	r6, r1
   840dc:	2500      	movs	r5, #0
   840de:	4c08      	ldr	r4, [pc, #32]	; (84100 <_read_r+0x28>)
   840e0:	4611      	mov	r1, r2
   840e2:	4607      	mov	r7, r0
   840e4:	461a      	mov	r2, r3
   840e6:	4630      	mov	r0, r6
   840e8:	6025      	str	r5, [r4, #0]
   840ea:	f7fc f839 	bl	80160 <_read>
   840ee:	1c43      	adds	r3, r0, #1
   840f0:	d000      	beq.n	840f4 <_read_r+0x1c>
   840f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840f4:	6823      	ldr	r3, [r4, #0]
   840f6:	2b00      	cmp	r3, #0
   840f8:	d0fb      	beq.n	840f2 <_read_r+0x1a>
   840fa:	603b      	str	r3, [r7, #0]
   840fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840fe:	bf00      	nop
   84100:	20070d64 	.word	0x20070d64

00084104 <__aeabi_uldivmod>:
   84104:	b953      	cbnz	r3, 8411c <__aeabi_uldivmod+0x18>
   84106:	b94a      	cbnz	r2, 8411c <__aeabi_uldivmod+0x18>
   84108:	2900      	cmp	r1, #0
   8410a:	bf08      	it	eq
   8410c:	2800      	cmpeq	r0, #0
   8410e:	bf1c      	itt	ne
   84110:	f04f 31ff 	movne.w	r1, #4294967295
   84114:	f04f 30ff 	movne.w	r0, #4294967295
   84118:	f000 b97a 	b.w	84410 <__aeabi_idiv0>
   8411c:	f1ad 0c08 	sub.w	ip, sp, #8
   84120:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   84124:	f000 f806 	bl	84134 <__udivmoddi4>
   84128:	f8dd e004 	ldr.w	lr, [sp, #4]
   8412c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84130:	b004      	add	sp, #16
   84132:	4770      	bx	lr

00084134 <__udivmoddi4>:
   84134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84138:	468c      	mov	ip, r1
   8413a:	460e      	mov	r6, r1
   8413c:	4604      	mov	r4, r0
   8413e:	9d08      	ldr	r5, [sp, #32]
   84140:	2b00      	cmp	r3, #0
   84142:	d150      	bne.n	841e6 <__udivmoddi4+0xb2>
   84144:	428a      	cmp	r2, r1
   84146:	4617      	mov	r7, r2
   84148:	d96c      	bls.n	84224 <__udivmoddi4+0xf0>
   8414a:	fab2 fe82 	clz	lr, r2
   8414e:	f1be 0f00 	cmp.w	lr, #0
   84152:	d00b      	beq.n	8416c <__udivmoddi4+0x38>
   84154:	f1ce 0c20 	rsb	ip, lr, #32
   84158:	fa01 f60e 	lsl.w	r6, r1, lr
   8415c:	fa20 fc0c 	lsr.w	ip, r0, ip
   84160:	fa02 f70e 	lsl.w	r7, r2, lr
   84164:	ea4c 0c06 	orr.w	ip, ip, r6
   84168:	fa00 f40e 	lsl.w	r4, r0, lr
   8416c:	0c3a      	lsrs	r2, r7, #16
   8416e:	fbbc f9f2 	udiv	r9, ip, r2
   84172:	b2bb      	uxth	r3, r7
   84174:	fb02 cc19 	mls	ip, r2, r9, ip
   84178:	fb09 fa03 	mul.w	sl, r9, r3
   8417c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   84180:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   84184:	45b2      	cmp	sl, r6
   84186:	d90a      	bls.n	8419e <__udivmoddi4+0x6a>
   84188:	19f6      	adds	r6, r6, r7
   8418a:	f109 31ff 	add.w	r1, r9, #4294967295
   8418e:	f080 8125 	bcs.w	843dc <__udivmoddi4+0x2a8>
   84192:	45b2      	cmp	sl, r6
   84194:	f240 8122 	bls.w	843dc <__udivmoddi4+0x2a8>
   84198:	f1a9 0902 	sub.w	r9, r9, #2
   8419c:	443e      	add	r6, r7
   8419e:	eba6 060a 	sub.w	r6, r6, sl
   841a2:	fbb6 f0f2 	udiv	r0, r6, r2
   841a6:	fb02 6610 	mls	r6, r2, r0, r6
   841aa:	fb00 f303 	mul.w	r3, r0, r3
   841ae:	b2a4      	uxth	r4, r4
   841b0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   841b4:	42a3      	cmp	r3, r4
   841b6:	d909      	bls.n	841cc <__udivmoddi4+0x98>
   841b8:	19e4      	adds	r4, r4, r7
   841ba:	f100 32ff 	add.w	r2, r0, #4294967295
   841be:	f080 810b 	bcs.w	843d8 <__udivmoddi4+0x2a4>
   841c2:	42a3      	cmp	r3, r4
   841c4:	f240 8108 	bls.w	843d8 <__udivmoddi4+0x2a4>
   841c8:	3802      	subs	r0, #2
   841ca:	443c      	add	r4, r7
   841cc:	2100      	movs	r1, #0
   841ce:	1ae4      	subs	r4, r4, r3
   841d0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   841d4:	2d00      	cmp	r5, #0
   841d6:	d062      	beq.n	8429e <__udivmoddi4+0x16a>
   841d8:	2300      	movs	r3, #0
   841da:	fa24 f40e 	lsr.w	r4, r4, lr
   841de:	602c      	str	r4, [r5, #0]
   841e0:	606b      	str	r3, [r5, #4]
   841e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   841e6:	428b      	cmp	r3, r1
   841e8:	d907      	bls.n	841fa <__udivmoddi4+0xc6>
   841ea:	2d00      	cmp	r5, #0
   841ec:	d055      	beq.n	8429a <__udivmoddi4+0x166>
   841ee:	2100      	movs	r1, #0
   841f0:	e885 0041 	stmia.w	r5, {r0, r6}
   841f4:	4608      	mov	r0, r1
   841f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   841fa:	fab3 f183 	clz	r1, r3
   841fe:	2900      	cmp	r1, #0
   84200:	f040 808f 	bne.w	84322 <__udivmoddi4+0x1ee>
   84204:	42b3      	cmp	r3, r6
   84206:	d302      	bcc.n	8420e <__udivmoddi4+0xda>
   84208:	4282      	cmp	r2, r0
   8420a:	f200 80fc 	bhi.w	84406 <__udivmoddi4+0x2d2>
   8420e:	1a84      	subs	r4, r0, r2
   84210:	eb66 0603 	sbc.w	r6, r6, r3
   84214:	2001      	movs	r0, #1
   84216:	46b4      	mov	ip, r6
   84218:	2d00      	cmp	r5, #0
   8421a:	d040      	beq.n	8429e <__udivmoddi4+0x16a>
   8421c:	e885 1010 	stmia.w	r5, {r4, ip}
   84220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84224:	b912      	cbnz	r2, 8422c <__udivmoddi4+0xf8>
   84226:	2701      	movs	r7, #1
   84228:	fbb7 f7f2 	udiv	r7, r7, r2
   8422c:	fab7 fe87 	clz	lr, r7
   84230:	f1be 0f00 	cmp.w	lr, #0
   84234:	d135      	bne.n	842a2 <__udivmoddi4+0x16e>
   84236:	2101      	movs	r1, #1
   84238:	1bf6      	subs	r6, r6, r7
   8423a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8423e:	fa1f f887 	uxth.w	r8, r7
   84242:	fbb6 f2fc 	udiv	r2, r6, ip
   84246:	fb0c 6612 	mls	r6, ip, r2, r6
   8424a:	fb08 f002 	mul.w	r0, r8, r2
   8424e:	0c23      	lsrs	r3, r4, #16
   84250:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   84254:	42b0      	cmp	r0, r6
   84256:	d907      	bls.n	84268 <__udivmoddi4+0x134>
   84258:	19f6      	adds	r6, r6, r7
   8425a:	f102 33ff 	add.w	r3, r2, #4294967295
   8425e:	d202      	bcs.n	84266 <__udivmoddi4+0x132>
   84260:	42b0      	cmp	r0, r6
   84262:	f200 80d2 	bhi.w	8440a <__udivmoddi4+0x2d6>
   84266:	461a      	mov	r2, r3
   84268:	1a36      	subs	r6, r6, r0
   8426a:	fbb6 f0fc 	udiv	r0, r6, ip
   8426e:	fb0c 6610 	mls	r6, ip, r0, r6
   84272:	fb08 f800 	mul.w	r8, r8, r0
   84276:	b2a3      	uxth	r3, r4
   84278:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   8427c:	45a0      	cmp	r8, r4
   8427e:	d907      	bls.n	84290 <__udivmoddi4+0x15c>
   84280:	19e4      	adds	r4, r4, r7
   84282:	f100 33ff 	add.w	r3, r0, #4294967295
   84286:	d202      	bcs.n	8428e <__udivmoddi4+0x15a>
   84288:	45a0      	cmp	r8, r4
   8428a:	f200 80b9 	bhi.w	84400 <__udivmoddi4+0x2cc>
   8428e:	4618      	mov	r0, r3
   84290:	eba4 0408 	sub.w	r4, r4, r8
   84294:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   84298:	e79c      	b.n	841d4 <__udivmoddi4+0xa0>
   8429a:	4629      	mov	r1, r5
   8429c:	4628      	mov	r0, r5
   8429e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   842a2:	fa07 f70e 	lsl.w	r7, r7, lr
   842a6:	f1ce 0320 	rsb	r3, lr, #32
   842aa:	fa26 f203 	lsr.w	r2, r6, r3
   842ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   842b2:	fbb2 f1fc 	udiv	r1, r2, ip
   842b6:	fa1f f887 	uxth.w	r8, r7
   842ba:	fb0c 2211 	mls	r2, ip, r1, r2
   842be:	fa06 f60e 	lsl.w	r6, r6, lr
   842c2:	fa20 f303 	lsr.w	r3, r0, r3
   842c6:	fb01 f908 	mul.w	r9, r1, r8
   842ca:	4333      	orrs	r3, r6
   842cc:	0c1e      	lsrs	r6, r3, #16
   842ce:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   842d2:	45b1      	cmp	r9, r6
   842d4:	fa00 f40e 	lsl.w	r4, r0, lr
   842d8:	d909      	bls.n	842ee <__udivmoddi4+0x1ba>
   842da:	19f6      	adds	r6, r6, r7
   842dc:	f101 32ff 	add.w	r2, r1, #4294967295
   842e0:	f080 808c 	bcs.w	843fc <__udivmoddi4+0x2c8>
   842e4:	45b1      	cmp	r9, r6
   842e6:	f240 8089 	bls.w	843fc <__udivmoddi4+0x2c8>
   842ea:	3902      	subs	r1, #2
   842ec:	443e      	add	r6, r7
   842ee:	eba6 0609 	sub.w	r6, r6, r9
   842f2:	fbb6 f0fc 	udiv	r0, r6, ip
   842f6:	fb0c 6210 	mls	r2, ip, r0, r6
   842fa:	fb00 f908 	mul.w	r9, r0, r8
   842fe:	b29e      	uxth	r6, r3
   84300:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   84304:	45b1      	cmp	r9, r6
   84306:	d907      	bls.n	84318 <__udivmoddi4+0x1e4>
   84308:	19f6      	adds	r6, r6, r7
   8430a:	f100 33ff 	add.w	r3, r0, #4294967295
   8430e:	d271      	bcs.n	843f4 <__udivmoddi4+0x2c0>
   84310:	45b1      	cmp	r9, r6
   84312:	d96f      	bls.n	843f4 <__udivmoddi4+0x2c0>
   84314:	3802      	subs	r0, #2
   84316:	443e      	add	r6, r7
   84318:	eba6 0609 	sub.w	r6, r6, r9
   8431c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   84320:	e78f      	b.n	84242 <__udivmoddi4+0x10e>
   84322:	f1c1 0720 	rsb	r7, r1, #32
   84326:	fa22 f807 	lsr.w	r8, r2, r7
   8432a:	408b      	lsls	r3, r1
   8432c:	ea48 0303 	orr.w	r3, r8, r3
   84330:	fa26 f407 	lsr.w	r4, r6, r7
   84334:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   84338:	fbb4 f9fe 	udiv	r9, r4, lr
   8433c:	fa1f fc83 	uxth.w	ip, r3
   84340:	fb0e 4419 	mls	r4, lr, r9, r4
   84344:	408e      	lsls	r6, r1
   84346:	fa20 f807 	lsr.w	r8, r0, r7
   8434a:	fb09 fa0c 	mul.w	sl, r9, ip
   8434e:	ea48 0806 	orr.w	r8, r8, r6
   84352:	ea4f 4618 	mov.w	r6, r8, lsr #16
   84356:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   8435a:	45a2      	cmp	sl, r4
   8435c:	fa02 f201 	lsl.w	r2, r2, r1
   84360:	fa00 f601 	lsl.w	r6, r0, r1
   84364:	d908      	bls.n	84378 <__udivmoddi4+0x244>
   84366:	18e4      	adds	r4, r4, r3
   84368:	f109 30ff 	add.w	r0, r9, #4294967295
   8436c:	d244      	bcs.n	843f8 <__udivmoddi4+0x2c4>
   8436e:	45a2      	cmp	sl, r4
   84370:	d942      	bls.n	843f8 <__udivmoddi4+0x2c4>
   84372:	f1a9 0902 	sub.w	r9, r9, #2
   84376:	441c      	add	r4, r3
   84378:	eba4 040a 	sub.w	r4, r4, sl
   8437c:	fbb4 f0fe 	udiv	r0, r4, lr
   84380:	fb0e 4410 	mls	r4, lr, r0, r4
   84384:	fb00 fc0c 	mul.w	ip, r0, ip
   84388:	fa1f f888 	uxth.w	r8, r8
   8438c:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   84390:	45a4      	cmp	ip, r4
   84392:	d907      	bls.n	843a4 <__udivmoddi4+0x270>
   84394:	18e4      	adds	r4, r4, r3
   84396:	f100 3eff 	add.w	lr, r0, #4294967295
   8439a:	d229      	bcs.n	843f0 <__udivmoddi4+0x2bc>
   8439c:	45a4      	cmp	ip, r4
   8439e:	d927      	bls.n	843f0 <__udivmoddi4+0x2bc>
   843a0:	3802      	subs	r0, #2
   843a2:	441c      	add	r4, r3
   843a4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   843a8:	fba0 8902 	umull	r8, r9, r0, r2
   843ac:	eba4 0c0c 	sub.w	ip, r4, ip
   843b0:	45cc      	cmp	ip, r9
   843b2:	46c2      	mov	sl, r8
   843b4:	46ce      	mov	lr, r9
   843b6:	d315      	bcc.n	843e4 <__udivmoddi4+0x2b0>
   843b8:	d012      	beq.n	843e0 <__udivmoddi4+0x2ac>
   843ba:	b155      	cbz	r5, 843d2 <__udivmoddi4+0x29e>
   843bc:	ebb6 030a 	subs.w	r3, r6, sl
   843c0:	eb6c 060e 	sbc.w	r6, ip, lr
   843c4:	fa06 f707 	lsl.w	r7, r6, r7
   843c8:	40cb      	lsrs	r3, r1
   843ca:	431f      	orrs	r7, r3
   843cc:	40ce      	lsrs	r6, r1
   843ce:	602f      	str	r7, [r5, #0]
   843d0:	606e      	str	r6, [r5, #4]
   843d2:	2100      	movs	r1, #0
   843d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   843d8:	4610      	mov	r0, r2
   843da:	e6f7      	b.n	841cc <__udivmoddi4+0x98>
   843dc:	4689      	mov	r9, r1
   843de:	e6de      	b.n	8419e <__udivmoddi4+0x6a>
   843e0:	4546      	cmp	r6, r8
   843e2:	d2ea      	bcs.n	843ba <__udivmoddi4+0x286>
   843e4:	ebb8 0a02 	subs.w	sl, r8, r2
   843e8:	eb69 0e03 	sbc.w	lr, r9, r3
   843ec:	3801      	subs	r0, #1
   843ee:	e7e4      	b.n	843ba <__udivmoddi4+0x286>
   843f0:	4670      	mov	r0, lr
   843f2:	e7d7      	b.n	843a4 <__udivmoddi4+0x270>
   843f4:	4618      	mov	r0, r3
   843f6:	e78f      	b.n	84318 <__udivmoddi4+0x1e4>
   843f8:	4681      	mov	r9, r0
   843fa:	e7bd      	b.n	84378 <__udivmoddi4+0x244>
   843fc:	4611      	mov	r1, r2
   843fe:	e776      	b.n	842ee <__udivmoddi4+0x1ba>
   84400:	3802      	subs	r0, #2
   84402:	443c      	add	r4, r7
   84404:	e744      	b.n	84290 <__udivmoddi4+0x15c>
   84406:	4608      	mov	r0, r1
   84408:	e706      	b.n	84218 <__udivmoddi4+0xe4>
   8440a:	3a02      	subs	r2, #2
   8440c:	443e      	add	r6, r7
   8440e:	e72b      	b.n	84268 <__udivmoddi4+0x134>

00084410 <__aeabi_idiv0>:
   84410:	4770      	bx	lr
   84412:	bf00      	nop
   84414:	00000001 	.word	0x00000001
   84418:	00000002 	.word	0x00000002
   8441c:	00000004 	.word	0x00000004
   84420:	00000008 	.word	0x00000008
   84424:	00000010 	.word	0x00000010
   84428:	00000020 	.word	0x00000020
   8442c:	00000040 	.word	0x00000040
   84430:	00000080 	.word	0x00000080
   84434:	00000100 	.word	0x00000100
   84438:	00000200 	.word	0x00000200
   8443c:	00000400 	.word	0x00000400
   84440:	736e6f43 	.word	0x736e6f43
   84444:	20656c6f 	.word	0x20656c6f
   84448:	64616572 	.word	0x64616572
   8444c:	00000a79 	.word	0x00000a79
   84450:	3d3d3d3d 	.word	0x3d3d3d3d
   84454:	3d3d3d3d 	.word	0x3d3d3d3d
   84458:	3d3d3d3d 	.word	0x3d3d3d3d
   8445c:	00000a3d 	.word	0x00000a3d
   84460:	5f334354 	.word	0x5f334354
   84464:	646e6148 	.word	0x646e6148
   84468:	0072656c 	.word	0x0072656c
   8446c:	0000000a 	.word	0x0000000a

00084470 <_global_impure_ptr>:
   84470:	20070148 33323130 37363534 62613938     H.. 0123456789ab
   84480:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
   84490:	76757473 7a797877 00000000 33323130     stuvwxyz....0123
   844a0:	37363534 42413938 46454443 00000000     456789ABCDEF....
   844b0:	33323130 37363534 62613938 66656463     0123456789abcdef
   844c0:	00000000 6c756e28 0000296c              ....(null)..

000844cc <blanks.7217>:
   844cc:	20202020 20202020 20202020 20202020                     

000844dc <zeroes.7218>:
   844dc:	30303030 30303030 30303030 30303030     0000000000000000
   844ec:	00000043 49534f50 00000058 0000002e     C...POSIX.......

000844fc <_ctype_>:
   844fc:	20202000 20202020 28282020 20282828     .         ((((( 
   8450c:	20202020 20202020 20202020 20202020                     
   8451c:	10108820 10101010 10101010 10101010      ...............
   8452c:	04040410 04040404 10040404 10101010     ................
   8453c:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8454c:	01010101 01010101 01010101 10101010     ................
   8455c:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8456c:	02020202 02020202 02020202 10101010     ................
   8457c:	00000020 00000000 00000000 00000000      ...............
	...

00084600 <_init>:
   84600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84602:	bf00      	nop
   84604:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84606:	bc08      	pop	{r3}
   84608:	469e      	mov	lr, r3
   8460a:	4770      	bx	lr

0008460c <__init_array_start>:
   8460c:	000827e9 	.word	0x000827e9

00084610 <__frame_dummy_init_array_entry>:
   84610:	00080119                                ....

00084614 <_fini>:
   84614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84616:	bf00      	nop
   84618:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8461a:	bc08      	pop	{r3}
   8461c:	469e      	mov	lr, r3
   8461e:	4770      	bx	lr

00084620 <__fini_array_start>:
   84620:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
	...

2007000c <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4a14      	ldr	r2, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b13      	ldr	r3, [r2, #48]	; 0x30
20070048:	f023 0303 	bic.w	r3, r3, #3
2007004c:	f043 0301 	orr.w	r3, r3, #1
20070050:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070054:	f013 0f08 	tst.w	r3, #8
20070058:	d0fb      	beq.n	20070052 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005a:	4a12      	ldr	r2, [pc, #72]	; (200700a4 <SystemInit+0x98>)
2007005c:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
2007005e:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070060:	461a      	mov	r2, r3
20070062:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070064:	f013 0f02 	tst.w	r3, #2
20070068:	d0fb      	beq.n	20070062 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006a:	2211      	movs	r2, #17
2007006c:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
2007006e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070070:	461a      	mov	r2, r3
20070072:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070074:	f013 0f08 	tst.w	r3, #8
20070078:	d0fb      	beq.n	20070072 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007a:	2212      	movs	r2, #18
2007007c:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	461a      	mov	r2, r3
20070082:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070084:	f013 0f08 	tst.w	r3, #8
20070088:	d0fb      	beq.n	20070082 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008a:	4a07      	ldr	r2, [pc, #28]	; (200700a8 <SystemInit+0x9c>)
2007008c:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
2007008e:	601a      	str	r2, [r3, #0]
20070090:	4770      	bx	lr
20070092:	bf00      	nop
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	2007013c 	.word	0x2007013c

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d915      	bls.n	200700e2 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b6:	4b1b      	ldr	r3, [pc, #108]	; (20070124 <system_init_flash+0x74>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d919      	bls.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700bc:	4b1a      	ldr	r3, [pc, #104]	; (20070128 <system_init_flash+0x78>)
200700be:	4298      	cmp	r0, r3
200700c0:	d91e      	bls.n	20070100 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700c2:	4b1a      	ldr	r3, [pc, #104]	; (2007012c <system_init_flash+0x7c>)
200700c4:	4298      	cmp	r0, r3
200700c6:	d923      	bls.n	20070110 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700c8:	4b19      	ldr	r3, [pc, #100]	; (20070130 <system_init_flash+0x80>)
200700ca:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700cc:	bf94      	ite	ls
200700ce:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700d2:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700d6:	4a17      	ldr	r2, [pc, #92]	; (20070134 <system_init_flash+0x84>)
200700d8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700da:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700de:	6013      	str	r3, [r2, #0]
200700e0:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e2:	2300      	movs	r3, #0
200700e4:	4a13      	ldr	r2, [pc, #76]	; (20070134 <system_init_flash+0x84>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f0:	f44f 7380 	mov.w	r3, #256	; 0x100
200700f4:	4a0f      	ldr	r2, [pc, #60]	; (20070134 <system_init_flash+0x84>)
200700f6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700f8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700fc:	6013      	str	r3, [r2, #0]
200700fe:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070100:	f44f 7300 	mov.w	r3, #512	; 0x200
20070104:	4a0b      	ldr	r2, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070106:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070108:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007010c:	6013      	str	r3, [r2, #0]
2007010e:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070110:	f44f 7340 	mov.w	r3, #768	; 0x300
20070114:	4a07      	ldr	r2, [pc, #28]	; (20070134 <system_init_flash+0x84>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	02faf07f 	.word	0x02faf07f
20070128:	03d08fff 	.word	0x03d08fff
2007012c:	04c4b3ff 	.word	0x04c4b3ff
20070130:	055d4a7f 	.word	0x055d4a7f
20070134:	400e0a00 	.word	0x400e0a00

20070138 <mode>:
20070138:	00000173                                         s

20070139 <g_interrupt_enabled>:
20070139:	00000001                                         ...

2007013c <SystemCoreClock>:
2007013c:	003d0900                                ..=.

20070140 <_impure_ptr>:
20070140:	20070148 00000000                       H.. ....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <__atexit_recursive_mutex>:
20070570:	20070d40                                @.. 

20070574 <__global_locale>:
20070574:	00000043 00000000 00000000 00000000     C...............
	...
20070594:	00000043 00000000 00000000 00000000     C...............
	...
200705b4:	00000043 00000000 00000000 00000000     C...............
	...
200705d4:	00000043 00000000 00000000 00000000     C...............
	...
200705f4:	00000043 00000000 00000000 00000000     C...............
	...
20070614:	00000043 00000000 00000000 00000000     C...............
	...
20070634:	00000043 00000000 00000000 00000000     C...............
	...
20070654:	00083e71 000837bd 00000000 000844fc     q>...7.......D..
20070664:	000844f8 000844ac 000844ac 000844ac     .D...D...D...D..
20070674:	000844ac 000844ac 000844ac 000844ac     .D...D...D...D..
20070684:	000844ac 000844ac ffffffff ffffffff     .D...D..........
20070694:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706bc:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706e0 <__malloc_av_>:
	...
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 
20070a58:	20070a50 20070a50 20070a58 20070a58     P.. P.. X.. X.. 
20070a68:	20070a60 20070a60 20070a68 20070a68     `.. `.. h.. h.. 
20070a78:	20070a70 20070a70 20070a78 20070a78     p.. p.. x.. x.. 
20070a88:	20070a80 20070a80 20070a88 20070a88     ... ... ... ... 
20070a98:	20070a90 20070a90 20070a98 20070a98     ... ... ... ... 
20070aa8:	20070aa0 20070aa0 20070aa8 20070aa8     ... ... ... ... 
20070ab8:	20070ab0 20070ab0 20070ab8 20070ab8     ... ... ... ... 
20070ac8:	20070ac0 20070ac0 20070ac8 20070ac8     ... ... ... ... 
20070ad8:	20070ad0 20070ad0 20070ad8 20070ad8     ... ... ... ... 

20070ae8 <__malloc_sbrk_base>:
20070ae8:	ffffffff                                ....

20070aec <__malloc_trim_threshold>:
20070aec:	00020000                                ....
