// "mux-delay.hac"
// copy-modified from muxes.hac

defproc mux2(bool? in[2]; bool! out; bool? sel[2]){
        bool loc;
prs {
	loc => out-
	in[0] & in[1] -> loc+
	~in[0] & ~in[1] -> loc-
// cut-off opposing pull X to treat select as a don't care when inputs agree
	~(~in[0] & ~in[1]) & ( in[0] & ~sel[1] |  in[1] & ~sel[0]) -> loc+
	~( in[0] &  in[1]) & (~in[0] &  sel[0] | ~in[1] &  sel[1]) -> loc-
}
}

defproc mux4(bool in[4], o; bool sel[2][2]){
    mux2 a[2], b;
    bool sela[2], selb[2];
    bool zz[2];
    a[0](in[0..1], zz[0], sel[0]);
    a[1](in[2..3], zz[1], sel[0]);
    b(zz, o, sel[1]);
}

bool x[4], p[4];
bool z, q;
bool s[2][2];
mux4 m1, m2;
m1(x, z, s);
m2(p, q, s);

