{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "MainDesign_GPRQuad2_0_0",
    "cell_name": "ShaderCoreSystem/GPRQuadSystem/GPRQuad2_0",
    "component_reference": "xilinx.com:module_ref:GPRQuad2:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_GPRQuad2_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "MainDesign_GPRQuad2_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintexuplus", "resolve_type": "generated", "usage": "all" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:kcu116:part0:1.5", "resolve_type": "generated", "usage": "all" } ],
        "BOARD_CONNECTIONS": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "DEVICE": [ { "value": "xcku5p", "resolve_type": "generated", "usage": "all" } ],
        "PACKAGE": [ { "value": "ffvb676", "resolve_type": "generated", "usage": "all" } ],
        "PREFHDL": [ { "value": "VHDL", "resolve_type": "generated", "usage": "all" } ],
        "SILICON_REVISION": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "VHDL", "resolve_type": "generated", "usage": "all" } ],
        "SPEEDGRADE": [ { "value": "-2", "resolve_type": "generated", "usage": "all" } ],
        "STATIC_POWER": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "TEMPERATURE_GRADE": [ { "value": "E", "resolve_type": "generated", "usage": "all" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_GPRQuad2_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2025.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "readQuadIndex": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "writeQuadIndex": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "portA_en": [ { "direction": "in" } ],
        "portA_regType": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "portA_regIdx": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "portA_regChan": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "portA_readOutData": [ { "direction": "out", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "portB_en": [ { "direction": "in" } ],
        "portB_regType": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "portB_regIdx": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "portB_regChan": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "portB_readOutData": [ { "direction": "out", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "portW_en": [ { "direction": "in" } ],
        "portW_regType": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "portW_regIdx": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "portW_regChan": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "portW_writeInData": [ { "direction": "in", "size_left": "127", "size_right": "0" } ],
        "clka_bram0": [ { "direction": "out" } ],
        "addra_bram0": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "dina_bram0": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ena_bram0": [ { "direction": "out" } ],
        "wea_bram0": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "clkb_bram0": [ { "direction": "out" } ],
        "addrb_bram0": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "enb_bram0": [ { "direction": "out" } ],
        "doutb_bram0": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "clka_bram1": [ { "direction": "out" } ],
        "addra_bram1": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "dina_bram1": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ena_bram1": [ { "direction": "out" } ],
        "wea_bram1": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "clkb_bram1": [ { "direction": "out" } ],
        "addrb_bram1": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "enb_bram1": [ { "direction": "out" } ],
        "doutb_bram1": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "clka_bram2": [ { "direction": "out" } ],
        "addra_bram2": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "dina_bram2": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ena_bram2": [ { "direction": "out" } ],
        "wea_bram2": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "clkb_bram2": [ { "direction": "out" } ],
        "addrb_bram2": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "enb_bram2": [ { "direction": "out" } ],
        "doutb_bram2": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "clka_bram3": [ { "direction": "out" } ],
        "addra_bram3": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "dina_bram3": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ena_bram3": [ { "direction": "out" } ],
        "wea_bram3": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "clkb_bram3": [ { "direction": "out" } ],
        "addrb_bram3": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "enb_bram3": [ { "direction": "out" } ],
        "doutb_bram3": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "clka_bram4": [ { "direction": "out" } ],
        "addra_bram4": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "dina_bram4": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ena_bram4": [ { "direction": "out" } ],
        "wea_bram4": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "clkb_bram4": [ { "direction": "out" } ],
        "addrb_bram4": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "enb_bram4": [ { "direction": "out" } ],
        "doutb_bram4": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "clka_bram5": [ { "direction": "out" } ],
        "addra_bram5": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "dina_bram5": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ena_bram5": [ { "direction": "out" } ],
        "wea_bram5": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "clkb_bram5": [ { "direction": "out" } ],
        "addrb_bram5": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "enb_bram5": [ { "direction": "out" } ],
        "doutb_bram5": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "clka_bram6": [ { "direction": "out" } ],
        "addra_bram6": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "dina_bram6": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ena_bram6": [ { "direction": "out" } ],
        "wea_bram6": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "clkb_bram6": [ { "direction": "out" } ],
        "addrb_bram6": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "enb_bram6": [ { "direction": "out" } ],
        "doutb_bram6": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "clka_bram7": [ { "direction": "out" } ],
        "addra_bram7": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "dina_bram7": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ena_bram7": [ { "direction": "out" } ],
        "wea_bram7": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "clkb_bram7": [ { "direction": "out" } ],
        "addrb_bram7": [ { "direction": "out", "size_left": "8", "size_right": "0" } ],
        "enb_bram7": [ { "direction": "out" } ],
        "doutb_bram7": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ]
      },
      "interfaces": {
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "333250000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "ASSOCIATED_BUSIF": [ { "value": "BRAM0W:BRAM0R:BRAM1W:BRAM1R:BRAM2W:BRAM2R:BRAM3W:BRAM3R:BRAM4W:BRAM4R:BRAM5W:BRAM5R:BRAM6W:BRAM6R:BRAM7W:BRAM7R", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.00", "value_src": "constant_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        },
        "BRAM0W": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "ena_bram0" } ],
            "DIN": [ { "physical_name": "dina_bram0" } ],
            "WE": [ { "physical_name": "wea_bram0" } ],
            "ADDR": [ { "physical_name": "addra_bram0" } ],
            "CLK": [ { "physical_name": "clka_bram0" } ]
          }
        },
        "BRAM0R": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "enb_bram0" } ],
            "DOUT": [ { "physical_name": "doutb_bram0" } ],
            "ADDR": [ { "physical_name": "addrb_bram0" } ],
            "CLK": [ { "physical_name": "clkb_bram0" } ]
          }
        },
        "BRAM1W": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "ena_bram1" } ],
            "DIN": [ { "physical_name": "dina_bram1" } ],
            "WE": [ { "physical_name": "wea_bram1" } ],
            "ADDR": [ { "physical_name": "addra_bram1" } ],
            "CLK": [ { "physical_name": "clka_bram1" } ]
          }
        },
        "BRAM1R": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "enb_bram1" } ],
            "DOUT": [ { "physical_name": "doutb_bram1" } ],
            "ADDR": [ { "physical_name": "addrb_bram1" } ],
            "CLK": [ { "physical_name": "clkb_bram1" } ]
          }
        },
        "BRAM2W": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "ena_bram2" } ],
            "DIN": [ { "physical_name": "dina_bram2" } ],
            "WE": [ { "physical_name": "wea_bram2" } ],
            "ADDR": [ { "physical_name": "addra_bram2" } ],
            "CLK": [ { "physical_name": "clka_bram2" } ]
          }
        },
        "BRAM2R": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "enb_bram2" } ],
            "DOUT": [ { "physical_name": "doutb_bram2" } ],
            "ADDR": [ { "physical_name": "addrb_bram2" } ],
            "CLK": [ { "physical_name": "clkb_bram2" } ]
          }
        },
        "BRAM3W": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "ena_bram3" } ],
            "DIN": [ { "physical_name": "dina_bram3" } ],
            "WE": [ { "physical_name": "wea_bram3" } ],
            "ADDR": [ { "physical_name": "addra_bram3" } ],
            "CLK": [ { "physical_name": "clka_bram3" } ]
          }
        },
        "BRAM3R": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "enb_bram3" } ],
            "DOUT": [ { "physical_name": "doutb_bram3" } ],
            "ADDR": [ { "physical_name": "addrb_bram3" } ],
            "CLK": [ { "physical_name": "clkb_bram3" } ]
          }
        },
        "BRAM4W": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "ena_bram4" } ],
            "DIN": [ { "physical_name": "dina_bram4" } ],
            "WE": [ { "physical_name": "wea_bram4" } ],
            "ADDR": [ { "physical_name": "addra_bram4" } ],
            "CLK": [ { "physical_name": "clka_bram4" } ]
          }
        },
        "BRAM4R": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "enb_bram4" } ],
            "DOUT": [ { "physical_name": "doutb_bram4" } ],
            "ADDR": [ { "physical_name": "addrb_bram4" } ],
            "CLK": [ { "physical_name": "clkb_bram4" } ]
          }
        },
        "BRAM5W": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "ena_bram5" } ],
            "DIN": [ { "physical_name": "dina_bram5" } ],
            "WE": [ { "physical_name": "wea_bram5" } ],
            "ADDR": [ { "physical_name": "addra_bram5" } ],
            "CLK": [ { "physical_name": "clka_bram5" } ]
          }
        },
        "BRAM5R": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "enb_bram5" } ],
            "DOUT": [ { "physical_name": "doutb_bram5" } ],
            "ADDR": [ { "physical_name": "addrb_bram5" } ],
            "CLK": [ { "physical_name": "clkb_bram5" } ]
          }
        },
        "BRAM6W": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "ena_bram6" } ],
            "DIN": [ { "physical_name": "dina_bram6" } ],
            "WE": [ { "physical_name": "wea_bram6" } ],
            "ADDR": [ { "physical_name": "addra_bram6" } ],
            "CLK": [ { "physical_name": "clka_bram6" } ]
          }
        },
        "BRAM6R": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "enb_bram6" } ],
            "DOUT": [ { "physical_name": "doutb_bram6" } ],
            "ADDR": [ { "physical_name": "addrb_bram6" } ],
            "CLK": [ { "physical_name": "clkb_bram6" } ]
          }
        },
        "BRAM7W": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "ena_bram7" } ],
            "DIN": [ { "physical_name": "dina_bram7" } ],
            "WE": [ { "physical_name": "wea_bram7" } ],
            "ADDR": [ { "physical_name": "addra_bram7" } ],
            "CLK": [ { "physical_name": "clka_bram7" } ]
          }
        },
        "BRAM7R": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "enb_bram7" } ],
            "DOUT": [ { "physical_name": "doutb_bram7" } ],
            "ADDR": [ { "physical_name": "addrb_bram7" } ],
            "CLK": [ { "physical_name": "clkb_bram7" } ]
          }
        }
      }
    }
  },
  "checksum": "e34fb728"
}