{
  "module_name": "sdma_4_4_2_offset.h",
  "hash_id": "08b6bc049574078c89ffa245e2c85f5ee85932c2457dbbcb6cd3406af831d9dc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/sdma/sdma_4_4_2_offset.h",
  "human_readable_source": " \n#ifndef _sdma_4_4_2_OFFSET_HEADER\n#define _sdma_4_4_2_OFFSET_HEADER\n\n\n\n\n\n#define regSDMA_UCODE_ADDR                                                                              0x0000\n#define regSDMA_UCODE_ADDR_BASE_IDX                                                                     0\n#define regSDMA_UCODE_DATA                                                                              0x0001\n#define regSDMA_UCODE_DATA_BASE_IDX                                                                     0\n#define regSDMA_F32_CNTL                                                                                0x0002\n#define regSDMA_F32_CNTL_BASE_IDX                                                                       0\n#define regSDMA_MMHUB_CNTL                                                                              0x0005\n#define regSDMA_MMHUB_CNTL_BASE_IDX                                                                     0\n#define regSDMA_MMHUB_TRUSTLVL                                                                          0x0006\n#define regSDMA_MMHUB_TRUSTLVL_BASE_IDX                                                                 0\n#define regSDMA_VM_CNTL                                                                                 0x0010\n#define regSDMA_VM_CNTL_BASE_IDX                                                                        0\n#define regSDMA_VM_CTX_LO                                                                               0x0011\n#define regSDMA_VM_CTX_LO_BASE_IDX                                                                      0\n#define regSDMA_VM_CTX_HI                                                                               0x0012\n#define regSDMA_VM_CTX_HI_BASE_IDX                                                                      0\n#define regSDMA_ACTIVE_FCN_ID                                                                           0x0013\n#define regSDMA_ACTIVE_FCN_ID_BASE_IDX                                                                  0\n#define regSDMA_VM_CTX_CNTL                                                                             0x0014\n#define regSDMA_VM_CTX_CNTL_BASE_IDX                                                                    0\n#define regSDMA_VIRT_RESET_REQ                                                                          0x0015\n#define regSDMA_VIRT_RESET_REQ_BASE_IDX                                                                 0\n#define regSDMA_VF_ENABLE                                                                               0x0016\n#define regSDMA_VF_ENABLE_BASE_IDX                                                                      0\n#define regSDMA_CONTEXT_REG_TYPE0                                                                       0x0017\n#define regSDMA_CONTEXT_REG_TYPE0_BASE_IDX                                                              0\n#define regSDMA_CONTEXT_REG_TYPE1                                                                       0x0018\n#define regSDMA_CONTEXT_REG_TYPE1_BASE_IDX                                                              0\n#define regSDMA_CONTEXT_REG_TYPE2                                                                       0x0019\n#define regSDMA_CONTEXT_REG_TYPE2_BASE_IDX                                                              0\n#define regSDMA_CONTEXT_REG_TYPE3                                                                       0x001a\n#define regSDMA_CONTEXT_REG_TYPE3_BASE_IDX                                                              0\n#define regSDMA_PUB_REG_TYPE0                                                                           0x001b\n#define regSDMA_PUB_REG_TYPE0_BASE_IDX                                                                  0\n#define regSDMA_PUB_REG_TYPE1                                                                           0x001c\n#define regSDMA_PUB_REG_TYPE1_BASE_IDX                                                                  0\n#define regSDMA_PUB_REG_TYPE2                                                                           0x001d\n#define regSDMA_PUB_REG_TYPE2_BASE_IDX                                                                  0\n#define regSDMA_PUB_REG_TYPE3                                                                           0x001e\n#define regSDMA_PUB_REG_TYPE3_BASE_IDX                                                                  0\n#define regSDMA_CONTEXT_GROUP_BOUNDARY                                                                  0x001f\n#define regSDMA_CONTEXT_GROUP_BOUNDARY_BASE_IDX                                                         0\n#define regSDMA_RB_RPTR_FETCH_HI                                                                        0x0020\n#define regSDMA_RB_RPTR_FETCH_HI_BASE_IDX                                                               0\n#define regSDMA_SEM_WAIT_FAIL_TIMER_CNTL                                                                0x0021\n#define regSDMA_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                       0\n#define regSDMA_RB_RPTR_FETCH                                                                           0x0022\n#define regSDMA_RB_RPTR_FETCH_BASE_IDX                                                                  0\n#define regSDMA_IB_OFFSET_FETCH                                                                         0x0023\n#define regSDMA_IB_OFFSET_FETCH_BASE_IDX                                                                0\n#define regSDMA_PROGRAM                                                                                 0x0024\n#define regSDMA_PROGRAM_BASE_IDX                                                                        0\n#define regSDMA_STATUS_REG                                                                              0x0025\n#define regSDMA_STATUS_REG_BASE_IDX                                                                     0\n#define regSDMA_STATUS1_REG                                                                             0x0026\n#define regSDMA_STATUS1_REG_BASE_IDX                                                                    0\n#define regSDMA_RD_BURST_CNTL                                                                           0x0027\n#define regSDMA_RD_BURST_CNTL_BASE_IDX                                                                  0\n#define regSDMA_HBM_PAGE_CONFIG                                                                         0x0028\n#define regSDMA_HBM_PAGE_CONFIG_BASE_IDX                                                                0\n#define regSDMA_UCODE_CHECKSUM                                                                          0x0029\n#define regSDMA_UCODE_CHECKSUM_BASE_IDX                                                                 0\n#define regSDMA_FREEZE                                                                                  0x002b\n#define regSDMA_FREEZE_BASE_IDX                                                                         0\n#define regSDMA_PHASE0_QUANTUM                                                                          0x002c\n#define regSDMA_PHASE0_QUANTUM_BASE_IDX                                                                 0\n#define regSDMA_PHASE1_QUANTUM                                                                          0x002d\n#define regSDMA_PHASE1_QUANTUM_BASE_IDX                                                                 0\n#define regSDMA_POWER_GATING                                                                            0x002e\n#define regSDMA_POWER_GATING_BASE_IDX                                                                   0\n#define regSDMA_PGFSM_CONFIG                                                                            0x002f\n#define regSDMA_PGFSM_CONFIG_BASE_IDX                                                                   0\n#define regSDMA_PGFSM_WRITE                                                                             0x0030\n#define regSDMA_PGFSM_WRITE_BASE_IDX                                                                    0\n#define regSDMA_PGFSM_READ                                                                              0x0031\n#define regSDMA_PGFSM_READ_BASE_IDX                                                                     0\n#define regCC_SDMA_EDC_CONFIG                                                                           0x0032\n#define regCC_SDMA_EDC_CONFIG_BASE_IDX                                                                  0\n#define regSDMA_BA_THRESHOLD                                                                            0x0033\n#define regSDMA_BA_THRESHOLD_BASE_IDX                                                                   0\n#define regSDMA_ID                                                                                      0x0034\n#define regSDMA_ID_BASE_IDX                                                                             0\n#define regSDMA_VERSION                                                                                 0x0035\n#define regSDMA_VERSION_BASE_IDX                                                                        0\n#define regSDMA_EDC_COUNTER                                                                             0x0036\n#define regSDMA_EDC_COUNTER_BASE_IDX                                                                    0\n#define regSDMA_EDC_COUNTER2                                                                            0x0037\n#define regSDMA_EDC_COUNTER2_BASE_IDX                                                                   0\n#define regSDMA_STATUS2_REG                                                                             0x0038\n#define regSDMA_STATUS2_REG_BASE_IDX                                                                    0\n#define regSDMA_ATOMIC_CNTL                                                                             0x0039\n#define regSDMA_ATOMIC_CNTL_BASE_IDX                                                                    0\n#define regSDMA_ATOMIC_PREOP_LO                                                                         0x003a\n#define regSDMA_ATOMIC_PREOP_LO_BASE_IDX                                                                0\n#define regSDMA_ATOMIC_PREOP_HI                                                                         0x003b\n#define regSDMA_ATOMIC_PREOP_HI_BASE_IDX                                                                0\n#define regSDMA_UTCL1_CNTL                                                                              0x003c\n#define regSDMA_UTCL1_CNTL_BASE_IDX                                                                     0\n#define regSDMA_UTCL1_WATERMK                                                                           0x003d\n#define regSDMA_UTCL1_WATERMK_BASE_IDX                                                                  0\n#define regSDMA_UTCL1_RD_STATUS                                                                         0x003e\n#define regSDMA_UTCL1_RD_STATUS_BASE_IDX                                                                0\n#define regSDMA_UTCL1_WR_STATUS                                                                         0x003f\n#define regSDMA_UTCL1_WR_STATUS_BASE_IDX                                                                0\n#define regSDMA_UTCL1_INV0                                                                              0x0040\n#define regSDMA_UTCL1_INV0_BASE_IDX                                                                     0\n#define regSDMA_UTCL1_INV1                                                                              0x0041\n#define regSDMA_UTCL1_INV1_BASE_IDX                                                                     0\n#define regSDMA_UTCL1_INV2                                                                              0x0042\n#define regSDMA_UTCL1_INV2_BASE_IDX                                                                     0\n#define regSDMA_UTCL1_RD_XNACK0                                                                         0x0043\n#define regSDMA_UTCL1_RD_XNACK0_BASE_IDX                                                                0\n#define regSDMA_UTCL1_RD_XNACK1                                                                         0x0044\n#define regSDMA_UTCL1_RD_XNACK1_BASE_IDX                                                                0\n#define regSDMA_UTCL1_WR_XNACK0                                                                         0x0045\n#define regSDMA_UTCL1_WR_XNACK0_BASE_IDX                                                                0\n#define regSDMA_UTCL1_WR_XNACK1                                                                         0x0046\n#define regSDMA_UTCL1_WR_XNACK1_BASE_IDX                                                                0\n#define regSDMA_UTCL1_TIMEOUT                                                                           0x0047\n#define regSDMA_UTCL1_TIMEOUT_BASE_IDX                                                                  0\n#define regSDMA_UTCL1_PAGE                                                                              0x0048\n#define regSDMA_UTCL1_PAGE_BASE_IDX                                                                     0\n#define regSDMA_POWER_CNTL_IDLE                                                                         0x0049\n#define regSDMA_POWER_CNTL_IDLE_BASE_IDX                                                                0\n#define regSDMA_RELAX_ORDERING_LUT                                                                      0x004a\n#define regSDMA_RELAX_ORDERING_LUT_BASE_IDX                                                             0\n#define regSDMA_CHICKEN_BITS_2                                                                          0x004b\n#define regSDMA_CHICKEN_BITS_2_BASE_IDX                                                                 0\n#define regSDMA_STATUS3_REG                                                                             0x004c\n#define regSDMA_STATUS3_REG_BASE_IDX                                                                    0\n#define regSDMA_PHYSICAL_ADDR_LO                                                                        0x004d\n#define regSDMA_PHYSICAL_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_PHYSICAL_ADDR_HI                                                                        0x004e\n#define regSDMA_PHYSICAL_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_PHASE2_QUANTUM                                                                          0x004f\n#define regSDMA_PHASE2_QUANTUM_BASE_IDX                                                                 0\n#define regSDMA_ERROR_LOG                                                                               0x0050\n#define regSDMA_ERROR_LOG_BASE_IDX                                                                      0\n#define regSDMA_PUB_DUMMY_REG0                                                                          0x0051\n#define regSDMA_PUB_DUMMY_REG0_BASE_IDX                                                                 0\n#define regSDMA_PUB_DUMMY_REG1                                                                          0x0052\n#define regSDMA_PUB_DUMMY_REG1_BASE_IDX                                                                 0\n#define regSDMA_PUB_DUMMY_REG2                                                                          0x0053\n#define regSDMA_PUB_DUMMY_REG2_BASE_IDX                                                                 0\n#define regSDMA_PUB_DUMMY_REG3                                                                          0x0054\n#define regSDMA_PUB_DUMMY_REG3_BASE_IDX                                                                 0\n#define regSDMA_F32_COUNTER                                                                             0x0055\n#define regSDMA_F32_COUNTER_BASE_IDX                                                                    0\n#define regSDMA_PERFCNT_PERFCOUNTER0_CFG                                                                0x0057\n#define regSDMA_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                       0\n#define regSDMA_PERFCNT_PERFCOUNTER1_CFG                                                                0x0058\n#define regSDMA_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                       0\n#define regSDMA_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                           0x0059\n#define regSDMA_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                  0\n#define regSDMA_PERFCNT_MISC_CNTL                                                                       0x005a\n#define regSDMA_PERFCNT_MISC_CNTL_BASE_IDX                                                              0\n#define regSDMA_PERFCNT_PERFCOUNTER_LO                                                                  0x005b\n#define regSDMA_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                         0\n#define regSDMA_PERFCNT_PERFCOUNTER_HI                                                                  0x005c\n#define regSDMA_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                         0\n#define regSDMA_CRD_CNTL                                                                                0x005d\n#define regSDMA_CRD_CNTL_BASE_IDX                                                                       0\n#define regSDMA_GPU_IOV_VIOLATION_LOG                                                                   0x005e\n#define regSDMA_GPU_IOV_VIOLATION_LOG_BASE_IDX                                                          0\n#define regSDMA_ULV_CNTL                                                                                0x005f\n#define regSDMA_ULV_CNTL_BASE_IDX                                                                       0\n#define regSDMA_EA_DBIT_ADDR_DATA                                                                       0x0060\n#define regSDMA_EA_DBIT_ADDR_DATA_BASE_IDX                                                              0\n#define regSDMA_EA_DBIT_ADDR_INDEX                                                                      0x0061\n#define regSDMA_EA_DBIT_ADDR_INDEX_BASE_IDX                                                             0\n#define regSDMA_GPU_IOV_VIOLATION_LOG2                                                                  0x0062\n#define regSDMA_GPU_IOV_VIOLATION_LOG2_BASE_IDX                                                         0\n#define regSDMA_STATUS4_REG                                                                             0x0063\n#define regSDMA_STATUS4_REG_BASE_IDX                                                                    0\n#define regSDMA_SCRATCH_RAM_DATA                                                                        0x0064\n#define regSDMA_SCRATCH_RAM_DATA_BASE_IDX                                                               0\n#define regSDMA_SCRATCH_RAM_ADDR                                                                        0x0065\n#define regSDMA_SCRATCH_RAM_ADDR_BASE_IDX                                                               0\n#define regSDMA_CE_CTRL                                                                                 0x0066\n#define regSDMA_CE_CTRL_BASE_IDX                                                                        0\n#define regSDMA_RAS_STATUS                                                                              0x0067\n#define regSDMA_RAS_STATUS_BASE_IDX                                                                     0\n#define regSDMA_CLK_STATUS                                                                              0x0068\n#define regSDMA_CLK_STATUS_BASE_IDX                                                                     0\n#define regSDMA_UE_ERR_STATUS_LO                                                                        0x0069\n#define regSDMA_UE_ERR_STATUS_LO_BASE_IDX                                                               0\n#define regSDMA_UE_ERR_STATUS_HI                                                                        0x006a\n#define regSDMA_UE_ERR_STATUS_HI_BASE_IDX                                                               0\n#define regSDMA_POWER_CNTL                                                                              0x006b\n#define regSDMA_POWER_CNTL_BASE_IDX                                                                     0\n#define regSDMA_CLK_CTRL                                                                                0x006c\n#define regSDMA_CLK_CTRL_BASE_IDX                                                                       0\n#define regSDMA_CNTL                                                                                    0x006d\n#define regSDMA_CNTL_BASE_IDX                                                                           0\n#define regSDMA_CHICKEN_BITS                                                                            0x006e\n#define regSDMA_CHICKEN_BITS_BASE_IDX                                                                   0\n#define regSDMA_GB_ADDR_CONFIG                                                                          0x006f\n#define regSDMA_GB_ADDR_CONFIG_BASE_IDX                                                                 0\n#define regSDMA_GB_ADDR_CONFIG_READ                                                                     0x0070\n#define regSDMA_GB_ADDR_CONFIG_READ_BASE_IDX                                                            0\n#define regSDMA_GFX_RB_CNTL                                                                             0x0080\n#define regSDMA_GFX_RB_CNTL_BASE_IDX                                                                    0\n#define regSDMA_GFX_RB_BASE                                                                             0x0081\n#define regSDMA_GFX_RB_BASE_BASE_IDX                                                                    0\n#define regSDMA_GFX_RB_BASE_HI                                                                          0x0082\n#define regSDMA_GFX_RB_BASE_HI_BASE_IDX                                                                 0\n#define regSDMA_GFX_RB_RPTR                                                                             0x0083\n#define regSDMA_GFX_RB_RPTR_BASE_IDX                                                                    0\n#define regSDMA_GFX_RB_RPTR_HI                                                                          0x0084\n#define regSDMA_GFX_RB_RPTR_HI_BASE_IDX                                                                 0\n#define regSDMA_GFX_RB_WPTR                                                                             0x0085\n#define regSDMA_GFX_RB_WPTR_BASE_IDX                                                                    0\n#define regSDMA_GFX_RB_WPTR_HI                                                                          0x0086\n#define regSDMA_GFX_RB_WPTR_HI_BASE_IDX                                                                 0\n#define regSDMA_GFX_RB_WPTR_POLL_CNTL                                                                   0x0087\n#define regSDMA_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                          0\n#define regSDMA_GFX_RB_RPTR_ADDR_HI                                                                     0x0088\n#define regSDMA_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA_GFX_RB_RPTR_ADDR_LO                                                                     0x0089\n#define regSDMA_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA_GFX_IB_CNTL                                                                             0x008a\n#define regSDMA_GFX_IB_CNTL_BASE_IDX                                                                    0\n#define regSDMA_GFX_IB_RPTR                                                                             0x008b\n#define regSDMA_GFX_IB_RPTR_BASE_IDX                                                                    0\n#define regSDMA_GFX_IB_OFFSET                                                                           0x008c\n#define regSDMA_GFX_IB_OFFSET_BASE_IDX                                                                  0\n#define regSDMA_GFX_IB_BASE_LO                                                                          0x008d\n#define regSDMA_GFX_IB_BASE_LO_BASE_IDX                                                                 0\n#define regSDMA_GFX_IB_BASE_HI                                                                          0x008e\n#define regSDMA_GFX_IB_BASE_HI_BASE_IDX                                                                 0\n#define regSDMA_GFX_IB_SIZE                                                                             0x008f\n#define regSDMA_GFX_IB_SIZE_BASE_IDX                                                                    0\n#define regSDMA_GFX_SKIP_CNTL                                                                           0x0090\n#define regSDMA_GFX_SKIP_CNTL_BASE_IDX                                                                  0\n#define regSDMA_GFX_CONTEXT_STATUS                                                                      0x0091\n#define regSDMA_GFX_CONTEXT_STATUS_BASE_IDX                                                             0\n#define regSDMA_GFX_DOORBELL                                                                            0x0092\n#define regSDMA_GFX_DOORBELL_BASE_IDX                                                                   0\n#define regSDMA_GFX_CONTEXT_CNTL                                                                        0x0093\n#define regSDMA_GFX_CONTEXT_CNTL_BASE_IDX                                                               0\n#define regSDMA_GFX_STATUS                                                                              0x00a8\n#define regSDMA_GFX_STATUS_BASE_IDX                                                                     0\n#define regSDMA_GFX_DOORBELL_LOG                                                                        0x00a9\n#define regSDMA_GFX_DOORBELL_LOG_BASE_IDX                                                               0\n#define regSDMA_GFX_WATERMARK                                                                           0x00aa\n#define regSDMA_GFX_WATERMARK_BASE_IDX                                                                  0\n#define regSDMA_GFX_DOORBELL_OFFSET                                                                     0x00ab\n#define regSDMA_GFX_DOORBELL_OFFSET_BASE_IDX                                                            0\n#define regSDMA_GFX_CSA_ADDR_LO                                                                         0x00ac\n#define regSDMA_GFX_CSA_ADDR_LO_BASE_IDX                                                                0\n#define regSDMA_GFX_CSA_ADDR_HI                                                                         0x00ad\n#define regSDMA_GFX_CSA_ADDR_HI_BASE_IDX                                                                0\n#define regSDMA_GFX_IB_SUB_REMAIN                                                                       0x00af\n#define regSDMA_GFX_IB_SUB_REMAIN_BASE_IDX                                                              0\n#define regSDMA_GFX_PREEMPT                                                                             0x00b0\n#define regSDMA_GFX_PREEMPT_BASE_IDX                                                                    0\n#define regSDMA_GFX_DUMMY_REG                                                                           0x00b1\n#define regSDMA_GFX_DUMMY_REG_BASE_IDX                                                                  0\n#define regSDMA_GFX_RB_WPTR_POLL_ADDR_HI                                                                0x00b2\n#define regSDMA_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                       0\n#define regSDMA_GFX_RB_WPTR_POLL_ADDR_LO                                                                0x00b3\n#define regSDMA_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                       0\n#define regSDMA_GFX_RB_AQL_CNTL                                                                         0x00b4\n#define regSDMA_GFX_RB_AQL_CNTL_BASE_IDX                                                                0\n#define regSDMA_GFX_MINOR_PTR_UPDATE                                                                    0x00b5\n#define regSDMA_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                           0\n#define regSDMA_GFX_MIDCMD_DATA0                                                                        0x00c0\n#define regSDMA_GFX_MIDCMD_DATA0_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA1                                                                        0x00c1\n#define regSDMA_GFX_MIDCMD_DATA1_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA2                                                                        0x00c2\n#define regSDMA_GFX_MIDCMD_DATA2_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA3                                                                        0x00c3\n#define regSDMA_GFX_MIDCMD_DATA3_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA4                                                                        0x00c4\n#define regSDMA_GFX_MIDCMD_DATA4_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA5                                                                        0x00c5\n#define regSDMA_GFX_MIDCMD_DATA5_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA6                                                                        0x00c6\n#define regSDMA_GFX_MIDCMD_DATA6_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA7                                                                        0x00c7\n#define regSDMA_GFX_MIDCMD_DATA7_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA8                                                                        0x00c8\n#define regSDMA_GFX_MIDCMD_DATA8_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA9                                                                        0x00c9\n#define regSDMA_GFX_MIDCMD_DATA9_BASE_IDX                                                               0\n#define regSDMA_GFX_MIDCMD_DATA10                                                                       0x00ca\n#define regSDMA_GFX_MIDCMD_DATA10_BASE_IDX                                                              0\n#define regSDMA_GFX_MIDCMD_CNTL                                                                         0x00cb\n#define regSDMA_GFX_MIDCMD_CNTL_BASE_IDX                                                                0\n#define regSDMA_PAGE_RB_CNTL                                                                            0x00d8\n#define regSDMA_PAGE_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_PAGE_RB_BASE                                                                            0x00d9\n#define regSDMA_PAGE_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA_PAGE_RB_BASE_HI                                                                         0x00da\n#define regSDMA_PAGE_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_PAGE_RB_RPTR                                                                            0x00db\n#define regSDMA_PAGE_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_PAGE_RB_RPTR_HI                                                                         0x00dc\n#define regSDMA_PAGE_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA_PAGE_RB_WPTR                                                                            0x00dd\n#define regSDMA_PAGE_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA_PAGE_RB_WPTR_HI                                                                         0x00de\n#define regSDMA_PAGE_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA_PAGE_RB_WPTR_POLL_CNTL                                                                  0x00df\n#define regSDMA_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA_PAGE_RB_RPTR_ADDR_HI                                                                    0x00e0\n#define regSDMA_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA_PAGE_RB_RPTR_ADDR_LO                                                                    0x00e1\n#define regSDMA_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA_PAGE_IB_CNTL                                                                            0x00e2\n#define regSDMA_PAGE_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_PAGE_IB_RPTR                                                                            0x00e3\n#define regSDMA_PAGE_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_PAGE_IB_OFFSET                                                                          0x00e4\n#define regSDMA_PAGE_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA_PAGE_IB_BASE_LO                                                                         0x00e5\n#define regSDMA_PAGE_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA_PAGE_IB_BASE_HI                                                                         0x00e6\n#define regSDMA_PAGE_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_PAGE_IB_SIZE                                                                            0x00e7\n#define regSDMA_PAGE_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA_PAGE_SKIP_CNTL                                                                          0x00e8\n#define regSDMA_PAGE_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA_PAGE_CONTEXT_STATUS                                                                     0x00e9\n#define regSDMA_PAGE_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA_PAGE_DOORBELL                                                                           0x00ea\n#define regSDMA_PAGE_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA_PAGE_STATUS                                                                             0x0100\n#define regSDMA_PAGE_STATUS_BASE_IDX                                                                    0\n#define regSDMA_PAGE_DOORBELL_LOG                                                                       0x0101\n#define regSDMA_PAGE_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA_PAGE_WATERMARK                                                                          0x0102\n#define regSDMA_PAGE_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA_PAGE_DOORBELL_OFFSET                                                                    0x0103\n#define regSDMA_PAGE_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA_PAGE_CSA_ADDR_LO                                                                        0x0104\n#define regSDMA_PAGE_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_PAGE_CSA_ADDR_HI                                                                        0x0105\n#define regSDMA_PAGE_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_PAGE_IB_SUB_REMAIN                                                                      0x0107\n#define regSDMA_PAGE_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA_PAGE_PREEMPT                                                                            0x0108\n#define regSDMA_PAGE_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA_PAGE_DUMMY_REG                                                                          0x0109\n#define regSDMA_PAGE_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA_PAGE_RB_WPTR_POLL_ADDR_HI                                                               0x010a\n#define regSDMA_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA_PAGE_RB_WPTR_POLL_ADDR_LO                                                               0x010b\n#define regSDMA_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA_PAGE_RB_AQL_CNTL                                                                        0x010c\n#define regSDMA_PAGE_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA_PAGE_MINOR_PTR_UPDATE                                                                   0x010d\n#define regSDMA_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA_PAGE_MIDCMD_DATA0                                                                       0x0118\n#define regSDMA_PAGE_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA1                                                                       0x0119\n#define regSDMA_PAGE_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA2                                                                       0x011a\n#define regSDMA_PAGE_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA3                                                                       0x011b\n#define regSDMA_PAGE_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA4                                                                       0x011c\n#define regSDMA_PAGE_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA5                                                                       0x011d\n#define regSDMA_PAGE_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA6                                                                       0x011e\n#define regSDMA_PAGE_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA7                                                                       0x011f\n#define regSDMA_PAGE_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA8                                                                       0x0120\n#define regSDMA_PAGE_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA9                                                                       0x0121\n#define regSDMA_PAGE_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA_PAGE_MIDCMD_DATA10                                                                      0x0122\n#define regSDMA_PAGE_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA_PAGE_MIDCMD_CNTL                                                                        0x0123\n#define regSDMA_PAGE_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC0_RB_CNTL                                                                            0x0130\n#define regSDMA_RLC0_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC0_RB_BASE                                                                            0x0131\n#define regSDMA_RLC0_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA_RLC0_RB_BASE_HI                                                                         0x0132\n#define regSDMA_RLC0_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC0_RB_RPTR                                                                            0x0133\n#define regSDMA_RLC0_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC0_RB_RPTR_HI                                                                         0x0134\n#define regSDMA_RLC0_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC0_RB_WPTR                                                                            0x0135\n#define regSDMA_RLC0_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC0_RB_WPTR_HI                                                                         0x0136\n#define regSDMA_RLC0_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC0_RB_WPTR_POLL_CNTL                                                                  0x0137\n#define regSDMA_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA_RLC0_RB_RPTR_ADDR_HI                                                                    0x0138\n#define regSDMA_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA_RLC0_RB_RPTR_ADDR_LO                                                                    0x0139\n#define regSDMA_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA_RLC0_IB_CNTL                                                                            0x013a\n#define regSDMA_RLC0_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC0_IB_RPTR                                                                            0x013b\n#define regSDMA_RLC0_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC0_IB_OFFSET                                                                          0x013c\n#define regSDMA_RLC0_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA_RLC0_IB_BASE_LO                                                                         0x013d\n#define regSDMA_RLC0_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA_RLC0_IB_BASE_HI                                                                         0x013e\n#define regSDMA_RLC0_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC0_IB_SIZE                                                                            0x013f\n#define regSDMA_RLC0_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA_RLC0_SKIP_CNTL                                                                          0x0140\n#define regSDMA_RLC0_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA_RLC0_CONTEXT_STATUS                                                                     0x0141\n#define regSDMA_RLC0_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA_RLC0_DOORBELL                                                                           0x0142\n#define regSDMA_RLC0_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA_RLC0_STATUS                                                                             0x0158\n#define regSDMA_RLC0_STATUS_BASE_IDX                                                                    0\n#define regSDMA_RLC0_DOORBELL_LOG                                                                       0x0159\n#define regSDMA_RLC0_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA_RLC0_WATERMARK                                                                          0x015a\n#define regSDMA_RLC0_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA_RLC0_DOORBELL_OFFSET                                                                    0x015b\n#define regSDMA_RLC0_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA_RLC0_CSA_ADDR_LO                                                                        0x015c\n#define regSDMA_RLC0_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_RLC0_CSA_ADDR_HI                                                                        0x015d\n#define regSDMA_RLC0_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_RLC0_IB_SUB_REMAIN                                                                      0x015f\n#define regSDMA_RLC0_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA_RLC0_PREEMPT                                                                            0x0160\n#define regSDMA_RLC0_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA_RLC0_DUMMY_REG                                                                          0x0161\n#define regSDMA_RLC0_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA_RLC0_RB_WPTR_POLL_ADDR_HI                                                               0x0162\n#define regSDMA_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA_RLC0_RB_WPTR_POLL_ADDR_LO                                                               0x0163\n#define regSDMA_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA_RLC0_RB_AQL_CNTL                                                                        0x0164\n#define regSDMA_RLC0_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC0_MINOR_PTR_UPDATE                                                                   0x0165\n#define regSDMA_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA_RLC0_MIDCMD_DATA0                                                                       0x0170\n#define regSDMA_RLC0_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA1                                                                       0x0171\n#define regSDMA_RLC0_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA2                                                                       0x0172\n#define regSDMA_RLC0_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA3                                                                       0x0173\n#define regSDMA_RLC0_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA4                                                                       0x0174\n#define regSDMA_RLC0_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA5                                                                       0x0175\n#define regSDMA_RLC0_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA6                                                                       0x0176\n#define regSDMA_RLC0_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA7                                                                       0x0177\n#define regSDMA_RLC0_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA8                                                                       0x0178\n#define regSDMA_RLC0_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA9                                                                       0x0179\n#define regSDMA_RLC0_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA_RLC0_MIDCMD_DATA10                                                                      0x017a\n#define regSDMA_RLC0_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA_RLC0_MIDCMD_CNTL                                                                        0x017b\n#define regSDMA_RLC0_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC1_RB_CNTL                                                                            0x0188\n#define regSDMA_RLC1_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC1_RB_BASE                                                                            0x0189\n#define regSDMA_RLC1_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA_RLC1_RB_BASE_HI                                                                         0x018a\n#define regSDMA_RLC1_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC1_RB_RPTR                                                                            0x018b\n#define regSDMA_RLC1_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC1_RB_RPTR_HI                                                                         0x018c\n#define regSDMA_RLC1_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC1_RB_WPTR                                                                            0x018d\n#define regSDMA_RLC1_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC1_RB_WPTR_HI                                                                         0x018e\n#define regSDMA_RLC1_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC1_RB_WPTR_POLL_CNTL                                                                  0x018f\n#define regSDMA_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA_RLC1_RB_RPTR_ADDR_HI                                                                    0x0190\n#define regSDMA_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA_RLC1_RB_RPTR_ADDR_LO                                                                    0x0191\n#define regSDMA_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA_RLC1_IB_CNTL                                                                            0x0192\n#define regSDMA_RLC1_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC1_IB_RPTR                                                                            0x0193\n#define regSDMA_RLC1_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC1_IB_OFFSET                                                                          0x0194\n#define regSDMA_RLC1_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA_RLC1_IB_BASE_LO                                                                         0x0195\n#define regSDMA_RLC1_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA_RLC1_IB_BASE_HI                                                                         0x0196\n#define regSDMA_RLC1_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC1_IB_SIZE                                                                            0x0197\n#define regSDMA_RLC1_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA_RLC1_SKIP_CNTL                                                                          0x0198\n#define regSDMA_RLC1_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA_RLC1_CONTEXT_STATUS                                                                     0x0199\n#define regSDMA_RLC1_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA_RLC1_DOORBELL                                                                           0x019a\n#define regSDMA_RLC1_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA_RLC1_STATUS                                                                             0x01b0\n#define regSDMA_RLC1_STATUS_BASE_IDX                                                                    0\n#define regSDMA_RLC1_DOORBELL_LOG                                                                       0x01b1\n#define regSDMA_RLC1_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA_RLC1_WATERMARK                                                                          0x01b2\n#define regSDMA_RLC1_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA_RLC1_DOORBELL_OFFSET                                                                    0x01b3\n#define regSDMA_RLC1_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA_RLC1_CSA_ADDR_LO                                                                        0x01b4\n#define regSDMA_RLC1_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_RLC1_CSA_ADDR_HI                                                                        0x01b5\n#define regSDMA_RLC1_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_RLC1_IB_SUB_REMAIN                                                                      0x01b7\n#define regSDMA_RLC1_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA_RLC1_PREEMPT                                                                            0x01b8\n#define regSDMA_RLC1_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA_RLC1_DUMMY_REG                                                                          0x01b9\n#define regSDMA_RLC1_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA_RLC1_RB_WPTR_POLL_ADDR_HI                                                               0x01ba\n#define regSDMA_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA_RLC1_RB_WPTR_POLL_ADDR_LO                                                               0x01bb\n#define regSDMA_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA_RLC1_RB_AQL_CNTL                                                                        0x01bc\n#define regSDMA_RLC1_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC1_MINOR_PTR_UPDATE                                                                   0x01bd\n#define regSDMA_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA_RLC1_MIDCMD_DATA0                                                                       0x01c8\n#define regSDMA_RLC1_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA1                                                                       0x01c9\n#define regSDMA_RLC1_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA2                                                                       0x01ca\n#define regSDMA_RLC1_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA3                                                                       0x01cb\n#define regSDMA_RLC1_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA4                                                                       0x01cc\n#define regSDMA_RLC1_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA5                                                                       0x01cd\n#define regSDMA_RLC1_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA6                                                                       0x01ce\n#define regSDMA_RLC1_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA7                                                                       0x01cf\n#define regSDMA_RLC1_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA8                                                                       0x01d0\n#define regSDMA_RLC1_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA9                                                                       0x01d1\n#define regSDMA_RLC1_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA_RLC1_MIDCMD_DATA10                                                                      0x01d2\n#define regSDMA_RLC1_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA_RLC1_MIDCMD_CNTL                                                                        0x01d3\n#define regSDMA_RLC1_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC2_RB_CNTL                                                                            0x01e0\n#define regSDMA_RLC2_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC2_RB_BASE                                                                            0x01e1\n#define regSDMA_RLC2_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA_RLC2_RB_BASE_HI                                                                         0x01e2\n#define regSDMA_RLC2_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC2_RB_RPTR                                                                            0x01e3\n#define regSDMA_RLC2_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC2_RB_RPTR_HI                                                                         0x01e4\n#define regSDMA_RLC2_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC2_RB_WPTR                                                                            0x01e5\n#define regSDMA_RLC2_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC2_RB_WPTR_HI                                                                         0x01e6\n#define regSDMA_RLC2_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC2_RB_WPTR_POLL_CNTL                                                                  0x01e7\n#define regSDMA_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA_RLC2_RB_RPTR_ADDR_HI                                                                    0x01e8\n#define regSDMA_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA_RLC2_RB_RPTR_ADDR_LO                                                                    0x01e9\n#define regSDMA_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA_RLC2_IB_CNTL                                                                            0x01ea\n#define regSDMA_RLC2_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC2_IB_RPTR                                                                            0x01eb\n#define regSDMA_RLC2_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC2_IB_OFFSET                                                                          0x01ec\n#define regSDMA_RLC2_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA_RLC2_IB_BASE_LO                                                                         0x01ed\n#define regSDMA_RLC2_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA_RLC2_IB_BASE_HI                                                                         0x01ee\n#define regSDMA_RLC2_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC2_IB_SIZE                                                                            0x01ef\n#define regSDMA_RLC2_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA_RLC2_SKIP_CNTL                                                                          0x01f0\n#define regSDMA_RLC2_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA_RLC2_CONTEXT_STATUS                                                                     0x01f1\n#define regSDMA_RLC2_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA_RLC2_DOORBELL                                                                           0x01f2\n#define regSDMA_RLC2_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA_RLC2_STATUS                                                                             0x0208\n#define regSDMA_RLC2_STATUS_BASE_IDX                                                                    0\n#define regSDMA_RLC2_DOORBELL_LOG                                                                       0x0209\n#define regSDMA_RLC2_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA_RLC2_WATERMARK                                                                          0x020a\n#define regSDMA_RLC2_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA_RLC2_DOORBELL_OFFSET                                                                    0x020b\n#define regSDMA_RLC2_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA_RLC2_CSA_ADDR_LO                                                                        0x020c\n#define regSDMA_RLC2_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_RLC2_CSA_ADDR_HI                                                                        0x020d\n#define regSDMA_RLC2_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_RLC2_IB_SUB_REMAIN                                                                      0x020f\n#define regSDMA_RLC2_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA_RLC2_PREEMPT                                                                            0x0210\n#define regSDMA_RLC2_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA_RLC2_DUMMY_REG                                                                          0x0211\n#define regSDMA_RLC2_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA_RLC2_RB_WPTR_POLL_ADDR_HI                                                               0x0212\n#define regSDMA_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA_RLC2_RB_WPTR_POLL_ADDR_LO                                                               0x0213\n#define regSDMA_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA_RLC2_RB_AQL_CNTL                                                                        0x0214\n#define regSDMA_RLC2_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC2_MINOR_PTR_UPDATE                                                                   0x0215\n#define regSDMA_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA_RLC2_MIDCMD_DATA0                                                                       0x0220\n#define regSDMA_RLC2_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA1                                                                       0x0221\n#define regSDMA_RLC2_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA2                                                                       0x0222\n#define regSDMA_RLC2_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA3                                                                       0x0223\n#define regSDMA_RLC2_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA4                                                                       0x0224\n#define regSDMA_RLC2_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA5                                                                       0x0225\n#define regSDMA_RLC2_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA6                                                                       0x0226\n#define regSDMA_RLC2_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA7                                                                       0x0227\n#define regSDMA_RLC2_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA8                                                                       0x0228\n#define regSDMA_RLC2_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA9                                                                       0x0229\n#define regSDMA_RLC2_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA_RLC2_MIDCMD_DATA10                                                                      0x022a\n#define regSDMA_RLC2_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA_RLC2_MIDCMD_CNTL                                                                        0x022b\n#define regSDMA_RLC2_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC3_RB_CNTL                                                                            0x0238\n#define regSDMA_RLC3_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC3_RB_BASE                                                                            0x0239\n#define regSDMA_RLC3_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA_RLC3_RB_BASE_HI                                                                         0x023a\n#define regSDMA_RLC3_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC3_RB_RPTR                                                                            0x023b\n#define regSDMA_RLC3_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC3_RB_RPTR_HI                                                                         0x023c\n#define regSDMA_RLC3_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC3_RB_WPTR                                                                            0x023d\n#define regSDMA_RLC3_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC3_RB_WPTR_HI                                                                         0x023e\n#define regSDMA_RLC3_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC3_RB_WPTR_POLL_CNTL                                                                  0x023f\n#define regSDMA_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA_RLC3_RB_RPTR_ADDR_HI                                                                    0x0240\n#define regSDMA_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA_RLC3_RB_RPTR_ADDR_LO                                                                    0x0241\n#define regSDMA_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA_RLC3_IB_CNTL                                                                            0x0242\n#define regSDMA_RLC3_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC3_IB_RPTR                                                                            0x0243\n#define regSDMA_RLC3_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC3_IB_OFFSET                                                                          0x0244\n#define regSDMA_RLC3_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA_RLC3_IB_BASE_LO                                                                         0x0245\n#define regSDMA_RLC3_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA_RLC3_IB_BASE_HI                                                                         0x0246\n#define regSDMA_RLC3_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC3_IB_SIZE                                                                            0x0247\n#define regSDMA_RLC3_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA_RLC3_SKIP_CNTL                                                                          0x0248\n#define regSDMA_RLC3_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA_RLC3_CONTEXT_STATUS                                                                     0x0249\n#define regSDMA_RLC3_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA_RLC3_DOORBELL                                                                           0x024a\n#define regSDMA_RLC3_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA_RLC3_STATUS                                                                             0x0260\n#define regSDMA_RLC3_STATUS_BASE_IDX                                                                    0\n#define regSDMA_RLC3_DOORBELL_LOG                                                                       0x0261\n#define regSDMA_RLC3_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA_RLC3_WATERMARK                                                                          0x0262\n#define regSDMA_RLC3_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA_RLC3_DOORBELL_OFFSET                                                                    0x0263\n#define regSDMA_RLC3_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA_RLC3_CSA_ADDR_LO                                                                        0x0264\n#define regSDMA_RLC3_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_RLC3_CSA_ADDR_HI                                                                        0x0265\n#define regSDMA_RLC3_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_RLC3_IB_SUB_REMAIN                                                                      0x0267\n#define regSDMA_RLC3_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA_RLC3_PREEMPT                                                                            0x0268\n#define regSDMA_RLC3_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA_RLC3_DUMMY_REG                                                                          0x0269\n#define regSDMA_RLC3_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA_RLC3_RB_WPTR_POLL_ADDR_HI                                                               0x026a\n#define regSDMA_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA_RLC3_RB_WPTR_POLL_ADDR_LO                                                               0x026b\n#define regSDMA_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA_RLC3_RB_AQL_CNTL                                                                        0x026c\n#define regSDMA_RLC3_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC3_MINOR_PTR_UPDATE                                                                   0x026d\n#define regSDMA_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA_RLC3_MIDCMD_DATA0                                                                       0x0278\n#define regSDMA_RLC3_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA1                                                                       0x0279\n#define regSDMA_RLC3_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA2                                                                       0x027a\n#define regSDMA_RLC3_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA3                                                                       0x027b\n#define regSDMA_RLC3_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA4                                                                       0x027c\n#define regSDMA_RLC3_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA5                                                                       0x027d\n#define regSDMA_RLC3_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA6                                                                       0x027e\n#define regSDMA_RLC3_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA7                                                                       0x027f\n#define regSDMA_RLC3_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA8                                                                       0x0280\n#define regSDMA_RLC3_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA9                                                                       0x0281\n#define regSDMA_RLC3_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA_RLC3_MIDCMD_DATA10                                                                      0x0282\n#define regSDMA_RLC3_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA_RLC3_MIDCMD_CNTL                                                                        0x0283\n#define regSDMA_RLC3_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC4_RB_CNTL                                                                            0x0290\n#define regSDMA_RLC4_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC4_RB_BASE                                                                            0x0291\n#define regSDMA_RLC4_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA_RLC4_RB_BASE_HI                                                                         0x0292\n#define regSDMA_RLC4_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC4_RB_RPTR                                                                            0x0293\n#define regSDMA_RLC4_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC4_RB_RPTR_HI                                                                         0x0294\n#define regSDMA_RLC4_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC4_RB_WPTR                                                                            0x0295\n#define regSDMA_RLC4_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC4_RB_WPTR_HI                                                                         0x0296\n#define regSDMA_RLC4_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC4_RB_WPTR_POLL_CNTL                                                                  0x0297\n#define regSDMA_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA_RLC4_RB_RPTR_ADDR_HI                                                                    0x0298\n#define regSDMA_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA_RLC4_RB_RPTR_ADDR_LO                                                                    0x0299\n#define regSDMA_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA_RLC4_IB_CNTL                                                                            0x029a\n#define regSDMA_RLC4_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC4_IB_RPTR                                                                            0x029b\n#define regSDMA_RLC4_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC4_IB_OFFSET                                                                          0x029c\n#define regSDMA_RLC4_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA_RLC4_IB_BASE_LO                                                                         0x029d\n#define regSDMA_RLC4_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA_RLC4_IB_BASE_HI                                                                         0x029e\n#define regSDMA_RLC4_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC4_IB_SIZE                                                                            0x029f\n#define regSDMA_RLC4_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA_RLC4_SKIP_CNTL                                                                          0x02a0\n#define regSDMA_RLC4_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA_RLC4_CONTEXT_STATUS                                                                     0x02a1\n#define regSDMA_RLC4_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA_RLC4_DOORBELL                                                                           0x02a2\n#define regSDMA_RLC4_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA_RLC4_STATUS                                                                             0x02b8\n#define regSDMA_RLC4_STATUS_BASE_IDX                                                                    0\n#define regSDMA_RLC4_DOORBELL_LOG                                                                       0x02b9\n#define regSDMA_RLC4_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA_RLC4_WATERMARK                                                                          0x02ba\n#define regSDMA_RLC4_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA_RLC4_DOORBELL_OFFSET                                                                    0x02bb\n#define regSDMA_RLC4_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA_RLC4_CSA_ADDR_LO                                                                        0x02bc\n#define regSDMA_RLC4_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_RLC4_CSA_ADDR_HI                                                                        0x02bd\n#define regSDMA_RLC4_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_RLC4_IB_SUB_REMAIN                                                                      0x02bf\n#define regSDMA_RLC4_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA_RLC4_PREEMPT                                                                            0x02c0\n#define regSDMA_RLC4_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA_RLC4_DUMMY_REG                                                                          0x02c1\n#define regSDMA_RLC4_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA_RLC4_RB_WPTR_POLL_ADDR_HI                                                               0x02c2\n#define regSDMA_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA_RLC4_RB_WPTR_POLL_ADDR_LO                                                               0x02c3\n#define regSDMA_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA_RLC4_RB_AQL_CNTL                                                                        0x02c4\n#define regSDMA_RLC4_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC4_MINOR_PTR_UPDATE                                                                   0x02c5\n#define regSDMA_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA_RLC4_MIDCMD_DATA0                                                                       0x02d0\n#define regSDMA_RLC4_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA1                                                                       0x02d1\n#define regSDMA_RLC4_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA2                                                                       0x02d2\n#define regSDMA_RLC4_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA3                                                                       0x02d3\n#define regSDMA_RLC4_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA4                                                                       0x02d4\n#define regSDMA_RLC4_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA5                                                                       0x02d5\n#define regSDMA_RLC4_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA6                                                                       0x02d6\n#define regSDMA_RLC4_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA7                                                                       0x02d7\n#define regSDMA_RLC4_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA8                                                                       0x02d8\n#define regSDMA_RLC4_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA9                                                                       0x02d9\n#define regSDMA_RLC4_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA_RLC4_MIDCMD_DATA10                                                                      0x02da\n#define regSDMA_RLC4_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA_RLC4_MIDCMD_CNTL                                                                        0x02db\n#define regSDMA_RLC4_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC5_RB_CNTL                                                                            0x02e8\n#define regSDMA_RLC5_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC5_RB_BASE                                                                            0x02e9\n#define regSDMA_RLC5_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA_RLC5_RB_BASE_HI                                                                         0x02ea\n#define regSDMA_RLC5_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC5_RB_RPTR                                                                            0x02eb\n#define regSDMA_RLC5_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC5_RB_RPTR_HI                                                                         0x02ec\n#define regSDMA_RLC5_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC5_RB_WPTR                                                                            0x02ed\n#define regSDMA_RLC5_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC5_RB_WPTR_HI                                                                         0x02ee\n#define regSDMA_RLC5_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC5_RB_WPTR_POLL_CNTL                                                                  0x02ef\n#define regSDMA_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA_RLC5_RB_RPTR_ADDR_HI                                                                    0x02f0\n#define regSDMA_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA_RLC5_RB_RPTR_ADDR_LO                                                                    0x02f1\n#define regSDMA_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA_RLC5_IB_CNTL                                                                            0x02f2\n#define regSDMA_RLC5_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC5_IB_RPTR                                                                            0x02f3\n#define regSDMA_RLC5_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC5_IB_OFFSET                                                                          0x02f4\n#define regSDMA_RLC5_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA_RLC5_IB_BASE_LO                                                                         0x02f5\n#define regSDMA_RLC5_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA_RLC5_IB_BASE_HI                                                                         0x02f6\n#define regSDMA_RLC5_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC5_IB_SIZE                                                                            0x02f7\n#define regSDMA_RLC5_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA_RLC5_SKIP_CNTL                                                                          0x02f8\n#define regSDMA_RLC5_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA_RLC5_CONTEXT_STATUS                                                                     0x02f9\n#define regSDMA_RLC5_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA_RLC5_DOORBELL                                                                           0x02fa\n#define regSDMA_RLC5_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA_RLC5_STATUS                                                                             0x0310\n#define regSDMA_RLC5_STATUS_BASE_IDX                                                                    0\n#define regSDMA_RLC5_DOORBELL_LOG                                                                       0x0311\n#define regSDMA_RLC5_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA_RLC5_WATERMARK                                                                          0x0312\n#define regSDMA_RLC5_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA_RLC5_DOORBELL_OFFSET                                                                    0x0313\n#define regSDMA_RLC5_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA_RLC5_CSA_ADDR_LO                                                                        0x0314\n#define regSDMA_RLC5_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_RLC5_CSA_ADDR_HI                                                                        0x0315\n#define regSDMA_RLC5_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_RLC5_IB_SUB_REMAIN                                                                      0x0317\n#define regSDMA_RLC5_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA_RLC5_PREEMPT                                                                            0x0318\n#define regSDMA_RLC5_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA_RLC5_DUMMY_REG                                                                          0x0319\n#define regSDMA_RLC5_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA_RLC5_RB_WPTR_POLL_ADDR_HI                                                               0x031a\n#define regSDMA_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA_RLC5_RB_WPTR_POLL_ADDR_LO                                                               0x031b\n#define regSDMA_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA_RLC5_RB_AQL_CNTL                                                                        0x031c\n#define regSDMA_RLC5_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC5_MINOR_PTR_UPDATE                                                                   0x031d\n#define regSDMA_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA_RLC5_MIDCMD_DATA0                                                                       0x0328\n#define regSDMA_RLC5_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA1                                                                       0x0329\n#define regSDMA_RLC5_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA2                                                                       0x032a\n#define regSDMA_RLC5_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA3                                                                       0x032b\n#define regSDMA_RLC5_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA4                                                                       0x032c\n#define regSDMA_RLC5_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA5                                                                       0x032d\n#define regSDMA_RLC5_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA6                                                                       0x032e\n#define regSDMA_RLC5_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA7                                                                       0x032f\n#define regSDMA_RLC5_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA8                                                                       0x0330\n#define regSDMA_RLC5_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA9                                                                       0x0331\n#define regSDMA_RLC5_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA_RLC5_MIDCMD_DATA10                                                                      0x0332\n#define regSDMA_RLC5_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA_RLC5_MIDCMD_CNTL                                                                        0x0333\n#define regSDMA_RLC5_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC6_RB_CNTL                                                                            0x0340\n#define regSDMA_RLC6_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC6_RB_BASE                                                                            0x0341\n#define regSDMA_RLC6_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA_RLC6_RB_BASE_HI                                                                         0x0342\n#define regSDMA_RLC6_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC6_RB_RPTR                                                                            0x0343\n#define regSDMA_RLC6_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC6_RB_RPTR_HI                                                                         0x0344\n#define regSDMA_RLC6_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC6_RB_WPTR                                                                            0x0345\n#define regSDMA_RLC6_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC6_RB_WPTR_HI                                                                         0x0346\n#define regSDMA_RLC6_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC6_RB_WPTR_POLL_CNTL                                                                  0x0347\n#define regSDMA_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA_RLC6_RB_RPTR_ADDR_HI                                                                    0x0348\n#define regSDMA_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA_RLC6_RB_RPTR_ADDR_LO                                                                    0x0349\n#define regSDMA_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA_RLC6_IB_CNTL                                                                            0x034a\n#define regSDMA_RLC6_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC6_IB_RPTR                                                                            0x034b\n#define regSDMA_RLC6_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC6_IB_OFFSET                                                                          0x034c\n#define regSDMA_RLC6_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA_RLC6_IB_BASE_LO                                                                         0x034d\n#define regSDMA_RLC6_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA_RLC6_IB_BASE_HI                                                                         0x034e\n#define regSDMA_RLC6_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC6_IB_SIZE                                                                            0x034f\n#define regSDMA_RLC6_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA_RLC6_SKIP_CNTL                                                                          0x0350\n#define regSDMA_RLC6_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA_RLC6_CONTEXT_STATUS                                                                     0x0351\n#define regSDMA_RLC6_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA_RLC6_DOORBELL                                                                           0x0352\n#define regSDMA_RLC6_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA_RLC6_STATUS                                                                             0x0368\n#define regSDMA_RLC6_STATUS_BASE_IDX                                                                    0\n#define regSDMA_RLC6_DOORBELL_LOG                                                                       0x0369\n#define regSDMA_RLC6_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA_RLC6_WATERMARK                                                                          0x036a\n#define regSDMA_RLC6_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA_RLC6_DOORBELL_OFFSET                                                                    0x036b\n#define regSDMA_RLC6_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA_RLC6_CSA_ADDR_LO                                                                        0x036c\n#define regSDMA_RLC6_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_RLC6_CSA_ADDR_HI                                                                        0x036d\n#define regSDMA_RLC6_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_RLC6_IB_SUB_REMAIN                                                                      0x036f\n#define regSDMA_RLC6_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA_RLC6_PREEMPT                                                                            0x0370\n#define regSDMA_RLC6_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA_RLC6_DUMMY_REG                                                                          0x0371\n#define regSDMA_RLC6_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA_RLC6_RB_WPTR_POLL_ADDR_HI                                                               0x0372\n#define regSDMA_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA_RLC6_RB_WPTR_POLL_ADDR_LO                                                               0x0373\n#define regSDMA_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA_RLC6_RB_AQL_CNTL                                                                        0x0374\n#define regSDMA_RLC6_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC6_MINOR_PTR_UPDATE                                                                   0x0375\n#define regSDMA_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA_RLC6_MIDCMD_DATA0                                                                       0x0380\n#define regSDMA_RLC6_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA1                                                                       0x0381\n#define regSDMA_RLC6_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA2                                                                       0x0382\n#define regSDMA_RLC6_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA3                                                                       0x0383\n#define regSDMA_RLC6_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA4                                                                       0x0384\n#define regSDMA_RLC6_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA5                                                                       0x0385\n#define regSDMA_RLC6_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA6                                                                       0x0386\n#define regSDMA_RLC6_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA7                                                                       0x0387\n#define regSDMA_RLC6_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA8                                                                       0x0388\n#define regSDMA_RLC6_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA9                                                                       0x0389\n#define regSDMA_RLC6_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA_RLC6_MIDCMD_DATA10                                                                      0x038a\n#define regSDMA_RLC6_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA_RLC6_MIDCMD_CNTL                                                                        0x038b\n#define regSDMA_RLC6_MIDCMD_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC7_RB_CNTL                                                                            0x0398\n#define regSDMA_RLC7_RB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC7_RB_BASE                                                                            0x0399\n#define regSDMA_RLC7_RB_BASE_BASE_IDX                                                                   0\n#define regSDMA_RLC7_RB_BASE_HI                                                                         0x039a\n#define regSDMA_RLC7_RB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC7_RB_RPTR                                                                            0x039b\n#define regSDMA_RLC7_RB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC7_RB_RPTR_HI                                                                         0x039c\n#define regSDMA_RLC7_RB_RPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC7_RB_WPTR                                                                            0x039d\n#define regSDMA_RLC7_RB_WPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC7_RB_WPTR_HI                                                                         0x039e\n#define regSDMA_RLC7_RB_WPTR_HI_BASE_IDX                                                                0\n#define regSDMA_RLC7_RB_WPTR_POLL_CNTL                                                                  0x039f\n#define regSDMA_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define regSDMA_RLC7_RB_RPTR_ADDR_HI                                                                    0x03a0\n#define regSDMA_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define regSDMA_RLC7_RB_RPTR_ADDR_LO                                                                    0x03a1\n#define regSDMA_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define regSDMA_RLC7_IB_CNTL                                                                            0x03a2\n#define regSDMA_RLC7_IB_CNTL_BASE_IDX                                                                   0\n#define regSDMA_RLC7_IB_RPTR                                                                            0x03a3\n#define regSDMA_RLC7_IB_RPTR_BASE_IDX                                                                   0\n#define regSDMA_RLC7_IB_OFFSET                                                                          0x03a4\n#define regSDMA_RLC7_IB_OFFSET_BASE_IDX                                                                 0\n#define regSDMA_RLC7_IB_BASE_LO                                                                         0x03a5\n#define regSDMA_RLC7_IB_BASE_LO_BASE_IDX                                                                0\n#define regSDMA_RLC7_IB_BASE_HI                                                                         0x03a6\n#define regSDMA_RLC7_IB_BASE_HI_BASE_IDX                                                                0\n#define regSDMA_RLC7_IB_SIZE                                                                            0x03a7\n#define regSDMA_RLC7_IB_SIZE_BASE_IDX                                                                   0\n#define regSDMA_RLC7_SKIP_CNTL                                                                          0x03a8\n#define regSDMA_RLC7_SKIP_CNTL_BASE_IDX                                                                 0\n#define regSDMA_RLC7_CONTEXT_STATUS                                                                     0x03a9\n#define regSDMA_RLC7_CONTEXT_STATUS_BASE_IDX                                                            0\n#define regSDMA_RLC7_DOORBELL                                                                           0x03aa\n#define regSDMA_RLC7_DOORBELL_BASE_IDX                                                                  0\n#define regSDMA_RLC7_STATUS                                                                             0x03c0\n#define regSDMA_RLC7_STATUS_BASE_IDX                                                                    0\n#define regSDMA_RLC7_DOORBELL_LOG                                                                       0x03c1\n#define regSDMA_RLC7_DOORBELL_LOG_BASE_IDX                                                              0\n#define regSDMA_RLC7_WATERMARK                                                                          0x03c2\n#define regSDMA_RLC7_WATERMARK_BASE_IDX                                                                 0\n#define regSDMA_RLC7_DOORBELL_OFFSET                                                                    0x03c3\n#define regSDMA_RLC7_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define regSDMA_RLC7_CSA_ADDR_LO                                                                        0x03c4\n#define regSDMA_RLC7_CSA_ADDR_LO_BASE_IDX                                                               0\n#define regSDMA_RLC7_CSA_ADDR_HI                                                                        0x03c5\n#define regSDMA_RLC7_CSA_ADDR_HI_BASE_IDX                                                               0\n#define regSDMA_RLC7_IB_SUB_REMAIN                                                                      0x03c7\n#define regSDMA_RLC7_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define regSDMA_RLC7_PREEMPT                                                                            0x03c8\n#define regSDMA_RLC7_PREEMPT_BASE_IDX                                                                   0\n#define regSDMA_RLC7_DUMMY_REG                                                                          0x03c9\n#define regSDMA_RLC7_DUMMY_REG_BASE_IDX                                                                 0\n#define regSDMA_RLC7_RB_WPTR_POLL_ADDR_HI                                                               0x03ca\n#define regSDMA_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define regSDMA_RLC7_RB_WPTR_POLL_ADDR_LO                                                               0x03cb\n#define regSDMA_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define regSDMA_RLC7_RB_AQL_CNTL                                                                        0x03cc\n#define regSDMA_RLC7_RB_AQL_CNTL_BASE_IDX                                                               0\n#define regSDMA_RLC7_MINOR_PTR_UPDATE                                                                   0x03cd\n#define regSDMA_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define regSDMA_RLC7_MIDCMD_DATA0                                                                       0x03d8\n#define regSDMA_RLC7_MIDCMD_DATA0_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA1                                                                       0x03d9\n#define regSDMA_RLC7_MIDCMD_DATA1_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA2                                                                       0x03da\n#define regSDMA_RLC7_MIDCMD_DATA2_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA3                                                                       0x03db\n#define regSDMA_RLC7_MIDCMD_DATA3_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA4                                                                       0x03dc\n#define regSDMA_RLC7_MIDCMD_DATA4_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA5                                                                       0x03dd\n#define regSDMA_RLC7_MIDCMD_DATA5_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA6                                                                       0x03de\n#define regSDMA_RLC7_MIDCMD_DATA6_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA7                                                                       0x03df\n#define regSDMA_RLC7_MIDCMD_DATA7_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA8                                                                       0x03e0\n#define regSDMA_RLC7_MIDCMD_DATA8_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA9                                                                       0x03e1\n#define regSDMA_RLC7_MIDCMD_DATA9_BASE_IDX                                                              0\n#define regSDMA_RLC7_MIDCMD_DATA10                                                                      0x03e2\n#define regSDMA_RLC7_MIDCMD_DATA10_BASE_IDX                                                             0\n#define regSDMA_RLC7_MIDCMD_CNTL                                                                        0x03e3\n#define regSDMA_RLC7_MIDCMD_CNTL_BASE_IDX                                                               0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}