// Seed: 325675340
module module_0 ();
  assign id_1 = 1;
  module_2();
  always if (id_1);
endmodule
module module_1;
  wire id_1;
  wire id_2;
  module_0();
  assign id_2 = id_2;
endmodule
module module_2;
  always @(posedge 1 or 1) begin
    disable id_1;
    id_1 = 1;
    if (1) disable id_2;
    else begin
      id_1 <= 1'b0;
    end
  end
endmodule
module module_3 (
    input tri id_0
    , id_2
);
  assign id_2 = id_2;
  reg id_4;
  assign id_2 = id_2;
  wire id_5;
  reg  id_6;
  always @(*) id_2 = #1 id_6;
  module_2();
  always @(1) begin
    id_6 += id_0;
    id_6 <= id_3;
  end
  assign id_6 = 1;
  always @(1'b0)
    if (id_0) begin
      fork
        @(negedge id_5);
        id_7(1);
      join
      id_6 <= 1'b0;
    end else id_4 <= id_4;
endmodule
