Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 05:36:33 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_79/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.051        0.000                      0                 1299        0.014        0.000                      0                 1299        2.055        0.000                       0                  1279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.330}        4.660           214.592         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.051        0.000                      0                 1299        0.014        0.000                      0                 1299        2.055        0.000                       0                  1279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 genblk1[81].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.330ns period=4.660ns})
  Destination:            reg_out/reg_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.330ns period=4.660ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (vclock rise@4.660ns - vclock rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 2.395ns (53.258%)  route 2.102ns (46.742%))
  Logic Levels:           19  (CARRY8=10 LUT1=1 LUT2=7 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 6.116 - 4.660 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.819ns (routing 0.001ns, distribution 0.818ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.001ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.819     1.765    genblk1[81].reg_in/clk_IBUF_BUFG
    SLICE_X123Y508       FDRE                                         r  genblk1[81].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y508       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.845 f  genblk1[81].reg_in/reg_out_reg[1]/Q
                         net (fo=3, routed)           0.191     2.036    conv/mul48/O82[1]
    SLICE_X123Y508       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.125 r  conv/mul48/i__i_11/O
                         net (fo=1, routed)           0.016     2.141    conv/mul48/i__i_11_n_0
    SLICE_X123Y508       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     2.345 r  conv/mul48/i__i_2/O[4]
                         net (fo=2, routed)           0.242     2.587    genblk1[82].reg_in/out0[2]
    SLICE_X122Y510       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.676 r  genblk1[82].reg_in/reg_out[1]_i_192/O
                         net (fo=1, routed)           0.009     2.685    conv/add000076/reg_out_reg[1]_i_25_0[2]
    SLICE_X122Y510       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     2.865 r  conv/add000076/reg_out_reg[1]_i_75/O[5]
                         net (fo=2, routed)           0.171     3.036    conv/add000076/reg_out_reg[1]_i_75_n_10
    SLICE_X123Y510       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.186 r  conv/add000076/reg_out[1]_i_78/O
                         net (fo=1, routed)           0.016     3.202    conv/add000076/reg_out[1]_i_78_n_0
    SLICE_X123Y510       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.319 r  conv/add000076/reg_out_reg[1]_i_25/CO[7]
                         net (fo=1, routed)           0.026     3.345    conv/add000076/reg_out_reg[1]_i_25_n_0
    SLICE_X123Y511       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.401 r  conv/add000076/reg_out_reg[21]_i_120/O[0]
                         net (fo=2, routed)           0.185     3.586    conv/add000076/reg_out_reg[21]_i_120_n_15
    SLICE_X123Y514       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.711 r  conv/add000076/reg_out[16]_i_145/O
                         net (fo=1, routed)           0.016     3.727    conv/add000076/reg_out[16]_i_145_n_0
    SLICE_X123Y514       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.964 r  conv/add000076/reg_out_reg[16]_i_104/O[5]
                         net (fo=2, routed)           0.264     4.228    conv/add000076/reg_out_reg[16]_i_104_n_10
    SLICE_X125Y515       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.279 r  conv/add000076/reg_out[16]_i_107/O
                         net (fo=1, routed)           0.022     4.301    conv/add000076/reg_out[16]_i_107_n_0
    SLICE_X125Y515       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.460 r  conv/add000076/reg_out_reg[16]_i_76/CO[7]
                         net (fo=1, routed)           0.026     4.486    conv/add000076/reg_out_reg[16]_i_76_n_0
    SLICE_X125Y516       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.542 r  conv/add000076/reg_out_reg[21]_i_40/O[0]
                         net (fo=1, routed)           0.187     4.729    conv/add000076/reg_out_reg[21]_i_40_n_15
    SLICE_X127Y515       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.854 r  conv/add000076/reg_out[21]_i_27/O
                         net (fo=1, routed)           0.013     4.867    conv/add000076/reg_out[21]_i_27_n_0
    SLICE_X127Y515       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     4.932 r  conv/add000076/reg_out_reg[21]_i_19/O[0]
                         net (fo=1, routed)           0.186     5.118    conv/add000076/reg_out_reg[21]_i_19_n_15
    SLICE_X126Y514       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.242 r  conv/add000076/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.009     5.251    conv/add000076/reg_out[21]_i_14_n_0
    SLICE_X126Y514       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     5.314 r  conv/add000076/reg_out_reg[21]_i_3/O[0]
                         net (fo=2, routed)           0.198     5.512    conv/add000076/reg_out_reg[21]_i_3_n_15
    SLICE_X126Y517       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     5.661 r  conv/add000076/reg_out[21]_i_9/O
                         net (fo=1, routed)           0.009     5.670    conv/add000076/reg_out[21]_i_9_n_0
    SLICE_X126Y517       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     5.908 r  conv/add000076/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.127     6.035    reg_out/a[21]
    SLICE_X125Y517       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.073 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.189     6.262    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y516       FDRE                                         r  reg_out/reg_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.660     4.660 r  
    AP13                                              0.000     4.660 r  clk (IN)
                         net (fo=0)                   0.000     4.660    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.005 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.005    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.005 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.292    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.316 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.800     6.116    reg_out/clk_IBUF_BUFG
    SLICE_X126Y516       FDRE                                         r  reg_out/reg_out_reg[13]/C
                         clock pessimism              0.307     6.423    
                         clock uncertainty           -0.035     6.387    
    SLICE_X126Y516       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     6.313    reg_out/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 demux/genblk1[58].z_reg[58][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.330ns period=4.660ns})
  Destination:            genblk1[58].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.330ns period=4.660ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.060ns (31.915%)  route 0.128ns (68.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.689ns (routing 0.001ns, distribution 0.688ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.001ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.689     1.345    demux/clk_IBUF_BUFG
    SLICE_X127Y507       FDRE                                         r  demux/genblk1[58].z_reg[58][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y507       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.405 r  demux/genblk1[58].z_reg[58][5]/Q
                         net (fo=1, routed)           0.128     1.533    genblk1[58].reg_in/D[5]
    SLICE_X132Y507       FDRE                                         r  genblk1[58].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.818     1.764    genblk1[58].reg_in/clk_IBUF_BUFG
    SLICE_X132Y507       FDRE                                         r  genblk1[58].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.308     1.457    
    SLICE_X132Y507       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.519    genblk1[58].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.330 }
Period(ns):         4.660
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.660       3.370      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.330       2.055      SLICE_X117Y521  genblk1[121].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.330       2.055      SLICE_X119Y520  demux/genblk1[11].z_reg[11][0]/C



