#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov  4 09:55:32 2020
# Process ID: 13244
# Current directory: E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3108 E:\workspace\Intelligent_Computing_Architectures\20201017ZYNQ_Project\ZYNQ_PROJECT\vivado\project_1.xpr
# Log file: E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/vivado.log
# Journal file: E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 957.797 ; gain = 301.855
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov  4 10:22:16 2020] Launched synth_1...
Run output will be captured here: E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/synth_1/runme.log
[Wed Nov  4 10:22:16 2020] Launched impl_1...
Run output will be captured here: E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov  4 10:24:22 2020] Launched synth_1...
Run output will be captured here: E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'U_SMVM_convert/U_SMVM/U_blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'U_SMVM_convert/U_SMVM/U_mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'U_design_1_wrapper/design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.dcp' for cell 'U_design_1_wrapper/design_1_i/axis_receive_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'U_design_1_wrapper/design_1_i/axis_send_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'U_design_1_wrapper/design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'U_design_1_wrapper/design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'U_design_1_wrapper/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.368 . Memory (MB): peak = 1581.063 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'U_design_1_wrapper/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'U_design_1_wrapper/design_1_i/processing_system7_0/inst'
Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0'
Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'U_design_1_wrapper/design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'U_design_1_wrapper/design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'U_design_1_wrapper/design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'U_design_1_wrapper/design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/xdc/top_design.xdc]
Finished Parsing XDC File [E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/xdc/top_design.xdc]
Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0'
Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [e:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axis_send_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axis_send_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axis_receive_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axis_receive_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'U_design_1_wrapper/design_1_i/axis_send_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'U_design_1_wrapper/design_1_i/axis_send_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'U_design_1_wrapper/design_1_i/axis_receive_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'U_design_1_wrapper/design_1_i/axis_receive_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U_design_1_wrapper/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1581.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.477 ; gain = 341.797
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list U_design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {U_SMVM_convert/U_SMVM/data_f1[0]} {U_SMVM_convert/U_SMVM/data_f1[1]} {U_SMVM_convert/U_SMVM/data_f1[2]} {U_SMVM_convert/U_SMVM/data_f1[3]} {U_SMVM_convert/U_SMVM/data_f1[4]} {U_SMVM_convert/U_SMVM/data_f1[5]} {U_SMVM_convert/U_SMVM/data_f1[6]} {U_SMVM_convert/U_SMVM/data_f1[7]} {U_SMVM_convert/U_SMVM/data_f1[8]} {U_SMVM_convert/U_SMVM/data_f1[9]} {U_SMVM_convert/U_SMVM/data_f1[10]} {U_SMVM_convert/U_SMVM/data_f1[11]} {U_SMVM_convert/U_SMVM/data_f1[12]} {U_SMVM_convert/U_SMVM/data_f1[13]} {U_SMVM_convert/U_SMVM/data_f1[14]} {U_SMVM_convert/U_SMVM/data_f1[15]} {U_SMVM_convert/U_SMVM/data_f1[16]} {U_SMVM_convert/U_SMVM/data_f1[17]} {U_SMVM_convert/U_SMVM/data_f1[18]} {U_SMVM_convert/U_SMVM/data_f1[19]} {U_SMVM_convert/U_SMVM/data_f1[20]} {U_SMVM_convert/U_SMVM/data_f1[21]} {U_SMVM_convert/U_SMVM/data_f1[22]} {U_SMVM_convert/U_SMVM/data_f1[23]} {U_SMVM_convert/U_SMVM/data_f1[24]} {U_SMVM_convert/U_SMVM/data_f1[25]} {U_SMVM_convert/U_SMVM/data_f1[26]} {U_SMVM_convert/U_SMVM/data_f1[27]} {U_SMVM_convert/U_SMVM/data_f1[28]} {U_SMVM_convert/U_SMVM/data_f1[29]} {U_SMVM_convert/U_SMVM/data_f1[30]} {U_SMVM_convert/U_SMVM/data_f1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {U_SMVM_convert/M_AXIS_Recive_tkeep[0]} {U_SMVM_convert/M_AXIS_Recive_tkeep[1]} {U_SMVM_convert/M_AXIS_Recive_tkeep[2]} {U_SMVM_convert/M_AXIS_Recive_tkeep[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {U_SMVM_convert/S_AXIS_Send_tdata[0]} {U_SMVM_convert/S_AXIS_Send_tdata[1]} {U_SMVM_convert/S_AXIS_Send_tdata[2]} {U_SMVM_convert/S_AXIS_Send_tdata[3]} {U_SMVM_convert/S_AXIS_Send_tdata[4]} {U_SMVM_convert/S_AXIS_Send_tdata[5]} {U_SMVM_convert/S_AXIS_Send_tdata[6]} {U_SMVM_convert/S_AXIS_Send_tdata[7]} {U_SMVM_convert/S_AXIS_Send_tdata[8]} {U_SMVM_convert/S_AXIS_Send_tdata[9]} {U_SMVM_convert/S_AXIS_Send_tdata[10]} {U_SMVM_convert/S_AXIS_Send_tdata[11]} {U_SMVM_convert/S_AXIS_Send_tdata[12]} {U_SMVM_convert/S_AXIS_Send_tdata[13]} {U_SMVM_convert/S_AXIS_Send_tdata[14]} {U_SMVM_convert/S_AXIS_Send_tdata[15]} {U_SMVM_convert/S_AXIS_Send_tdata[16]} {U_SMVM_convert/S_AXIS_Send_tdata[17]} {U_SMVM_convert/S_AXIS_Send_tdata[18]} {U_SMVM_convert/S_AXIS_Send_tdata[19]} {U_SMVM_convert/S_AXIS_Send_tdata[20]} {U_SMVM_convert/S_AXIS_Send_tdata[21]} {U_SMVM_convert/S_AXIS_Send_tdata[22]} {U_SMVM_convert/S_AXIS_Send_tdata[23]} {U_SMVM_convert/S_AXIS_Send_tdata[24]} {U_SMVM_convert/S_AXIS_Send_tdata[25]} {U_SMVM_convert/S_AXIS_Send_tdata[26]} {U_SMVM_convert/S_AXIS_Send_tdata[27]} {U_SMVM_convert/S_AXIS_Send_tdata[28]} {U_SMVM_convert/S_AXIS_Send_tdata[29]} {U_SMVM_convert/S_AXIS_Send_tdata[30]} {U_SMVM_convert/S_AXIS_Send_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {U_SMVM_convert/S_AXIS_Send_tkeep[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {U_SMVM_convert/column[0]} {U_SMVM_convert/column[1]} {U_SMVM_convert/column[2]} {U_SMVM_convert/column[3]} {U_SMVM_convert/column[4]} {U_SMVM_convert/column[5]} {U_SMVM_convert/column[6]} {U_SMVM_convert/column[7]} {U_SMVM_convert/column[8]} {U_SMVM_convert/column[9]} {U_SMVM_convert/column[10]} {U_SMVM_convert/column[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {U_SMVM_convert/data_o_f1[0]} {U_SMVM_convert/data_o_f1[1]} {U_SMVM_convert/data_o_f1[2]} {U_SMVM_convert/data_o_f1[3]} {U_SMVM_convert/data_o_f1[4]} {U_SMVM_convert/data_o_f1[5]} {U_SMVM_convert/data_o_f1[6]} {U_SMVM_convert/data_o_f1[7]} {U_SMVM_convert/data_o_f1[8]} {U_SMVM_convert/data_o_f1[9]} {U_SMVM_convert/data_o_f1[10]} {U_SMVM_convert/data_o_f1[11]} {U_SMVM_convert/data_o_f1[12]} {U_SMVM_convert/data_o_f1[13]} {U_SMVM_convert/data_o_f1[14]} {U_SMVM_convert/data_o_f1[15]} {U_SMVM_convert/data_o_f1[16]} {U_SMVM_convert/data_o_f1[17]} {U_SMVM_convert/data_o_f1[18]} {U_SMVM_convert/data_o_f1[19]} {U_SMVM_convert/data_o_f1[20]} {U_SMVM_convert/data_o_f1[21]} {U_SMVM_convert/data_o_f1[22]} {U_SMVM_convert/data_o_f1[23]} {U_SMVM_convert/data_o_f1[24]} {U_SMVM_convert/data_o_f1[25]} {U_SMVM_convert/data_o_f1[26]} {U_SMVM_convert/data_o_f1[27]} {U_SMVM_convert/data_o_f1[28]} {U_SMVM_convert/data_o_f1[29]} {U_SMVM_convert/data_o_f1[30]} {U_SMVM_convert/data_o_f1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {U_SMVM_convert/data[0]} {U_SMVM_convert/data[1]} {U_SMVM_convert/data[2]} {U_SMVM_convert/data[3]} {U_SMVM_convert/data[4]} {U_SMVM_convert/data[5]} {U_SMVM_convert/data[6]} {U_SMVM_convert/data[7]} {U_SMVM_convert/data[8]} {U_SMVM_convert/data[9]} {U_SMVM_convert/data[10]} {U_SMVM_convert/data[11]} {U_SMVM_convert/data[12]} {U_SMVM_convert/data[13]} {U_SMVM_convert/data[14]} {U_SMVM_convert/data[15]} {U_SMVM_convert/data[16]} {U_SMVM_convert/data[17]} {U_SMVM_convert/data[18]} {U_SMVM_convert/data[19]} {U_SMVM_convert/data[20]} {U_SMVM_convert/data[21]} {U_SMVM_convert/data[22]} {U_SMVM_convert/data[23]} {U_SMVM_convert/data[24]} {U_SMVM_convert/data[25]} {U_SMVM_convert/data[26]} {U_SMVM_convert/data[27]} {U_SMVM_convert/data[28]} {U_SMVM_convert/data[29]} {U_SMVM_convert/data[30]} {U_SMVM_convert/data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 76 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {U_SMVM_convert/data_o[0]} {U_SMVM_convert/data_o[1]} {U_SMVM_convert/data_o[2]} {U_SMVM_convert/data_o[3]} {U_SMVM_convert/data_o[4]} {U_SMVM_convert/data_o[5]} {U_SMVM_convert/data_o[6]} {U_SMVM_convert/data_o[7]} {U_SMVM_convert/data_o[8]} {U_SMVM_convert/data_o[9]} {U_SMVM_convert/data_o[10]} {U_SMVM_convert/data_o[11]} {U_SMVM_convert/data_o[12]} {U_SMVM_convert/data_o[13]} {U_SMVM_convert/data_o[14]} {U_SMVM_convert/data_o[15]} {U_SMVM_convert/data_o[16]} {U_SMVM_convert/data_o[17]} {U_SMVM_convert/data_o[18]} {U_SMVM_convert/data_o[19]} {U_SMVM_convert/data_o[20]} {U_SMVM_convert/data_o[21]} {U_SMVM_convert/data_o[22]} {U_SMVM_convert/data_o[23]} {U_SMVM_convert/data_o[24]} {U_SMVM_convert/data_o[25]} {U_SMVM_convert/data_o[26]} {U_SMVM_convert/data_o[27]} {U_SMVM_convert/data_o[28]} {U_SMVM_convert/data_o[29]} {U_SMVM_convert/data_o[30]} {U_SMVM_convert/data_o[31]} {U_SMVM_convert/data_o[32]} {U_SMVM_convert/data_o[33]} {U_SMVM_convert/data_o[34]} {U_SMVM_convert/data_o[35]} {U_SMVM_convert/data_o[36]} {U_SMVM_convert/data_o[37]} {U_SMVM_convert/data_o[38]} {U_SMVM_convert/data_o[39]} {U_SMVM_convert/data_o[40]} {U_SMVM_convert/data_o[41]} {U_SMVM_convert/data_o[42]} {U_SMVM_convert/data_o[43]} {U_SMVM_convert/data_o[44]} {U_SMVM_convert/data_o[45]} {U_SMVM_convert/data_o[46]} {U_SMVM_convert/data_o[47]} {U_SMVM_convert/data_o[48]} {U_SMVM_convert/data_o[49]} {U_SMVM_convert/data_o[50]} {U_SMVM_convert/data_o[51]} {U_SMVM_convert/data_o[52]} {U_SMVM_convert/data_o[53]} {U_SMVM_convert/data_o[54]} {U_SMVM_convert/data_o[55]} {U_SMVM_convert/data_o[56]} {U_SMVM_convert/data_o[57]} {U_SMVM_convert/data_o[58]} {U_SMVM_convert/data_o[59]} {U_SMVM_convert/data_o[60]} {U_SMVM_convert/data_o[61]} {U_SMVM_convert/data_o[62]} {U_SMVM_convert/data_o[63]} {U_SMVM_convert/data_o[64]} {U_SMVM_convert/data_o[65]} {U_SMVM_convert/data_o[66]} {U_SMVM_convert/data_o[67]} {U_SMVM_convert/data_o[68]} {U_SMVM_convert/data_o[69]} {U_SMVM_convert/data_o[70]} {U_SMVM_convert/data_o[71]} {U_SMVM_convert/data_o[72]} {U_SMVM_convert/data_o[73]} {U_SMVM_convert/data_o[74]} {U_SMVM_convert/data_o[75]} ]]
create_debug_port u_ila_0 probe
set_property port_width 76 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {U_SMVM_convert/U_SMVM/data_o[0]} {U_SMVM_convert/U_SMVM/data_o[1]} {U_SMVM_convert/U_SMVM/data_o[2]} {U_SMVM_convert/U_SMVM/data_o[3]} {U_SMVM_convert/U_SMVM/data_o[4]} {U_SMVM_convert/U_SMVM/data_o[5]} {U_SMVM_convert/U_SMVM/data_o[6]} {U_SMVM_convert/U_SMVM/data_o[7]} {U_SMVM_convert/U_SMVM/data_o[8]} {U_SMVM_convert/U_SMVM/data_o[9]} {U_SMVM_convert/U_SMVM/data_o[10]} {U_SMVM_convert/U_SMVM/data_o[11]} {U_SMVM_convert/U_SMVM/data_o[12]} {U_SMVM_convert/U_SMVM/data_o[13]} {U_SMVM_convert/U_SMVM/data_o[14]} {U_SMVM_convert/U_SMVM/data_o[15]} {U_SMVM_convert/U_SMVM/data_o[16]} {U_SMVM_convert/U_SMVM/data_o[17]} {U_SMVM_convert/U_SMVM/data_o[18]} {U_SMVM_convert/U_SMVM/data_o[19]} {U_SMVM_convert/U_SMVM/data_o[20]} {U_SMVM_convert/U_SMVM/data_o[21]} {U_SMVM_convert/U_SMVM/data_o[22]} {U_SMVM_convert/U_SMVM/data_o[23]} {U_SMVM_convert/U_SMVM/data_o[24]} {U_SMVM_convert/U_SMVM/data_o[25]} {U_SMVM_convert/U_SMVM/data_o[26]} {U_SMVM_convert/U_SMVM/data_o[27]} {U_SMVM_convert/U_SMVM/data_o[28]} {U_SMVM_convert/U_SMVM/data_o[29]} {U_SMVM_convert/U_SMVM/data_o[30]} {U_SMVM_convert/U_SMVM/data_o[31]} {U_SMVM_convert/U_SMVM/data_o[32]} {U_SMVM_convert/U_SMVM/data_o[33]} {U_SMVM_convert/U_SMVM/data_o[34]} {U_SMVM_convert/U_SMVM/data_o[35]} {U_SMVM_convert/U_SMVM/data_o[36]} {U_SMVM_convert/U_SMVM/data_o[37]} {U_SMVM_convert/U_SMVM/data_o[38]} {U_SMVM_convert/U_SMVM/data_o[39]} {U_SMVM_convert/U_SMVM/data_o[40]} {U_SMVM_convert/U_SMVM/data_o[41]} {U_SMVM_convert/U_SMVM/data_o[42]} {U_SMVM_convert/U_SMVM/data_o[43]} {U_SMVM_convert/U_SMVM/data_o[44]} {U_SMVM_convert/U_SMVM/data_o[45]} {U_SMVM_convert/U_SMVM/data_o[46]} {U_SMVM_convert/U_SMVM/data_o[47]} {U_SMVM_convert/U_SMVM/data_o[48]} {U_SMVM_convert/U_SMVM/data_o[49]} {U_SMVM_convert/U_SMVM/data_o[50]} {U_SMVM_convert/U_SMVM/data_o[51]} {U_SMVM_convert/U_SMVM/data_o[52]} {U_SMVM_convert/U_SMVM/data_o[53]} {U_SMVM_convert/U_SMVM/data_o[54]} {U_SMVM_convert/U_SMVM/data_o[55]} {U_SMVM_convert/U_SMVM/data_o[56]} {U_SMVM_convert/U_SMVM/data_o[57]} {U_SMVM_convert/U_SMVM/data_o[58]} {U_SMVM_convert/U_SMVM/data_o[59]} {U_SMVM_convert/U_SMVM/data_o[60]} {U_SMVM_convert/U_SMVM/data_o[61]} {U_SMVM_convert/U_SMVM/data_o[62]} {U_SMVM_convert/U_SMVM/data_o[63]} {U_SMVM_convert/U_SMVM/data_o[64]} {U_SMVM_convert/U_SMVM/data_o[65]} {U_SMVM_convert/U_SMVM/data_o[66]} {U_SMVM_convert/U_SMVM/data_o[67]} {U_SMVM_convert/U_SMVM/data_o[68]} {U_SMVM_convert/U_SMVM/data_o[69]} {U_SMVM_convert/U_SMVM/data_o[70]} {U_SMVM_convert/U_SMVM/data_o[71]} {U_SMVM_convert/U_SMVM/data_o[72]} {U_SMVM_convert/U_SMVM/data_o[73]} {U_SMVM_convert/U_SMVM/data_o[74]} {U_SMVM_convert/U_SMVM/data_o[75]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {U_SMVM_convert/data_use[0]} {U_SMVM_convert/data_use[1]} {U_SMVM_convert/data_use[2]} {U_SMVM_convert/data_use[3]} {U_SMVM_convert/data_use[4]} {U_SMVM_convert/data_use[5]} {U_SMVM_convert/data_use[6]} {U_SMVM_convert/data_use[7]} {U_SMVM_convert/data_use[8]} {U_SMVM_convert/data_use[9]} {U_SMVM_convert/data_use[10]} {U_SMVM_convert/data_use[11]} {U_SMVM_convert/data_use[12]} {U_SMVM_convert/data_use[13]} {U_SMVM_convert/data_use[14]} {U_SMVM_convert/data_use[15]} {U_SMVM_convert/data_use[16]} {U_SMVM_convert/data_use[17]} {U_SMVM_convert/data_use[18]} {U_SMVM_convert/data_use[19]} {U_SMVM_convert/data_use[20]} {U_SMVM_convert/data_use[21]} {U_SMVM_convert/data_use[22]} {U_SMVM_convert/data_use[23]} {U_SMVM_convert/data_use[24]} {U_SMVM_convert/data_use[25]} {U_SMVM_convert/data_use[26]} {U_SMVM_convert/data_use[27]} {U_SMVM_convert/data_use[28]} {U_SMVM_convert/data_use[29]} {U_SMVM_convert/data_use[30]} {U_SMVM_convert/data_use[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {U_SMVM_convert/U_SMVM/row[0]} {U_SMVM_convert/U_SMVM/row[1]} {U_SMVM_convert/U_SMVM/row[2]} {U_SMVM_convert/U_SMVM/row[3]} {U_SMVM_convert/U_SMVM/row[4]} {U_SMVM_convert/U_SMVM/row[5]} {U_SMVM_convert/U_SMVM/row[6]} {U_SMVM_convert/U_SMVM/row[7]} {U_SMVM_convert/U_SMVM/row[8]} {U_SMVM_convert/U_SMVM/row[9]} {U_SMVM_convert/U_SMVM/row[10]} {U_SMVM_convert/U_SMVM/row[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {U_SMVM_convert/U_SMVM/row_f1[0]} {U_SMVM_convert/U_SMVM/row_f1[1]} {U_SMVM_convert/U_SMVM/row_f1[2]} {U_SMVM_convert/U_SMVM/row_f1[3]} {U_SMVM_convert/U_SMVM/row_f1[4]} {U_SMVM_convert/U_SMVM/row_f1[5]} {U_SMVM_convert/U_SMVM/row_f1[6]} {U_SMVM_convert/U_SMVM/row_f1[7]} {U_SMVM_convert/U_SMVM/row_f1[8]} {U_SMVM_convert/U_SMVM/row_f1[9]} {U_SMVM_convert/U_SMVM/row_f1[10]} {U_SMVM_convert/U_SMVM/row_f1[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {U_SMVM_convert/U_SMVM/column[0]} {U_SMVM_convert/U_SMVM/column[1]} {U_SMVM_convert/U_SMVM/column[2]} {U_SMVM_convert/U_SMVM/column[3]} {U_SMVM_convert/U_SMVM/column[4]} {U_SMVM_convert/U_SMVM/column[5]} {U_SMVM_convert/U_SMVM/column[6]} {U_SMVM_convert/U_SMVM/column[7]} {U_SMVM_convert/U_SMVM/column[8]} {U_SMVM_convert/U_SMVM/column[9]} {U_SMVM_convert/U_SMVM/column[10]} {U_SMVM_convert/U_SMVM/column[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {U_SMVM_convert/U_SMVM/data[0]} {U_SMVM_convert/U_SMVM/data[1]} {U_SMVM_convert/U_SMVM/data[2]} {U_SMVM_convert/U_SMVM/data[3]} {U_SMVM_convert/U_SMVM/data[4]} {U_SMVM_convert/U_SMVM/data[5]} {U_SMVM_convert/U_SMVM/data[6]} {U_SMVM_convert/U_SMVM/data[7]} {U_SMVM_convert/U_SMVM/data[8]} {U_SMVM_convert/U_SMVM/data[9]} {U_SMVM_convert/U_SMVM/data[10]} {U_SMVM_convert/U_SMVM/data[11]} {U_SMVM_convert/U_SMVM/data[12]} {U_SMVM_convert/U_SMVM/data[13]} {U_SMVM_convert/U_SMVM/data[14]} {U_SMVM_convert/U_SMVM/data[15]} {U_SMVM_convert/U_SMVM/data[16]} {U_SMVM_convert/U_SMVM/data[17]} {U_SMVM_convert/U_SMVM/data[18]} {U_SMVM_convert/U_SMVM/data[19]} {U_SMVM_convert/U_SMVM/data[20]} {U_SMVM_convert/U_SMVM/data[21]} {U_SMVM_convert/U_SMVM/data[22]} {U_SMVM_convert/U_SMVM/data[23]} {U_SMVM_convert/U_SMVM/data[24]} {U_SMVM_convert/U_SMVM/data[25]} {U_SMVM_convert/U_SMVM/data[26]} {U_SMVM_convert/U_SMVM/data[27]} {U_SMVM_convert/U_SMVM/data[28]} {U_SMVM_convert/U_SMVM/data[29]} {U_SMVM_convert/U_SMVM/data[30]} {U_SMVM_convert/U_SMVM/data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {U_SMVM_convert/U_SMVM/douta[0]} {U_SMVM_convert/U_SMVM/douta[1]} {U_SMVM_convert/U_SMVM/douta[2]} {U_SMVM_convert/U_SMVM/douta[3]} {U_SMVM_convert/U_SMVM/douta[4]} {U_SMVM_convert/U_SMVM/douta[5]} {U_SMVM_convert/U_SMVM/douta[6]} {U_SMVM_convert/U_SMVM/douta[7]} {U_SMVM_convert/U_SMVM/douta[8]} {U_SMVM_convert/U_SMVM/douta[9]} {U_SMVM_convert/U_SMVM/douta[10]} {U_SMVM_convert/U_SMVM/douta[11]} {U_SMVM_convert/U_SMVM/douta[12]} {U_SMVM_convert/U_SMVM/douta[13]} {U_SMVM_convert/U_SMVM/douta[14]} {U_SMVM_convert/U_SMVM/douta[15]} {U_SMVM_convert/U_SMVM/douta[16]} {U_SMVM_convert/U_SMVM/douta[17]} {U_SMVM_convert/U_SMVM/douta[18]} {U_SMVM_convert/U_SMVM/douta[19]} {U_SMVM_convert/U_SMVM/douta[20]} {U_SMVM_convert/U_SMVM/douta[21]} {U_SMVM_convert/U_SMVM/douta[22]} {U_SMVM_convert/U_SMVM/douta[23]} {U_SMVM_convert/U_SMVM/douta[24]} {U_SMVM_convert/U_SMVM/douta[25]} {U_SMVM_convert/U_SMVM/douta[26]} {U_SMVM_convert/U_SMVM/douta[27]} {U_SMVM_convert/U_SMVM/douta[28]} {U_SMVM_convert/U_SMVM/douta[29]} {U_SMVM_convert/U_SMVM/douta[30]} {U_SMVM_convert/U_SMVM/douta[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {U_SMVM_convert/U_SMVM/in_cnt[0]} {U_SMVM_convert/U_SMVM/in_cnt[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {U_SMVM_convert/U_SMVM/addra[0]} {U_SMVM_convert/U_SMVM/addra[1]} {U_SMVM_convert/U_SMVM/addra[2]} {U_SMVM_convert/U_SMVM/addra[3]} {U_SMVM_convert/U_SMVM/addra[4]} {U_SMVM_convert/U_SMVM/addra[5]} {U_SMVM_convert/U_SMVM/addra[6]} {U_SMVM_convert/U_SMVM/addra[7]} {U_SMVM_convert/U_SMVM/addra[8]} {U_SMVM_convert/U_SMVM/addra[9]} {U_SMVM_convert/U_SMVM/addra[10]} {U_SMVM_convert/U_SMVM/addra[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {U_SMVM_convert/U_SMVM/out_cnt[0]} {U_SMVM_convert/U_SMVM/out_cnt[1]} {U_SMVM_convert/U_SMVM/out_cnt[2]} {U_SMVM_convert/U_SMVM/out_cnt[3]} {U_SMVM_convert/U_SMVM/out_cnt[4]} {U_SMVM_convert/U_SMVM/out_cnt[5]} {U_SMVM_convert/U_SMVM/out_cnt[6]} {U_SMVM_convert/U_SMVM/out_cnt[7]} {U_SMVM_convert/U_SMVM/out_cnt[8]} {U_SMVM_convert/U_SMVM/out_cnt[9]} {U_SMVM_convert/U_SMVM/out_cnt[10]} {U_SMVM_convert/U_SMVM/out_cnt[11]} {U_SMVM_convert/U_SMVM/out_cnt[12]} {U_SMVM_convert/U_SMVM/out_cnt[13]} {U_SMVM_convert/U_SMVM/out_cnt[14]} {U_SMVM_convert/U_SMVM/out_cnt[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {U_SMVM_convert/U_SMVM/row_f3[0]} {U_SMVM_convert/U_SMVM/row_f3[1]} {U_SMVM_convert/U_SMVM/row_f3[2]} {U_SMVM_convert/U_SMVM/row_f3[3]} {U_SMVM_convert/U_SMVM/row_f3[4]} {U_SMVM_convert/U_SMVM/row_f3[5]} {U_SMVM_convert/U_SMVM/row_f3[6]} {U_SMVM_convert/U_SMVM/row_f3[7]} {U_SMVM_convert/U_SMVM/row_f3[8]} {U_SMVM_convert/U_SMVM/row_f3[9]} {U_SMVM_convert/U_SMVM/row_f3[10]} {U_SMVM_convert/U_SMVM/row_f3[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {U_SMVM_convert/U_SMVM/row_f2[0]} {U_SMVM_convert/U_SMVM/row_f2[1]} {U_SMVM_convert/U_SMVM/row_f2[2]} {U_SMVM_convert/U_SMVM/row_f2[3]} {U_SMVM_convert/U_SMVM/row_f2[4]} {U_SMVM_convert/U_SMVM/row_f2[5]} {U_SMVM_convert/U_SMVM/row_f2[6]} {U_SMVM_convert/U_SMVM/row_f2[7]} {U_SMVM_convert/U_SMVM/row_f2[8]} {U_SMVM_convert/U_SMVM/row_f2[9]} {U_SMVM_convert/U_SMVM/row_f2[10]} {U_SMVM_convert/U_SMVM/row_f2[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {U_SMVM_convert/U_SMVM/row_f4[0]} {U_SMVM_convert/U_SMVM/row_f4[1]} {U_SMVM_convert/U_SMVM/row_f4[2]} {U_SMVM_convert/U_SMVM/row_f4[3]} {U_SMVM_convert/U_SMVM/row_f4[4]} {U_SMVM_convert/U_SMVM/row_f4[5]} {U_SMVM_convert/U_SMVM/row_f4[6]} {U_SMVM_convert/U_SMVM/row_f4[7]} {U_SMVM_convert/U_SMVM/row_f4[8]} {U_SMVM_convert/U_SMVM/row_f4[9]} {U_SMVM_convert/U_SMVM/row_f4[10]} {U_SMVM_convert/U_SMVM/row_f4[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {U_SMVM_convert/U_SMVM/P[0]} {U_SMVM_convert/U_SMVM/P[1]} {U_SMVM_convert/U_SMVM/P[2]} {U_SMVM_convert/U_SMVM/P[3]} {U_SMVM_convert/U_SMVM/P[4]} {U_SMVM_convert/U_SMVM/P[5]} {U_SMVM_convert/U_SMVM/P[6]} {U_SMVM_convert/U_SMVM/P[7]} {U_SMVM_convert/U_SMVM/P[8]} {U_SMVM_convert/U_SMVM/P[9]} {U_SMVM_convert/U_SMVM/P[10]} {U_SMVM_convert/U_SMVM/P[11]} {U_SMVM_convert/U_SMVM/P[12]} {U_SMVM_convert/U_SMVM/P[13]} {U_SMVM_convert/U_SMVM/P[14]} {U_SMVM_convert/U_SMVM/P[15]} {U_SMVM_convert/U_SMVM/P[16]} {U_SMVM_convert/U_SMVM/P[17]} {U_SMVM_convert/U_SMVM/P[18]} {U_SMVM_convert/U_SMVM/P[19]} {U_SMVM_convert/U_SMVM/P[20]} {U_SMVM_convert/U_SMVM/P[21]} {U_SMVM_convert/U_SMVM/P[22]} {U_SMVM_convert/U_SMVM/P[23]} {U_SMVM_convert/U_SMVM/P[24]} {U_SMVM_convert/U_SMVM/P[25]} {U_SMVM_convert/U_SMVM/P[26]} {U_SMVM_convert/U_SMVM/P[27]} {U_SMVM_convert/U_SMVM/P[28]} {U_SMVM_convert/U_SMVM/P[29]} {U_SMVM_convert/U_SMVM/P[30]} {U_SMVM_convert/U_SMVM/P[31]} {U_SMVM_convert/U_SMVM/P[32]} {U_SMVM_convert/U_SMVM/P[33]} {U_SMVM_convert/U_SMVM/P[34]} {U_SMVM_convert/U_SMVM/P[35]} {U_SMVM_convert/U_SMVM/P[36]} {U_SMVM_convert/U_SMVM/P[37]} {U_SMVM_convert/U_SMVM/P[38]} {U_SMVM_convert/U_SMVM/P[39]} {U_SMVM_convert/U_SMVM/P[40]} {U_SMVM_convert/U_SMVM/P[41]} {U_SMVM_convert/U_SMVM/P[42]} {U_SMVM_convert/U_SMVM/P[43]} {U_SMVM_convert/U_SMVM/P[44]} {U_SMVM_convert/U_SMVM/P[45]} {U_SMVM_convert/U_SMVM/P[46]} {U_SMVM_convert/U_SMVM/P[47]} {U_SMVM_convert/U_SMVM/P[48]} {U_SMVM_convert/U_SMVM/P[49]} {U_SMVM_convert/U_SMVM/P[50]} {U_SMVM_convert/U_SMVM/P[51]} {U_SMVM_convert/U_SMVM/P[52]} {U_SMVM_convert/U_SMVM/P[53]} {U_SMVM_convert/U_SMVM/P[54]} {U_SMVM_convert/U_SMVM/P[55]} {U_SMVM_convert/U_SMVM/P[56]} {U_SMVM_convert/U_SMVM/P[57]} {U_SMVM_convert/U_SMVM/P[58]} {U_SMVM_convert/U_SMVM/P[59]} {U_SMVM_convert/U_SMVM/P[60]} {U_SMVM_convert/U_SMVM/P[61]} {U_SMVM_convert/U_SMVM/P[62]} {U_SMVM_convert/U_SMVM/P[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {U_SMVM_convert/U_SMVM/addr_save[0]} {U_SMVM_convert/U_SMVM/addr_save[1]} {U_SMVM_convert/U_SMVM/addr_save[2]} {U_SMVM_convert/U_SMVM/addr_save[3]} {U_SMVM_convert/U_SMVM/addr_save[4]} {U_SMVM_convert/U_SMVM/addr_save[5]} {U_SMVM_convert/U_SMVM/addr_save[6]} {U_SMVM_convert/U_SMVM/addr_save[7]} {U_SMVM_convert/U_SMVM/addr_save[8]} {U_SMVM_convert/U_SMVM/addr_save[9]} {U_SMVM_convert/U_SMVM/addr_save[10]} {U_SMVM_convert/U_SMVM/addr_save[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 76 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {U_SMVM_convert/U_SMVM/temp_sum[0]} {U_SMVM_convert/U_SMVM/temp_sum[1]} {U_SMVM_convert/U_SMVM/temp_sum[2]} {U_SMVM_convert/U_SMVM/temp_sum[3]} {U_SMVM_convert/U_SMVM/temp_sum[4]} {U_SMVM_convert/U_SMVM/temp_sum[5]} {U_SMVM_convert/U_SMVM/temp_sum[6]} {U_SMVM_convert/U_SMVM/temp_sum[7]} {U_SMVM_convert/U_SMVM/temp_sum[8]} {U_SMVM_convert/U_SMVM/temp_sum[9]} {U_SMVM_convert/U_SMVM/temp_sum[10]} {U_SMVM_convert/U_SMVM/temp_sum[11]} {U_SMVM_convert/U_SMVM/temp_sum[12]} {U_SMVM_convert/U_SMVM/temp_sum[13]} {U_SMVM_convert/U_SMVM/temp_sum[14]} {U_SMVM_convert/U_SMVM/temp_sum[15]} {U_SMVM_convert/U_SMVM/temp_sum[16]} {U_SMVM_convert/U_SMVM/temp_sum[17]} {U_SMVM_convert/U_SMVM/temp_sum[18]} {U_SMVM_convert/U_SMVM/temp_sum[19]} {U_SMVM_convert/U_SMVM/temp_sum[20]} {U_SMVM_convert/U_SMVM/temp_sum[21]} {U_SMVM_convert/U_SMVM/temp_sum[22]} {U_SMVM_convert/U_SMVM/temp_sum[23]} {U_SMVM_convert/U_SMVM/temp_sum[24]} {U_SMVM_convert/U_SMVM/temp_sum[25]} {U_SMVM_convert/U_SMVM/temp_sum[26]} {U_SMVM_convert/U_SMVM/temp_sum[27]} {U_SMVM_convert/U_SMVM/temp_sum[28]} {U_SMVM_convert/U_SMVM/temp_sum[29]} {U_SMVM_convert/U_SMVM/temp_sum[30]} {U_SMVM_convert/U_SMVM/temp_sum[31]} {U_SMVM_convert/U_SMVM/temp_sum[32]} {U_SMVM_convert/U_SMVM/temp_sum[33]} {U_SMVM_convert/U_SMVM/temp_sum[34]} {U_SMVM_convert/U_SMVM/temp_sum[35]} {U_SMVM_convert/U_SMVM/temp_sum[36]} {U_SMVM_convert/U_SMVM/temp_sum[37]} {U_SMVM_convert/U_SMVM/temp_sum[38]} {U_SMVM_convert/U_SMVM/temp_sum[39]} {U_SMVM_convert/U_SMVM/temp_sum[40]} {U_SMVM_convert/U_SMVM/temp_sum[41]} {U_SMVM_convert/U_SMVM/temp_sum[42]} {U_SMVM_convert/U_SMVM/temp_sum[43]} {U_SMVM_convert/U_SMVM/temp_sum[44]} {U_SMVM_convert/U_SMVM/temp_sum[45]} {U_SMVM_convert/U_SMVM/temp_sum[46]} {U_SMVM_convert/U_SMVM/temp_sum[47]} {U_SMVM_convert/U_SMVM/temp_sum[48]} {U_SMVM_convert/U_SMVM/temp_sum[49]} {U_SMVM_convert/U_SMVM/temp_sum[50]} {U_SMVM_convert/U_SMVM/temp_sum[51]} {U_SMVM_convert/U_SMVM/temp_sum[52]} {U_SMVM_convert/U_SMVM/temp_sum[53]} {U_SMVM_convert/U_SMVM/temp_sum[54]} {U_SMVM_convert/U_SMVM/temp_sum[55]} {U_SMVM_convert/U_SMVM/temp_sum[56]} {U_SMVM_convert/U_SMVM/temp_sum[57]} {U_SMVM_convert/U_SMVM/temp_sum[58]} {U_SMVM_convert/U_SMVM/temp_sum[59]} {U_SMVM_convert/U_SMVM/temp_sum[60]} {U_SMVM_convert/U_SMVM/temp_sum[61]} {U_SMVM_convert/U_SMVM/temp_sum[62]} {U_SMVM_convert/U_SMVM/temp_sum[63]} {U_SMVM_convert/U_SMVM/temp_sum[64]} {U_SMVM_convert/U_SMVM/temp_sum[65]} {U_SMVM_convert/U_SMVM/temp_sum[66]} {U_SMVM_convert/U_SMVM/temp_sum[67]} {U_SMVM_convert/U_SMVM/temp_sum[68]} {U_SMVM_convert/U_SMVM/temp_sum[69]} {U_SMVM_convert/U_SMVM/temp_sum[70]} {U_SMVM_convert/U_SMVM/temp_sum[71]} {U_SMVM_convert/U_SMVM/temp_sum[72]} {U_SMVM_convert/U_SMVM/temp_sum[73]} {U_SMVM_convert/U_SMVM/temp_sum[74]} {U_SMVM_convert/U_SMVM/temp_sum[75]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {U_SMVM_convert/M_AXIS_Recive_tdata[0]} {U_SMVM_convert/M_AXIS_Recive_tdata[1]} {U_SMVM_convert/M_AXIS_Recive_tdata[2]} {U_SMVM_convert/M_AXIS_Recive_tdata[3]} {U_SMVM_convert/M_AXIS_Recive_tdata[4]} {U_SMVM_convert/M_AXIS_Recive_tdata[5]} {U_SMVM_convert/M_AXIS_Recive_tdata[6]} {U_SMVM_convert/M_AXIS_Recive_tdata[7]} {U_SMVM_convert/M_AXIS_Recive_tdata[8]} {U_SMVM_convert/M_AXIS_Recive_tdata[9]} {U_SMVM_convert/M_AXIS_Recive_tdata[10]} {U_SMVM_convert/M_AXIS_Recive_tdata[11]} {U_SMVM_convert/M_AXIS_Recive_tdata[12]} {U_SMVM_convert/M_AXIS_Recive_tdata[13]} {U_SMVM_convert/M_AXIS_Recive_tdata[14]} {U_SMVM_convert/M_AXIS_Recive_tdata[15]} {U_SMVM_convert/M_AXIS_Recive_tdata[16]} {U_SMVM_convert/M_AXIS_Recive_tdata[17]} {U_SMVM_convert/M_AXIS_Recive_tdata[18]} {U_SMVM_convert/M_AXIS_Recive_tdata[19]} {U_SMVM_convert/M_AXIS_Recive_tdata[20]} {U_SMVM_convert/M_AXIS_Recive_tdata[21]} {U_SMVM_convert/M_AXIS_Recive_tdata[22]} {U_SMVM_convert/M_AXIS_Recive_tdata[23]} {U_SMVM_convert/M_AXIS_Recive_tdata[24]} {U_SMVM_convert/M_AXIS_Recive_tdata[25]} {U_SMVM_convert/M_AXIS_Recive_tdata[26]} {U_SMVM_convert/M_AXIS_Recive_tdata[27]} {U_SMVM_convert/M_AXIS_Recive_tdata[28]} {U_SMVM_convert/M_AXIS_Recive_tdata[29]} {U_SMVM_convert/M_AXIS_Recive_tdata[30]} {U_SMVM_convert/M_AXIS_Recive_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {U_SMVM_convert/data_use_r[0]} {U_SMVM_convert/data_use_r[1]} {U_SMVM_convert/data_use_r[2]} {U_SMVM_convert/data_use_r[3]} {U_SMVM_convert/data_use_r[4]} {U_SMVM_convert/data_use_r[5]} {U_SMVM_convert/data_use_r[6]} {U_SMVM_convert/data_use_r[7]} {U_SMVM_convert/data_use_r[8]} {U_SMVM_convert/data_use_r[9]} {U_SMVM_convert/data_use_r[10]} {U_SMVM_convert/data_use_r[11]} {U_SMVM_convert/data_use_r[12]} {U_SMVM_convert/data_use_r[13]} {U_SMVM_convert/data_use_r[14]} {U_SMVM_convert/data_use_r[15]} {U_SMVM_convert/data_use_r[16]} {U_SMVM_convert/data_use_r[17]} {U_SMVM_convert/data_use_r[18]} {U_SMVM_convert/data_use_r[19]} {U_SMVM_convert/data_use_r[20]} {U_SMVM_convert/data_use_r[21]} {U_SMVM_convert/data_use_r[22]} {U_SMVM_convert/data_use_r[23]} {U_SMVM_convert/data_use_r[24]} {U_SMVM_convert/data_use_r[25]} {U_SMVM_convert/data_use_r[26]} {U_SMVM_convert/data_use_r[27]} {U_SMVM_convert/data_use_r[28]} {U_SMVM_convert/data_use_r[29]} {U_SMVM_convert/data_use_r[30]} {U_SMVM_convert/data_use_r[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {U_SMVM_convert/row[0]} {U_SMVM_convert/row[1]} {U_SMVM_convert/row[2]} {U_SMVM_convert/row[3]} {U_SMVM_convert/row[4]} {U_SMVM_convert/row[5]} {U_SMVM_convert/row[6]} {U_SMVM_convert/row[7]} {U_SMVM_convert/row[8]} {U_SMVM_convert/row[9]} {U_SMVM_convert/row[10]} {U_SMVM_convert/row[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {U_SMVM_convert/data_use_f1[0]} {U_SMVM_convert/data_use_f1[1]} {U_SMVM_convert/data_use_f1[2]} {U_SMVM_convert/data_use_f1[3]} {U_SMVM_convert/data_use_f1[4]} {U_SMVM_convert/data_use_f1[5]} {U_SMVM_convert/data_use_f1[6]} {U_SMVM_convert/data_use_f1[7]} {U_SMVM_convert/data_use_f1[8]} {U_SMVM_convert/data_use_f1[9]} {U_SMVM_convert/data_use_f1[10]} {U_SMVM_convert/data_use_f1[11]} {U_SMVM_convert/data_use_f1[12]} {U_SMVM_convert/data_use_f1[13]} {U_SMVM_convert/data_use_f1[14]} {U_SMVM_convert/data_use_f1[15]} {U_SMVM_convert/data_use_f1[16]} {U_SMVM_convert/data_use_f1[17]} {U_SMVM_convert/data_use_f1[18]} {U_SMVM_convert/data_use_f1[19]} {U_SMVM_convert/data_use_f1[20]} {U_SMVM_convert/data_use_f1[21]} {U_SMVM_convert/data_use_f1[22]} {U_SMVM_convert/data_use_f1[23]} {U_SMVM_convert/data_use_f1[24]} {U_SMVM_convert/data_use_f1[25]} {U_SMVM_convert/data_use_f1[26]} {U_SMVM_convert/data_use_f1[27]} {U_SMVM_convert/data_use_f1[28]} {U_SMVM_convert/data_use_f1[29]} {U_SMVM_convert/data_use_f1[30]} {U_SMVM_convert/data_use_f1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list U_SMVM_convert/eop ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list U_SMVM_convert/U_SMVM/eop ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list U_SMVM_convert/U_SMVM/eop_f1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list U_SMVM_convert/U_SMVM/eop_f2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list U_SMVM_convert/U_SMVM/eop_f3 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list U_SMVM_convert/U_SMVM/eop_need_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list U_SMVM_convert/eop_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list U_SMVM_convert/U_SMVM/eop_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list U_SMVM_convert/eop_o_f1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list FCLK_RESET0_N ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list U_SMVM_convert/flag ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list U_SMVM_convert/M_AXIS_Recive_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list U_SMVM_convert/M_AXIS_Recive_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list U_SMVM_convert/M_AXIS_Recive_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list U_SMVM_convert/U_SMVM/need_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list p_1_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list pl_rst ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list U_SMVM_convert/rst ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list U_SMVM_convert/S_AXIS_Send_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list U_SMVM_convert/S_AXIS_Send_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list U_SMVM_convert/U_SMVM/transmod ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list U_SMVM_convert/transmod ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list U_SMVM_convert/U_SMVM/transmod_f1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list U_SMVM_convert/U_SMVM/transmod_f2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list U_SMVM_convert/U_SMVM/transmod_f3 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list U_SMVM_convert/valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list U_SMVM_convert/U_SMVM/valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list U_SMVM_convert/U_SMVM/valid_f1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list U_SMVM_convert/U_SMVM/valid_f2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list U_SMVM_convert/U_SMVM/valid_f3 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list U_SMVM_convert/U_SMVM/valid_f4 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list U_SMVM_convert/U_SMVM/valid_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list U_SMVM_convert/valid_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list U_SMVM_convert/valid_o_f1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list U_SMVM_convert/valid_use ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list U_SMVM_convert/valid_use_r ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list U_SMVM_convert/U_SMVM/wea ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1639.246 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1665.031 ; gain = 9.523
[Wed Nov  4 10:27:58 2020] Launched impl_1...
Run output will be captured here: E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/impl_1/runme.log
close_design
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -force  -include_bit -file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/top_design.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/top_design.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/top_design.xsa
write_hw_platform: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1665.035 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/impl_1/top_design.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/impl_1/top_design.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/impl_1/top_design.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {U_SMVM_convert/M_AXIS_Recive_tlast} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes U_SMVM_convert/M_AXIS_Recive_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes U_SMVM_convert/M_AXIS_Recive_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 10:48:18
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 10:49:04
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-Nov-04 10:49:30
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {U_SMVM_convert/data} {U_SMVM_convert/data_o} {U_SMVM_convert/M_AXIS_Recive_tkeep} {U_SMVM_convert/row} {U_SMVM_convert/U_SMVM/data_f1} {U_SMVM_convert/U_SMVM/data_o} {U_SMVM_convert/U_SMVM/douta} {U_SMVM_convert/U_SMVM/P} {U_SMVM_convert/U_SMVM/row} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {FCLK_RESET0_N} {p_1_in} {pl_rst} {U_SMVM_convert/data_o_f1} {U_SMVM_convert/data_use} {U_SMVM_convert/data_use_f1} {U_SMVM_convert/data_use_r} {U_SMVM_convert/eop} {U_SMVM_convert/eop_o} {U_SMVM_convert/eop_o_f1} {U_SMVM_convert/flag} {U_SMVM_convert/M_AXIS_Recive_tdata} {U_SMVM_convert/M_AXIS_Recive_tlast} {U_SMVM_convert/M_AXIS_Recive_tready} {U_SMVM_convert/M_AXIS_Recive_tvalid} {U_SMVM_convert/rst} {U_SMVM_convert/S_AXIS_Send_tdata} {U_SMVM_convert/S_AXIS_Send_tlast} {U_SMVM_convert/S_AXIS_Send_tready} {U_SMVM_convert/transmod} {U_SMVM_convert/U_SMVM/data} {U_SMVM_convert/U_SMVM/eop} {U_SMVM_convert/U_SMVM/eop_f1} {U_SMVM_convert/U_SMVM/eop_f2} {U_SMVM_convert/U_SMVM/eop_f3} {U_SMVM_convert/U_SMVM/eop_need_out} {U_SMVM_convert/U_SMVM/eop_o} {U_SMVM_convert/U_SMVM/in_cnt} {U_SMVM_convert/U_SMVM/need_out} {U_SMVM_convert/U_SMVM/row_f1} {U_SMVM_convert/U_SMVM/row_f2} {U_SMVM_convert/U_SMVM/row_f3} {U_SMVM_convert/U_SMVM/row_f4} {U_SMVM_convert/U_SMVM/temp_sum} {U_SMVM_convert/U_SMVM/transmod} {U_SMVM_convert/U_SMVM/transmod_f1} {U_SMVM_convert/U_SMVM/transmod_f2} {U_SMVM_convert/U_SMVM/transmod_f3} {U_SMVM_convert/U_SMVM/valid} {U_SMVM_convert/U_SMVM/valid_f1} {U_SMVM_convert/U_SMVM/valid_f2} {U_SMVM_convert/U_SMVM/valid_f3} {U_SMVM_convert/U_SMVM/valid_f4} {U_SMVM_convert/U_SMVM/valid_o} {U_SMVM_convert/U_SMVM/wea} {U_SMVM_convert/valid} {U_SMVM_convert/valid_o} {U_SMVM_convert/valid_o_f1} {U_SMVM_convert/valid_use} {U_SMVM_convert/valid_use_r} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {U_SMVM_convert/column} {U_SMVM_convert/S_AXIS_Send_tkeep} {U_SMVM_convert/U_SMVM/addr_save} {U_SMVM_convert/U_SMVM/addra} {U_SMVM_convert/U_SMVM/column} {U_SMVM_convert/U_SMVM/out_cnt} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes U_SMVM_convert/M_AXIS_Recive_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 10:49:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Nov-04 10:49:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes U_SMVM_convert/M_AXIS_Recive_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 10:51:15
set_property CONTROL.TRIGGER_CONDITION OR [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-Nov-04 10:52:17
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 10:52:18
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 10:52:47
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-Nov-04 10:52:50
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes U_SMVM_convert/S_AXIS_Send_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 10:52:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Nov-04 10:53:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/impl_1/top_design.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/impl_1/top_design.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.runs/impl_1/top_design.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes U_SMVM_convert/M_AXIS_Recive_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes U_SMVM_convert/S_AXIS_Send_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes U_SMVM_convert/U_SMVM/valid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 11:42:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Nov-04 11:46:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes U_SMVM_convert/U_SMVM/valid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes U_SMVM_convert/U_SMVM/valid_o -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 12:08:02
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-Nov-04 12:08:03
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Nov-04 12:09:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Nov-04 12:09:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/workspace/Intelligent_Computing_Architectures/20201017ZYNQ_Project/ZYNQ_PROJECT/vivado/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  4 13:20:56 2020...
