<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='60' ll='67'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='124' c='_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='126' c='_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='130' c='_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='132' c='_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='145' c='_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='352' c='_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='379' c='_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='408' c='_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='410' c='_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='457' c='_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='469' c='_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='477' c='_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='479' c='_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='492' c='_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='514' c='_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='522' c='_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='527' c='_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='538' c='_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='223' c='_ZN12_GLOBAL__N_118R600PacketizerList25isBundlableWithCurrentPMIERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPa12601239'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='291' c='_ZN12_GLOBAL__N_118R600PacketizerList11addToPacketERN4llvm12MachineInstrE'/>
