

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Fri Feb 14 10:39:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      647|      647|  6.470 us|  6.470 us|  648|  648|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |      184|      184|        23|          -|          -|     8|        no|
        |- Col_DCT_Loop  |      184|      184|        23|          -|          -|     8|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%row_outbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:53->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 12 'alloca' 'row_outbuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%col_outbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 13 'alloca' 'col_outbuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col_inbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 14 'alloca' 'col_inbuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_2d_in = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118]   --->   Operation 15 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_2d_out = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119]   --->   Operation 16 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %input_r"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 0, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 18 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln115 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %input_r"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc.i1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 25 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 26 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln59 = icmp_eq  i4 %i_2, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 27 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln59 = add i4 %i_2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 28 'add' 'add_ln59' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc.i1.split, void %for.inc18.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 29 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i4 %i_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 30 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (3.25ns)   --->   "%call_ln60 = call void @dct_1d, i16 %buf_2d_in, i3 %trunc_ln59, i16 %row_outbuf, i3 %trunc_ln59, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 31 'call' 'call_ln60' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 %add_ln59, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 32 'store' 'store_ln55' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 33 'alloca' 'i_1' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %row_outbuf, i16 %col_inbuf"   --->   Operation 34 'call' 'call_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 0, i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 35 'store' 'store_ln55' <Predicate = (icmp_ln59)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 37 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln60 = call void @dct_1d, i16 %buf_2d_in, i3 %trunc_ln59, i16 %row_outbuf, i3 %trunc_ln59, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 38 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc.i1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 39 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %row_outbuf, i16 %col_inbuf"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc33.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 41 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.98>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 42 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.73ns)   --->   "%icmp_ln73 = icmp_eq  i4 %i_3, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 43 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln73 = add i4 %i_3, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 44 'add' 'add_ln73' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc33.i.split, void %for.inc50.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 45 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i4 %i_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 46 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 47 [2/2] (3.25ns)   --->   "%call_ln74 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln73, i16 %col_outbuf, i3 %trunc_ln73, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 47 'call' 'call_ln74' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 %add_ln73, i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 48 'store' 'store_ln55' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 49 'call' 'call_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 51 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln74 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln73, i16 %col_outbuf, i3 %trunc_ln73, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 52 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc33.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 53 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln128 = ret" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:128]   --->   Operation 57 'ret' 'ret_ln128' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln55', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) of constant 0 on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 [23]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 4.989ns
The critical path consists of the following:
	'load' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:59->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [27]  (1.735 ns)
	'call' operation 0 bit ('call_ln60', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) to 'dct_1d' [34]  (3.254 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 4.989ns
The critical path consists of the following:
	'load' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124 [43]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln73', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) [44]  (1.735 ns)
	'call' operation 0 bit ('call_ln74', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124) to 'dct_1d' [51]  (3.254 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
