vendor_name = ModelSim
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/final_project.vhd
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/ram_1_read.qip
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/ram_1_read.vhd
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/ram_2_write.qip
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/ram_2_write.vhd
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/registrador.vhd
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/WaveformIV.vwf
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/db/final_project.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/db/altsyncram_i7f1.tdf
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/db/altsyncram_fsa2.tdf
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/crash_mif.mif
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/db/altsyncram_9sc1.tdf
source_file = 1, C:/Users/patri/Desktop/trabalho_final_sda/trabalho_final_sda/quartusii_project/db/altsyncram_5h82.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = final_project
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , ram_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , ram_1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , ram_1|altsyncram_component|auto_generated|mgl_prim2|tdo~0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , ram_2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , ram_2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~7 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~7, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~8 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~8, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, final_project, 1
instance = comp, \reg|q[3] , reg|q[3], final_project, 1
instance = comp, \reg|q[7] , reg|q[7], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , ram_1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 , ram_2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, final_project, 1
instance = comp, \reg|q[7]~feeder , reg|q[7]~feeder, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, final_project, 1
instance = comp, \addresstest[0]~output , addresstest[0]~output, final_project, 1
instance = comp, \addresstest[1]~output , addresstest[1]~output, final_project, 1
instance = comp, \addresstest[2]~output , addresstest[2]~output, final_project, 1
instance = comp, \addresstest[3]~output , addresstest[3]~output, final_project, 1
instance = comp, \addresstest[4]~output , addresstest[4]~output, final_project, 1
instance = comp, \addresstest[5]~output , addresstest[5]~output, final_project, 1
instance = comp, \addresstest[6]~output , addresstest[6]~output, final_project, 1
instance = comp, \addresstest[7]~output , addresstest[7]~output, final_project, 1
instance = comp, \addresstest[8]~output , addresstest[8]~output, final_project, 1
instance = comp, \addresstest[9]~output , addresstest[9]~output, final_project, 1
instance = comp, \addresstest[10]~output , addresstest[10]~output, final_project, 1
instance = comp, \q[0]~output , q[0]~output, final_project, 1
instance = comp, \q[1]~output , q[1]~output, final_project, 1
instance = comp, \q[2]~output , q[2]~output, final_project, 1
instance = comp, \q[3]~output , q[3]~output, final_project, 1
instance = comp, \q[4]~output , q[4]~output, final_project, 1
instance = comp, \q[5]~output , q[5]~output, final_project, 1
instance = comp, \q[6]~output , q[6]~output, final_project, 1
instance = comp, \q[7]~output , q[7]~output, final_project, 1
instance = comp, \q2_test[0]~output , q2_test[0]~output, final_project, 1
instance = comp, \q2_test[1]~output , q2_test[1]~output, final_project, 1
instance = comp, \q2_test[2]~output , q2_test[2]~output, final_project, 1
instance = comp, \q2_test[3]~output , q2_test[3]~output, final_project, 1
instance = comp, \q2_test[4]~output , q2_test[4]~output, final_project, 1
instance = comp, \q2_test[5]~output , q2_test[5]~output, final_project, 1
instance = comp, \q2_test[6]~output , q2_test[6]~output, final_project, 1
instance = comp, \q2_test[7]~output , q2_test[7]~output, final_project, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, final_project, 1
instance = comp, \clock~input , clock~input, final_project, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, final_project, 1
instance = comp, \address_1[0]~30 , address_1[0]~30, final_project, 1
instance = comp, \wren~input , wren~input, final_project, 1
instance = comp, \address_1[0] , address_1[0], final_project, 1
instance = comp, \addressaux[0]~feeder , addressaux[0]~feeder, final_project, 1
instance = comp, \addressaux[0] , addressaux[0], final_project, 1
instance = comp, \address_2[0]~feeder , address_2[0]~feeder, final_project, 1
instance = comp, \address_2[0] , address_2[0], final_project, 1
instance = comp, \address_1[1]~10 , address_1[1]~10, final_project, 1
instance = comp, \address_1[1] , address_1[1], final_project, 1
instance = comp, \addressaux[1] , addressaux[1], final_project, 1
instance = comp, \address_2[1]~feeder , address_2[1]~feeder, final_project, 1
instance = comp, \address_2[1] , address_2[1], final_project, 1
instance = comp, \address_1[2]~12 , address_1[2]~12, final_project, 1
instance = comp, \address_1[2] , address_1[2], final_project, 1
instance = comp, \addressaux[2] , addressaux[2], final_project, 1
instance = comp, \address_2[2] , address_2[2], final_project, 1
instance = comp, \address_1[3]~14 , address_1[3]~14, final_project, 1
instance = comp, \address_1[3] , address_1[3], final_project, 1
instance = comp, \addressaux[3] , addressaux[3], final_project, 1
instance = comp, \address_2[3]~feeder , address_2[3]~feeder, final_project, 1
instance = comp, \address_2[3] , address_2[3], final_project, 1
instance = comp, \address_1[4]~16 , address_1[4]~16, final_project, 1
instance = comp, \address_1[4] , address_1[4], final_project, 1
instance = comp, \addressaux[4] , addressaux[4], final_project, 1
instance = comp, \address_2[4]~feeder , address_2[4]~feeder, final_project, 1
instance = comp, \address_2[4] , address_2[4], final_project, 1
instance = comp, \address_1[5]~18 , address_1[5]~18, final_project, 1
instance = comp, \address_1[5] , address_1[5], final_project, 1
instance = comp, \addressaux[5]~feeder , addressaux[5]~feeder, final_project, 1
instance = comp, \addressaux[5] , addressaux[5], final_project, 1
instance = comp, \address_2[5]~feeder , address_2[5]~feeder, final_project, 1
instance = comp, \address_2[5] , address_2[5], final_project, 1
instance = comp, \address_1[6]~20 , address_1[6]~20, final_project, 1
instance = comp, \address_1[6] , address_1[6], final_project, 1
instance = comp, \addressaux[6]~feeder , addressaux[6]~feeder, final_project, 1
instance = comp, \addressaux[6] , addressaux[6], final_project, 1
instance = comp, \address_2[6]~feeder , address_2[6]~feeder, final_project, 1
instance = comp, \address_2[6] , address_2[6], final_project, 1
instance = comp, \address_1[7]~22 , address_1[7]~22, final_project, 1
instance = comp, \address_1[7] , address_1[7], final_project, 1
instance = comp, \addressaux[7] , addressaux[7], final_project, 1
instance = comp, \address_2[7]~feeder , address_2[7]~feeder, final_project, 1
instance = comp, \address_2[7] , address_2[7], final_project, 1
instance = comp, \address_1[8]~24 , address_1[8]~24, final_project, 1
instance = comp, \address_1[8] , address_1[8], final_project, 1
instance = comp, \addressaux[8]~feeder , addressaux[8]~feeder, final_project, 1
instance = comp, \addressaux[8] , addressaux[8], final_project, 1
instance = comp, \address_2[8] , address_2[8], final_project, 1
instance = comp, \address_1[9]~26 , address_1[9]~26, final_project, 1
instance = comp, \address_1[9] , address_1[9], final_project, 1
instance = comp, \addressaux[9]~feeder , addressaux[9]~feeder, final_project, 1
instance = comp, \addressaux[9] , addressaux[9], final_project, 1
instance = comp, \address_2[9]~feeder , address_2[9]~feeder, final_project, 1
instance = comp, \address_2[9] , address_2[9], final_project, 1
instance = comp, \address_1[10]~28 , address_1[10]~28, final_project, 1
instance = comp, \address_1[10] , address_1[10], final_project, 1
instance = comp, \addressaux[10] , addressaux[10], final_project, 1
instance = comp, \address_2[10] , address_2[10], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32, final_project, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, final_project, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , ram_2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , ram_2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~2, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~5 , ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~5, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~1, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~2, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~5 , ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~5, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , ram_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , ram_1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~0, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , ram_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , ram_1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , ram_1|altsyncram_component|auto_generated|mgl_prim2|tdo~1, final_project, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , ram_1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, final_project, 1
instance = comp, \~GND , ~GND, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~4, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , ram_1|altsyncram_component|auto_generated|mgl_prim2|process_0~3, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], final_project, 1
instance = comp, \enable~input , enable~input, final_project, 1
instance = comp, \reg|q[4] , reg|q[4], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, final_project, 1
instance = comp, \ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , ram_1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], final_project, 1
instance = comp, \reg|q[2]~feeder , reg|q[2]~feeder, final_project, 1
instance = comp, \reg|q[2] , reg|q[2], final_project, 1
instance = comp, \data_2[2]~6 , data_2[2]~6, final_project, 1
instance = comp, \data_2[3]~8 , data_2[3]~8, final_project, 1
instance = comp, \data_2[4]~10 , data_2[4]~10, final_project, 1
instance = comp, \data_2[4] , data_2[4], final_project, 1
instance = comp, \reg|q[5]~feeder , reg|q[5]~feeder, final_project, 1
instance = comp, \reg|q[5] , reg|q[5], final_project, 1
instance = comp, \data_2[5]~12 , data_2[5]~12, final_project, 1
instance = comp, \data_2[5] , data_2[5], final_project, 1
instance = comp, \reg|q[6]~feeder , reg|q[6]~feeder, final_project, 1
instance = comp, \reg|q[6] , reg|q[6], final_project, 1
instance = comp, \data_2[6]~14 , data_2[6]~14, final_project, 1
instance = comp, \data_2[6] , data_2[6], final_project, 1
instance = comp, \data_2[7]~16 , data_2[7]~16, final_project, 1
instance = comp, \data_2[7] , data_2[7], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , ram_2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~4, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , ram_2|altsyncram_component|auto_generated|mgl_prim2|process_0~3, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~1, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], final_project, 1
instance = comp, \reg|q[0]~feeder , reg|q[0]~feeder, final_project, 1
instance = comp, \reg|q[0] , reg|q[0], final_project, 1
instance = comp, \data_2[0]~feeder , data_2[0]~feeder, final_project, 1
instance = comp, \data_2[0] , data_2[0], final_project, 1
instance = comp, \reg|q[1]~feeder , reg|q[1]~feeder, final_project, 1
instance = comp, \reg|q[1] , reg|q[1], final_project, 1
instance = comp, \data_2[1]~18 , data_2[1]~18, final_project, 1
instance = comp, \data_2[1] , data_2[1], final_project, 1
instance = comp, \data_2[2] , data_2[2], final_project, 1
instance = comp, \data_2[3] , data_2[3], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , ram_2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , ram_2|altsyncram_component|auto_generated|mgl_prim2|tdo~0, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , ram_2|altsyncram_component|auto_generated|mgl_prim2|tdo~1, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , ram_2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], final_project, 1
instance = comp, \ram_2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , ram_2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, final_project, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, final_project, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, final_project, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, final_project, 1
instance = comp, \data[0]~input , data[0]~input, final_project, 1
instance = comp, \data[1]~input , data[1]~input, final_project, 1
instance = comp, \data[2]~input , data[2]~input, final_project, 1
instance = comp, \data[3]~input , data[3]~input, final_project, 1
instance = comp, \data[4]~input , data[4]~input, final_project, 1
instance = comp, \data[5]~input , data[5]~input, final_project, 1
instance = comp, \data[6]~input , data[6]~input, final_project, 1
instance = comp, \data[7]~input , data[7]~input, final_project, 1
