<stg><name>mm2_stage_0.1</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="11" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
:0 %j1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v611, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:2 %C_buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:3 %v18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4 %d_col = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_col"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %store_ln53 = store i7 0, i7 %j1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln53 = br void

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %j1_1 = load i7 %j1

]]></Node>
<StgValue><ssdm name="j1_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln53 = icmp_eq  i7 %j1_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln53 = add i7 %j1_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln53 = br i1 %icmp_ln53, void %.split14, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="7">
<![CDATA[
.split14:0 %trunc_ln54 = trunc i7 %j1_1

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
.split14:2 %empty_45 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:3 %call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1, i32 %v611, i32 %v18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:5 %store_ln53 = store i7 %add_ln53, i7 %j1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32">
<![CDATA[
.preheader2.preheader:0 %j2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:1 %store_ln65 = store i7 0, i7 %j2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2 %br_ln65 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split14:3 %call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1, i32 %v611, i32 %v18

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split14:4 %call_ln54 = call void @mm2_stage_0.1_Pipeline_l_S_i_0_i1, i6 %trunc_ln54, i32 %C_buffer, i32 %v18

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:1 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split14:4 %call_ln54 = call void @mm2_stage_0.1_Pipeline_l_S_i_0_i1, i6 %trunc_ln54, i32 %C_buffer, i32 %v18

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.split14:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader2:0 %j2_1 = load i7 %j2

]]></Node>
<StgValue><ssdm name="j2_1"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:1 %icmp_ln65 = icmp_eq  i7 %j2_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:3 %add_ln65 = add i7 %j2_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4 %br_ln65 = br i1 %icmp_ln65, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="7">
<![CDATA[
.split8:0 %trunc_ln66 = trunc i7 %j2_1

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split8:2 %call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_67_2, i32 %d_col

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:5 %store_ln65 = store i7 %add_ln65, i7 %j2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
:0 %ret_ln87 = ret

]]></Node>
<StgValue><ssdm name="ret_ln87"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split8:2 %call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_67_2, i32 %d_col

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split8:3 %call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, i6 %trunc_ln66, i32 %v13, i32 %C_buffer, i32 %d_col

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split8:3 %call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, i6 %trunc_ln66, i32 %v13, i32 %C_buffer, i32 %d_col

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="48" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split8:4 %call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_i_4_i3, i6 %trunc_ln66, i32 %v14, i32 %d_col

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="49" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split8:4 %call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_i_4_i3, i6 %trunc_ln66, i32 %v14, i32 %d_col

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.split8:6 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="v13" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="v14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="v611" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="v611"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="j1" fromId="69" toId="12">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="v611" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="75" from="empty_6" to="specinterface_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="80" from="empty_12" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="83" from="empty_12" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="84" from="empty_12" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="85" from="empty_12" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="90" from="empty_12" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="91" from="empty_12" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="C_buffer" fromId="92" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_92" to="v18" fromId="92" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_92" to="d_col" fromId="92" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln53" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="j1" to="store_ln53" fromId="12" toId="17">
</dataflow>
<dataflow id="99" from="j1" to="j1_1" fromId="12" toId="19">
</dataflow>
<dataflow id="100" from="j1_1" to="icmp_ln53" fromId="19" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln53" fromId="101" toId="20">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="103" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_105" to="empty" fromId="105" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_105" to="empty" fromId="105" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_105" to="empty" fromId="105" toId="21">
</dataflow>
<dataflow id="109" from="j1_1" to="add_ln53" fromId="19" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln53" fromId="110" toId="22">
</dataflow>
<dataflow id="112" from="icmp_ln53" to="br_ln53" fromId="20" toId="23">
</dataflow>
<dataflow id="113" from="j1_1" to="trunc_ln54" fromId="19" toId="24">
</dataflow>
<dataflow id="115" from="_ssdm_op_Wait" to="empty_45" fromId="114" toId="25">
</dataflow>
<dataflow id="117" from="mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1" to="call_ln0" fromId="116" toId="26">
</dataflow>
<dataflow id="118" from="v611" to="call_ln0" fromId="68" toId="26">
</dataflow>
<dataflow id="119" from="v18" to="call_ln0" fromId="15" toId="26">
</dataflow>
<dataflow id="120" from="add_ln53" to="store_ln53" fromId="22" toId="27">
</dataflow>
<dataflow id="121" from="j1" to="store_ln53" fromId="12" toId="27">
</dataflow>
<dataflow id="122" from="StgValue_69" to="j2" fromId="69" toId="28">
</dataflow>
<dataflow id="123" from="StgValue_96" to="store_ln65" fromId="96" toId="29">
</dataflow>
<dataflow id="124" from="j2" to="store_ln65" fromId="28" toId="29">
</dataflow>
<dataflow id="125" from="mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1" to="call_ln0" fromId="116" toId="31">
</dataflow>
<dataflow id="126" from="v611" to="call_ln0" fromId="68" toId="31">
</dataflow>
<dataflow id="127" from="v18" to="call_ln0" fromId="15" toId="31">
</dataflow>
<dataflow id="129" from="mm2_stage_0.1_Pipeline_l_S_i_0_i1" to="call_ln54" fromId="128" toId="32">
</dataflow>
<dataflow id="130" from="trunc_ln54" to="call_ln54" fromId="24" toId="32">
</dataflow>
<dataflow id="131" from="C_buffer" to="call_ln54" fromId="14" toId="32">
</dataflow>
<dataflow id="132" from="v18" to="call_ln54" fromId="15" toId="32">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopName" to="specloopname_ln54" fromId="133" toId="33">
</dataflow>
<dataflow id="136" from="empty_24" to="specloopname_ln54" fromId="135" toId="33">
</dataflow>
<dataflow id="137" from="mm2_stage_0.1_Pipeline_l_S_i_0_i1" to="call_ln54" fromId="128" toId="34">
</dataflow>
<dataflow id="138" from="trunc_ln54" to="call_ln54" fromId="24" toId="34">
</dataflow>
<dataflow id="139" from="C_buffer" to="call_ln54" fromId="14" toId="34">
</dataflow>
<dataflow id="140" from="v18" to="call_ln54" fromId="15" toId="34">
</dataflow>
<dataflow id="141" from="j2" to="j2_1" fromId="28" toId="36">
</dataflow>
<dataflow id="142" from="j2_1" to="icmp_ln65" fromId="36" toId="37">
</dataflow>
<dataflow id="143" from="StgValue_101" to="icmp_ln65" fromId="101" toId="37">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecLoopTripCount" to="empty_46" fromId="103" toId="38">
</dataflow>
<dataflow id="145" from="StgValue_105" to="empty_46" fromId="105" toId="38">
</dataflow>
<dataflow id="146" from="StgValue_105" to="empty_46" fromId="105" toId="38">
</dataflow>
<dataflow id="147" from="StgValue_105" to="empty_46" fromId="105" toId="38">
</dataflow>
<dataflow id="148" from="j2_1" to="add_ln65" fromId="36" toId="39">
</dataflow>
<dataflow id="149" from="StgValue_110" to="add_ln65" fromId="110" toId="39">
</dataflow>
<dataflow id="150" from="icmp_ln65" to="br_ln65" fromId="37" toId="40">
</dataflow>
<dataflow id="151" from="j2_1" to="trunc_ln66" fromId="36" toId="41">
</dataflow>
<dataflow id="153" from="mm2_stage_0.1_Pipeline_VITIS_LOOP_67_2" to="call_ln0" fromId="152" toId="42">
</dataflow>
<dataflow id="154" from="d_col" to="call_ln0" fromId="16" toId="42">
</dataflow>
<dataflow id="155" from="add_ln65" to="store_ln65" fromId="39" toId="43">
</dataflow>
<dataflow id="156" from="j2" to="store_ln65" fromId="28" toId="43">
</dataflow>
<dataflow id="157" from="mm2_stage_0.1_Pipeline_VITIS_LOOP_67_2" to="call_ln0" fromId="152" toId="45">
</dataflow>
<dataflow id="158" from="d_col" to="call_ln0" fromId="16" toId="45">
</dataflow>
<dataflow id="160" from="mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2" to="call_ln66" fromId="159" toId="46">
</dataflow>
<dataflow id="161" from="trunc_ln66" to="call_ln66" fromId="41" toId="46">
</dataflow>
<dataflow id="162" from="v13" to="call_ln66" fromId="66" toId="46">
</dataflow>
<dataflow id="163" from="C_buffer" to="call_ln66" fromId="14" toId="46">
</dataflow>
<dataflow id="164" from="d_col" to="call_ln66" fromId="16" toId="46">
</dataflow>
<dataflow id="165" from="mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2" to="call_ln66" fromId="159" toId="47">
</dataflow>
<dataflow id="166" from="trunc_ln66" to="call_ln66" fromId="41" toId="47">
</dataflow>
<dataflow id="167" from="v13" to="call_ln66" fromId="66" toId="47">
</dataflow>
<dataflow id="168" from="C_buffer" to="call_ln66" fromId="14" toId="47">
</dataflow>
<dataflow id="169" from="d_col" to="call_ln66" fromId="16" toId="47">
</dataflow>
<dataflow id="171" from="mm2_stage_0.1_Pipeline_l_S_i_4_i3" to="call_ln66" fromId="170" toId="48">
</dataflow>
<dataflow id="172" from="trunc_ln66" to="call_ln66" fromId="41" toId="48">
</dataflow>
<dataflow id="173" from="v14" to="call_ln66" fromId="67" toId="48">
</dataflow>
<dataflow id="174" from="d_col" to="call_ln66" fromId="16" toId="48">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecLoopName" to="specloopname_ln66" fromId="133" toId="49">
</dataflow>
<dataflow id="177" from="empty_21" to="specloopname_ln66" fromId="176" toId="49">
</dataflow>
<dataflow id="178" from="mm2_stage_0.1_Pipeline_l_S_i_4_i3" to="call_ln66" fromId="170" toId="50">
</dataflow>
<dataflow id="179" from="trunc_ln66" to="call_ln66" fromId="41" toId="50">
</dataflow>
<dataflow id="180" from="v14" to="call_ln66" fromId="67" toId="50">
</dataflow>
<dataflow id="181" from="d_col" to="call_ln66" fromId="16" toId="50">
</dataflow>
<dataflow id="182" from="icmp_ln53" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="183" from="icmp_ln65" to="StgValue_6" fromId="37" toId="6">
</dataflow>
</dataflows>


</stg>
