{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686370713803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686370713812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 21:18:33 2023 " "Processing started: Fri Jun 09 21:18:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686370713812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370713812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_bench -c test_bench " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_bench -c test_bench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370713812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686370715123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686370715123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xbitmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file xbitmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xbitMux " "Found entity 1: xbitMux" {  } { { "xbitMux.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/xbitMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteaddress.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteaddress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteAddress " "Found entity 1: spriteAddress" {  } { { "spriteAddress.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/spriteAddress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rgb output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rgb output " "Found entity 1: rgb output" {  } { { "rgb output.bdf" "" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/rgb output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontalclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontalclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontalclock " "Found entity 1: horizontalclock" {  } { { "horizontalclock.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/horizontalclock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator1.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator1 " "Found entity 1: comparator1" {  } { { "comparator1.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/comparator1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/clockdivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/shiftregister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.bdf" "" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/shiftreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftinterpret.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftinterpret.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftInterpret " "Found entity 1: shiftInterpret" {  } { { "shiftInterpret.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/shiftInterpret.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ir_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR_Decode " "Found entity 1: IR_Decode" {  } { { "IR_Decode.bdf" "" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/IR_Decode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.bdf" "" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/FinalProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file codedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 codeDecoder " "Found entity 1: codeDecoder" {  } { { "codeDecoder.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/codeDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statecontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file statecontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stateControl " "Found entity 1: stateControl" {  } { { "stateControl.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/stateControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.bdf" "" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/test_bench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite2.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite2 " "Found entity 1: sprite2" {  } { { "sprite2.v" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/sprite2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/shiftir.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/shiftir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftIR " "Found entity 1: shiftIR" {  } { { "output_files/shiftIR.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/output_files/shiftIR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "falledgedetect.sv 1 1 " "Found 1 design units, including 1 entities, in source file falledgedetect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fallEdgeDetect " "Found entity 1: fallEdgeDetect" {  } { { "fallEdgeDetect.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/fallEdgeDetect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686370728895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370728895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686370729060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst3 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst3\"" {  } { { "Lab6.bdf" "inst3" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 536 408 568 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst " "Elaborating entity \"counter\" for hierarchy \"counter:inst\"" {  } { { "Lab6.bdf" "inst" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 240 176 328 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.sv(15) " "Verilog HDL assignment warning at counter.sv(15): truncated value with size 32 to match size of target (10)" {  } { { "counter.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/counter.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686370729105 "|test_bench|Lab6:inst15|counter:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:inst5 " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:inst5\"" {  } { { "Lab6.bdf" "inst5" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 64 624 752 144 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clockdivider.sv(7) " "Verilog HDL assignment warning at clockdivider.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "clockdivider.sv" "" { Text "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/clockdivider.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686370729112 "|Lab6|clockdivider:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:inst12 " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:inst12\"" {  } { { "Lab6.bdf" "inst12" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 840 288 408 920 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst14 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst14\"" {  } { { "Lab6.bdf" "inst14" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 712 416 576 792 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst2 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst2\"" {  } { { "Lab6.bdf" "inst2" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 384 408 568 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst8 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst8\"" {  } { { "Lab6.bdf" "inst8" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 1272 456 616 1352 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst16 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst16\"" {  } { { "Lab6.bdf" "inst16" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 1488 440 600 1568 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst7 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst7\"" {  } { { "Lab6.bdf" "inst7" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 1120 448 608 1200 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst15 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst15\"" {  } { { "Lab6.bdf" "inst15" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 968 448 608 1048 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst13 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst13\"" {  } { { "Lab6.bdf" "inst13" { Schematic "C:/Users/bestl/Documents/Program/272_Labs/271 test bench/Lab6.bdf" { { 224 408 568 304 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370729181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686370729801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686370730484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686370730484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686370730642 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686370730642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686370730642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686370730642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686370730662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 21:18:50 2023 " "Processing ended: Fri Jun 09 21:18:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686370730662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686370730662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686370730662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686370730662 ""}
