vhdl xil_defaultlib  \
"../../../../echessboar_vivado.gen/sources_1/ip/register_file/register_file_sim_netlist.vhdl" \

# Do not sort compile order
nosort
