{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1642, "design__instance__area": 15279.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013450520345941186, "power__switching__total": 0.0006651451112702489, "power__leakage__total": 1.4333847886405238e-08, "power__total": 0.002010211581364274, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.6738664261775498, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.8262025741853822, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3226439762239071, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.6788149123828617, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.322644, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.507825, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.543325511071755, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.2768422236479955, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.838120041535665, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.02164268825414, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -75.13357260120488, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.02164268825414, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.895078, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.810263, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.33721851265859676, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.2577282904485623, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11471568464291729, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.8930952896677424, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.114716, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.740713, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.5758910178402854, "clock__skew__worst_setup": 1.2426448000094148, "timing__hold__ws": 0.11180728881420295, "timing__setup__ws": -4.224954727879333, "timing__hold__tns": 0, "timing__setup__tns": -80.44266991325495, "timing__hold__wns": 0, "timing__setup__wns": -4.224954727879333, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.111807, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 89, "timing__setup_r2r__ws": 2.7288, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1907, "design__instance__area__stdcell": 15611.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.80476, "design__instance__utilization__stdcell": 0.80476, "design__rows": 51, "design__rows:unithd": 51, "design__sites": 15504, "design__sites:unithd": 15504, "design__instance__count__class:buffer": 258, "design__instance__area__class:buffer": 1139.84, "design__instance__count__class:inverter": 38, "design__instance__area__class:inverter": 147.642, "design__instance__count__class:sequential_cell": 190, "design__instance__area__class:sequential_cell": 4499.32, "design__instance__count__class:multi_input_combinational_cell": 829, "design__instance__area__class:multi_input_combinational_cell": 7146.85, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 37636.7, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 295, "design__instance__area__class:timing_repair_buffer": 1865.54, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 245.235, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 235.226, "design__instance__count__setup_buffer": 31, "design__instance__count__hold_buffer": 40, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "antenna_diodes_count": 0, "route__net": 1734, "route__net__special": 2, "route__drc_errors__iter:0": 771, "route__wirelength__iter:0": 43202, "route__drc_errors__iter:1": 441, "route__wirelength__iter:1": 42737, "route__drc_errors__iter:2": 432, "route__wirelength__iter:2": 42557, "route__drc_errors__iter:3": 45, "route__wirelength__iter:3": 42408, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 42395, "route__drc_errors": 0, "route__wirelength": 42395, "route__vias": 11494, "route__vias__singlecut": 11494, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 374.44, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6578353603600853, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.7996766808416245, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3194127275305009, "timing__setup__ws__corner:min_tt_025C_1v80": 1.796184141151983, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.319413, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.555967, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.5165775731167925, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.228692293797439, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8463174844921268, "timing__setup__ws__corner:min_ss_100C_1v60": -3.815095014554469, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -70.08764611506862, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.815095014554469, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.894772, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.887391, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.3269014318435731, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.2426448000094148, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11180728881420295, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.9563917706270284, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111807, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.6917902002609246, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.8499864386253706, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3247713856438611, "timing__setup__ws__corner:max_tt_025C_1v80": 1.5632509063028361, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.324771, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.463064, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.5758910178402854, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.320908753098494, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8325291802701372, "timing__setup__ws__corner:max_ss_100C_1v60": -4.224954727879333, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -80.44266991325495, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.224954727879333, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.898266, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.7288, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3491781129738557, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2719448077032605, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11670859053963391, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.82198017385871, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.116709, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.712002, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79873, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79963, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00127458, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00115612, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000341957, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00115612, "design_powergrid__voltage__worst": 0.00115612, "design_powergrid__voltage__worst__net:VPWR": 1.79873, "design_powergrid__drop__worst": 0.00127458, "design_powergrid__drop__worst__net:VPWR": 0.00127458, "design_powergrid__voltage__worst__net:VGND": 0.00115612, "design_powergrid__drop__worst__net:VGND": 0.00115612, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000365, "ir__drop__worst": 0.00127, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}