<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>GPCBW_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GPCBW_EL3, Granule Protection Check Bypass Window Register (EL3)</h1><p>The GPCBW_EL3 characteristics are:</p><h2>Purpose</h2>
        <p>The control register for Granule Protection Check bypass window.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_RME_GPC3 is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to GPCBW_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>GPCBW_EL3 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-63_40">RES0</a></td><td class="lr" colspan="3"><a href="#fieldset_0-39_37">BWSIZE</a></td><td class="lr" colspan="5"><a href="#fieldset_0-36_32">BWSTRIDE</a></td></tr><tr class="firstrow"><td class="lr" colspan="6"><a href="#fieldset_0-31_26">RES0</a></td><td class="lr" colspan="26"><a href="#fieldset_0-25_0">BWADDR</a></td></tr></tbody></table><h4 id="fieldset_0-63_40">Bits [63:40]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-39_37">BWSIZE, bits [39:37]</h4><div class="field"><p>GPC Bypass Window Size.</p>
<p>BWSIZE defines the size of the GPC bypass memory region.</p><table class="valuetable"><tr><th>BWSIZE</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
          <p>30 bits, 1GB GPC bypass window.</p>
        </td></tr><tr><td class="bitfield">0b001</td><td>
          <p>31 bits, 2GB GPC bypass window.</p>
        </td></tr><tr><td class="bitfield">0b010</td><td>
          <p>32 bits, 4GB GPC bypass window.</p>
        </td></tr><tr><td class="bitfield">0b100</td><td>
          <p>34 bits, 16GB GPC bypass window.</p>
        </td></tr><tr><td class="bitfield">0b110</td><td>
          <p>36 bits, 64GB GPC bypass window.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>This field is permitted to be cached in a TLB.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-36_32">BWSTRIDE, bits [36:32]</h4><div class="field"><p>GPC Bypass Window Stride.</p>
<p>BWSTRIDE allows creating multiple GPC bypass memory regions in the memory map across a specific stride.</p><table class="valuetable"><tr><th>BWSTRIDE</th><th>Meaning</th></tr><tr><td class="bitfield">0b00000</td><td>
          <p>1TB stride.</p>
        </td></tr><tr><td class="bitfield">0b00010</td><td>
          <p>4TB stride.</p>
        </td></tr><tr><td class="bitfield">0b00100</td><td>
          <p>16TB stride.</p>
        </td></tr><tr><td class="bitfield">0b00110</td><td>
          <p>64TB stride.</p>
        </td></tr><tr><td class="bitfield">0b00111</td><td>
          <p>128TB stride.</p>
        </td></tr><tr><td class="bitfield">0b01000</td><td>
          <p>256TB stride.</p>
        </td></tr><tr><td class="bitfield">0b01001</td><td>
          <p>512TB stride.</p>
        </td></tr><tr><td class="bitfield">0b01010</td><td>
          <p>1PB stride.</p>
        </td></tr><tr><td class="bitfield">0b10000</td><td>
          <p>64PB (No stride).</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>This field is permitted to be cached in a TLB.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-31_26">Bits [31:26]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-25_0">BWADDR, bits [25:0]</h4><div class="field"><p>GPC Bypass window address.</p>
<p>This field represents bits [55:30] of the GPC bypass window base address.</p>
<p>The GPC bypass window is:</p>
<ul>
<li>Aligned in memory to the size of the window as specified by GPCBW_EL3.BWSIZE.
</li><li>Duplicated in PA space across a stride specified using GPCBW_EL3.BWSTRIDE.
</li></ul>
<p>This means that only bits [gpcbwu:gpcbwl] of a PA are compared against bits [gpcbwu:gpcbwl] of the window base address derived from BWADDR when checking if a PA falls within the range of a window, where:</p>
<ul>
<li>gpcbwl is derived from GPCBW_EL3.BWSIZE as follows:
</li></ul>
<table class="valuetable"><thead><tr><th>BWSIZE</th><th>gpcbwl</th></tr></thead><tbody><tr><td><span class="binarynumber">0b000</span></td><td>30</td></tr><tr><td><span class="binarynumber">0b001</span></td><td>31</td></tr><tr><td><span class="binarynumber">0b010</span></td><td>32</td></tr><tr><td><span class="binarynumber">0b100</span></td><td>34</td></tr><tr><td><span class="binarynumber">0b110</span></td><td>36</td></tr></tbody></table>
<ul>
<li>gpcbwu is derived from GPCBW_EL3.BWSTRIDE as follows:
</li></ul>
<table class="valuetable"><thead><tr><th>BWSTRIDE</th><th>gpcbwu</th></tr></thead><tbody><tr><td><span class="binarynumber">0b00000</span></td><td>39</td></tr><tr><td><span class="binarynumber">0b00010</span></td><td>41</td></tr><tr><td><span class="binarynumber">0b00100</span></td><td>43</td></tr><tr><td><span class="binarynumber">0b00110</span></td><td>45</td></tr><tr><td><span class="binarynumber">0b00111</span></td><td>46</td></tr><tr><td><span class="binarynumber">0b01000</span></td><td>47</td></tr><tr><td><span class="binarynumber">0b01001</span></td><td>48</td></tr><tr><td><span class="binarynumber">0b01010</span></td><td>49</td></tr><tr><td><span class="binarynumber">0b10000</span></td><td>55</td></tr></tbody></table>
<p>If the base address derived from BWADDR is not aligned to the size programmed in BWSIZE the configuration is invalid.</p>
<p>If this field is configured to a value that produces a GPC bypass window base address that is greater than or equal to the stride value configured by BWSTRIDE, the configuration is invalid.</p>
<p>An access to a PA falls within a GPC bypass window if the pseudocode function <span class="function">PAWithinGPCBypassWindow()</span> returns TRUE.</p>
      <p>This field is permitted to be cached in a TLB.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing GPCBW_EL3</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, GPCBW_EL3</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0010</td><td>0b0001</td><td>0b101</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_RME_GPC3) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    Undefined();
elsif PSTATE.EL == EL2 then
    Undefined();
elsif PSTATE.EL == EL3 then
    X{64}(t) = GPCBW_EL3();
end;
                </p><div><h4 class="assembler">MSR GPCBW_EL3, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0010</td><td>0b0001</td><td>0b101</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_RME_GPC3) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    Undefined();
elsif PSTATE.EL == EL2 then
    Undefined();
elsif PSTATE.EL == EL3 then
    if IsFeatureImplemented(FEAT_FGWTE3) &amp;&amp; FGWTE3_EL3().GPCBW_EL3 == '1' then
        AArch64_SystemAccessTrap(EL3, 0x18);
    else
        GPCBW_EL3() = X{64}(t);
    end;
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
