0.7
2020.2
Oct 14 2022
05:20:55
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1713147595,verilog,,,,blk_mem_gen_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1713147590,verilog,,c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,,clk_wiz_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1713147590,verilog,,c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v,1713147586,verilog,,c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,,encode,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,1713147586,verilog,,c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,,hdmi_tx_v1_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,1713147586,verilog,,c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,,serdes_10_to_1,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,1713147586,verilog,,c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,,srldelay,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,1713147586,verilog,,c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,hdmi_tx_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1713147597,verilog,,c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_5;blk_mem_gen_v8_4_5_mem_module;blk_mem_gen_v8_4_5_output_stage;blk_mem_gen_v8_4_5_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ece385_lab7.1/ece385_lab7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv,1713136985,systemVerilog,,c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv,,color_mapper,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv,1711700815,systemVerilog,,c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv,,vga_controller,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv,1711700815,systemVerilog,,c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv,,font_rom,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv,1712703785,systemVerilog,,c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv,,hdmi_text_controller_v1_0,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv,1712895444,systemVerilog,,c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/testbenchcustom.sv,,hdmi_text_controller_v1_0_AXI,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
c:/users/merli/ece385lab7.1/ip_repo/hdmi_text_controller_1_0/src/testbenchcustom.sv,1713148971,systemVerilog,,,,testbenchcustom,,uvm,../../../../hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
