Analysis & Synthesis report for top
Wed May 22 08:48:08 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 11. State Machine - |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 12. State Machine - |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 20. Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore
 21. Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated
 22. Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated
 23. Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 24. Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore
 25. Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated
 26. Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated
 27. Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 28. Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore
 29. Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated
 30. Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated
 31. Parameter Settings for User Entity Instance: Top-level Entity: |top
 32. Parameter Settings for User Entity Instance: SPI_slave:ecg_spi_ports
 33. Parameter Settings for User Entity Instance: SPI_slave:rec_spi_ports
 34. Parameter Settings for User Entity Instance: I2S:i2s_ports
 35. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 36. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 37. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 38. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
 39. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
 40. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16
 41. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17
 42. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
 43. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14
 44. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14
 45. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
 46. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
 47. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component
 48. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component
 49. Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
 50. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 51. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 52. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 53. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
 54. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
 55. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16
 56. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17
 57. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
 58. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14
 59. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14
 60. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
 61. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
 62. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component
 63. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component
 64. Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
 65. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst
 66. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 67. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 68. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread
 69. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute
 70. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16
 71. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17
 72. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
 73. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14
 74. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14
 75. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13
 76. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem
 77. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component
 78. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component
 79. Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk
 80. altsyncram Parameter Settings by Entity Instance
 81. lpm_mult Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "LP1000:fir_r_ports"
 83. Port Connectivity Checks: "LP1000:fir_l_ports"
 84. Port Connectivity Checks: "LP1000:fir_ecg_ports"
 85. Port Connectivity Checks: "I2S:i2s_ports"
 86. Port Connectivity Checks: "SPI_slave:rec_spi_ports"
 87. Port Connectivity Checks: "SPI_slave:ecg_spi_ports"
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 22 08:48:08 2019      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; top                                        ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 1,630                                      ;
;     Total combinational functions  ; 965                                        ;
;     Dedicated logic registers      ; 1,239                                      ;
; Total registers                    ; 1239                                       ;
; Total pins                         ; 161                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 97,752                                     ;
; Embedded Multiplier 9-bit elements ; 9                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+--------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                  ; Library ;
+--------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; LP1000.vhd                                             ; yes             ; User Wizard-Generated File   ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd                                             ; LP1000  ;
; LP1000/auk_dspip_math_pkg_hpfir.vhd                    ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_math_pkg_hpfir.vhd                    ; LP1000  ;
; LP1000/auk_dspip_lib_pkg_hpfir.vhd                     ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_lib_pkg_hpfir.vhd                     ; LP1000  ;
; LP1000/auk_dspip_avalon_streaming_controller_hpfir.vhd ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_controller_hpfir.vhd ; LP1000  ;
; LP1000/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; LP1000  ;
; LP1000/auk_dspip_avalon_streaming_source_hpfir.vhd     ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_source_hpfir.vhd     ; LP1000  ;
; LP1000/auk_dspip_roundsat_hpfir.vhd                    ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_roundsat_hpfir.vhd                    ; LP1000  ;
; LP1000/dspba_library_package.vhd                       ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/dspba_library_package.vhd                       ; LP1000  ;
; LP1000/dspba_library.vhd                               ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/dspba_library.vhd                               ; LP1000  ;
; LP1000/LP1000_0002_rtl.vhd                             ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd                             ; LP1000  ;
; LP1000/LP1000_0002_ast.vhd                             ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_ast.vhd                             ; LP1000  ;
; LP1000/LP1000_0002.vhd                                 ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.vhd                                 ; LP1000  ;
; top.vhd                                                ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd                                                ;         ;
; SPI_slave.vhd                                          ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd                                          ;         ;
; I2S.vhd                                                ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/I2S.vhd                                                ;         ;
; Mux4to1.vhd                                            ; yes             ; User VHDL File               ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/Mux4to1.vhd                                            ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;         ;
; aglobal131.inc                                         ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                 ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;         ;
; altrom.inc                                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;         ;
; altram.inc                                             ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                     ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;         ;
; db/altsyncram_q8s3.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/altsyncram_q8s3.tdf                                 ;         ;
; db/altsyncram_7do3.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/altsyncram_7do3.tdf                                 ;         ;
; lpm_mult.tdf                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                   ;         ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;         ;
; multcore.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                                                   ;         ;
; bypassff.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;         ;
; altshift.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                                   ;         ;
; db/mult_hbu.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/mult_hbu.tdf                                        ;         ;
; db/mult_t9u.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/mult_t9u.tdf                                        ;         ;
+--------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,630         ;
;                                             ;               ;
; Total combinational functions               ; 965           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 179           ;
;     -- 3 input functions                    ; 369           ;
;     -- <=2 input functions                  ; 417           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 509           ;
;     -- arithmetic mode                      ; 456           ;
;                                             ;               ;
; Total registers                             ; 1239          ;
;     -- Dedicated logic registers            ; 1239          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 161           ;
; Total memory bits                           ; 97752         ;
; Embedded Multiplier 9-bit elements          ; 9             ;
; Maximum fan-out node                        ; fir_clk~input ;
; Maximum fan-out                             ; 1113          ;
; Total fan-out                               ; 8305          ;
; Average fan-out                             ; 3.15          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                ; Library Name ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                       ; 965 (1)           ; 1239 (0)     ; 97752       ; 9            ; 3       ; 3         ; 161  ; 0            ; |top                                                                                                                                                                                               ; work         ;
;    |I2S:i2s_ports|                                                         ; 3 (3)             ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|I2S:i2s_ports                                                                                                                                                                                 ; work         ;
;    |LP1000:fir_ecg_ports|                                                  ; 201 (0)           ; 337 (0)      ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports                                                                                                                                                                          ; lp1000       ;
;       |LP1000_0002:lp1000_inst|                                            ; 201 (0)           ; 337 (0)      ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst                                                                                                                                                  ; lp1000       ;
;          |LP1000_0002_ast:LP1000_0002_ast_inst|                            ; 201 (0)           ; 337 (0)      ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst                                                                                                             ; lp1000       ;
;             |LP1000_0002_rtl:hpfircore|                                    ; 200 (200)         ; 310 (202)    ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore                                                                                   ; lp1000       ;
;                |altsyncram:u0_m0_wo0_cm0_lutmem_dmem|                      ; 0 (0)             ; 0 (0)        ; 8008        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem                                              ; work         ;
;                   |altsyncram_q8s3:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8008        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated               ; work         ;
;                |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                     ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                             ; work         ;
;                   |altsyncram_7do3:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated              ; work         ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14                                      ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_16|                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16                                              ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_17|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17                                              ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_memread_q_13|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13                                              ; lp1000       ;
;                |dspba_delay:d_xIn_0_14|                                    ; 0 (0)             ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14                                                            ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_compute|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                     ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_memread|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                     ; lp1000       ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component                         ; work         ;
;                   |mult_t9u:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated ; work         ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component| ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component                         ; work         ;
;                   |mult_hbu:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated ; work         ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                  ; lp1000       ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|               ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                              ; lp1000       ;
;    |LP1000:fir_l_ports|                                                    ; 201 (0)           ; 337 (0)      ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_l_ports                                                                                                                                                                            ; lp1000       ;
;       |LP1000_0002:lp1000_inst|                                            ; 201 (0)           ; 337 (0)      ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst                                                                                                                                                    ; lp1000       ;
;          |LP1000_0002_ast:LP1000_0002_ast_inst|                            ; 201 (0)           ; 337 (0)      ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst                                                                                                               ; lp1000       ;
;             |LP1000_0002_rtl:hpfircore|                                    ; 200 (200)         ; 310 (202)    ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore                                                                                     ; lp1000       ;
;                |altsyncram:u0_m0_wo0_cm0_lutmem_dmem|                      ; 0 (0)             ; 0 (0)        ; 8008        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem                                                ; work         ;
;                   |altsyncram_q8s3:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8008        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated                 ; work         ;
;                |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                     ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                               ; work         ;
;                   |altsyncram_7do3:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated                ; work         ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14                                        ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_16|                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16                                                ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_17|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17                                                ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_memread_q_13|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13                                                ; lp1000       ;
;                |dspba_delay:d_xIn_0_14|                                    ; 0 (0)             ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14                                                              ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_compute|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                       ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_memread|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                       ; lp1000       ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component                           ; work         ;
;                   |mult_t9u:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated   ; work         ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component| ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component                           ; work         ;
;                   |mult_hbu:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated   ; work         ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                    ; lp1000       ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|               ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                ; lp1000       ;
;    |LP1000:fir_r_ports|                                                    ; 202 (0)           ; 337 (0)      ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_r_ports                                                                                                                                                                            ; lp1000       ;
;       |LP1000_0002:lp1000_inst|                                            ; 202 (0)           ; 337 (0)      ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst                                                                                                                                                    ; lp1000       ;
;          |LP1000_0002_ast:LP1000_0002_ast_inst|                            ; 202 (0)           ; 337 (0)      ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst                                                                                                               ; lp1000       ;
;             |LP1000_0002_rtl:hpfircore|                                    ; 201 (200)         ; 310 (202)    ; 32584       ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore                                                                                     ; lp1000       ;
;                |altsyncram:u0_m0_wo0_cm0_lutmem_dmem|                      ; 0 (0)             ; 0 (0)        ; 8008        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem                                                ; work         ;
;                   |altsyncram_q8s3:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 8008        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated                 ; work         ;
;                |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                     ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                               ; work         ;
;                   |altsyncram_7do3:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated                ; work         ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14|              ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14                                        ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_16|                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16                                                ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_17|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17                                                ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_memread_q_13|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13                                                ; lp1000       ;
;                |dspba_delay:d_xIn_0_14|                                    ; 0 (0)             ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14                                                              ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_compute|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                       ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_memread|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                       ; lp1000       ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component| ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component                           ; work         ;
;                   |mult_t9u:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated   ; work         ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component| ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component                           ; work         ;
;                   |mult_hbu:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated   ; work         ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                    ; lp1000       ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|               ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                ; lp1000       ;
;    |Mux4to1:mux_ports|                                                     ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Mux4to1:mux_ports                                                                                                                                                                             ; work         ;
;    |SPI_slave:ecg_spi_ports|                                               ; 154 (154)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SPI_slave:ecg_spi_ports                                                                                                                                                                       ; work         ;
;    |SPI_slave:rec_spi_ports|                                               ; 155 (155)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SPI_slave:rec_spi_ports                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Name                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 1001         ; 8            ; 1001         ; 8            ; 8008  ; LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None                                     ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ALTSYNCRAM    ; M9K  ; Simple Dual Port ; 1001         ; 8            ; 1001         ; 8            ; 8008  ; LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None                                     ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ALTSYNCRAM    ; M9K  ; Simple Dual Port ; 1001         ; 8            ; 1001         ; 8            ; 8008  ; LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 9           ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+------------------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------------------------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                                                   ;
+--------+------------------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------------------------------+
; Altera ; altera_fir_compiler_ii ; 13.1    ; N/A          ; N/A          ; |top|LP1000:fir_ecg_ports ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd ;
; Altera ; altera_fir_compiler_ii ; 13.1    ; N/A          ; N/A          ; |top|LP1000:fir_l_ports   ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd ;
; Altera ; altera_fir_compiler_ii ; 13.1    ; N/A          ; N/A          ; |top|LP1000:fir_r_ports   ; C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd ;
+--------+------------------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                            ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                           ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                           ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                           ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                           ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                            ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                           ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                           ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                           ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                           ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal               ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; SPI_slave:rec_spi_ports|rx_data[0]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[1]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[2]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[3]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[4]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[5]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[6]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[7]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[8]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[9]                  ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[10]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[11]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[12]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[13]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[14]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[15]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[16]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[17]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[18]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[19]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[20]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[21]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[22]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:rec_spi_ports|rx_data[23]                 ; SPI_slave:rec_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[17]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[18]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[19]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[20]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[21]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[22]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[23]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[0]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[1]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[2]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[3]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[4]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[5]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[6]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[7]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[8]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[9]                  ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[10]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[11]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[12]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[13]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[14]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[15]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; SPI_slave:ecg_spi_ports|rx_data[16]                 ; SPI_slave:ecg_spi_ports|process_1 ; yes                    ;
; Number of user-specified and inferred latches = 48  ;                                   ;                        ;
+-----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                 ; Reason for Removal                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[1]           ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[1]           ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; SPI_slave:rec_spi_ports|bit_cnt[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; SPI_slave:ecg_spi_ports|bit_cnt[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; I2S:i2s_ports|new_sample                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                           ;
; I2S:i2s_ports|neg_edge                                                                                                                                        ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_q[0]                                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11]                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]   ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]   ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_q[0]                                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11]                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]   ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]   ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_q[0]                               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]                     ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_q[0]                               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11]                     ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0] ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0] ;
; I2S:i2s_ports|lr_edge                                                                                                                                         ; Lost fanout                                                                                                                                                                      ;
; I2S:i2s_ports|cnt[0..4]                                                                                                                                       ; Lost fanout                                                                                                                                                                      ;
; I2S:i2s_ports|zzzlrclk                                                                                                                                        ; Lost fanout                                                                                                                                                                      ;
; I2S:i2s_ports|zzlrclk                                                                                                                                         ; Lost fanout                                                                                                                                                                      ;
; I2S:i2s_ports|zlrclk                                                                                                                                          ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11]              ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]                     ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11]                ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[11]                ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[9]               ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10]              ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]                     ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                 ; Merged with LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[9]                 ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10]                ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                   ; Merged with LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[9]                 ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[10]                ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                   ; Merged with LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                          ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                   ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                   ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                    ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                  ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                   ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                   ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                    ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                  ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                 ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                 ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                  ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                ; Lost fanout                                                                                                                                                                      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                    ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                    ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                  ; Stuck at GND due to stuck port data_in                                                                                                                                           ;
; Total Number of Removed Registers = 79                                                                                                                        ;                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+--------------------------+---------------------------+---------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                              ;
+--------------------------+---------------------------+---------------------------------------------------------------------+
; I2S:i2s_ports|new_sample ; Stuck at VCC              ; I2S:i2s_ports|neg_edge, I2S:i2s_ports|cnt[0], I2S:i2s_ports|cnt[1], ;
;                          ; due to stuck port data_in ; I2S:i2s_ports|cnt[2], I2S:i2s_ports|cnt[3], I2S:i2s_ports|cnt[4]    ;
; I2S:i2s_ports|zzzlrclk   ; Lost Fanouts              ; I2S:i2s_ports|zzlrclk, I2S:i2s_ports|zlrclk                         ;
+--------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1239  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 198   ;
; Number of registers using Asynchronous Clear ; 120   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 430   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; SPI_slave:ecg_spi_ports|bit_cnt[1]     ; 3       ;
; SPI_slave:rec_spi_ports|bit_cnt[1]     ; 3       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|Mux4to1:mux_ports|Mux10 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                       ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                        ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                        ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                     ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                      ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                     ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                     ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                      ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                      ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; spi_d_width    ; 24    ; Signed Integer                             ;
; i2s_d_width    ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_slave:ecg_spi_ports ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; cpol           ; '1'   ; Enumerated                                  ;
; cpha           ; '0'   ; Enumerated                                  ;
; spi_d_width    ; 24    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_slave:rec_spi_ports ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; cpol           ; '1'   ; Enumerated                                  ;
; cpha           ; '0'   ; Enumerated                                  ;
; spi_d_width    ; 24    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S:i2s_ports ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; i2s_d_width    ; 32    ; Signed Integer                    ;
; BITPERFRAME    ; 64    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+---------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name      ; Value       ; Type                                                                                       ;
+---------------------+-------------+--------------------------------------------------------------------------------------------+
; INWIDTH             ; 24          ; Signed Integer                                                                             ;
; FULL_WIDTH          ; 42          ; Signed Integer                                                                             ;
; BANKINWIDTH         ; 0           ; Signed Integer                                                                             ;
; REM_LSB_BIT_g       ; 18          ; Signed Integer                                                                             ;
; REM_LSB_TYPE_g      ; Truncation  ; String                                                                                     ;
; REM_MSB_BIT_g       ; 0           ; Signed Integer                                                                             ;
; REM_MSB_TYPE_g      ; Truncation  ; String                                                                                     ;
; PHYSCHANIN          ; 1           ; Signed Integer                                                                             ;
; PHYSCHANOUT         ; 1           ; Signed Integer                                                                             ;
; CHANSPERPHYIN       ; 1           ; Signed Integer                                                                             ;
; CHANSPERPHYOUT      ; 1           ; Signed Integer                                                                             ;
; OUTPUTFIFODEPTH     ; 8           ; Signed Integer                                                                             ;
; USE_PACKETS         ; 0           ; Signed Integer                                                                             ;
; ENABLE_BACKPRESSURE ; false       ; Enumerated                                                                                 ;
; LOG2_CHANSPERPHYOUT ; 1           ; Signed Integer                                                                             ;
; NUMCHANS            ; 1           ; Signed Integer                                                                             ;
; DEVICE_FAMILY       ; Cyclone III ; String                                                                                     ;
+---------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 24    ; Signed Integer                                                                                                                                  ;
; data_width      ; 24    ; Signed Integer                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 24    ; Signed Integer                                                                                                                                ;
; data_width            ; 24    ; Signed Integer                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 4     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                          ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                                                                                       ;
; WIDTH_A                            ; 8                                        ; Signed Integer                                                                                                ;
; WIDTHAD_A                          ; 10                                       ; Signed Integer                                                                                                ;
; NUMWORDS_A                         ; 1001                                     ; Signed Integer                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                       ;
; WIDTH_B                            ; 8                                        ; Signed Integer                                                                                                ;
; WIDTHAD_B                          ; 10                                       ; Signed Integer                                                                                                ;
; NUMWORDS_B                         ; 1001                                     ; Signed Integer                                                                                                ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                                   ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; CLEAR0                                   ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Signed Integer                                                                                                ;
; RAM_BLOCK_TYPE                     ; M9K                                      ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                       ;
; INIT_FILE                          ; LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_B                                   ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Signed Integer                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_q8s3                          ; Untyped                                                                                                       ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                         ;
; depth          ; 4     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                            ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_7do3      ; Untyped                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; LPM_WIDTHA                                     ; 18          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHP                                     ; 26          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                             ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                      ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_hbu    ; Untyped                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                             ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; LPM_WIDTHA                                     ; 7           ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHP                                     ; 15          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                             ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                      ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_t9u    ; Untyped                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                             ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 42         ; Signed Integer                                                                                                                                     ;
; rem_lsb_bit_g  ; 18         ; Signed Integer                                                                                                                                     ;
; rem_lsb_type_g ; Truncation ; String                                                                                                                                             ;
; rem_msb_bit_g  ; 0          ; Signed Integer                                                                                                                                     ;
; rem_msb_type_g ; Truncation ; String                                                                                                                                             ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value       ; Type                                                                                     ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
; INWIDTH             ; 24          ; Signed Integer                                                                           ;
; FULL_WIDTH          ; 42          ; Signed Integer                                                                           ;
; BANKINWIDTH         ; 0           ; Signed Integer                                                                           ;
; REM_LSB_BIT_g       ; 18          ; Signed Integer                                                                           ;
; REM_LSB_TYPE_g      ; Truncation  ; String                                                                                   ;
; REM_MSB_BIT_g       ; 0           ; Signed Integer                                                                           ;
; REM_MSB_TYPE_g      ; Truncation  ; String                                                                                   ;
; PHYSCHANIN          ; 1           ; Signed Integer                                                                           ;
; PHYSCHANOUT         ; 1           ; Signed Integer                                                                           ;
; CHANSPERPHYIN       ; 1           ; Signed Integer                                                                           ;
; CHANSPERPHYOUT      ; 1           ; Signed Integer                                                                           ;
; OUTPUTFIFODEPTH     ; 8           ; Signed Integer                                                                           ;
; USE_PACKETS         ; 0           ; Signed Integer                                                                           ;
; ENABLE_BACKPRESSURE ; false       ; Enumerated                                                                               ;
; LOG2_CHANSPERPHYOUT ; 1           ; Signed Integer                                                                           ;
; NUMCHANS            ; 1           ; Signed Integer                                                                           ;
; DEVICE_FAMILY       ; Cyclone III ; String                                                                                   ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 24    ; Signed Integer                                                                                                                                ;
; data_width      ; 24    ; Signed Integer                                                                                                                                ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 24    ; Signed Integer                                                                                                                              ;
; data_width            ; 24    ; Signed Integer                                                                                                                              ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                              ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                              ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                              ;
; have_counter_g        ; false ; Enumerated                                                                                                                                  ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                              ;
; use_packets           ; 0     ; Signed Integer                                                                                                                              ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 4     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                        ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                                                                                     ;
; WIDTH_A                            ; 8                                        ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 10                                       ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 1001                                     ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; WIDTH_B                            ; 8                                        ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 10                                       ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 1001                                     ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                                   ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; CLEAR0                                   ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Signed Integer                                                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                                      ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                     ;
; INIT_FILE                          ; LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_B                                   ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Signed Integer                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_q8s3                          ; Untyped                                                                                                     ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                       ;
; depth          ; 4     ; Signed Integer                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                             ;
; depth          ; 4     ; Signed Integer                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_7do3      ; Untyped                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                              ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 18          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 26          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_hbu    ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                           ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                              ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 7           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_t9u    ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                           ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 42         ; Signed Integer                                                                                                                                   ;
; rem_lsb_bit_g  ; 18         ; Signed Integer                                                                                                                                   ;
; rem_lsb_type_g ; Truncation ; String                                                                                                                                           ;
; rem_msb_bit_g  ; 0          ; Signed Integer                                                                                                                                   ;
; rem_msb_type_g ; Truncation ; String                                                                                                                                           ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value       ; Type                                                                                     ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
; INWIDTH             ; 24          ; Signed Integer                                                                           ;
; FULL_WIDTH          ; 42          ; Signed Integer                                                                           ;
; BANKINWIDTH         ; 0           ; Signed Integer                                                                           ;
; REM_LSB_BIT_g       ; 18          ; Signed Integer                                                                           ;
; REM_LSB_TYPE_g      ; Truncation  ; String                                                                                   ;
; REM_MSB_BIT_g       ; 0           ; Signed Integer                                                                           ;
; REM_MSB_TYPE_g      ; Truncation  ; String                                                                                   ;
; PHYSCHANIN          ; 1           ; Signed Integer                                                                           ;
; PHYSCHANOUT         ; 1           ; Signed Integer                                                                           ;
; CHANSPERPHYIN       ; 1           ; Signed Integer                                                                           ;
; CHANSPERPHYOUT      ; 1           ; Signed Integer                                                                           ;
; OUTPUTFIFODEPTH     ; 8           ; Signed Integer                                                                           ;
; USE_PACKETS         ; 0           ; Signed Integer                                                                           ;
; ENABLE_BACKPRESSURE ; false       ; Enumerated                                                                               ;
; LOG2_CHANSPERPHYOUT ; 1           ; Signed Integer                                                                           ;
; NUMCHANS            ; 1           ; Signed Integer                                                                           ;
; DEVICE_FAMILY       ; Cyclone III ; String                                                                                   ;
+---------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 24    ; Signed Integer                                                                                                                                ;
; data_width      ; 24    ; Signed Integer                                                                                                                                ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 24    ; Signed Integer                                                                                                                              ;
; data_width            ; 24    ; Signed Integer                                                                                                                              ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                              ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                              ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                              ;
; have_counter_g        ; false ; Enumerated                                                                                                                                  ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                              ;
; use_packets           ; 0     ; Signed Integer                                                                                                                              ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 4     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                        ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                                                                                     ;
; WIDTH_A                            ; 8                                        ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 10                                       ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 1001                                     ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                     ;
; WIDTH_B                            ; 8                                        ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 10                                       ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 1001                                     ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                                   ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; CLEAR0                                   ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Signed Integer                                                                                              ;
; RAM_BLOCK_TYPE                     ; M9K                                      ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                     ;
; INIT_FILE                          ; LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_B                                   ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Signed Integer                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_q8s3                          ; Untyped                                                                                                     ;
+------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                       ;
; depth          ; 4     ; Signed Integer                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_14 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                             ;
; depth          ; 4     ; Signed Integer                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_7do3      ; Untyped                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                              ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 18          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 26          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_hbu    ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                           ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                              ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 7           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 15          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_t9u    ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                           ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 42         ; Signed Integer                                                                                                                                   ;
; rem_lsb_bit_g  ; 18         ; Signed Integer                                                                                                                                   ;
; rem_lsb_type_g ; Truncation ; String                                                                                                                                           ;
; rem_msb_bit_g  ; 0          ; Signed Integer                                                                                                                                   ;
; rem_msb_type_g ; Truncation ; String                                                                                                                                           ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                 ;
; Entity Instance                           ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1001                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1001                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                         ;
; Entity Instance                           ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                          ;
; Entity Instance                           ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1001                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1001                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                         ;
; Entity Instance                           ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                          ;
; Entity Instance                           ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1001                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1001                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                         ;
; Entity Instance                           ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 24                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                 ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                                                     ;
; Entity Instance                       ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component   ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component   ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component   ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
; Entity Instance                       ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component   ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "LP1000:fir_r_ports" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; reset_n ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "LP1000:fir_l_ports" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; reset_n ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "LP1000:fir_ecg_ports" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; reset_n ; Input ; Info     ; Stuck at VCC        ;
+---------+-------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S:i2s_ports"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; l_rx_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_rx_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "SPI_slave:rec_spi_ports" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; reset_n    ; Input ; Info     ; Stuck at VCC        ;
; st_load_en ; Input ; Info     ; Stuck at VCC        ;
; tx_load_en ; Input ; Info     ; Stuck at VCC        ;
+------------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI_slave:ecg_spi_ports"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch_add1_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch_add2_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed May 22 08:47:58 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file lp1000.vhd
    Info (12022): Found design unit 1: LP1000-rtl
    Info (12023): Found entity 1: LP1000
Info (12021): Found 1 design units, including 1 entities, in source file lp1000/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 0 entities, in source file lp1000/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (lp1000)
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body
Info (12021): Found 1 design units, including 0 entities, in source file lp1000/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (lp1000)
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir
Info (12021): Found 1 design units, including 0 entities, in source file lp1000/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (lp1000)
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay
    Info (12023): Found entity 1: dspba_delay
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/lp1000_0002_rtl.vhd
    Info (12022): Found design unit 1: LP1000_0002_rtl-normal
    Info (12023): Found entity 1: LP1000_0002_rtl
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/lp1000_0002_ast.vhd
    Info (12022): Found design unit 1: LP1000_0002_ast-struct
    Info (12023): Found entity 1: LP1000_0002_ast
Info (12021): Found 2 design units, including 1 entities, in source file lp1000/lp1000_0002.vhd
    Info (12022): Found design unit 1: LP1000_0002-syn
    Info (12023): Found entity 1: LP1000_0002
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-Behavorial
    Info (12023): Found entity 1: top
Info (12021): Found 2 design units, including 1 entities, in source file spi_slave.vhd
    Info (12022): Found design unit 1: SPI_slave-Behavorial
    Info (12023): Found entity 1: SPI_slave
Info (12021): Found 2 design units, including 1 entities, in source file i2s.vhd
    Info (12022): Found design unit 1: I2S-Behavorial
    Info (12023): Found entity 1: I2S
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: Mux4to1-Behavorial
    Info (12023): Found entity 1: Mux4to1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(37): used implicit default value for signal "i2s_l_led_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(38): used implicit default value for signal "i2s_r_led_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at top.vhd(55): used explicit default value for signal "ecg_reset_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(56): used explicit default value for signal "ecg_fir_reset_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(62): used explicit default value for signal "rec_tx_load_en" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(63): used explicit default value for signal "rec_reset_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(70): used explicit default value for signal "i2s_reset" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(71): used explicit default value for signal "i2s_l_fir_reset_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(72): used explicit default value for signal "i2s_r_fir_reset_n" because signal was never assigned a value
Warning (10541): VHDL Signal Declaration warning at top.vhd(80): used implicit default value for signal "mux_D4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "SPI_slave" for hierarchy "SPI_slave:ecg_spi_ports"
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(56): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(69): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(74): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(79): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(84): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(89): signal "st_load_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(89): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(91): signal "st_load_trdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(93): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(93): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(95): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(95): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(100): signal "st_load_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(100): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(102): signal "st_load_rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(104): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(104): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(106): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(106): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(111): signal "st_load_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(111): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(113): signal "st_load_roe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(115): signal "rrdy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(115): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(115): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(117): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(117): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(123): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(127): signal "wr_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(127): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(133): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(136): signal "rx_buf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(140): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(143): signal "tx_load_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(144): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(144): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(149): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(151): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(158): signal "rd_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SPI_slave.vhd(158): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SPI_slave.vhd(65): inferring latch(es) for signal or variable "rx_data", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rx_data[0]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[1]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[2]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[3]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[4]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[5]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[6]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[7]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[8]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[9]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[10]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[11]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[12]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[13]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[14]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[15]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[16]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[17]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[18]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[19]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[20]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[21]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[22]" at SPI_slave.vhd(65)
Info (10041): Inferred latch for "rx_data[23]" at SPI_slave.vhd(65)
Info (12128): Elaborating entity "I2S" for hierarchy "I2S:i2s_ports"
Warning (10036): Verilog HDL or VHDL warning at I2S.vhd(26): object "valid" assigned a value but never read
Warning (10492): VHDL Process Statement warning at I2S.vhd(106): signal "lrclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at I2S.vhd(111): signal "lrclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Mux4to1" for hierarchy "Mux4to1:mux_ports"
Info (12128): Elaborating entity "LP1000" for hierarchy "LP1000:fir_ecg_ports"
Info (12128): Elaborating entity "LP1000_0002" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst"
Info (12128): Elaborating entity "LP1000_0002_ast" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
Info (12128): Elaborating entity "LP1000_0002_rtl" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore"
Warning (10631): VHDL Process Statement warning at LP1000_0002_rtl.vhd(335): inferring latch(es) for signal or variable "u0_m0_wo0_wi0_ra0_count0_i", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "u0_m0_wo0_wi0_ra0_count0_i[0]" at LP1000_0002_rtl.vhd(335)
Info (10041): Inferred latch for "u0_m0_wo0_wi0_ra0_count0_i[1]" at LP1000_0002_rtl.vhd(335)
Info (10041): Inferred latch for "u0_m0_wo0_wi0_ra0_count0_i[2]" at LP1000_0002_rtl.vhd(335)
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem"
Info (12130): Elaborated megafunction instantiation "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem"
Info (12133): Instantiated megafunction "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1001"
    Info (12134): Parameter "numwords_b" = "1001"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8s3.tdf
    Info (12023): Found entity 1: altsyncram_q8s3
Info (12128): Elaborating entity "altsyncram_q8s3" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_14"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem"
Info (12130): Elaborated megafunction instantiation "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem"
Info (12133): Instantiated megafunction "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7do3.tdf
    Info (12023): Found entity 1: altsyncram_7do3
Info (12128): Elaborating entity "altsyncram_7do3" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component"
Info (12130): Elaborated megafunction instantiation "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component"
Info (12133): Instantiated megafunction "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_hbu.tdf
    Info (12023): Found entity 1: mult_hbu
Info (12128): Elaborating entity "mult_hbu" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component"
Info (12130): Elaborated megafunction instantiation "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component"
Info (12133): Instantiated megafunction "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t9u.tdf
    Info (12023): Found entity 1: mult_t9u
Info (12128): Elaborating entity "mult_t9u" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated"
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "SPI_slave:ecg_spi_ports|trdy" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|trdy~_emulated" and latch "SPI_slave:ecg_spi_ports|trdy~1"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|rrdy" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|rrdy~_emulated" and latch "SPI_slave:ecg_spi_ports|rrdy~1"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|roe" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|roe~_emulated" and latch "SPI_slave:ecg_spi_ports|roe~1"
    Warning (13310): Register "SPI_slave:rec_spi_ports|trdy" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|trdy~_emulated" and latch "SPI_slave:rec_spi_ports|trdy~1"
    Warning (13310): Register "SPI_slave:rec_spi_ports|rrdy" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|rrdy~_emulated" and latch "SPI_slave:rec_spi_ports|rrdy~1"
    Warning (13310): Register "SPI_slave:rec_spi_ports|roe" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|roe~_emulated" and latch "SPI_slave:rec_spi_ports|roe~1"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[23]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[23]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[23]~1"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[23]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[23]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[23]~1"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[22]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[22]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[22]~5"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[22]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[22]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[22]~5"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[21]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[21]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[21]~9"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[21]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[21]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[21]~9"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[20]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[20]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[20]~13"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[20]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[20]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[20]~13"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[19]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[19]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[19]~17"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[19]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[19]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[19]~17"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[18]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[18]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[18]~21"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[18]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[18]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[18]~21"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[17]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[17]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[17]~25"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[17]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[17]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[17]~25"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[16]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[16]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[16]~29"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[16]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[16]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[16]~29"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[15]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[15]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[15]~33"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[15]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[15]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[15]~33"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[14]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[14]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[14]~37"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[14]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[14]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[14]~37"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[13]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[13]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[13]~41"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[13]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[13]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[13]~41"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[12]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[12]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[12]~45"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[12]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[12]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[12]~45"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[11]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[11]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[11]~49"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[11]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[11]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[11]~49"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[10]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[10]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[10]~53"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[10]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[10]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[10]~53"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[9]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[9]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[9]~57"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[9]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[9]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[9]~57"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[8]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[8]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[8]~61"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[8]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[8]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[8]~61"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[7]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[7]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[7]~65"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[7]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[7]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[7]~65"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[6]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[6]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[6]~69"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[6]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[6]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[6]~69"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[5]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[5]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[5]~73"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[5]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[5]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[5]~73"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[4]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[4]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[4]~77"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[4]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[4]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[4]~77"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[3]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[3]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[3]~81"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[3]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[3]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[3]~81"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[2]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[2]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[2]~85"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[2]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[2]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[2]~85"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[1]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[1]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[1]~89"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[1]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[1]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[1]~89"
    Warning (13310): Register "SPI_slave:ecg_spi_ports|tx_buf[0]" is converted into an equivalent circuit using register "SPI_slave:ecg_spi_ports|tx_buf[0]~_emulated" and latch "SPI_slave:ecg_spi_ports|tx_buf[0]~93"
    Warning (13310): Register "SPI_slave:rec_spi_ports|tx_buf[0]" is converted into an equivalent circuit using register "SPI_slave:rec_spi_ports|tx_buf[0]~_emulated" and latch "SPI_slave:rec_spi_ports|tx_buf[0]~93"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ecg_fir_ast_source_error[1]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[0]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[1]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[2]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[3]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[4]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[5]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[6]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[7]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[8]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[9]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[10]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[11]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[12]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[13]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[14]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[15]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[16]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[17]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[18]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[19]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[20]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[21]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[22]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[23]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[24]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[25]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[26]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[27]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[28]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[29]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[30]" is stuck at GND
    Warning (13410): Pin "i2s_l_led_out[31]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[0]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[1]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[2]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[3]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[4]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[5]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[6]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[7]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[8]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[9]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[10]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[11]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[12]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[13]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[14]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[15]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[16]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[17]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[18]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[19]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[20]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[21]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[22]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[23]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[24]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[25]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[26]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[27]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[28]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[29]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[30]" is stuck at GND
    Warning (13410): Pin "i2s_r_led_out[31]" is stuck at GND
    Warning (13410): Pin "i2s_l_fir_ast_source_error[1]" is stuck at GND
    Warning (13410): Pin "i2s_r_fir_ast_source_error[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ecg_st_load_en"
    Warning (15610): No output dependent on input pin "ecg_fir_ast_sink_error[1]"
    Warning (15610): No output dependent on input pin "rec_st_load_en"
    Warning (15610): No output dependent on input pin "i2s_l_fir_ast_sink_error[1]"
    Warning (15610): No output dependent on input pin "i2s_r_fir_ast_sink_error[1]"
Info (21057): Implemented 1921 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 109 output pins
    Info (21061): Implemented 1655 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21062): Implemented 9 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 574 megabytes
    Info: Processing ended: Wed May 22 08:48:08 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


