// Seed: 2742776211
module module_0 (
    output wor id_0,
    input  wor id_1
);
  if (id_1) tri id_3;
  else assign id_3 = 1'b0 == "";
  final $display(id_3, 1, id_1, 1 && 1, id_1, id_3);
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    output tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10,
    output wire id_11,
    output supply0 id_12,
    output wor id_13,
    input tri0 id_14,
    output tri1 id_15,
    input tri0 id_16,
    output wire id_17,
    input wand id_18,
    input wire id_19,
    input wor id_20,
    input tri0 id_21,
    output supply1 id_22,
    output tri1 id_23,
    output uwire id_24
    , id_28,
    output tri id_25,
    input tri0 id_26
);
  wire id_29;
  and primCall (
      id_5,
      id_8,
      id_2,
      id_21,
      id_16,
      id_9,
      id_3,
      id_1,
      id_26,
      id_19,
      id_4,
      id_20,
      id_29,
      id_28,
      id_0,
      id_7,
      id_18,
      id_10,
      id_6,
      id_14
  );
  module_0 modCall_1 (
      id_25,
      id_8
  );
  assign modCall_1.type_0 = 0;
  initial id_24 = 1;
endmodule
