/*
 * Copyright (c) 2024 TOKITA Hiroshi
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DRIVERS_MFD_AXP2101_H_
#define ZEPHYR_INCLUDE_DRIVERS_MFD_AXP2101_H_

#define AXP2101_REG_CHIP_ID           0x03U
#define AXP2101_REG_CHGLED            0x69U
#define AXP2101_REG_DCDC12345_CONTROL 0x80U
#define AXP2101_REG_DCDCS_PWM_CONTROL 0x81U
#define AXP2101_REG_DCDC1_VOLTAGE     0x82U
#define AXP2101_REG_DCDC2_VOLTAGE     0x83U
#define AXP2101_REG_DCDC3_VOLTAGE     0x84U
#define AXP2101_REG_DCDC4_VOLTAGE     0x85U
#define AXP2101_REG_DCDC5_VOLTAGE     0x86U
#define AXP2101_REG_LDOGRP1_CONTROL   0x90U
#define AXP2101_REG_LDOGRP2_CONTROL   0x91U
#define AXP2101_REG_ALDO1_VOLTAGE     0x92U
#define AXP2101_REG_ALDO2_VOLTAGE     0x93U
#define AXP2101_REG_ALDO3_VOLTAGE     0x94U
#define AXP2101_REG_ALDO4_VOLTAGE     0x95U
#define AXP2101_REG_BLDO1_VOLTAGE     0x96U
#define AXP2101_REG_BLDO2_VOLTAGE     0x97U
#define AXP2101_REG_CPUSLDO_VOLTAGE   0x98U
#define AXP2101_REG_DLDO1_VOLTAGE     0x99U
#define AXP2101_REG_DLDO2_VOLTAGE     0x9AU

#define AXP2101_CHIP_ID 0x4A

#define AXP2101_CHGLED_CTRL_MASK   0x3
#define AXP2101_CHGLED_CTRL_OFFSET 1

#define AXP2101_VBUS_CFG_REG                0
#define AXP2101_VBUS_CFG_VAL_VBUSEN_DISABLE 0

#endif /* ZEPHYR_INCLUDE_DRIVERS_MFD_AXP2101_H_ */
