int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_3 ( V_2 ) ;\r\nstruct V_5 * V_6 = F_2 ( & V_4 -> V_7 ) ;\r\nstruct V_8 * V_9 = & V_4 -> V_10 . V_9 ;\r\nstruct V_11 * V_12 , * V_13 ;\r\nstruct V_14 * V_15 ;\r\nstruct V_16 * V_17 ;\r\nstruct V_18 * V_19 ;\r\nstruct V_20 * V_21 ;\r\nint V_22 , V_23 ;\r\nV_21 = F_3 ( sizeof( * V_21 ) , V_24 ) ;\r\nif ( ! V_21 )\r\nreturn - V_25 ;\r\nF_4 ( & V_4 -> V_7 . V_26 ) ;\r\nF_5 ( V_2 ) -> V_27 = V_21 ;\r\nF_5 ( V_2 ) -> V_28 = V_29 ;\r\nF_5 ( V_2 ) -> V_30 = V_31 ;\r\nF_5 ( V_2 ) -> V_32 = V_33 ;\r\nF_6 ( V_2 , 1 ) ;\r\nF_7 ( V_2 , 0 ) ;\r\nif ( F_8 ( V_2 ) )\r\nF_7 ( V_2 , 1 ) ;\r\nfor ( V_22 = 0 ; V_22 < V_9 -> V_34 ; V_22 ++ ) {\r\nstruct V_35 * V_36 = & V_9 -> V_37 [ V_22 ] ;\r\nV_12 = F_9 ( V_2 , V_36 -> V_12 ) ;\r\nif ( F_10 ( V_12 ) )\r\ncontinue;\r\nswitch ( V_36 -> type ) {\r\ncase V_38 :\r\nV_23 = F_11 ( V_12 , V_36 ) ;\r\nbreak;\r\ncase V_39 :\r\ncase V_40 :\r\nV_23 = F_12 ( V_12 , V_36 ) ;\r\nbreak;\r\ncase V_41 :\r\nif ( V_36 -> V_42 == V_43 )\r\nV_23 = F_13 ( V_12 , V_36 ) ;\r\nelse\r\nV_23 = F_14 ( V_12 , V_36 ) ;\r\nbreak;\r\ndefault:\r\nF_15 ( V_4 , L_1 , V_36 -> type ) ;\r\ncontinue;\r\n}\r\nif ( V_23 )\r\ncontinue;\r\n}\r\nF_16 (connector, ct,\r\n&dev->mode_config.connector_list, head) {\r\nif ( ! V_12 -> V_44 [ 0 ] ) {\r\nF_15 ( V_4 , L_2 ,\r\nV_12 -> V_45 ) ;\r\nV_12 -> V_46 -> V_47 ( V_12 ) ;\r\n}\r\n}\r\nF_17 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_16 * V_17 = V_16 ( V_15 ) ;\r\nstruct V_48 * V_49 =\r\nF_18 ( V_6 , V_17 -> V_9 -> V_50 ) ;\r\nV_17 -> V_6 = V_49 ? & V_49 -> V_6 : NULL ;\r\n}\r\nF_17 (crtc, &dev->mode_config.crtc_list, base.head)\r\nV_19 -> V_51 ( & V_19 -> V_52 ) ;\r\nF_17 (nv_encoder, &dev->mode_config.encoder_list, base.base.head)\r\nV_17 -> V_53 ( & V_17 -> V_52 . V_52 ) ;\r\nF_19 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nV_29 ( struct V_1 * V_2 )\r\n{\r\nstruct V_20 * V_21 = V_20 ( V_2 ) ;\r\nstruct V_3 * V_4 = V_3 ( V_2 ) ;\r\nstruct V_16 * V_15 ;\r\nstruct V_54 * V_19 ;\r\nstruct V_18 * V_55 ;\r\nF_17 (crtc, &dev->mode_config.crtc_list, head) {\r\nstruct V_56 V_57 = {\r\n. V_19 = V_19 ,\r\n} ;\r\nF_20 ( & V_57 ) ;\r\n}\r\nF_17 (encoder, &dev->mode_config.encoder_list, base.base.head)\r\nV_15 -> V_58 ( & V_15 -> V_52 . V_52 ) ;\r\nF_17 (nv_crtc, &dev->mode_config.crtc_list, base.head)\r\nV_55 -> V_59 ( & V_55 -> V_52 ) ;\r\nF_6 ( V_2 , 0 ) ;\r\nF_5 ( V_2 ) -> V_27 = NULL ;\r\nF_21 ( V_21 ) ;\r\nF_22 ( & V_4 -> V_7 . V_26 ) ;\r\n}\r\nint\r\nV_31 ( struct V_1 * V_2 )\r\n{\r\nstruct V_16 * V_15 ;\r\nstruct V_18 * V_19 ;\r\nF_17 (crtc, &dev->mode_config.crtc_list, base.head)\r\nV_19 -> V_51 ( & V_19 -> V_52 ) ;\r\nF_17 (encoder, &dev->mode_config.encoder_list, base.base.head)\r\nV_15 -> V_53 ( & V_15 -> V_52 . V_52 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nV_33 ( struct V_1 * V_2 )\r\n{\r\nF_23 ( V_2 , 0 , V_60 , 0 ) ;\r\nif ( F_8 ( V_2 ) )\r\nF_23 ( V_2 , 1 , V_60 , 0 ) ;\r\n}
