Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 625604a5d6604a098a6bee6f271823cb --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_board_behav xil_defaultlib.test_for_board xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.SEXT
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Flush_wait
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.LOAD
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.Bus
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dram
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.led_digit
Compiling module xil_defaultlib.Switch
Compiling module xil_defaultlib.Led
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_for_board
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_for_board_behav
