#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Apr 24 19:52:33 2018
# Process ID: 20773
# Log file: /home/grads/s/sourav_1394/ML_Proj/vivado.log
# Journal file: /home/grads/s/sourav_1394/ML_Proj/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Conv_Signed_Testing /home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softwares/Linux/xilinx/Vivado/2015.2/data/ip'.
add_files -norecurse /home/grads/s/sourav_1394/ML_Proj/tb/convolution_signed_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /home/grads/s/sourav_1394/ML_Proj/convolution.vhd
update_compile_order -fileset sources_1
add_files -norecurse /home/grads/s/sourav_1394/ML_Proj/conv_controller.vhd
update_compile_order -fileset sources_1
add_files -norecurse {/home/grads/s/sourav_1394/ML_Proj/mac.vhd /home/grads/s/sourav_1394/ML_Proj/ufixed_shift_registers.vhd}
update_compile_order -fileset sources_1
add_files -norecurse /home/grads/s/sourav_1394/ML_Proj/ufixed_buffer.vhd
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'convolution_signed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav'
xvhdl -m64 --relax -prj convolution_signed_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/ufixed_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sfixed_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/conv_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity conv_controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mac
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/ufixed_shift_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sfixed_shift_registers
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/convolution.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolution
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/tb/convolution_signed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolution_signed_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /softwares/Linux/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 8b8514860b8c41b8b0e752cb5719b4af --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot convolution_signed_tb_behav xil_defaultlib.convolution_signed_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port layer_nr does not match with type std_logic of component port [/home/grads/s/sourav_1394/ML_Proj/tb/convolution_signed_tb.vhd:31]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit convolution_signed_tb in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'convolution_signed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav'
xvhdl -m64 --relax -prj convolution_signed_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/ufixed_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sfixed_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/conv_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity conv_controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mac
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/ufixed_shift_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sfixed_shift_registers
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/convolution.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolution
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/grads/s/sourav_1394/ML_Proj/convolution.vhd:183]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/grads/s/sourav_1394/ML_Proj/convolution.vhd:181]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/grads/s/sourav_1394/ML_Proj/convolution.vhd:32]
INFO: [VRFC 10-240] VHDL file /home/grads/s/sourav_1394/ML_Proj/convolution.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'convolution_signed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav'
xvhdl -m64 --relax -prj convolution_signed_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/ufixed_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sfixed_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/conv_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity conv_controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mac
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/ufixed_shift_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sfixed_shift_registers
INFO: [VRFC 10-163] Analyzing VHDL file "/home/grads/s/sourav_1394/ML_Proj/convolution.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolution
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/grads/s/sourav_1394/ML_Proj/convolution.vhd:184]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/grads/s/sourav_1394/ML_Proj/convolution.vhd:182]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/grads/s/sourav_1394/ML_Proj/convolution.vhd:33]
INFO: [VRFC 10-240] VHDL file /home/grads/s/sourav_1394/ML_Proj/convolution.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/grads/s/sourav_1394/ML_Proj/Conv_Signed_Testing/Conv_Signed_Testing.sim/sim_1/behav/xvhdl.log' file for more information.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 20:05:06 2018...
