{"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing"]]},"relationshipsSections":[{"identifiers":["doc:\/\/VHDLParsing\/Se","doc:\/\/VHDLParsing\/SE","doc:\/\/VHDLParsing\/SQ","doc:\/\/VHDLParsing\/SH","doc:\/\/VHDLParsing\/SY","doc:\/\/VHDLParsing\/s8SendableP"],"type":"conformsTo","kind":"relationships","title":"Conforms To"}],"topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/init(name:port:generic:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/init(rawValue:)"],"title":"Initializers"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/generic","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/name","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/port","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/rawValue"],"title":"Instance Properties"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/Equatable-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/RawRepresentable-Implementations"],"generated":true,"title":"Default Implementations"}],"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/entity"]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"metadata":{"modules":[{"name":"VHDLParsing"}],"role":"symbol","externalID":"s:11VHDLParsing6EntityV","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity"}],"roleHeading":"Structure","symbolKind":"struct","navigatorTitle":[{"text":"Entity","kind":"identifier"}],"title":"Entity"},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","interfaceLanguage":"swift"},"seeAlsoSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage"],"generated":true,"title":"Entity and Architecture Definitions"}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Entity","kind":"identifier"}],"languages":["swift"]}],"kind":"declarations"}],"kind":"symbol","abstract":[{"type":"text","text":"A "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" entity statement."}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage":{"kind":"symbol","abstract":[{"type":"text","text":"A struct representing a package definition in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"VHDLPackage"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLPackage"}],"type":"topic","title":"VHDLPackage","url":"\/documentation\/vhdlparsing\/vhdlpackage"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/s8SendableP":{"type":"unresolvable","title":"Swift.Sendable","identifier":"doc:\/\/VHDLParsing\/s8SendableP"},"doc://VHDLParsing/SH":{"type":"unresolvable","title":"Swift.Hashable","identifier":"doc:\/\/VHDLParsing\/SH"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody":{"kind":"symbol","abstract":[{"type":"text","text":"A package body implementation."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PackageBody"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PackageBody"}],"type":"topic","title":"PackageBody","url":"\/documentation\/vhdlparsing\/packagebody"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"type":"topic","kind":"symbol","title":"VHDLFile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"url":"\/documentation\/vhdlparsing\/vhdlfile","abstract":[{"text":"A file containing ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"},"doc://VHDLParsing/documentation/VHDLParsing/Entity/name":{"role":"symbol","type":"topic","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"name","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"name","url":"\/documentation\/vhdlparsing\/entity\/name","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/name","kind":"symbol","abstract":[{"type":"text","text":"The name of the entity."}]},"doc://VHDLParsing/documentation/VHDLParsing/Entity/Equatable-Implementations":{"kind":"article","type":"topic","abstract":[],"url":"\/documentation\/vhdlparsing\/entity\/equatable-implementations","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/Equatable-Implementations","title":"Equatable Implementations","role":"collectionGroup"},"doc://VHDLParsing/SQ":{"identifier":"doc:\/\/VHDLParsing\/SQ","type":"unresolvable","title":"Swift.Equatable"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Entity/generic":{"kind":"symbol","abstract":[{"type":"text","text":"The generic declaration in the entity."}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/generic","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"generic"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12GenericBlockV","kind":"typeIdentifier","text":"GenericBlock"},{"kind":"text","text":"?"}],"type":"topic","title":"generic","url":"\/documentation\/vhdlparsing\/entity\/generic"},"doc://VHDLParsing/SE":{"identifier":"doc:\/\/VHDLParsing\/SE","type":"unresolvable","title":"Swift.Encodable"},"doc://VHDLParsing/documentation/VHDLParsing/Entity/init(name:port:generic:)":{"kind":"symbol","abstract":[{"text":"Creates a new ","type":"text"},{"code":"Entity","type":"codeVoice"},{"text":" with the given name and port declaration.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/init(name:port:generic:)","type":"topic","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"port","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing9PortBlockV","text":"PortBlock","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"generic","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"GenericBlock","preciseIdentifier":"s:11VHDLParsing12GenericBlockV","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"url":"\/documentation\/vhdlparsing\/entity\/init(name:port:generic:)","role":"symbol","title":"init(name:port:generic:)"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing/Entity/init(rawValue:)":{"role":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":")"}],"type":"topic","kind":"symbol","title":"init(rawValue:)","url":"\/documentation\/vhdlparsing\/entity\/init(rawvalue:)","abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"Entity"},{"type":"text","text":" from the given "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/init(rawValue:)"},"doc://VHDLParsing/documentation/VHDLParsing/Entity/RawRepresentable-Implementations":{"abstract":[],"role":"collectionGroup","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/RawRepresentable-Implementations","type":"topic","title":"RawRepresentable Implementations","url":"\/documentation\/vhdlparsing\/entity\/rawrepresentable-implementations","kind":"article"},"doc://VHDLParsing/Se":{"identifier":"doc:\/\/VHDLParsing\/Se","type":"unresolvable","title":"Swift.Decodable"},"doc://VHDLParsing/SY":{"identifier":"doc:\/\/VHDLParsing\/SY","type":"unresolvable","title":"Swift.RawRepresentable"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture":{"kind":"symbol","abstract":[{"type":"text","text":"An architecture block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Architecture"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Architecture"}],"type":"topic","title":"Architecture","url":"\/documentation\/vhdlparsing\/architecture"},"doc://VHDLParsing/documentation/VHDLParsing/Entity":{"navigatorTitle":[{"kind":"identifier","text":"Entity"}],"url":"\/documentation\/vhdlparsing\/entity","role":"symbol","type":"topic","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" entity statement."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","title":"Entity"},"doc://VHDLParsing/documentation/VHDLParsing/Entity/port":{"abstract":[{"text":"The port declaration in the entity.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/port","type":"topic","title":"port","url":"\/documentation\/vhdlparsing\/entity\/port","kind":"symbol","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"port","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing9PortBlockV","kind":"typeIdentifier","text":"PortBlock"}]},"doc://VHDLParsing/documentation/VHDLParsing/Entity/rawValue":{"abstract":[{"text":"The ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code for this ","type":"text"},{"code":"Entity","type":"codeVoice"},{"type":"text","text":"."}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/rawValue","type":"topic","title":"rawValue","url":"\/documentation\/vhdlparsing\/entity\/rawvalue","kind":"symbol","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"preciseIdentifier":"s:SS","kind":"typeIdentifier","text":"String"}]}}}