

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Sat Dec 28 18:44:02 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1592|  12568|  1592|  12568|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1589|  12565|        26|          4|          1| 392 ~ 3136 |    yes   |
        +----------+------+-------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    682|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    221|    -|
|Register         |        0|      -|    1101|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|    1101|   1191|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_8ns_4ns_12_1_1_U32  |network_mac_muladd_6ns_8ns_4ns_12_1_1  | i0 + i1 * i2 |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_361_p2      |     *    |      0|  0|  33|           5|           7|
    |mul_ln28_2_fu_469_p2      |     *    |      0|  0|  51|           7|           9|
    |mul_ln28_3_fu_526_p2      |     *    |      0|  0|  51|           7|           9|
    |mul_ln28_fu_324_p2        |     *    |      0|  0|  33|           5|           7|
    |mul_ln34_1_fu_568_p2      |     *    |      0|  0|  26|           5|           6|
    |mul_ln34_fu_577_p2        |     *    |      0|  0|  26|           5|           6|
    |mul_ln9_1_fu_309_p2       |     *    |      0|  0|  41|           5|           8|
    |mul_ln9_fu_266_p2         |     *    |      0|  0|  13|           4|           4|
    |add_ln18_fu_393_p2        |     +    |      0|  0|  17|          13|           1|
    |add_ln19_1_fu_345_p2      |     +    |      0|  0|  15|           8|           1|
    |add_ln28_1_fu_505_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_2_fu_536_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_3_fu_540_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_4_fu_518_p2      |     +    |      0|  0|  15|           9|           1|
    |add_ln28_fu_490_p2        |     +    |      0|  0|  19|          14|          14|
    |out_d_fu_334_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_371_p2           |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_474_p2           |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_586_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp2_mid1_fu_599_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_0_0_fu_388_p2         |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_426_p2    |     +    |      0|  0|  15|           9|           9|
    |grp_fu_244_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln18_fu_329_p2       |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln19_fu_340_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln20_1_fu_366_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_315_p2       |   icmp   |      0|  0|   9|           4|           1|
    |or_ln28_1_fu_443_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_495_p2         |    or    |      0|  0|   5|           5|           1|
    |select_ln18_fu_409_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln19_1_fu_432_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln19_fu_461_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln28_1_fu_455_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln28_2_fu_615_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln28_fu_447_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln29_1_fu_552_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_605_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_fu_531_p3     |  select  |      0|  0|  14|           1|          14|
    |select_ln34_10_fu_438_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln34_11_fu_610_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln34_12_fu_404_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_8_fu_399_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln34_9_fu_591_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln34_fu_351_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 682|         243|         304|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter5                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                    |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten39_phi_fu_178_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_202_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_190_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_213_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_225_p4           |   9|          2|    4|          8|
    |indvar_flatten39_reg_174                   |   9|          2|   13|         26|
    |indvar_flatten_reg_198                     |   9|          2|    8|         16|
    |input_r_address0                           |  27|          5|   14|         70|
    |input_r_address1                           |  21|          4|   14|         56|
    |out_d_0_reg_186                            |   9|          2|    5|         10|
    |out_h_0_reg_209                            |   9|          2|    4|          8|
    |out_w_0_reg_221                            |   9|          2|    4|          8|
    |reg_233                                    |   9|          2|   16|         32|
    |reg_239                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 221|         46|  131|        339|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln18_reg_761                     |  13|   0|   13|          0|
    |add_ln19_1_reg_727                   |   8|   0|    8|          0|
    |add_ln28_1_reg_834                   |  14|   0|   14|          0|
    |add_ln28_1_reg_834_pp0_iter2_reg     |  14|   0|   14|          0|
    |add_ln28_2_reg_872                   |  14|   0|   14|          0|
    |add_ln28_2_reg_872_pp0_iter3_reg     |  14|   0|   14|          0|
    |add_ln28_3_reg_878                   |  14|   0|   14|          0|
    |add_ln28_4_reg_850                   |   9|   0|    9|          0|
    |add_ln28_reg_823                     |  14|   0|   14|          0|
    |add_ln28_reg_823_pp0_iter2_reg       |  14|   0|   14|          0|
    |add_ln34_reg_957                     |  12|   0|   12|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |empty_reg_652                        |   4|   0|    4|          0|
    |icmp_ln18_reg_703                    |   1|   0|    1|          0|
    |icmp_ln19_reg_714                    |   1|   0|    1|          0|
    |icmp_ln20_1_reg_744                  |   1|   0|    1|          0|
    |icmp_ln20_reg_692                    |   1|   0|    1|          0|
    |icmp_ln29_1_reg_894                  |   1|   0|    1|          0|
    |icmp_ln29_2_reg_927                  |   1|   0|    1|          0|
    |icmp_ln29_reg_861                    |   1|   0|    1|          0|
    |indvar_flatten39_reg_174             |  13|   0|   13|          0|
    |indvar_flatten_reg_198               |   8|   0|    8|          0|
    |mul_ln28_1_reg_738                   |   9|   0|    9|          0|
    |mul_ln28_2_reg_807                   |  14|   0|   14|          0|
    |mul_ln28_3_reg_855                   |  14|   0|   14|          0|
    |mul_ln28_reg_697                     |   9|   0|    9|          0|
    |mul_ln34_1_reg_915                   |   8|   0|    8|          0|
    |mul_ln34_reg_921                     |   8|   0|    8|          0|
    |mul_ln9_1_reg_687                    |  13|   0|   13|          0|
    |mul_ln9_reg_658                      |   8|   0|    8|          0|
    |out_d_0_reg_186                      |   5|   0|    5|          0|
    |out_d_reg_707                        |   5|   0|    5|          0|
    |out_h_0_reg_209                      |   4|   0|    4|          0|
    |out_h_reg_749                        |   4|   0|    4|          0|
    |out_w_0_reg_221                      |   4|   0|    4|          0|
    |out_w_reg_813                        |   4|   0|    4|          0|
    |reg_233                              |  16|   0|   16|          0|
    |reg_239                              |  16|   0|   16|          0|
    |select_ln18_reg_774                  |   5|   0|    5|          0|
    |select_ln19_1_reg_784                |   8|   0|    8|          0|
    |select_ln19_reg_802                  |   4|   0|    4|          0|
    |select_ln28_1_reg_796                |   9|   0|    9|          0|
    |select_ln28_1_reg_796_pp0_iter2_reg  |   9|   0|    9|          0|
    |select_ln28_2_reg_947                |   8|   0|    8|          0|
    |select_ln28_reg_789                  |   4|   0|    4|          0|
    |select_ln29_1_reg_899                |  14|   0|   14|          0|
    |select_ln29_1_reg_899_pp0_iter5_reg  |  14|   0|   14|          0|
    |select_ln29_2_reg_942                |  14|   0|   14|          0|
    |select_ln29_reg_866                  |  14|   0|   14|          0|
    |select_ln29_reg_866_pp0_iter3_reg    |  14|   0|   14|          0|
    |select_ln34_12_reg_766               |   1|   0|    1|          0|
    |select_ln34_reg_732                  |   4|   0|    4|          0|
    |tmp2_mid1_reg_937                    |   8|   0|    8|          0|
    |tmp2_reg_932                         |   8|   0|    8|          0|
    |tmp_0_0_mid1_reg_779                 |   9|   0|    9|          0|
    |tmp_0_0_reg_756                      |   9|   0|    9|          0|
    |zext_ln28_1_cast4_reg_670            |   7|   0|   14|          7|
    |zext_ln28_7_reg_818                  |   4|   0|   14|         10|
    |zext_ln28_7_reg_818_pp0_iter2_reg    |   4|   0|   14|         10|
    |zext_ln28_9_reg_829                  |   4|   0|   14|         10|
    |zext_ln28_9_reg_829_pp0_iter2_reg    |   4|   0|   14|         10|
    |zext_ln28_reg_664                    |   7|   0|    9|          2|
    |zext_ln34_1_cast_reg_682             |   6|   0|   12|          6|
    |zext_ln34_reg_676                    |   6|   0|    8|          2|
    |add_ln28_3_reg_878                   |  64|  32|   14|          0|
    |icmp_ln18_reg_703                    |  64|  32|    1|          0|
    |icmp_ln19_reg_714                    |  64|  32|    1|          0|
    |out_d_0_reg_186                      |  64|  32|    5|          0|
    |out_d_reg_707                        |  64|  32|    5|          0|
    |out_h_0_reg_209                      |  64|  32|    4|          0|
    |out_h_reg_749                        |  64|  32|    4|          0|
    |select_ln28_reg_789                  |  64|  32|    4|          0|
    |select_ln34_12_reg_766               |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1101| 288|  621|         57|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 4, D = 26, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 29 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 3 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 30 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 31 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_42 = trunc i5 %output_height_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 33 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %empty_42 to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 34 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i4 %empty to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 35 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.34ns)   --->   "%mul_ln9 = mul i8 %zext_ln9, %zext_ln9_1" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 36 'mul' 'mul_ln9' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 37 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 38 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 39 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i5 %output_width_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 40 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i5 %output_height_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 41 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i6 %input_width_read to i7" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 42 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %input_height_read to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 43 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln28_1_cast4 = zext i7 %sext_ln9_2 to i14" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 44 'zext' 'zext_ln28_1_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %sext_ln9_1 to i8" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 45 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln34_1_cast = zext i6 %sext_ln9 to i12" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 46 'zext' 'zext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_43 = trunc i6 %output_depth_read to i5" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 47 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i5 %empty_43 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 48 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i8 %mul_ln9 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 49 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.17ns)   --->   "%mul_ln9_1 = mul i13 %zext_ln9_2, %zext_ln9_3" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 50 'mul' 'mul_ln9_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %empty, 0" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 51 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.66ns)   --->   "br label %.preheader7" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.66>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i13 [ 0, %0 ], [ %add_ln18, %hls_label_0 ]" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 53 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln18, %hls_label_0 ]" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 54 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln19_1, %hls_label_0 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 55 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %out_d_0 to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 56 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.74ns)   --->   "%mul_ln28 = mul i9 %zext_ln28_1, %zext_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 57 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (2.09ns)   --->   "%icmp_ln18 = icmp eq i13 %indvar_flatten39, %mul_ln9_1" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 58 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 59 'add' 'out_d' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp eq i8 %indvar_flatten, %mul_ln9" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 60 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln19_1 = add i8 %indvar_flatten, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 61 'add' 'add_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln19, %hls_label_0 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 62 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.02ns)   --->   "%select_ln34 = select i1 %icmp_ln19, i4 0, i4 %out_h_0" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 63 'select' 'select_ln34' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i5 %out_d to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 64 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (3.74ns)   --->   "%mul_ln28_1 = mul i9 %zext_ln28_4, %zext_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 65 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 66 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.30ns)   --->   "%icmp_ln20_1 = icmp eq i4 %out_w_0, %empty" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 67 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln18 & !icmp_ln19)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.73ns)   --->   "%out_h = add i4 %select_ln34, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 68 'add' 'out_h' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %shl_ln to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 70 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln28_3, %mul_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 71 'add' 'tmp_0_0' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.67ns)   --->   "%add_ln18 = add i13 %indvar_flatten39, 1" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 72 'add' 'add_ln18' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln34_8 = select i1 %icmp_ln19, i9 %mul_ln28_1, i9 %mul_ln28" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 73 'select' 'select_ln34_8' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.99ns)   --->   "%select_ln34_12 = select i1 %icmp_ln19, i1 %icmp_ln20, i1 %icmp_ln20_1" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 74 'select' 'select_ln34_12' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.21ns)   --->   "%select_ln18 = select i1 %icmp_ln19, i5 %out_d, i5 %out_d_0" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 75 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%shl_ln28_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 76 'bitconcatenate' 'shl_ln28_mid1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%zext_ln28_13 = zext i5 %shl_ln28_mid1 to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 77 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln28_13, %select_ln34_8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 78 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.24ns)   --->   "%select_ln19_1 = select i1 %icmp_ln19, i8 1, i8 %add_ln19_1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 79 'select' 'select_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.02>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%select_ln34_10 = select i1 %icmp_ln19, i9 %mul_ln28_1, i9 %tmp_0_0" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 80 'select' 'select_ln34_10' <Predicate = (!icmp_ln18 & !select_ln34_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28_1 = or i1 %select_ln34_12, %icmp_ln19" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 81 'or' 'or_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %or_ln28_1, i4 0, i4 %out_w_0" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 82 'select' 'select_ln28' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %select_ln34_12, i9 %tmp_0_0_mid1, i9 %select_ln34_10" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 83 'select' 'select_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.02ns)   --->   "%select_ln19 = select i1 %select_ln34_12, i4 %out_h, i4 %select_ln34" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 84 'select' 'select_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.35>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i9 %select_ln28_1 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 85 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (4.35ns)   --->   "%mul_ln28_2 = mul i14 %zext_ln28_1_cast4, %zext_ln28_14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 86 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln18)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (1.73ns)   --->   "%out_w = add i4 %select_ln28, 1" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 87 'add' 'out_w' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.81>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln28_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln28, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 88 'bitconcatenate' 'shl_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i5 %shl_ln28_1 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 89 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.81ns)   --->   "%add_ln28 = add i14 %mul_ln28_2, %zext_ln28_7" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 90 'add' 'add_ln28' <Predicate = (!icmp_ln18)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln28 = or i5 %shl_ln28_1, 1" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 91 'or' 'or_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i5 %or_ln28 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 92 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.81ns)   --->   "%add_ln28_1 = add i14 %mul_ln28_2, %zext_ln28_9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 93 'add' 'add_ln28_1' <Predicate = (!icmp_ln18)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.68>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i14 %add_ln28 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 94 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 95 'getelementptr' 'input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 96 [3/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 96 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i14 %add_ln28_1 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 97 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_10" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 98 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 99 [3/3] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 99 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 11 <SV = 10> <Delay = 1.68>
ST_11 : Operation 100 [2/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 100 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 101 [2/3] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 101 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 12 <SV = 11> <Delay = 1.82>
ST_12 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln28_4 = add i9 %select_ln28_1, 1" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 102 'add' 'add_ln28_4' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 103 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 104 [1/3] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 104 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 13 <SV = 12> <Delay = 4.35>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i9 %add_ln28_4 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 105 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (4.35ns)   --->   "%mul_ln28_3 = mul i14 %zext_ln28_1_cast4, %zext_ln28_15" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 106 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln18)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (2.42ns)   --->   "%icmp_ln29 = icmp slt i16 %input_load, %input_load_1" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 107 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln18)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.81>
ST_14 : Operation 108 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln29, i14 %add_ln28_1, i14 %add_ln28" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 108 'select' 'select_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (1.81ns)   --->   "%add_ln28_2 = add i14 %mul_ln28_3, %zext_ln28_7" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 109 'add' 'add_ln28_2' <Predicate = (!icmp_ln18)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln28_3 = add i14 %mul_ln28_3, %zext_ln28_9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 110 'add' 'add_ln28_3' <Predicate = (!icmp_ln18)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.68>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i14 %select_ln29 to i64" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 111 'zext' 'zext_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 112 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 113 [3/3] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 113 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i14 %add_ln28_2 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 114 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_11" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 115 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 116 [3/3] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 116 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 16 <SV = 15> <Delay = 1.68>
ST_16 : Operation 117 [2/3] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 117 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_16 : Operation 118 [2/3] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 118 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 17 <SV = 16> <Delay = 1.68>
ST_17 : Operation 119 [1/3] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 119 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_17 : Operation 120 [1/3] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 120 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 18 <SV = 17> <Delay = 2.42>
ST_18 : Operation 121 [1/1] (2.42ns)   --->   "%icmp_ln29_1 = icmp slt i16 %input_load_2, %input_load_3" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 121 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.70>
ST_19 : Operation 122 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln29_1, i14 %add_ln28_2, i14 %select_ln29" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 122 'select' 'select_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.68>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i14 %select_ln29_1 to i64" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 123 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_19" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 124 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 125 [3/3] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 125 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i14 %add_ln28_3 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 126 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 127 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_20 : Operation 128 [3/3] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 128 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 21 <SV = 20> <Delay = 3.78>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i5 %out_d to i8" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 129 'zext' 'zext_ln34_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (3.78ns)   --->   "%mul_ln34_1 = mul i8 %zext_ln34_8, %zext_ln34" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 130 'mul' 'mul_ln34_1' <Predicate = (!icmp_ln18)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [2/3] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 131 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_21 : Operation 132 [2/3] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 132 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 22 <SV = 21> <Delay = 1.68>
ST_22 : Operation 133 [1/3] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 133 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_22 : Operation 134 [1/3] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 134 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 23 <SV = 22> <Delay = 3.78>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i5 %out_d_0 to i8" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 135 'zext' 'zext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (3.78ns)   --->   "%mul_ln34 = mul i8 %zext_ln34_7, %zext_ln34" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 136 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (2.42ns)   --->   "%icmp_ln29_2 = icmp slt i16 %input_load_4, %input_load_5" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 137 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.91>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i4 %out_h_0 to i8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 138 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln19 & !select_ln34_12)> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (1.91ns)   --->   "%tmp2 = add i8 %zext_ln28_2, %mul_ln34" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 139 'add' 'tmp2' <Predicate = (!icmp_ln19 & !select_ln34_12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %1, label %hls_label_0" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln34_9 = select i1 %icmp_ln19, i8 %mul_ln34_1, i8 %mul_ln34" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 141 'select' 'select_ln34_9' <Predicate = (!icmp_ln18 & select_ln34_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%zext_ln28_6 = zext i4 %out_h to i8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 142 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln18 & select_ln34_12)> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i8 %zext_ln28_6, %select_ln34_9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 143 'add' 'tmp2_mid1' <Predicate = (!icmp_ln18 & select_ln34_12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 144 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln29_2, i14 %add_ln28_3, i14 %select_ln29_1" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 144 'select' 'select_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.68>
ST_25 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_2)   --->   "%select_ln34_11 = select i1 %icmp_ln19, i8 %mul_ln34_1, i8 %tmp2" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 145 'select' 'select_ln34_11' <Predicate = (!icmp_ln18 & !select_ln34_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 146 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %select_ln34_12, i8 %tmp2_mid1, i8 %select_ln34_11" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 146 'select' 'select_ln28_2' <Predicate = (!icmp_ln18)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i14 %select_ln29_2 to i64" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 147 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_20" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 148 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_25 : Operation 149 [3/3] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 149 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 26 <SV = 25> <Delay = 6.38>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i8 %select_ln28_2 to i12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 150 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (3.36ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln28_4 = mul i12 %zext_ln34_1_cast, %zext_ln28_16" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 151 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln18)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i4 %select_ln28 to i12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 152 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_26 : Operation 153 [2/3] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 153 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_26 : Operation 154 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln34 = add i12 %zext_ln28_5, %mul_ln28_4" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 154 'add' 'add_ln34' <Predicate = (!icmp_ln18)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.68>
ST_27 : Operation 155 [1/3] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 155 'load' 'input_load_6' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 28 <SV = 27> <Delay = 1.68>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 3136, i64 0)"   --->   Operation 156 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 157 'specregionbegin' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 158 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i12 %add_ln34 to i64" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 159 'zext' 'zext_ln34_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34_9" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 160 'getelementptr' 'output_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 161 [1/1] (1.68ns)   --->   "store i16 %input_load_6, i16* %output_addr, align 2" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 161 'store' <Predicate = (!icmp_ln18)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [../layers_c/max_pooling2d.cpp:35]   --->   Operation 162 'specregionend' 'empty_45' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader7" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 163 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 29 <SV = 24> <Delay = 0.00>
ST_29 : Operation 164 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 164 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 001000000000000000000000000000]
output_height_read (read             ) [ 001000000000000000000000000000]
empty              (trunc            ) [ 001111111111111111111111111110]
empty_42           (trunc            ) [ 000000000000000000000000000000]
zext_ln9           (zext             ) [ 000000000000000000000000000000]
zext_ln9_1         (zext             ) [ 000000000000000000000000000000]
mul_ln9            (mul              ) [ 001111111111111111111111111110]
output_depth_read  (read             ) [ 000000000000000000000000000000]
input_width_read   (read             ) [ 000000000000000000000000000000]
input_height_read  (read             ) [ 000000000000000000000000000000]
sext_ln9           (sext             ) [ 000000000000000000000000000000]
sext_ln9_1         (sext             ) [ 000000000000000000000000000000]
sext_ln9_2         (sext             ) [ 000000000000000000000000000000]
zext_ln28          (zext             ) [ 000111111111111111111111111110]
zext_ln28_1_cast4  (zext             ) [ 000111111111111111111111111110]
zext_ln34          (zext             ) [ 000111111111111111111111111110]
zext_ln34_1_cast   (zext             ) [ 000111111111111111111111111110]
empty_43           (trunc            ) [ 000000000000000000000000000000]
zext_ln9_2         (zext             ) [ 000000000000000000000000000000]
zext_ln9_3         (zext             ) [ 000000000000000000000000000000]
mul_ln9_1          (mul              ) [ 000111111111111111111111111110]
icmp_ln20          (icmp             ) [ 000111111111111111111111111110]
br_ln18            (br               ) [ 001111111111111111111111111110]
indvar_flatten39   (phi              ) [ 000111100000000000000000000000]
out_d_0            (phi              ) [ 000111111111111111111111000000]
indvar_flatten     (phi              ) [ 000100000000000000000000000000]
zext_ln28_1        (zext             ) [ 000000000000000000000000000000]
mul_ln28           (mul              ) [ 000011100000000000000000000000]
icmp_ln18          (icmp             ) [ 000111111111111111111111111110]
out_d              (add              ) [ 000111111111111111111100000000]
icmp_ln19          (icmp             ) [ 000111111111111111111111110000]
add_ln19_1         (add              ) [ 000011100000000000000000000000]
out_h_0            (phi              ) [ 000111101111111111111111100000]
select_ln34        (select           ) [ 000101110000000000000000000000]
zext_ln28_4        (zext             ) [ 000000000000000000000000000000]
mul_ln28_1         (mul              ) [ 000101110000000000000000000000]
out_w_0            (phi              ) [ 000111110000000000000000000000]
icmp_ln20_1        (icmp             ) [ 000000100000000000000000000000]
out_h              (add              ) [ 000111111111111111111111100000]
shl_ln             (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln28_3        (zext             ) [ 000000000000000000000000000000]
tmp_0_0            (add              ) [ 000100010000000000000000000000]
add_ln18           (add              ) [ 001111111111111111111111111110]
select_ln34_8      (select           ) [ 000000000000000000000000000000]
select_ln34_12     (select           ) [ 000111111111111111111111110000]
select_ln18        (select           ) [ 001111111111111111111111111110]
shl_ln28_mid1      (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln28_13       (zext             ) [ 000000000000000000000000000000]
tmp_0_0_mid1       (add              ) [ 000100010000000000000000000000]
select_ln19_1      (select           ) [ 001111111111111111111111111110]
select_ln34_10     (select           ) [ 000000000000000000000000000000]
or_ln28_1          (or               ) [ 000000000000000000000000000000]
select_ln28        (select           ) [ 000111101111111111111111111000]
select_ln28_1      (select           ) [ 000111101111100000000000000000]
select_ln19        (select           ) [ 001111101111111111111111111110]
zext_ln28_14       (zext             ) [ 000000000000000000000000000000]
mul_ln28_2         (mul              ) [ 000001000100000000000000000000]
out_w              (add              ) [ 001111100111111111111111111110]
shl_ln28_1         (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln28_7        (zext             ) [ 000111100011111000000000000000]
add_ln28           (add              ) [ 000111100011111000000000000000]
or_ln28            (or               ) [ 000000000000000000000000000000]
zext_ln28_9        (zext             ) [ 000111100011111000000000000000]
add_ln28_1         (add              ) [ 000111100011111000000000000000]
zext_ln28_8        (zext             ) [ 000000000000000000000000000000]
input_addr         (getelementptr    ) [ 000110000001100000000000000000]
zext_ln28_10       (zext             ) [ 000000000000000000000000000000]
input_addr_1       (getelementptr    ) [ 000110000001100000000000000000]
add_ln28_4         (add              ) [ 000001000000010000000000000000]
input_load         (load             ) [ 000001000000010000000000000000]
input_load_1       (load             ) [ 000001000000010000000000000000]
zext_ln28_15       (zext             ) [ 000000000000000000000000000000]
mul_ln28_3         (mul              ) [ 000000100000001000000000000000]
icmp_ln29          (icmp             ) [ 000000100000001000000000000000]
select_ln29        (select           ) [ 000111100000000111110000000000]
add_ln28_2         (add              ) [ 000111100000000111110000000000]
add_ln28_3         (add              ) [ 000111100000000111111111100000]
zext_ln29          (zext             ) [ 000000000000000000000000000000]
input_addr_2       (getelementptr    ) [ 000011000000000011000000000000]
zext_ln28_11       (zext             ) [ 000000000000000000000000000000]
input_addr_3       (getelementptr    ) [ 000011000000000011000000000000]
input_load_2       (load             ) [ 000000100000000000100000000000]
input_load_3       (load             ) [ 000000100000000000100000000000]
icmp_ln29_1        (icmp             ) [ 000100000000000000010000000000]
select_ln29_1      (select           ) [ 000111100000000000001111100000]
zext_ln29_19       (zext             ) [ 000000000000000000000000000000]
input_addr_4       (getelementptr    ) [ 000001100000000000000110000000]
zext_ln28_12       (zext             ) [ 000000000000000000000000000000]
input_addr_5       (getelementptr    ) [ 000001100000000000000110000000]
zext_ln34_8        (zext             ) [ 000000000000000000000000000000]
mul_ln34_1         (mul              ) [ 000111100000000000000011110000]
input_load_4       (load             ) [ 000100000000000000000001000000]
input_load_5       (load             ) [ 000100000000000000000001000000]
zext_ln34_7        (zext             ) [ 000000000000000000000000000000]
mul_ln34           (mul              ) [ 000010000000000000000000100000]
icmp_ln29_2        (icmp             ) [ 000010000000000000000000100000]
zext_ln28_2        (zext             ) [ 000000000000000000000000000000]
tmp2               (add              ) [ 000001000000000000000000010000]
br_ln18            (br               ) [ 000000000000000000000000000000]
select_ln34_9      (select           ) [ 000000000000000000000000000000]
zext_ln28_6        (zext             ) [ 000000000000000000000000000000]
tmp2_mid1          (add              ) [ 000001000000000000000000010000]
select_ln29_2      (select           ) [ 000001000000000000000000010000]
select_ln34_11     (select           ) [ 000000000000000000000000000000]
select_ln28_2      (select           ) [ 000000100000000000000000001000]
zext_ln29_20       (zext             ) [ 000000000000000000000000000000]
input_addr_6       (getelementptr    ) [ 000100100000000000000000001100]
zext_ln28_16       (zext             ) [ 000000000000000000000000000000]
mul_ln28_4         (mul              ) [ 000000000000000000000000000000]
zext_ln28_5        (zext             ) [ 000000000000000000000000000000]
add_ln34           (add              ) [ 000110000000000000000000000110]
input_load_6       (load             ) [ 000010000000000000000000000010]
empty_44           (speclooptripcount) [ 000000000000000000000000000000]
tmp                (specregionbegin  ) [ 000000000000000000000000000000]
specpipeline_ln23  (specpipeline     ) [ 000000000000000000000000000000]
zext_ln34_9        (zext             ) [ 000000000000000000000000000000]
output_addr        (getelementptr    ) [ 000000000000000000000000000000]
store_ln34         (store            ) [ 000000000000000000000000000000]
empty_45           (specregionend    ) [ 000000000000000000000000000000]
br_ln20            (br               ) [ 001111111111111111111111111110]
ret_ln0            (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="output_width_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_height_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_depth_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_height_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="1"/>
<pin id="111" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/10 input_load_1/10 input_load_2/15 input_load_3/15 input_load_4/20 input_load_5/20 input_load_6/25 "/>
</bind>
</comp>

<comp id="113" class="1004" name="input_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="14" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/10 "/>
</bind>
</comp>

<comp id="121" class="1004" name="input_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/15 "/>
</bind>
</comp>

<comp id="129" class="1004" name="input_addr_3_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="14" slack="0"/>
<pin id="133" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/15 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="14" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/20 "/>
</bind>
</comp>

<comp id="145" class="1004" name="input_addr_5_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/20 "/>
</bind>
</comp>

<comp id="153" class="1004" name="input_addr_6_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="14" slack="0"/>
<pin id="157" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/25 "/>
</bind>
</comp>

<comp id="161" class="1004" name="output_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/28 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln34_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/28 "/>
</bind>
</comp>

<comp id="174" class="1005" name="indvar_flatten39_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="1"/>
<pin id="176" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten39_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="13" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="out_d_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="1"/>
<pin id="188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="out_d_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="5" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="indvar_flatten_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="8" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="out_h_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="2"/>
<pin id="211" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="out_h_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="4" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="out_w_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="2"/>
<pin id="223" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="out_w_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="3"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="4" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="233" class="1005" name="reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 input_load_4 input_load_6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 input_load_3 input_load_5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="1"/>
<pin id="246" dir="0" index="1" bw="16" slack="1"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/13 icmp_ln29_1/18 icmp_ln29_2/23 "/>
</bind>
</comp>

<comp id="250" class="1004" name="empty_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="empty_42_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln9_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln9_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mul_ln9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln9_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln9_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln9_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln28_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln28_1_cast4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1_cast4/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln34_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln34_1_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="12" slack="24"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1_cast/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="empty_43_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_43/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln9_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln9_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mul_ln9_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln20_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln28_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mul_ln28_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="7" slack="1"/>
<pin id="327" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln18_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="13" slack="0"/>
<pin id="331" dir="0" index="1" bw="13" slack="1"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="out_d_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln19_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="2"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln19_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln34_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln28_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="mul_ln28_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="7" slack="2"/>
<pin id="364" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln20_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="4"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="out_h_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="shl_ln_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="2"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln28_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_0_0_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="3"/>
<pin id="391" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln18_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="13" slack="3"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln34_8_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="3"/>
<pin id="401" dir="0" index="1" bw="9" slack="2"/>
<pin id="402" dir="0" index="2" bw="9" slack="3"/>
<pin id="403" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_8/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln34_12_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="3"/>
<pin id="406" dir="0" index="1" bw="1" slack="4"/>
<pin id="407" dir="0" index="2" bw="1" slack="1"/>
<pin id="408" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_12/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln18_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="3"/>
<pin id="411" dir="0" index="1" bw="5" slack="3"/>
<pin id="412" dir="0" index="2" bw="5" slack="3"/>
<pin id="413" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln28_mid1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="1"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_mid1/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln28_13_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_0_0_mid1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="0"/>
<pin id="429" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln19_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="3"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="3"/>
<pin id="436" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln34_10_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="4"/>
<pin id="440" dir="0" index="1" bw="9" slack="3"/>
<pin id="441" dir="0" index="2" bw="9" slack="1"/>
<pin id="442" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_10/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln28_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="1" slack="4"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln28_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="0" index="2" bw="4" slack="2"/>
<pin id="451" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln28_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="9" slack="1"/>
<pin id="458" dir="0" index="2" bw="9" slack="0"/>
<pin id="459" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln19_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="4" slack="2"/>
<pin id="464" dir="0" index="2" bw="4" slack="3"/>
<pin id="465" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln28_14_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="1"/>
<pin id="468" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_14/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="mul_ln28_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="6"/>
<pin id="471" dir="0" index="1" bw="9" slack="0"/>
<pin id="472" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="out_w_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="shl_ln28_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="2"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_1/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln28_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln28_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="1"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="or_ln28_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln28_9_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln28_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="1"/>
<pin id="507" dir="0" index="1" bw="5" slack="0"/>
<pin id="508" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln28_8_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="14" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln28_10_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/10 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln28_4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="5"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/12 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln28_15_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="1"/>
<pin id="525" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_15/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mul_ln28_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="11"/>
<pin id="528" dir="0" index="1" bw="9" slack="0"/>
<pin id="529" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln29_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="14" slack="5"/>
<pin id="534" dir="0" index="2" bw="14" slack="5"/>
<pin id="535" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln28_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="1"/>
<pin id="538" dir="0" index="1" bw="5" slack="5"/>
<pin id="539" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln28_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="1"/>
<pin id="542" dir="0" index="1" bw="5" slack="5"/>
<pin id="543" dir="1" index="2" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/14 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln29_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="14" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/15 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln28_11_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/15 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln29_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="14" slack="5"/>
<pin id="555" dir="0" index="2" bw="14" slack="5"/>
<pin id="556" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/19 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln29_19_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="14" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_19/20 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln28_12_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="14" slack="6"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/20 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln34_8_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="18"/>
<pin id="567" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_8/21 "/>
</bind>
</comp>

<comp id="568" class="1004" name="mul_ln34_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="0" index="1" bw="6" slack="19"/>
<pin id="571" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_1/21 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln34_7_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="20"/>
<pin id="575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_7/23 "/>
</bind>
</comp>

<comp id="577" class="1004" name="mul_ln34_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="6" slack="21"/>
<pin id="580" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/23 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln28_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="20"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/24 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="1"/>
<pin id="589" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/24 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln34_9_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="21"/>
<pin id="593" dir="0" index="1" bw="8" slack="3"/>
<pin id="594" dir="0" index="2" bw="8" slack="1"/>
<pin id="595" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_9/24 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln28_6_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="19"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/24 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp2_mid1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/24 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln29_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="14" slack="10"/>
<pin id="608" dir="0" index="2" bw="14" slack="5"/>
<pin id="609" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/24 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln34_11_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="22"/>
<pin id="612" dir="0" index="1" bw="8" slack="4"/>
<pin id="613" dir="0" index="2" bw="8" slack="1"/>
<pin id="614" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_11/25 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln28_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="19"/>
<pin id="617" dir="0" index="1" bw="8" slack="1"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/25 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln29_20_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="14" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_20/25 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln28_16_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_16/26 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln28_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="19"/>
<pin id="630" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/26 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln34_9_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="12" slack="2"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_9/28 "/>
</bind>
</comp>

<comp id="635" class="1007" name="grp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="24"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="4" slack="0"/>
<pin id="639" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28_4/26 add_ln34/26 "/>
</bind>
</comp>

<comp id="642" class="1005" name="output_width_read_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="1"/>
<pin id="644" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="647" class="1005" name="output_height_read_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="1"/>
<pin id="649" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="652" class="1005" name="empty_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="1"/>
<pin id="654" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="658" class="1005" name="mul_ln9_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9 "/>
</bind>
</comp>

<comp id="664" class="1005" name="zext_ln28_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="1"/>
<pin id="666" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="670" class="1005" name="zext_ln28_1_cast4_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="14" slack="6"/>
<pin id="672" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln28_1_cast4 "/>
</bind>
</comp>

<comp id="676" class="1005" name="zext_ln34_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="19"/>
<pin id="678" dir="1" index="1" bw="8" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="682" class="1005" name="zext_ln34_1_cast_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="24"/>
<pin id="684" dir="1" index="1" bw="12" slack="24"/>
</pin_list>
<bind>
<opset="zext_ln34_1_cast "/>
</bind>
</comp>

<comp id="687" class="1005" name="mul_ln9_1_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="13" slack="1"/>
<pin id="689" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="icmp_ln20_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="4"/>
<pin id="694" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="697" class="1005" name="mul_ln28_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="9" slack="3"/>
<pin id="699" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="703" class="1005" name="icmp_ln18_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="707" class="1005" name="out_d_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="1"/>
<pin id="709" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="714" class="1005" name="icmp_ln19_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln19_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="3"/>
<pin id="729" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln19_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="select_ln34_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="1"/>
<pin id="734" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="738" class="1005" name="mul_ln28_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="9" slack="2"/>
<pin id="740" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln20_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="out_h_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="1"/>
<pin id="751" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_0_0_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="9" slack="1"/>
<pin id="758" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_0 "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln18_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="13" slack="1"/>
<pin id="763" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="766" class="1005" name="select_ln34_12_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_12 "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln18_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="1"/>
<pin id="776" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_0_0_mid1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="9" slack="1"/>
<pin id="781" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_0_mid1 "/>
</bind>
</comp>

<comp id="784" class="1005" name="select_ln19_1_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="1"/>
<pin id="786" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_1 "/>
</bind>
</comp>

<comp id="789" class="1005" name="select_ln28_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="1"/>
<pin id="791" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="796" class="1005" name="select_ln28_1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="1"/>
<pin id="798" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="select_ln19_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="1"/>
<pin id="804" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="807" class="1005" name="mul_ln28_2_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="14" slack="1"/>
<pin id="809" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="out_w_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="1"/>
<pin id="815" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="818" class="1005" name="zext_ln28_7_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="14" slack="5"/>
<pin id="820" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln28_7 "/>
</bind>
</comp>

<comp id="823" class="1005" name="add_ln28_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="14" slack="1"/>
<pin id="825" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="829" class="1005" name="zext_ln28_9_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="14" slack="5"/>
<pin id="831" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln28_9 "/>
</bind>
</comp>

<comp id="834" class="1005" name="add_ln28_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="14" slack="1"/>
<pin id="836" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="input_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="1"/>
<pin id="842" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="input_addr_1_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="14" slack="1"/>
<pin id="847" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln28_4_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="1"/>
<pin id="852" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_4 "/>
</bind>
</comp>

<comp id="855" class="1005" name="mul_ln28_3_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="14" slack="1"/>
<pin id="857" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_3 "/>
</bind>
</comp>

<comp id="861" class="1005" name="icmp_ln29_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="866" class="1005" name="select_ln29_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="14" slack="1"/>
<pin id="868" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="872" class="1005" name="add_ln28_2_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="14" slack="1"/>
<pin id="874" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_2 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln28_3_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="14" slack="6"/>
<pin id="880" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="add_ln28_3 "/>
</bind>
</comp>

<comp id="884" class="1005" name="input_addr_2_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="14" slack="1"/>
<pin id="886" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="889" class="1005" name="input_addr_3_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="1"/>
<pin id="891" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="894" class="1005" name="icmp_ln29_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="select_ln29_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="1"/>
<pin id="901" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="input_addr_4_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="14" slack="1"/>
<pin id="907" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="910" class="1005" name="input_addr_5_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="14" slack="1"/>
<pin id="912" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="915" class="1005" name="mul_ln34_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="3"/>
<pin id="917" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln34_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="mul_ln34_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="1"/>
<pin id="923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="927" class="1005" name="icmp_ln29_2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="1"/>
<pin id="934" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp2_mid1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="1"/>
<pin id="939" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_mid1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="select_ln29_2_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="14" slack="1"/>
<pin id="944" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_2 "/>
</bind>
</comp>

<comp id="947" class="1005" name="select_ln28_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="1"/>
<pin id="949" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="input_addr_6_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="14" slack="1"/>
<pin id="954" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln34_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="12" slack="2"/>
<pin id="959" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="96" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="103" pin="7"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="103" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="242"><net_src comp="103" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="103" pin="7"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="233" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="66" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="72" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="250" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="258" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="281"><net_src comp="84" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="90" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="278" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="275" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="272" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="78" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="302" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="190" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="178" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="190" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="202" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="202" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="20" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="213" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="225" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="209" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="174" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="414"><net_src comp="186" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="34" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="399" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="30" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="20" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="221" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="438" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="479" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="479" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="28" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="510" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="517"><net_src comp="514" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="564"><net_src comp="561" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="186" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="209" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="591" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="620"><net_src comp="610" pin="3"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="634"><net_src comp="631" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="640"><net_src comp="625" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="628" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="645"><net_src comp="66" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="650"><net_src comp="72" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="655"><net_src comp="250" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="661"><net_src comp="266" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="667"><net_src comp="282" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="673"><net_src comp="286" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="679"><net_src comp="290" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="685"><net_src comp="294" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="690"><net_src comp="309" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="695"><net_src comp="315" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="700"><net_src comp="324" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="706"><net_src comp="329" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="334" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="717"><net_src comp="340" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="725"><net_src comp="714" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="726"><net_src comp="714" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="730"><net_src comp="345" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="735"><net_src comp="351" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="741"><net_src comp="361" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="747"><net_src comp="366" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="752"><net_src comp="371" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="759"><net_src comp="388" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="764"><net_src comp="393" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="769"><net_src comp="404" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="773"><net_src comp="766" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="777"><net_src comp="409" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="782"><net_src comp="426" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="787"><net_src comp="432" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="792"><net_src comp="447" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="799"><net_src comp="455" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="805"><net_src comp="461" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="810"><net_src comp="469" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="816"><net_src comp="474" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="821"><net_src comp="486" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="826"><net_src comp="490" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="832"><net_src comp="501" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="837"><net_src comp="505" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="843"><net_src comp="96" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="848"><net_src comp="113" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="853"><net_src comp="518" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="858"><net_src comp="526" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="864"><net_src comp="244" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="869"><net_src comp="531" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="875"><net_src comp="536" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="881"><net_src comp="540" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="887"><net_src comp="121" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="892"><net_src comp="129" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="897"><net_src comp="244" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="902"><net_src comp="552" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="908"><net_src comp="137" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="913"><net_src comp="145" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="918"><net_src comp="568" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="924"><net_src comp="577" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="930"><net_src comp="244" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="935"><net_src comp="586" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="940"><net_src comp="599" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="945"><net_src comp="605" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="950"><net_src comp="615" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="955"><net_src comp="153" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="960"><net_src comp="635" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="631" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {28 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {2 }
	Port: max_pooling2d_fix16 : input_width | {2 }
	Port: max_pooling2d_fix16 : input_r | {10 11 12 15 16 17 20 21 22 25 26 27 }
	Port: max_pooling2d_fix16 : output_depth | {2 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		zext_ln9 : 1
		zext_ln9_1 : 1
		mul_ln9 : 2
	State 2
		zext_ln28_1_cast4 : 1
		zext_ln34 : 1
		zext_ln34_1_cast : 1
		zext_ln9_2 : 1
		mul_ln9_1 : 2
	State 3
		zext_ln28_1 : 1
		mul_ln28 : 2
		icmp_ln18 : 1
		out_d : 1
		icmp_ln19 : 1
		add_ln19_1 : 1
	State 4
		select_ln34 : 1
		mul_ln28_1 : 1
	State 5
		icmp_ln20_1 : 1
	State 6
		zext_ln28_3 : 1
		tmp_0_0 : 2
		zext_ln28_13 : 1
		tmp_0_0_mid1 : 2
	State 7
		select_ln28_1 : 1
	State 8
		mul_ln28_2 : 1
	State 9
		zext_ln28_7 : 1
		add_ln28 : 2
		or_ln28 : 1
		zext_ln28_9 : 1
		add_ln28_1 : 2
	State 10
		input_addr : 1
		input_load : 2
		input_addr_1 : 1
		input_load_1 : 2
	State 11
	State 12
	State 13
		mul_ln28_3 : 1
	State 14
	State 15
		input_addr_2 : 1
		input_load_2 : 2
		input_addr_3 : 1
		input_load_3 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
		input_addr_4 : 1
		input_load_4 : 2
		input_addr_5 : 1
		input_load_5 : 2
	State 21
		mul_ln34_1 : 1
	State 22
	State 23
		mul_ln34 : 1
	State 24
		tmp2 : 1
		tmp2_mid1 : 1
	State 25
		select_ln28_2 : 1
		input_addr_6 : 1
		input_load_6 : 2
	State 26
		mul_ln28_4 : 1
		add_ln34 : 2
	State 27
	State 28
		output_addr : 1
		store_ln34 : 2
		empty_45 : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln9_fu_266        |    0    |    0    |    13   |
|          |        mul_ln9_1_fu_309       |    0    |    0    |    41   |
|          |        mul_ln28_fu_324        |    0    |    0    |    33   |
|    mul   |       mul_ln28_1_fu_361       |    0    |    0    |    33   |
|          |       mul_ln28_2_fu_469       |    0    |    0    |    51   |
|          |       mul_ln28_3_fu_526       |    0    |    0    |    51   |
|          |       mul_ln34_1_fu_568       |    0    |    0    |    26   |
|          |        mul_ln34_fu_577        |    0    |    0    |    26   |
|----------|-------------------------------|---------|---------|---------|
|          |          out_d_fu_334         |    0    |    0    |    15   |
|          |       add_ln19_1_fu_345       |    0    |    0    |    15   |
|          |          out_h_fu_371         |    0    |    0    |    13   |
|          |         tmp_0_0_fu_388        |    0    |    0    |    15   |
|          |        add_ln18_fu_393        |    0    |    0    |    17   |
|          |      tmp_0_0_mid1_fu_426      |    0    |    0    |    15   |
|    add   |          out_w_fu_474         |    0    |    0    |    13   |
|          |        add_ln28_fu_490        |    0    |    0    |    19   |
|          |       add_ln28_1_fu_505       |    0    |    0    |    19   |
|          |       add_ln28_4_fu_518       |    0    |    0    |    15   |
|          |       add_ln28_2_fu_536       |    0    |    0    |    19   |
|          |       add_ln28_3_fu_540       |    0    |    0    |    19   |
|          |          tmp2_fu_586          |    0    |    0    |    15   |
|          |        tmp2_mid1_fu_599       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln34_fu_351      |    0    |    0    |    4    |
|          |      select_ln34_8_fu_399     |    0    |    0    |    9    |
|          |     select_ln34_12_fu_404     |    0    |    0    |    2    |
|          |       select_ln18_fu_409      |    0    |    0    |    5    |
|          |      select_ln19_1_fu_432     |    0    |    0    |    8    |
|          |     select_ln34_10_fu_438     |    0    |    0    |    9    |
|          |       select_ln28_fu_447      |    0    |    0    |    4    |
|  select  |      select_ln28_1_fu_455     |    0    |    0    |    9    |
|          |       select_ln19_fu_461      |    0    |    0    |    4    |
|          |       select_ln29_fu_531      |    0    |    0    |    14   |
|          |      select_ln29_1_fu_552     |    0    |    0    |    14   |
|          |      select_ln34_9_fu_591     |    0    |    0    |    8    |
|          |      select_ln29_2_fu_605     |    0    |    0    |    14   |
|          |     select_ln34_11_fu_610     |    0    |    0    |    8    |
|          |      select_ln28_2_fu_615     |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_244          |    0    |    0    |    13   |
|          |        icmp_ln20_fu_315       |    0    |    0    |    9    |
|   icmp   |        icmp_ln18_fu_329       |    0    |    0    |    13   |
|          |        icmp_ln19_fu_340       |    0    |    0    |    11   |
|          |       icmp_ln20_1_fu_366      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln28_1_fu_443       |    0    |    0    |    2    |
|          |         or_ln28_fu_495        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_635          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_66 |    0    |    0    |    0    |
|          | output_height_read_read_fu_72 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_78 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_84  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_90 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_250         |    0    |    0    |    0    |
|   trunc  |        empty_42_fu_254        |    0    |    0    |    0    |
|          |        empty_43_fu_298        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln9_fu_258        |    0    |    0    |    0    |
|          |       zext_ln9_1_fu_262       |    0    |    0    |    0    |
|          |        zext_ln28_fu_282       |    0    |    0    |    0    |
|          |    zext_ln28_1_cast4_fu_286   |    0    |    0    |    0    |
|          |        zext_ln34_fu_290       |    0    |    0    |    0    |
|          |    zext_ln34_1_cast_fu_294    |    0    |    0    |    0    |
|          |       zext_ln9_2_fu_302       |    0    |    0    |    0    |
|          |       zext_ln9_3_fu_306       |    0    |    0    |    0    |
|          |       zext_ln28_1_fu_320      |    0    |    0    |    0    |
|          |       zext_ln28_4_fu_358      |    0    |    0    |    0    |
|          |       zext_ln28_3_fu_384      |    0    |    0    |    0    |
|          |      zext_ln28_13_fu_422      |    0    |    0    |    0    |
|          |      zext_ln28_14_fu_466      |    0    |    0    |    0    |
|          |       zext_ln28_7_fu_486      |    0    |    0    |    0    |
|   zext   |       zext_ln28_9_fu_501      |    0    |    0    |    0    |
|          |       zext_ln28_8_fu_510      |    0    |    0    |    0    |
|          |      zext_ln28_10_fu_514      |    0    |    0    |    0    |
|          |      zext_ln28_15_fu_523      |    0    |    0    |    0    |
|          |        zext_ln29_fu_544       |    0    |    0    |    0    |
|          |      zext_ln28_11_fu_548      |    0    |    0    |    0    |
|          |      zext_ln29_19_fu_557      |    0    |    0    |    0    |
|          |      zext_ln28_12_fu_561      |    0    |    0    |    0    |
|          |       zext_ln34_8_fu_565      |    0    |    0    |    0    |
|          |       zext_ln34_7_fu_573      |    0    |    0    |    0    |
|          |       zext_ln28_2_fu_582      |    0    |    0    |    0    |
|          |       zext_ln28_6_fu_596      |    0    |    0    |    0    |
|          |      zext_ln29_20_fu_621      |    0    |    0    |    0    |
|          |      zext_ln28_16_fu_625      |    0    |    0    |    0    |
|          |       zext_ln28_5_fu_628      |    0    |    0    |    0    |
|          |       zext_ln34_9_fu_631      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln9_fu_272        |    0    |    0    |    0    |
|   sext   |       sext_ln9_1_fu_275       |    0    |    0    |    0    |
|          |       sext_ln9_2_fu_278       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_376         |    0    |    0    |    0    |
|bitconcatenate|      shl_ln28_mid1_fu_415     |    0    |    0    |    0    |
|          |       shl_ln28_1_fu_479       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   675   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln18_reg_761     |   13   |
|    add_ln19_1_reg_727    |    8   |
|    add_ln28_1_reg_834    |   14   |
|    add_ln28_2_reg_872    |   14   |
|    add_ln28_3_reg_878    |   14   |
|    add_ln28_4_reg_850    |    9   |
|     add_ln28_reg_823     |   14   |
|     add_ln34_reg_957     |   12   |
|       empty_reg_652      |    4   |
|     icmp_ln18_reg_703    |    1   |
|     icmp_ln19_reg_714    |    1   |
|    icmp_ln20_1_reg_744   |    1   |
|     icmp_ln20_reg_692    |    1   |
|    icmp_ln29_1_reg_894   |    1   |
|    icmp_ln29_2_reg_927   |    1   |
|     icmp_ln29_reg_861    |    1   |
| indvar_flatten39_reg_174 |   13   |
|  indvar_flatten_reg_198  |    8   |
|   input_addr_1_reg_845   |   14   |
|   input_addr_2_reg_884   |   14   |
|   input_addr_3_reg_889   |   14   |
|   input_addr_4_reg_905   |   14   |
|   input_addr_5_reg_910   |   14   |
|   input_addr_6_reg_952   |   14   |
|    input_addr_reg_840    |   14   |
|    mul_ln28_1_reg_738    |    9   |
|    mul_ln28_2_reg_807    |   14   |
|    mul_ln28_3_reg_855    |   14   |
|     mul_ln28_reg_697     |    9   |
|    mul_ln34_1_reg_915    |    8   |
|     mul_ln34_reg_921     |    8   |
|     mul_ln9_1_reg_687    |   13   |
|      mul_ln9_reg_658     |    8   |
|      out_d_0_reg_186     |    5   |
|       out_d_reg_707      |    5   |
|      out_h_0_reg_209     |    4   |
|       out_h_reg_749      |    4   |
|      out_w_0_reg_221     |    4   |
|       out_w_reg_813      |    4   |
|output_height_read_reg_647|    5   |
| output_width_read_reg_642|    5   |
|          reg_233         |   16   |
|          reg_239         |   16   |
|    select_ln18_reg_774   |    5   |
|   select_ln19_1_reg_784  |    8   |
|    select_ln19_reg_802   |    4   |
|   select_ln28_1_reg_796  |    9   |
|   select_ln28_2_reg_947  |    8   |
|    select_ln28_reg_789   |    4   |
|   select_ln29_1_reg_899  |   14   |
|   select_ln29_2_reg_942  |   14   |
|    select_ln29_reg_866   |   14   |
|  select_ln34_12_reg_766  |    1   |
|    select_ln34_reg_732   |    4   |
|     tmp2_mid1_reg_937    |    8   |
|       tmp2_reg_932       |    8   |
|   tmp_0_0_mid1_reg_779   |    9   |
|      tmp_0_0_reg_756     |    9   |
| zext_ln28_1_cast4_reg_670|   14   |
|    zext_ln28_7_reg_818   |   14   |
|    zext_ln28_9_reg_829   |   14   |
|     zext_ln28_reg_664    |    9   |
| zext_ln34_1_cast_reg_682 |   12   |
|     zext_ln34_reg_676    |    8   |
+--------------------------+--------+
|           Total          |   569  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_103    |  p0  |   8  |  14  |   112  ||    41   |
|     grp_access_fu_103    |  p2  |   6  |   0  |    0   ||    33   |
| indvar_flatten39_reg_174 |  p0  |   2  |  13  |   26   ||    9    |
|      out_d_0_reg_186     |  p0  |   2  |   5  |   10   ||    9    |
|      out_h_0_reg_209     |  p0  |   2  |   4  |    8   ||    9    |
|      out_w_0_reg_221     |  p0  |   2  |   4  |    8   ||    9    |
|          reg_233         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_239         |  p0  |   2  |  16  |   32   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   228  || 14.5674 ||   128   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   675  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   128  |
|  Register |    -   |    -   |   569  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   569  |   803  |
+-----------+--------+--------+--------+--------+
