#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec 25 20:39:59 2024
# Process ID: 26404
# Current directory: D:/github_project/zyqn/zyqn/bmp_hdmi_test1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26356 D:\github_project\zyqn\zyqn\bmp_hdmi_test1\bmp_hdmi_test1.xpr
# Log file: D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vivado.log
# Journal file: D:/github_project/zyqn/zyqn/bmp_hdmi_test1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_project/zyqn/zyqn/bmp_hdmi_test1/bmp_hdmi_test1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1136.820 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/github_project/zyqn/zyqn/bmp_hdmi_test1/bmp_hdmi_test1.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/github_project/zyqn/zyqn/bmp_hdmi_test1/bmp_hdmi_test1.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- openedv.com:user:DVI_Transmitter:1.0 - DVI_Transmitter_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_150M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:Bic_top:1.0 - Bic_top_0
Successfully read diagram <system> from block design file <D:/github_project/zyqn/zyqn/bmp_hdmi_test1/bmp_hdmi_test1.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1377.262 ; gain = 191.863
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 20:45:57 2024...
