digraph "CFG for '_Z8gpuMeansPKfmS0_mmPfS1_' function" {
	label="CFG for '_Z8gpuMeansPKfmS0_mmPfS1_' function";

	Node0x4888290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = zext i32 %8 to i64\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %11 = zext i32 %10 to i64\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %13 = zext i32 %12 to i64\l  %14 = icmp ult i64 %9, %1\l  %15 = icmp ult i64 %11, %3\l  %16 = select i1 %14, i1 %15, i1 false\l  br i1 %16, label %17, label %128\l|{<s0>T|<s1>F}}"];
	Node0x4888290:s0 -> Node0x4888440;
	Node0x4888290:s1 -> Node0x4889e90;
	Node0x4888440 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%17:\l17:                                               \l  %18 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %12\l  store float 0.000000e+00, float addrspace(3)* %18, align 4, !tbaa !5\l  %19 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %12\l  store float 0.000000e+00, float addrspace(3)* %19, align 4, !tbaa !5\l  %20 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E5count, i32 0, i32 %12\l  store float 0.000000e+00, float addrspace(3)* %20, align 4, !tbaa !5\l  %21 = icmp ult i64 %13, %4\l  br i1 %21, label %22, label %49\l|{<s0>T|<s1>F}}"];
	Node0x4888440:s0 -> Node0x4889fe0;
	Node0x4888440:s1 -> Node0x488b6a0;
	Node0x4889fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%22:\l22:                                               \l  %23 = mul i64 %9, %4\l  %24 = mul i64 %11, %4\l  br label %25\l}"];
	Node0x4889fe0 -> Node0x488b900;
	Node0x488b900 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  %26 = phi float [ 0.000000e+00, %22 ], [ %44, %43 ]\l  %27 = phi float [ 0.000000e+00, %22 ], [ %45, %43 ]\l  %28 = phi float [ 0.000000e+00, %22 ], [ %46, %43 ]\l  %29 = phi i64 [ %13, %22 ], [ %47, %43 ]\l  %30 = add i64 %29, %23\l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %33 = add i64 %29, %24\l  %34 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %36 = fcmp uno float %32, 0.000000e+00\l  %37 = fcmp uno float %35, 0.000000e+00\l  %38 = select i1 %36, i1 true, i1 %37\l  br i1 %38, label %43, label %39\l|{<s0>T|<s1>F}}"];
	Node0x488b900:s0 -> Node0x488b9c0;
	Node0x488b900:s1 -> Node0x488ccb0;
	Node0x488ccb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%39:\l39:                                               \l  %40 = fadd contract float %32, %28\l  store float %40, float addrspace(3)* %18, align 4, !tbaa !5\l  %41 = fadd contract float %35, %27\l  store float %41, float addrspace(3)* %19, align 4, !tbaa !5\l  %42 = fadd contract float %26, 1.000000e+00\l  store float %42, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %43\l}"];
	Node0x488ccb0 -> Node0x488b9c0;
	Node0x488b9c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  %44 = phi float [ %26, %25 ], [ %42, %39 ]\l  %45 = phi float [ %27, %25 ], [ %41, %39 ]\l  %46 = phi float [ %28, %25 ], [ %40, %39 ]\l  %47 = add i64 %29, 16\l  %48 = icmp ult i64 %47, %4\l  br i1 %48, label %25, label %49, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x488b9c0:s0 -> Node0x488b900;
	Node0x488b9c0:s1 -> Node0x488b6a0;
	Node0x488b6a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%49:\l49:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %50 = icmp ult i32 %12, 8\l  br i1 %50, label %51, label %65\l|{<s0>T|<s1>F}}"];
	Node0x488b6a0:s0 -> Node0x488d8e0;
	Node0x488b6a0:s1 -> Node0x488d930;
	Node0x488d8e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%51:\l51:                                               \l  %52 = add nuw nsw i32 %12, 8\l  %53 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %52\l  %54 = load float, float addrspace(3)* %53, align 4, !tbaa !5\l  %55 = load float, float addrspace(3)* %18, align 4, !tbaa !5\l  %56 = fadd contract float %54, %55\l  store float %56, float addrspace(3)* %18, align 4, !tbaa !5\l  %57 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %52\l  %58 = load float, float addrspace(3)* %57, align 4, !tbaa !5\l  %59 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %60 = fadd contract float %58, %59\l  store float %60, float addrspace(3)* %19, align 4, !tbaa !5\l  %61 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E5count, i32 0, i32 %52\l  %62 = load float, float addrspace(3)* %61, align 4, !tbaa !5\l  %63 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %64 = fadd contract float %62, %63\l  store float %64, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %65\l}"];
	Node0x488d8e0 -> Node0x488d930;
	Node0x488d930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%65:\l65:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %66 = icmp ult i32 %12, 4\l  br i1 %66, label %67, label %81\l|{<s0>T|<s1>F}}"];
	Node0x488d930:s0 -> Node0x488e7b0;
	Node0x488d930:s1 -> Node0x488e800;
	Node0x488e7b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%67:\l67:                                               \l  %68 = add nuw nsw i32 %12, 4\l  %69 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %68\l  %70 = load float, float addrspace(3)* %69, align 4, !tbaa !5\l  %71 = load float, float addrspace(3)* %18, align 4, !tbaa !5\l  %72 = fadd contract float %70, %71\l  store float %72, float addrspace(3)* %18, align 4, !tbaa !5\l  %73 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %68\l  %74 = load float, float addrspace(3)* %73, align 4, !tbaa !5\l  %75 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %76 = fadd contract float %74, %75\l  store float %76, float addrspace(3)* %19, align 4, !tbaa !5\l  %77 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E5count, i32 0, i32 %68\l  %78 = load float, float addrspace(3)* %77, align 4, !tbaa !5\l  %79 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %80 = fadd contract float %78, %79\l  store float %80, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %81\l}"];
	Node0x488e7b0 -> Node0x488e800;
	Node0x488e800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%81:\l81:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %82 = icmp ult i32 %12, 2\l  br i1 %82, label %83, label %97\l|{<s0>T|<s1>F}}"];
	Node0x488e800:s0 -> Node0x488f470;
	Node0x488e800:s1 -> Node0x488f4c0;
	Node0x488f470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%83:\l83:                                               \l  %84 = add nuw nsw i32 %12, 2\l  %85 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %84\l  %86 = load float, float addrspace(3)* %85, align 4, !tbaa !5\l  %87 = load float, float addrspace(3)* %18, align 4, !tbaa !5\l  %88 = fadd contract float %86, %87\l  store float %88, float addrspace(3)* %18, align 4, !tbaa !5\l  %89 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %84\l  %90 = load float, float addrspace(3)* %89, align 4, !tbaa !5\l  %91 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %92 = fadd contract float %90, %91\l  store float %92, float addrspace(3)* %19, align 4, !tbaa !5\l  %93 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E5count, i32 0, i32 %84\l  %94 = load float, float addrspace(3)* %93, align 4, !tbaa !5\l  %95 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %96 = fadd contract float %94, %95\l  store float %96, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %97\l}"];
	Node0x488f470 -> Node0x488f4c0;
	Node0x488f4c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%97:\l97:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %98 = icmp eq i32 %12, 0\l  br i1 %98, label %99, label %113\l|{<s0>T|<s1>F}}"];
	Node0x488f4c0:s0 -> Node0x4890130;
	Node0x488f4c0:s1 -> Node0x4890180;
	Node0x4890130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%99:\l99:                                               \l  %100 = add nuw nsw i32 %12, 1\l  %101 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsA, i32 0, i32 %100\l  %102 = load float, float addrspace(3)* %101, align 4, !tbaa !5\l  %103 = load float, float addrspace(3)* %18, align 4, !tbaa !5\l  %104 = fadd contract float %102, %103\l  store float %104, float addrspace(3)* %18, align 4, !tbaa !5\l  %105 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsB, i32 0, i32 %100\l  %106 = load float, float addrspace(3)* %105, align 4, !tbaa !5\l  %107 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %108 = fadd contract float %106, %107\l  store float %108, float addrspace(3)* %19, align 4, !tbaa !5\l  %109 = getelementptr inbounds [16 x float], [16 x float] addrspace(3)*\l... @_ZZ8gpuMeansPKfmS0_mmPfS1_E5count, i32 0, i32 %100\l  %110 = load float, float addrspace(3)* %109, align 4, !tbaa !5\l  %111 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %112 = fadd contract float %110, %111\l  store float %112, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %113\l}"];
	Node0x4890130 -> Node0x4890180;
	Node0x4890180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%113:\l113:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %114 = icmp eq i32 %12, 0\l  br i1 %114, label %115, label %128\l|{<s0>T|<s1>F}}"];
	Node0x4890180:s0 -> Node0x4890df0;
	Node0x4890180:s1 -> Node0x4889e90;
	Node0x4890df0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%115:\l115:                                              \l  %116 = load float, float addrspace(3)* getelementptr inbounds ([16 x float],\l... [16 x float] addrspace(3)* @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsA, i32 0,\l... i32 0), align 16, !tbaa !5\l  %117 = load float, float addrspace(3)* getelementptr inbounds ([16 x float],\l... [16 x float] addrspace(3)* @_ZZ8gpuMeansPKfmS0_mmPfS1_E5count, i32 0, i32 0),\l... align 16, !tbaa !5\l  %118 = fdiv contract float %116, %117\l  %119 = mul i64 %9, %3\l  %120 = add i64 %119, %11\l  %121 = shl i64 %120, 1\l  %122 = getelementptr inbounds float, float addrspace(1)* %5, i64 %121\l  store float %118, float addrspace(1)* %122, align 4, !tbaa !5\l  %123 = load float, float addrspace(3)* getelementptr inbounds ([16 x float],\l... [16 x float] addrspace(3)* @_ZZ8gpuMeansPKfmS0_mmPfS1_E11threadSumsB, i32 0,\l... i32 0), align 16, !tbaa !5\l  %124 = fdiv contract float %123, %117\l  %125 = add nuw nsw i64 %121, 1\l  %126 = getelementptr inbounds float, float addrspace(1)* %5, i64 %125\l  store float %124, float addrspace(1)* %126, align 4, !tbaa !5\l  %127 = getelementptr inbounds float, float addrspace(1)* %6, i64 %120\l  store float %117, float addrspace(1)* %127, align 4, !tbaa !5\l  br label %128\l}"];
	Node0x4890df0 -> Node0x4889e90;
	Node0x4889e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%128:\l128:                                              \l  ret void\l}"];
}
