{"items":[{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":828,"name":"hdl"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":520,"name":"verilog"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":185,"name":"vhdl"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":149,"name":"fpga"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":145,"name":"system-verilog"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":65,"name":"xilinx"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":54,"name":"hardware"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":42,"name":"chisel"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":34,"name":"modelsim"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":33,"name":"vivado"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":28,"name":"synthesis"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":26,"name":"scala"},{"collectives":[{"tags":["intel-vtune","rdtsc","x86-64","intel-parallel-studio","intel-mpi","intel-ai-analytics","intel-mic","onevpl","intel-python","intel-renderkit","icx","intel-dl-frameworks","intel-pytorch","intel","intel-tensorflow","intel-tsx","intel-dal","intel-pmu","tbb","intel-syntax","intel-gdb","intel-rendering","dpc++","intel-galileo","intel-socwatch","intel-dnn","intel-inspector","intel-iot","intel-mxnet","intel-ipp","intel-ccl","intel-atom","x86","movidius","intel-modin","intel-edison","intel-fpga","intel-mkl","intel-advisor","intel-video-processing","tbb-flow-graph","intel-fortran","intel-model-zoo","realsense","quartus","ifx","intel-xdk","i386","intel-composer","intel-tme","intel-xdk-contacts","intel-media-sdk","intel-dpct","intel-8080","intel-lpot","itac","intel-cluster-checker","icpx","icc","intel-pin","openvino","intel-oneapi","ncsdk"],"external_links":[{"type":"website","link":"https://www.intel.com/content/www/us/en/developer/programs/overview.html"},{"type":"support","link":"mailto:stephanie.essin@intel.com"},{"type":"twitter","link":"https://twitter.com/inteldevtools"},{"type":"facebook","link":"https://facebook.com/IntelDeveloperZone"},{"type":"instagram","link":"https://instagram.com/inteldeveloperzone"}],"description":"A space for developers to collaborate on Intel software tools, libraries, and resources. Share knowledge and connect with Intel product experts. Find the information you need to drive innovation and simplify development from edge to cloud with Intel.","link":"/collectives/intel","name":"Intel","slug":"intel"}],"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":26,"name":"intel-fpga"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":23,"name":"nand2tetris"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":21,"name":"simulation"},{"collectives":[{"tags":["intel-vtune","rdtsc","x86-64","intel-parallel-studio","intel-mpi","intel-ai-analytics","intel-mic","onevpl","intel-python","intel-renderkit","icx","intel-dl-frameworks","intel-pytorch","intel","intel-tensorflow","intel-tsx","intel-dal","intel-pmu","tbb","intel-syntax","intel-gdb","intel-rendering","dpc++","intel-galileo","intel-socwatch","intel-dnn","intel-inspector","intel-iot","intel-mxnet","intel-ipp","intel-ccl","intel-atom","x86","movidius","intel-modin","intel-edison","intel-fpga","intel-mkl","intel-advisor","intel-video-processing","tbb-flow-graph","intel-fortran","intel-model-zoo","realsense","quartus","ifx","intel-xdk","i386","intel-composer","intel-tme","intel-xdk-contacts","intel-media-sdk","intel-dpct","intel-8080","intel-lpot","itac","intel-cluster-checker","icpx","icc","intel-pin","openvino","intel-oneapi","ncsdk"],"external_links":[{"type":"website","link":"https://www.intel.com/content/www/us/en/developer/programs/overview.html"},{"type":"support","link":"mailto:stephanie.essin@intel.com"},{"type":"twitter","link":"https://twitter.com/inteldevtools"},{"type":"facebook","link":"https://facebook.com/IntelDeveloperZone"},{"type":"instagram","link":"https://instagram.com/inteldeveloperzone"}],"description":"A space for developers to collaborate on Intel software tools, libraries, and resources. Share knowledge and connect with Intel product experts. Find the information you need to drive innovation and simplify development from edge to cloud with Intel.","link":"/collectives/intel","name":"Intel","slug":"intel"}],"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":21,"name":"quartus"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":21,"name":"register-transfer-level"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":16,"name":"arrays"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":16,"name":"xilinx-ise"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":16,"name":"digital-logic"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":15,"name":"test-bench"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":11,"name":"logic"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":10,"name":"iverilog"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":10,"name":"icarus"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":9,"name":"vlsi"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":8,"name":"c++"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":8,"name":"matlab"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":8,"name":"verification"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":8,"name":"flip-flop"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":7,"name":"memory"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":7,"name":"counter"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":7,"name":"alu"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":7,"name":"hardware-programming"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":7,"name":"asic"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":6,"name":"loops"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":6,"name":"syntax"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":6,"name":"parameters"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":6,"name":"compiler-errors"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":6,"name":"syntax-error"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":6,"name":"simulink"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":6,"name":"circuit"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":6,"name":"system-verilog-assertions"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":6,"name":"ghdl"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":5,"name":"python"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":5,"name":"for-loop"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":5,"name":"embedded"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":5,"name":"shift-register"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":4,"name":"c"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":4,"name":"if-statement"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":4,"name":"mips"}],"has_more":false,"quota_max":10000,"quota_remaining":8575}