[VERILOG Module]
NAME = vloga_dig_submod_motor_long_tb 
SOURCE = /home/user/EISD/Laboratorio/07/07_sources/07_sources/DCMotor/run-eldo/work/_CG/vloga_dig_submod_motor_long_tb.v 
LINE = 4
[Generics]
[Ports]
(PORT SIGNAL \_adms_signal_#dummy\\  OUT STD_LOGIC)
