Some other modules.

mux.v:
Round-robin FIFO'ed channel multiplexer. Read from channel FIFO's and write to single common FIFO. Module can slip some word in single data packet for each channel.



data_packer.v:
Verilog implementation of variable-port widths module. This module is discussed in: http://electronix.ru/forum/index.php?showtopic=122903&st=15&p=1279753&#entry1279753