{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679870524165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679870524175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 18:42:04 2023 " "Processing started: Sun Mar 26 18:42:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679870524175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679870524175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679870524175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679870524725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679870524725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679870532066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679870532066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679870532076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679870532076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "proc.v(195) " "Verilog HDL warning at proc.v(195): extended using \"x\" or \"z\"" {  } { { "proc.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/proc.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679870532086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 4 4 " "Found 4 design units, including 4 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679870532086 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_count " "Found entity 2: pc_count" {  } { { "proc.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/proc.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679870532086 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "proc.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/proc.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679870532086 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "proc.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/proc.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679870532086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679870532086 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "seg7_scroll.v " "Can't analyze file -- file seg7_scroll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679870532096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679870532106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679870532106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679870532146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:U1 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:U1\"" {  } { { "part3.v" "U1" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:U3 " "Elaborating entity \"proc\" for hierarchy \"proc:U3\"" {  } { { "part3.v" "U3" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:U3\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:U3\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/proc.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:U3\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:U3\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/proc.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_count proc:U3\|pc_count:reg_pc " "Elaborating entity \"pc_count\" for hierarchy \"proc:U3\|pc_count:reg_pc\"" {  } { { "proc.v" "reg_pc" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/proc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:U4 " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:U4\"" {  } { { "part3.v" "U4" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:U4\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:U4\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679870532466 ""}  } { { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679870532466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679870532526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679870532526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532526 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "251 256 0 1 1 " "251 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 255 " "Addresses ranging from 5 to 255 are not initialized" {  } { { "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.mif" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1679870532546 ""}  } { { "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.mif" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1679870532546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:U5 " "Elaborating entity \"regn\" for hierarchy \"regn:U5\"" {  } { { "part3.v" "U5" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870532586 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[13\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[14\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[15\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[12\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[2\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[0\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[1\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[8\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[3\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[4\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[5\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[6\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[7\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[11\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[10\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[9\] " "Synthesized away node \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/db/altsyncram_rgj1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870532986 "|part3|inst_mem:U4|altsyncram:altsyncram_component|altsyncram_rgj1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1679870532986 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1679870532986 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679870533096 "|part3|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679870533096 "|part3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679870533096 "|part3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679870533096 "|part3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679870533096 "|part3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679870533096 "|part3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679870533096 "|part3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679870533096 "|part3|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679870533096 "|part3|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679870533096 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "190 " "190 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679870533116 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.map.smsg " "Generated suppressed messages file C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679870533146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679870533326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679870533326 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870533466 "|part3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870533466 "|part3|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870533466 "|part3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870533466 "|part3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870533466 "|part3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870533466 "|part3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870533466 "|part3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870533466 "|part3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part3.v" "" { Text "C:/Users/yuans/Desktop/ECE243/lab8/lab8/Design_Files/part3.Verilog/part3.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679870533466 "|part3|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679870533466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679870533466 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679870533466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679870533466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679870533466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679870533476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 18:42:13 2023 " "Processing ended: Sun Mar 26 18:42:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679870533476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679870533476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679870533476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679870533476 ""}
