#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb 24 12:18:02 2022
# Process ID: 3996
# Current directory: X:/SAP/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9212 X:\SAP\lab2\lab2.xpr
# Log file: X:/SAP/lab2/vivado.log
# Journal file: X:/SAP/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/SAP/lib_SAP_2022_02_02'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 800.973 ; gain = 62.398
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Thu Feb 24 12:18:46 2022] Launched synth_1...
Run output will be captured here: X:/SAP/lab2/lab2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [X:/SAP/lab2/lab2.srcs/constrs_1/new/lab2_table.xdc]
Finished Parsing XDC File [X:/SAP/lab2/lab2.srcs/constrs_1/new/lab2_table.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1204.301 ; gain = 374.949
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1674.289 ; gain = 0.000
[Thu Feb 24 12:22:40 2022] Launched impl_1...
Run output will be captured here: X:/SAP/lab2/lab2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1674.289 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Feb 24 12:25:22 2022] Launched impl_1...
Run output will be captured here: X:/SAP/lab2/lab2.runs/impl_1/runme.log
open_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 24 12:27:27 2022...
