

================================================================
== Vitis HLS Report for 'atax_Pipeline_lp3'
================================================================
* Date:           Fri Feb 21 05:02:33 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.021 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  20.490 us|  20.490 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3     |     4096|     4096|        64|         64|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 64


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 1
  Pipeline-0 : II = 64, D = 64, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 67 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i_2"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp4"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%i = load i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 70 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 71 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buff_y_out_addr_1 = getelementptr i32 %buff_y_out, i64 0, i64 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 72 'getelementptr' 'buff_y_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buff_y_out_addr_2 = getelementptr i32 %buff_y_out, i64 0, i64 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 73 'getelementptr' 'buff_y_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buff_y_out_addr_3 = getelementptr i32 %buff_y_out, i64 0, i64 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 74 'getelementptr' 'buff_y_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buff_y_out_addr_4 = getelementptr i32 %buff_y_out, i64 0, i64 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 75 'getelementptr' 'buff_y_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buff_y_out_addr_5 = getelementptr i32 %buff_y_out, i64 0, i64 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 76 'getelementptr' 'buff_y_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buff_y_out_addr_6 = getelementptr i32 %buff_y_out, i64 0, i64 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 77 'getelementptr' 'buff_y_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buff_y_out_addr_7 = getelementptr i32 %buff_y_out, i64 0, i64 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 78 'getelementptr' 'buff_y_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buff_y_out_addr_8 = getelementptr i32 %buff_y_out, i64 0, i64 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 79 'getelementptr' 'buff_y_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buff_y_out_addr_9 = getelementptr i32 %buff_y_out, i64 0, i64 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 80 'getelementptr' 'buff_y_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buff_y_out_addr_10 = getelementptr i32 %buff_y_out, i64 0, i64 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 81 'getelementptr' 'buff_y_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_y_out_addr_11 = getelementptr i32 %buff_y_out, i64 0, i64 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 82 'getelementptr' 'buff_y_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buff_y_out_addr_12 = getelementptr i32 %buff_y_out, i64 0, i64 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 83 'getelementptr' 'buff_y_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buff_y_out_addr_13 = getelementptr i32 %buff_y_out, i64 0, i64 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 84 'getelementptr' 'buff_y_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_y_out_addr_14 = getelementptr i32 %buff_y_out, i64 0, i64 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 85 'getelementptr' 'buff_y_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_y_out_addr_15 = getelementptr i32 %buff_y_out, i64 0, i64 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 86 'getelementptr' 'buff_y_out_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_y_out_addr_16 = getelementptr i32 %buff_y_out, i64 0, i64 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 87 'getelementptr' 'buff_y_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_y_out_addr_17 = getelementptr i32 %buff_y_out, i64 0, i64 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 88 'getelementptr' 'buff_y_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buff_y_out_addr_18 = getelementptr i32 %buff_y_out, i64 0, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 89 'getelementptr' 'buff_y_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buff_y_out_addr_19 = getelementptr i32 %buff_y_out, i64 0, i64 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 90 'getelementptr' 'buff_y_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buff_y_out_addr_20 = getelementptr i32 %buff_y_out, i64 0, i64 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 91 'getelementptr' 'buff_y_out_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buff_y_out_addr_21 = getelementptr i32 %buff_y_out, i64 0, i64 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 92 'getelementptr' 'buff_y_out_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buff_y_out_addr_22 = getelementptr i32 %buff_y_out, i64 0, i64 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 93 'getelementptr' 'buff_y_out_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buff_y_out_addr_23 = getelementptr i32 %buff_y_out, i64 0, i64 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 94 'getelementptr' 'buff_y_out_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buff_y_out_addr_24 = getelementptr i32 %buff_y_out, i64 0, i64 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 95 'getelementptr' 'buff_y_out_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buff_y_out_addr_25 = getelementptr i32 %buff_y_out, i64 0, i64 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 96 'getelementptr' 'buff_y_out_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buff_y_out_addr_26 = getelementptr i32 %buff_y_out, i64 0, i64 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 97 'getelementptr' 'buff_y_out_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buff_y_out_addr_27 = getelementptr i32 %buff_y_out, i64 0, i64 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 98 'getelementptr' 'buff_y_out_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buff_y_out_addr_28 = getelementptr i32 %buff_y_out, i64 0, i64 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 99 'getelementptr' 'buff_y_out_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff_y_out_addr_29 = getelementptr i32 %buff_y_out, i64 0, i64 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 100 'getelementptr' 'buff_y_out_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_y_out_addr_30 = getelementptr i32 %buff_y_out, i64 0, i64 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 101 'getelementptr' 'buff_y_out_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_y_out_addr_31 = getelementptr i32 %buff_y_out, i64 0, i64 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 102 'getelementptr' 'buff_y_out_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_y_out_addr_32 = getelementptr i32 %buff_y_out, i64 0, i64 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 103 'getelementptr' 'buff_y_out_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_y_out_addr_33 = getelementptr i32 %buff_y_out, i64 0, i64 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 104 'getelementptr' 'buff_y_out_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff_y_out_addr_34 = getelementptr i32 %buff_y_out, i64 0, i64 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 105 'getelementptr' 'buff_y_out_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buff_y_out_addr_35 = getelementptr i32 %buff_y_out, i64 0, i64 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 106 'getelementptr' 'buff_y_out_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buff_y_out_addr_36 = getelementptr i32 %buff_y_out, i64 0, i64 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 107 'getelementptr' 'buff_y_out_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buff_y_out_addr_37 = getelementptr i32 %buff_y_out, i64 0, i64 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 108 'getelementptr' 'buff_y_out_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buff_y_out_addr_38 = getelementptr i32 %buff_y_out, i64 0, i64 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 109 'getelementptr' 'buff_y_out_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buff_y_out_addr_39 = getelementptr i32 %buff_y_out, i64 0, i64 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 110 'getelementptr' 'buff_y_out_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buff_y_out_addr_40 = getelementptr i32 %buff_y_out, i64 0, i64 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 111 'getelementptr' 'buff_y_out_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buff_y_out_addr_41 = getelementptr i32 %buff_y_out, i64 0, i64 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 112 'getelementptr' 'buff_y_out_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buff_y_out_addr_42 = getelementptr i32 %buff_y_out, i64 0, i64 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 113 'getelementptr' 'buff_y_out_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buff_y_out_addr_43 = getelementptr i32 %buff_y_out, i64 0, i64 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 114 'getelementptr' 'buff_y_out_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buff_y_out_addr_44 = getelementptr i32 %buff_y_out, i64 0, i64 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 115 'getelementptr' 'buff_y_out_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%buff_y_out_addr_45 = getelementptr i32 %buff_y_out, i64 0, i64 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 116 'getelementptr' 'buff_y_out_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%buff_y_out_addr_46 = getelementptr i32 %buff_y_out, i64 0, i64 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 117 'getelementptr' 'buff_y_out_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%buff_y_out_addr_47 = getelementptr i32 %buff_y_out, i64 0, i64 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 118 'getelementptr' 'buff_y_out_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%buff_y_out_addr_48 = getelementptr i32 %buff_y_out, i64 0, i64 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 119 'getelementptr' 'buff_y_out_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%buff_y_out_addr_49 = getelementptr i32 %buff_y_out, i64 0, i64 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 120 'getelementptr' 'buff_y_out_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%buff_y_out_addr_50 = getelementptr i32 %buff_y_out, i64 0, i64 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 121 'getelementptr' 'buff_y_out_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%buff_y_out_addr_51 = getelementptr i32 %buff_y_out, i64 0, i64 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 122 'getelementptr' 'buff_y_out_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buff_y_out_addr_52 = getelementptr i32 %buff_y_out, i64 0, i64 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 123 'getelementptr' 'buff_y_out_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%buff_y_out_addr_53 = getelementptr i32 %buff_y_out, i64 0, i64 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 124 'getelementptr' 'buff_y_out_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buff_y_out_addr_54 = getelementptr i32 %buff_y_out, i64 0, i64 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 125 'getelementptr' 'buff_y_out_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%buff_y_out_addr_55 = getelementptr i32 %buff_y_out, i64 0, i64 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 126 'getelementptr' 'buff_y_out_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%buff_y_out_addr_56 = getelementptr i32 %buff_y_out, i64 0, i64 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 127 'getelementptr' 'buff_y_out_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%buff_y_out_addr_57 = getelementptr i32 %buff_y_out, i64 0, i64 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 128 'getelementptr' 'buff_y_out_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%buff_y_out_addr_58 = getelementptr i32 %buff_y_out, i64 0, i64 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 129 'getelementptr' 'buff_y_out_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%buff_y_out_addr_59 = getelementptr i32 %buff_y_out, i64 0, i64 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 130 'getelementptr' 'buff_y_out_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%buff_y_out_addr_60 = getelementptr i32 %buff_y_out, i64 0, i64 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 131 'getelementptr' 'buff_y_out_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%buff_y_out_addr_61 = getelementptr i32 %buff_y_out, i64 0, i64 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 132 'getelementptr' 'buff_y_out_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%buff_y_out_addr_62 = getelementptr i32 %buff_y_out, i64 0, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 133 'getelementptr' 'buff_y_out_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%buff_y_out_addr_63 = getelementptr i32 %buff_y_out, i64 0, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 134 'getelementptr' 'buff_y_out_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.59ns)   --->   "%icmp_ln26 = icmp_eq  i7 %i, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 136 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln26 = add i7 %i, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 138 'add' 'add_ln26' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %lp4.split, void %for.inc74.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 139 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 140 'zext' 'i_2_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 141 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (0.69ns)   --->   "%empty_10 = load i6 %tmp1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 142 'load' 'empty_10' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 143 [2/2] (0.69ns)   --->   "%buff_y_out_load = load i6 %buff_y_out_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 143 'load' 'buff_y_out_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 144 'getelementptr' 'buff_A_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (0.69ns)   --->   "%buff_A_0_load = load i6 %buff_A_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 145 'load' 'buff_A_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 146 [2/2] (0.69ns)   --->   "%buff_y_out_load_1 = load i6 %buff_y_out_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 146 'load' 'buff_y_out_load_1' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 147 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (0.69ns)   --->   "%buff_A_1_load = load i6 %buff_A_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 148 'load' 'buff_A_1_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 149 'getelementptr' 'buff_A_2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (0.69ns)   --->   "%buff_A_2_load = load i6 %buff_A_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 150 'load' 'buff_A_2_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 151 'getelementptr' 'buff_A_3_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (0.69ns)   --->   "%buff_A_3_load = load i6 %buff_A_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 152 'load' 'buff_A_3_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 153 'getelementptr' 'buff_A_4_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (0.69ns)   --->   "%buff_A_4_load = load i6 %buff_A_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 154 'load' 'buff_A_4_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 155 'getelementptr' 'buff_A_5_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (0.69ns)   --->   "%buff_A_5_load = load i6 %buff_A_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 156 'load' 'buff_A_5_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 157 'getelementptr' 'buff_A_6_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (0.69ns)   --->   "%buff_A_6_load = load i6 %buff_A_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 158 'load' 'buff_A_6_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 159 'getelementptr' 'buff_A_7_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (0.69ns)   --->   "%buff_A_7_load = load i6 %buff_A_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 160 'load' 'buff_A_7_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 161 'getelementptr' 'buff_A_8_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (0.69ns)   --->   "%buff_A_8_load = load i6 %buff_A_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 162 'load' 'buff_A_8_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 163 'getelementptr' 'buff_A_9_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (0.69ns)   --->   "%buff_A_9_load = load i6 %buff_A_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 164 'load' 'buff_A_9_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 165 'getelementptr' 'buff_A_10_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (0.69ns)   --->   "%buff_A_10_load = load i6 %buff_A_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 166 'load' 'buff_A_10_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 167 'getelementptr' 'buff_A_11_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (0.69ns)   --->   "%buff_A_11_load = load i6 %buff_A_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 168 'load' 'buff_A_11_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 169 'getelementptr' 'buff_A_12_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (0.69ns)   --->   "%buff_A_12_load = load i6 %buff_A_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 170 'load' 'buff_A_12_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 171 'getelementptr' 'buff_A_13_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (0.69ns)   --->   "%buff_A_13_load = load i6 %buff_A_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 172 'load' 'buff_A_13_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 173 'getelementptr' 'buff_A_14_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (0.69ns)   --->   "%buff_A_14_load = load i6 %buff_A_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 174 'load' 'buff_A_14_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 175 'getelementptr' 'buff_A_15_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (0.69ns)   --->   "%buff_A_15_load = load i6 %buff_A_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 176 'load' 'buff_A_15_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 177 'getelementptr' 'buff_A_16_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (0.69ns)   --->   "%buff_A_16_load = load i6 %buff_A_16_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 178 'load' 'buff_A_16_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 179 'getelementptr' 'buff_A_17_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (0.69ns)   --->   "%buff_A_17_load = load i6 %buff_A_17_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 180 'load' 'buff_A_17_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 181 'getelementptr' 'buff_A_18_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 182 [2/2] (0.69ns)   --->   "%buff_A_18_load = load i6 %buff_A_18_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 182 'load' 'buff_A_18_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 183 'getelementptr' 'buff_A_19_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 184 [2/2] (0.69ns)   --->   "%buff_A_19_load = load i6 %buff_A_19_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 184 'load' 'buff_A_19_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 185 'getelementptr' 'buff_A_20_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 186 [2/2] (0.69ns)   --->   "%buff_A_20_load = load i6 %buff_A_20_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 186 'load' 'buff_A_20_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 187 'getelementptr' 'buff_A_21_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 188 [2/2] (0.69ns)   --->   "%buff_A_21_load = load i6 %buff_A_21_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 188 'load' 'buff_A_21_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 189 'getelementptr' 'buff_A_22_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 190 [2/2] (0.69ns)   --->   "%buff_A_22_load = load i6 %buff_A_22_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 190 'load' 'buff_A_22_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 191 'getelementptr' 'buff_A_23_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 192 [2/2] (0.69ns)   --->   "%buff_A_23_load = load i6 %buff_A_23_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 192 'load' 'buff_A_23_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 193 'getelementptr' 'buff_A_24_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 194 [2/2] (0.69ns)   --->   "%buff_A_24_load = load i6 %buff_A_24_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 194 'load' 'buff_A_24_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 195 'getelementptr' 'buff_A_25_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 196 [2/2] (0.69ns)   --->   "%buff_A_25_load = load i6 %buff_A_25_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 196 'load' 'buff_A_25_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 197 'getelementptr' 'buff_A_26_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 198 [2/2] (0.69ns)   --->   "%buff_A_26_load = load i6 %buff_A_26_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 198 'load' 'buff_A_26_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 199 'getelementptr' 'buff_A_27_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 200 [2/2] (0.69ns)   --->   "%buff_A_27_load = load i6 %buff_A_27_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 200 'load' 'buff_A_27_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 201 'getelementptr' 'buff_A_28_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 202 [2/2] (0.69ns)   --->   "%buff_A_28_load = load i6 %buff_A_28_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 202 'load' 'buff_A_28_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 203 'getelementptr' 'buff_A_29_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 204 [2/2] (0.69ns)   --->   "%buff_A_29_load = load i6 %buff_A_29_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 204 'load' 'buff_A_29_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 205 'getelementptr' 'buff_A_30_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (0.69ns)   --->   "%buff_A_30_load = load i6 %buff_A_30_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 206 'load' 'buff_A_30_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 207 'getelementptr' 'buff_A_31_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 208 [2/2] (0.69ns)   --->   "%buff_A_31_load = load i6 %buff_A_31_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 208 'load' 'buff_A_31_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 209 'getelementptr' 'buff_A_32_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 210 [2/2] (0.69ns)   --->   "%buff_A_32_load = load i6 %buff_A_32_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 210 'load' 'buff_A_32_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 211 'getelementptr' 'buff_A_33_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 212 [2/2] (0.69ns)   --->   "%buff_A_33_load = load i6 %buff_A_33_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 212 'load' 'buff_A_33_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 213 'getelementptr' 'buff_A_34_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 214 [2/2] (0.69ns)   --->   "%buff_A_34_load = load i6 %buff_A_34_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 214 'load' 'buff_A_34_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 215 'getelementptr' 'buff_A_35_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 216 [2/2] (0.69ns)   --->   "%buff_A_35_load = load i6 %buff_A_35_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 216 'load' 'buff_A_35_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 217 'getelementptr' 'buff_A_36_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 218 [2/2] (0.69ns)   --->   "%buff_A_36_load = load i6 %buff_A_36_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 218 'load' 'buff_A_36_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 219 'getelementptr' 'buff_A_37_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 220 [2/2] (0.69ns)   --->   "%buff_A_37_load = load i6 %buff_A_37_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 220 'load' 'buff_A_37_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 221 'getelementptr' 'buff_A_38_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 222 [2/2] (0.69ns)   --->   "%buff_A_38_load = load i6 %buff_A_38_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 222 'load' 'buff_A_38_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 223 'getelementptr' 'buff_A_39_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 224 [2/2] (0.69ns)   --->   "%buff_A_39_load = load i6 %buff_A_39_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 224 'load' 'buff_A_39_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 225 'getelementptr' 'buff_A_40_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 226 [2/2] (0.69ns)   --->   "%buff_A_40_load = load i6 %buff_A_40_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 226 'load' 'buff_A_40_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 227 'getelementptr' 'buff_A_41_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 228 [2/2] (0.69ns)   --->   "%buff_A_41_load = load i6 %buff_A_41_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 228 'load' 'buff_A_41_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 229 'getelementptr' 'buff_A_42_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 230 [2/2] (0.69ns)   --->   "%buff_A_42_load = load i6 %buff_A_42_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 230 'load' 'buff_A_42_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 231 'getelementptr' 'buff_A_43_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (0.69ns)   --->   "%buff_A_43_load = load i6 %buff_A_43_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 232 'load' 'buff_A_43_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 233 'getelementptr' 'buff_A_44_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 234 [2/2] (0.69ns)   --->   "%buff_A_44_load = load i6 %buff_A_44_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 234 'load' 'buff_A_44_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 235 'getelementptr' 'buff_A_45_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 236 [2/2] (0.69ns)   --->   "%buff_A_45_load = load i6 %buff_A_45_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 236 'load' 'buff_A_45_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 237 'getelementptr' 'buff_A_46_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 238 [2/2] (0.69ns)   --->   "%buff_A_46_load = load i6 %buff_A_46_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 238 'load' 'buff_A_46_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 239 'getelementptr' 'buff_A_47_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 240 [2/2] (0.69ns)   --->   "%buff_A_47_load = load i6 %buff_A_47_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 240 'load' 'buff_A_47_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 241 'getelementptr' 'buff_A_48_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 242 [2/2] (0.69ns)   --->   "%buff_A_48_load = load i6 %buff_A_48_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 242 'load' 'buff_A_48_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 243 'getelementptr' 'buff_A_49_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 244 [2/2] (0.69ns)   --->   "%buff_A_49_load = load i6 %buff_A_49_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 244 'load' 'buff_A_49_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 245 'getelementptr' 'buff_A_50_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 246 [2/2] (0.69ns)   --->   "%buff_A_50_load = load i6 %buff_A_50_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 246 'load' 'buff_A_50_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 247 'getelementptr' 'buff_A_51_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 248 [2/2] (0.69ns)   --->   "%buff_A_51_load = load i6 %buff_A_51_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 248 'load' 'buff_A_51_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 249 'getelementptr' 'buff_A_52_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 250 [2/2] (0.69ns)   --->   "%buff_A_52_load = load i6 %buff_A_52_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 250 'load' 'buff_A_52_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 251 'getelementptr' 'buff_A_53_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 252 [2/2] (0.69ns)   --->   "%buff_A_53_load = load i6 %buff_A_53_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 252 'load' 'buff_A_53_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 253 'getelementptr' 'buff_A_54_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 254 [2/2] (0.69ns)   --->   "%buff_A_54_load = load i6 %buff_A_54_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 254 'load' 'buff_A_54_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 255 'getelementptr' 'buff_A_55_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 256 [2/2] (0.69ns)   --->   "%buff_A_55_load = load i6 %buff_A_55_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 256 'load' 'buff_A_55_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 257 'getelementptr' 'buff_A_56_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 258 [2/2] (0.69ns)   --->   "%buff_A_56_load = load i6 %buff_A_56_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 258 'load' 'buff_A_56_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 259 'getelementptr' 'buff_A_57_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 260 [2/2] (0.69ns)   --->   "%buff_A_57_load = load i6 %buff_A_57_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 260 'load' 'buff_A_57_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 261 'getelementptr' 'buff_A_58_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 262 [2/2] (0.69ns)   --->   "%buff_A_58_load = load i6 %buff_A_58_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 262 'load' 'buff_A_58_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 263 'getelementptr' 'buff_A_59_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 264 [2/2] (0.69ns)   --->   "%buff_A_59_load = load i6 %buff_A_59_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 264 'load' 'buff_A_59_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 265 'getelementptr' 'buff_A_60_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 266 [2/2] (0.69ns)   --->   "%buff_A_60_load = load i6 %buff_A_60_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 266 'load' 'buff_A_60_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 267 'getelementptr' 'buff_A_61_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 268 [2/2] (0.69ns)   --->   "%buff_A_61_load = load i6 %buff_A_61_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 268 'load' 'buff_A_61_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 269 'getelementptr' 'buff_A_62_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 270 [2/2] (0.69ns)   --->   "%buff_A_62_load = load i6 %buff_A_62_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 270 'load' 'buff_A_62_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 271 'getelementptr' 'buff_A_63_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 272 [2/2] (0.69ns)   --->   "%buff_A_63_load = load i6 %buff_A_63_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 272 'load' 'buff_A_63_load' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 273 [1/1] (0.38ns)   --->   "%store_ln26 = store i7 %add_ln26, i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 273 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.38>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1107 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.02>
ST_2 : Operation 274 [1/2] (0.69ns)   --->   "%empty_10 = load i6 %tmp1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 274 'load' 'empty_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 275 [1/2] (0.69ns)   --->   "%buff_y_out_load = load i6 %buff_y_out_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 275 'load' 'buff_y_out_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 276 [1/2] (0.69ns)   --->   "%buff_A_0_load = load i6 %buff_A_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 276 'load' 'buff_A_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 277 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_0_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 277 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/2] (0.69ns)   --->   "%buff_y_out_load_1 = load i6 %buff_y_out_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 278 'load' 'buff_y_out_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 279 [1/2] (0.69ns)   --->   "%buff_A_1_load = load i6 %buff_A_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 279 'load' 'buff_A_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 280 [4/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_1_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 280 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [2/2] (0.69ns)   --->   "%buff_y_out_load_2 = load i6 %buff_y_out_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 281 'load' 'buff_y_out_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 282 [1/2] (0.69ns)   --->   "%buff_A_2_load = load i6 %buff_A_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 282 'load' 'buff_A_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 283 [4/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_2_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 283 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [2/2] (0.69ns)   --->   "%buff_y_out_load_3 = load i6 %buff_y_out_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 284 'load' 'buff_y_out_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 285 [1/2] (0.69ns)   --->   "%buff_A_3_load = load i6 %buff_A_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 285 'load' 'buff_A_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 286 [4/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_3_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 286 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/2] (0.69ns)   --->   "%buff_A_4_load = load i6 %buff_A_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 287 'load' 'buff_A_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 288 [4/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_4_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 288 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/2] (0.69ns)   --->   "%buff_A_5_load = load i6 %buff_A_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 289 'load' 'buff_A_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 290 [4/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_5_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 290 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/2] (0.69ns)   --->   "%buff_A_6_load = load i6 %buff_A_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 291 'load' 'buff_A_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 292 [4/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_6_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 292 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/2] (0.69ns)   --->   "%buff_A_7_load = load i6 %buff_A_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 293 'load' 'buff_A_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 294 [4/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_7_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 294 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/2] (0.69ns)   --->   "%buff_A_8_load = load i6 %buff_A_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 295 'load' 'buff_A_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 296 [4/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_8_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 296 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/2] (0.69ns)   --->   "%buff_A_9_load = load i6 %buff_A_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 297 'load' 'buff_A_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 298 [4/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_9_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 298 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/2] (0.69ns)   --->   "%buff_A_10_load = load i6 %buff_A_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 299 'load' 'buff_A_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 300 [4/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_10_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 300 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/2] (0.69ns)   --->   "%buff_A_11_load = load i6 %buff_A_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 301 'load' 'buff_A_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 302 [4/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_11_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 302 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/2] (0.69ns)   --->   "%buff_A_12_load = load i6 %buff_A_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 303 'load' 'buff_A_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 304 [4/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_12_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 304 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/2] (0.69ns)   --->   "%buff_A_13_load = load i6 %buff_A_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 305 'load' 'buff_A_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 306 [4/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_13_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 306 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/2] (0.69ns)   --->   "%buff_A_14_load = load i6 %buff_A_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 307 'load' 'buff_A_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 308 [4/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_14_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 308 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/2] (0.69ns)   --->   "%buff_A_15_load = load i6 %buff_A_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 309 'load' 'buff_A_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 310 [4/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_15_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 310 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/2] (0.69ns)   --->   "%buff_A_16_load = load i6 %buff_A_16_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 311 'load' 'buff_A_16_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 312 [4/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_16_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 312 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/2] (0.69ns)   --->   "%buff_A_17_load = load i6 %buff_A_17_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 313 'load' 'buff_A_17_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 314 [4/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_17_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 314 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/2] (0.69ns)   --->   "%buff_A_18_load = load i6 %buff_A_18_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 315 'load' 'buff_A_18_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 316 [4/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_18_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 316 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/2] (0.69ns)   --->   "%buff_A_19_load = load i6 %buff_A_19_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 317 'load' 'buff_A_19_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 318 [4/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_19_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 318 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/2] (0.69ns)   --->   "%buff_A_20_load = load i6 %buff_A_20_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 319 'load' 'buff_A_20_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 320 [4/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_20_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 320 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/2] (0.69ns)   --->   "%buff_A_21_load = load i6 %buff_A_21_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 321 'load' 'buff_A_21_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 322 [4/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_21_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 322 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/2] (0.69ns)   --->   "%buff_A_22_load = load i6 %buff_A_22_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 323 'load' 'buff_A_22_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 324 [4/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_22_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 324 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/2] (0.69ns)   --->   "%buff_A_23_load = load i6 %buff_A_23_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 325 'load' 'buff_A_23_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 326 [4/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_23_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 326 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/2] (0.69ns)   --->   "%buff_A_24_load = load i6 %buff_A_24_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 327 'load' 'buff_A_24_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 328 [4/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_24_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 328 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/2] (0.69ns)   --->   "%buff_A_25_load = load i6 %buff_A_25_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 329 'load' 'buff_A_25_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 330 [4/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_25_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 330 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/2] (0.69ns)   --->   "%buff_A_26_load = load i6 %buff_A_26_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 331 'load' 'buff_A_26_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 332 [4/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_26_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 332 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/2] (0.69ns)   --->   "%buff_A_27_load = load i6 %buff_A_27_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 333 'load' 'buff_A_27_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 334 [4/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_27_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 334 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/2] (0.69ns)   --->   "%buff_A_28_load = load i6 %buff_A_28_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 335 'load' 'buff_A_28_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 336 [4/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_28_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 336 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/2] (0.69ns)   --->   "%buff_A_29_load = load i6 %buff_A_29_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 337 'load' 'buff_A_29_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 338 [4/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_29_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 338 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/2] (0.69ns)   --->   "%buff_A_30_load = load i6 %buff_A_30_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 339 'load' 'buff_A_30_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 340 [4/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_30_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 340 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/2] (0.69ns)   --->   "%buff_A_31_load = load i6 %buff_A_31_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 341 'load' 'buff_A_31_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 342 [4/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_31_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 342 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/2] (0.69ns)   --->   "%buff_A_32_load = load i6 %buff_A_32_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 343 'load' 'buff_A_32_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 344 [4/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_32_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 344 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/2] (0.69ns)   --->   "%buff_A_33_load = load i6 %buff_A_33_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 345 'load' 'buff_A_33_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 346 [4/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_33_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 346 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/2] (0.69ns)   --->   "%buff_A_34_load = load i6 %buff_A_34_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 347 'load' 'buff_A_34_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 348 [4/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_34_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 348 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/2] (0.69ns)   --->   "%buff_A_35_load = load i6 %buff_A_35_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 349 'load' 'buff_A_35_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 350 [4/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_35_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 350 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/2] (0.69ns)   --->   "%buff_A_36_load = load i6 %buff_A_36_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 351 'load' 'buff_A_36_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 352 [4/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_36_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 352 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/2] (0.69ns)   --->   "%buff_A_37_load = load i6 %buff_A_37_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 353 'load' 'buff_A_37_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 354 [4/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_37_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 354 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/2] (0.69ns)   --->   "%buff_A_38_load = load i6 %buff_A_38_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 355 'load' 'buff_A_38_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 356 [4/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_38_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 356 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/2] (0.69ns)   --->   "%buff_A_39_load = load i6 %buff_A_39_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 357 'load' 'buff_A_39_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 358 [4/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_39_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 358 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/2] (0.69ns)   --->   "%buff_A_40_load = load i6 %buff_A_40_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 359 'load' 'buff_A_40_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 360 [4/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_40_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 360 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/2] (0.69ns)   --->   "%buff_A_41_load = load i6 %buff_A_41_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 361 'load' 'buff_A_41_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 362 [4/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_41_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 362 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/2] (0.69ns)   --->   "%buff_A_42_load = load i6 %buff_A_42_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 363 'load' 'buff_A_42_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 364 [4/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_42_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 364 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/2] (0.69ns)   --->   "%buff_A_43_load = load i6 %buff_A_43_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 365 'load' 'buff_A_43_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 366 [4/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_43_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 366 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/2] (0.69ns)   --->   "%buff_A_44_load = load i6 %buff_A_44_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 367 'load' 'buff_A_44_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 368 [4/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_44_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 368 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/2] (0.69ns)   --->   "%buff_A_45_load = load i6 %buff_A_45_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 369 'load' 'buff_A_45_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 370 [4/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_45_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 370 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/2] (0.69ns)   --->   "%buff_A_46_load = load i6 %buff_A_46_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 371 'load' 'buff_A_46_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 372 [4/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_46_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 372 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/2] (0.69ns)   --->   "%buff_A_47_load = load i6 %buff_A_47_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 373 'load' 'buff_A_47_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 374 [4/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_47_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 374 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/2] (0.69ns)   --->   "%buff_A_48_load = load i6 %buff_A_48_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 375 'load' 'buff_A_48_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 376 [4/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_48_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 376 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/2] (0.69ns)   --->   "%buff_A_49_load = load i6 %buff_A_49_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 377 'load' 'buff_A_49_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 378 [4/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_49_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 378 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/2] (0.69ns)   --->   "%buff_A_50_load = load i6 %buff_A_50_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 379 'load' 'buff_A_50_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 380 [4/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_50_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 380 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/2] (0.69ns)   --->   "%buff_A_51_load = load i6 %buff_A_51_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 381 'load' 'buff_A_51_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 382 [4/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_51_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 382 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/2] (0.69ns)   --->   "%buff_A_52_load = load i6 %buff_A_52_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 383 'load' 'buff_A_52_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 384 [4/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_52_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 384 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/2] (0.69ns)   --->   "%buff_A_53_load = load i6 %buff_A_53_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 385 'load' 'buff_A_53_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 386 [4/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_53_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 386 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/2] (0.69ns)   --->   "%buff_A_54_load = load i6 %buff_A_54_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 387 'load' 'buff_A_54_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 388 [4/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_54_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 388 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/2] (0.69ns)   --->   "%buff_A_55_load = load i6 %buff_A_55_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 389 'load' 'buff_A_55_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 390 [1/2] (0.69ns)   --->   "%buff_A_56_load = load i6 %buff_A_56_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 390 'load' 'buff_A_56_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 391 [1/2] (0.69ns)   --->   "%buff_A_57_load = load i6 %buff_A_57_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 391 'load' 'buff_A_57_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 392 [1/2] (0.69ns)   --->   "%buff_A_58_load = load i6 %buff_A_58_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 392 'load' 'buff_A_58_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 393 [1/2] (0.69ns)   --->   "%buff_A_59_load = load i6 %buff_A_59_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 393 'load' 'buff_A_59_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 394 [1/2] (0.69ns)   --->   "%buff_A_60_load = load i6 %buff_A_60_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 394 'load' 'buff_A_60_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 395 [1/2] (0.69ns)   --->   "%buff_A_61_load = load i6 %buff_A_61_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 395 'load' 'buff_A_61_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 396 [1/2] (0.69ns)   --->   "%buff_A_62_load = load i6 %buff_A_62_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 396 'load' 'buff_A_62_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 397 [1/2] (0.69ns)   --->   "%buff_A_63_load = load i6 %buff_A_63_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 397 'load' 'buff_A_63_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 398 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_0_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 398 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [3/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_1_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 399 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/2] (0.69ns)   --->   "%buff_y_out_load_2 = load i6 %buff_y_out_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 400 'load' 'buff_y_out_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 401 [3/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_2_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 401 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/2] (0.69ns)   --->   "%buff_y_out_load_3 = load i6 %buff_y_out_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 402 'load' 'buff_y_out_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 403 [3/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_3_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 403 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [2/2] (0.69ns)   --->   "%buff_y_out_load_4 = load i6 %buff_y_out_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 404 'load' 'buff_y_out_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 405 [3/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_4_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 405 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [2/2] (0.69ns)   --->   "%buff_y_out_load_5 = load i6 %buff_y_out_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 406 'load' 'buff_y_out_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 407 [3/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_5_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 407 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [3/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_6_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 408 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [3/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_7_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 409 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [3/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_8_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 410 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [3/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_9_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 411 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [3/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_10_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 412 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [3/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_11_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 413 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [3/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_12_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 414 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [3/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_13_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 415 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [3/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_14_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 416 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [3/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_15_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 417 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [3/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_16_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 418 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [3/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_17_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 419 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [3/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_18_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 420 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [3/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_19_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 421 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [3/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_20_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 422 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [3/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_21_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 423 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [3/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_22_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 424 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [3/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_23_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 425 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [3/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_24_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 426 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [3/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_25_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 427 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [3/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_26_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 428 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [3/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_27_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 429 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [3/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_28_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 430 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [3/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_29_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 431 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [3/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_30_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 432 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [3/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_31_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 433 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [3/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_32_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 434 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [3/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_33_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 435 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [3/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_34_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 436 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [3/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_35_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 437 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [3/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_36_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 438 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [3/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_37_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 439 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [3/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_38_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 440 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [3/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_39_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 441 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [3/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_40_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 442 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [3/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_41_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 443 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [3/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_42_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 444 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [3/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_43_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 445 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [3/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_44_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 446 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [3/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_45_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 447 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [3/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_46_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 448 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [3/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_47_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 449 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [3/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_48_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 450 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [3/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_49_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 451 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [3/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_50_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 452 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [3/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_51_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 453 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [3/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_52_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 454 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [3/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_53_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 455 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [3/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_54_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 456 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [4/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_55_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 457 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [4/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_56_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 458 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [4/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_57_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 459 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [4/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_58_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 460 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [4/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_59_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 461 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [4/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_60_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 462 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [4/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_61_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 463 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [4/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_62_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 464 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [4/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_63_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 465 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 466 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_0_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 466 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [2/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_1_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 467 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [2/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_2_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 468 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [2/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_3_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 469 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/2] (0.69ns)   --->   "%buff_y_out_load_4 = load i6 %buff_y_out_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 470 'load' 'buff_y_out_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 471 [2/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_4_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 471 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/2] (0.69ns)   --->   "%buff_y_out_load_5 = load i6 %buff_y_out_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 472 'load' 'buff_y_out_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 473 [2/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_5_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 473 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [2/2] (0.69ns)   --->   "%buff_y_out_load_6 = load i6 %buff_y_out_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 474 'load' 'buff_y_out_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 475 [2/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_6_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 475 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [2/2] (0.69ns)   --->   "%buff_y_out_load_7 = load i6 %buff_y_out_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 476 'load' 'buff_y_out_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 477 [2/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_7_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 477 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [2/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_8_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 478 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 479 [2/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_9_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 479 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [2/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_10_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 480 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [2/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_11_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 481 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [2/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_12_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 482 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [2/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_13_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 483 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [2/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_14_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 484 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [2/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_15_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 485 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [2/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_16_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 486 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [2/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_17_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 487 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [2/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_18_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 488 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [2/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_19_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 489 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [2/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_20_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 490 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [2/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_21_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 491 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [2/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_22_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 492 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [2/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_23_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 493 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [2/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_24_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 494 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [2/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_25_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 495 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [2/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_26_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 496 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [2/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_27_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 497 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [2/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_28_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 498 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [2/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_29_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 499 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [2/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_30_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 500 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [2/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_31_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 501 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [2/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_32_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 502 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [2/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_33_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 503 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [2/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_34_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 504 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [2/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_35_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 505 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [2/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_36_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 506 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [2/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_37_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 507 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [2/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_38_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 508 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [2/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_39_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 509 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [2/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_40_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 510 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 511 [2/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_41_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 511 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 512 [2/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_42_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 512 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [2/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_43_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 513 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [2/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_44_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 514 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [2/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_45_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 515 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [2/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_46_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 516 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 517 [2/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_47_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 517 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [2/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_48_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 518 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [2/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_49_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 519 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [2/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_50_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 520 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [2/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_51_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 521 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [2/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_52_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 522 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [2/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_53_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 523 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [2/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_54_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 524 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 525 [3/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_55_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 525 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [3/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_56_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 526 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [3/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_57_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 527 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [3/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_58_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 528 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [3/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_59_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 529 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 530 [3/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_60_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 530 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [3/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_61_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 531 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [3/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_62_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 532 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 533 [3/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_63_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 533 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 534 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_0_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 534 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_1_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 535 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 536 [1/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_2_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 536 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_3_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 537 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [1/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_4_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 538 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 539 [1/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_5_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 539 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/2] (0.69ns)   --->   "%buff_y_out_load_6 = load i6 %buff_y_out_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 540 'load' 'buff_y_out_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 541 [1/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_6_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 541 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/2] (0.69ns)   --->   "%buff_y_out_load_7 = load i6 %buff_y_out_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 542 'load' 'buff_y_out_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 543 [1/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_7_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 543 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 544 [2/2] (0.69ns)   --->   "%buff_y_out_load_8 = load i6 %buff_y_out_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 544 'load' 'buff_y_out_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 545 [1/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_8_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 545 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 546 [2/2] (0.69ns)   --->   "%buff_y_out_load_9 = load i6 %buff_y_out_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 546 'load' 'buff_y_out_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 547 [1/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_9_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 547 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_10_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 548 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_11_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 549 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_12_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 550 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_13_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 551 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_14_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 552 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_15_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 553 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_16_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 554 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_17_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 555 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_18_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 556 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_19_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 557 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_20_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 558 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_21_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 559 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_22_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 560 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 561 [1/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_23_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 561 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_24_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 562 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_25_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 563 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 564 [1/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_26_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 564 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_27_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 565 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 566 [1/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_28_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 566 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_29_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 567 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_30_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 568 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_31_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 569 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [1/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_32_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 570 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [1/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_33_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 571 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_34_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 572 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_35_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 573 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [1/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_36_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 574 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 575 [1/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_37_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 575 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 576 [1/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_38_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 576 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [1/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_39_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 577 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_40_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 578 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [1/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_41_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 579 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_42_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 580 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [1/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_43_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 581 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_44_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 582 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [1/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_45_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 583 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [1/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_46_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 584 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_47_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 585 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [1/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_48_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 586 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_49_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 587 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [1/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_50_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 588 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_51_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 589 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [1/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_52_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 590 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_53_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 591 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 592 [1/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_54_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 592 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [2/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_55_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 593 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [2/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_56_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 594 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [2/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_57_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 595 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 596 [2/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_58_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 596 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [2/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_59_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 597 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 598 [2/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_60_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 598 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 599 [2/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_61_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 599 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [2/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_62_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 600 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 601 [2/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_63_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 601 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 602 [5/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 602 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 603 [5/5] (2.97ns)   --->   "%add1_1 = fadd i32 %buff_y_out_load_1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 603 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 604 [1/2] (0.69ns)   --->   "%buff_y_out_load_8 = load i6 %buff_y_out_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 604 'load' 'buff_y_out_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 605 [1/2] (0.69ns)   --->   "%buff_y_out_load_9 = load i6 %buff_y_out_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 605 'load' 'buff_y_out_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 606 [2/2] (0.69ns)   --->   "%buff_y_out_load_10 = load i6 %buff_y_out_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 606 'load' 'buff_y_out_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 607 [2/2] (0.69ns)   --->   "%buff_y_out_load_11 = load i6 %buff_y_out_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 607 'load' 'buff_y_out_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 608 [1/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_55_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 608 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 609 [1/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_56_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 609 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 610 [1/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_57_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 610 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 611 [1/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_58_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 611 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 612 [1/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_59_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 612 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 613 [1/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_60_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 613 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 614 [1/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_61_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 614 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 615 [1/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_62_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 615 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 616 [1/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_63_load, i32 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 616 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 617 [4/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 617 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 618 [4/5] (2.97ns)   --->   "%add1_1 = fadd i32 %buff_y_out_load_1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 618 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 619 [5/5] (2.97ns)   --->   "%add1_2 = fadd i32 %buff_y_out_load_2, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 619 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [5/5] (2.97ns)   --->   "%add1_3 = fadd i32 %buff_y_out_load_3, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 620 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 621 [1/2] (0.69ns)   --->   "%buff_y_out_load_10 = load i6 %buff_y_out_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 621 'load' 'buff_y_out_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 622 [1/2] (0.69ns)   --->   "%buff_y_out_load_11 = load i6 %buff_y_out_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 622 'load' 'buff_y_out_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 623 [2/2] (0.69ns)   --->   "%buff_y_out_load_12 = load i6 %buff_y_out_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 623 'load' 'buff_y_out_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 624 [2/2] (0.69ns)   --->   "%buff_y_out_load_13 = load i6 %buff_y_out_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 624 'load' 'buff_y_out_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 625 [3/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 625 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 626 [3/5] (2.97ns)   --->   "%add1_1 = fadd i32 %buff_y_out_load_1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 626 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 627 [4/5] (2.97ns)   --->   "%add1_2 = fadd i32 %buff_y_out_load_2, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 627 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 628 [4/5] (2.97ns)   --->   "%add1_3 = fadd i32 %buff_y_out_load_3, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 628 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 629 [5/5] (2.97ns)   --->   "%add1_4 = fadd i32 %buff_y_out_load_4, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 629 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 630 [5/5] (2.97ns)   --->   "%add1_5 = fadd i32 %buff_y_out_load_5, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 630 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 631 [1/2] (0.69ns)   --->   "%buff_y_out_load_12 = load i6 %buff_y_out_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 631 'load' 'buff_y_out_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 632 [1/2] (0.69ns)   --->   "%buff_y_out_load_13 = load i6 %buff_y_out_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 632 'load' 'buff_y_out_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 633 [2/2] (0.69ns)   --->   "%buff_y_out_load_14 = load i6 %buff_y_out_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 633 'load' 'buff_y_out_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 634 [2/2] (0.69ns)   --->   "%buff_y_out_load_15 = load i6 %buff_y_out_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 634 'load' 'buff_y_out_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 635 [2/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 635 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 636 [2/5] (2.97ns)   --->   "%add1_1 = fadd i32 %buff_y_out_load_1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 636 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 637 [3/5] (2.97ns)   --->   "%add1_2 = fadd i32 %buff_y_out_load_2, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 637 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 638 [3/5] (2.97ns)   --->   "%add1_3 = fadd i32 %buff_y_out_load_3, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 638 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 639 [4/5] (2.97ns)   --->   "%add1_4 = fadd i32 %buff_y_out_load_4, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 639 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 640 [4/5] (2.97ns)   --->   "%add1_5 = fadd i32 %buff_y_out_load_5, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 640 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 641 [5/5] (2.97ns)   --->   "%add1_6 = fadd i32 %buff_y_out_load_6, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 641 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 642 [5/5] (2.97ns)   --->   "%add1_7 = fadd i32 %buff_y_out_load_7, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 642 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 643 [1/2] (0.69ns)   --->   "%buff_y_out_load_14 = load i6 %buff_y_out_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 643 'load' 'buff_y_out_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 644 [1/2] (0.69ns)   --->   "%buff_y_out_load_15 = load i6 %buff_y_out_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 644 'load' 'buff_y_out_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 645 [2/2] (0.69ns)   --->   "%buff_y_out_load_16 = load i6 %buff_y_out_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 645 'load' 'buff_y_out_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 646 [2/2] (0.69ns)   --->   "%buff_y_out_load_17 = load i6 %buff_y_out_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 646 'load' 'buff_y_out_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 647 [1/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 647 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 648 [1/5] (2.97ns)   --->   "%add1_1 = fadd i32 %buff_y_out_load_1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 648 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 649 [2/5] (2.97ns)   --->   "%add1_2 = fadd i32 %buff_y_out_load_2, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 649 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 650 [2/5] (2.97ns)   --->   "%add1_3 = fadd i32 %buff_y_out_load_3, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 650 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 651 [3/5] (2.97ns)   --->   "%add1_4 = fadd i32 %buff_y_out_load_4, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 651 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 652 [3/5] (2.97ns)   --->   "%add1_5 = fadd i32 %buff_y_out_load_5, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 652 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 653 [4/5] (2.97ns)   --->   "%add1_6 = fadd i32 %buff_y_out_load_6, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 653 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 654 [4/5] (2.97ns)   --->   "%add1_7 = fadd i32 %buff_y_out_load_7, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 654 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 655 [5/5] (2.97ns)   --->   "%add1_8 = fadd i32 %buff_y_out_load_8, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 655 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 656 [5/5] (2.97ns)   --->   "%add1_9 = fadd i32 %buff_y_out_load_9, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 656 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 657 [1/2] (0.69ns)   --->   "%buff_y_out_load_16 = load i6 %buff_y_out_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 657 'load' 'buff_y_out_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 658 [1/2] (0.69ns)   --->   "%buff_y_out_load_17 = load i6 %buff_y_out_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 658 'load' 'buff_y_out_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 659 [2/2] (0.69ns)   --->   "%buff_y_out_load_18 = load i6 %buff_y_out_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 659 'load' 'buff_y_out_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 660 [2/2] (0.69ns)   --->   "%buff_y_out_load_19 = load i6 %buff_y_out_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 660 'load' 'buff_y_out_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 661 [1/5] (2.97ns)   --->   "%add1_2 = fadd i32 %buff_y_out_load_2, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 661 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 662 [1/5] (2.97ns)   --->   "%add1_3 = fadd i32 %buff_y_out_load_3, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 662 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 663 [2/5] (2.97ns)   --->   "%add1_4 = fadd i32 %buff_y_out_load_4, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 663 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 664 [2/5] (2.97ns)   --->   "%add1_5 = fadd i32 %buff_y_out_load_5, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 664 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 665 [3/5] (2.97ns)   --->   "%add1_6 = fadd i32 %buff_y_out_load_6, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 665 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 666 [3/5] (2.97ns)   --->   "%add1_7 = fadd i32 %buff_y_out_load_7, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 666 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 667 [4/5] (2.97ns)   --->   "%add1_8 = fadd i32 %buff_y_out_load_8, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 667 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 668 [4/5] (2.97ns)   --->   "%add1_9 = fadd i32 %buff_y_out_load_9, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 668 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 669 [5/5] (2.97ns)   --->   "%add1_s = fadd i32 %buff_y_out_load_10, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 669 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 670 [5/5] (2.97ns)   --->   "%add1_10 = fadd i32 %buff_y_out_load_11, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 670 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 671 [1/2] (0.69ns)   --->   "%buff_y_out_load_18 = load i6 %buff_y_out_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 671 'load' 'buff_y_out_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 672 [1/2] (0.69ns)   --->   "%buff_y_out_load_19 = load i6 %buff_y_out_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 672 'load' 'buff_y_out_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 673 [2/2] (0.69ns)   --->   "%buff_y_out_load_20 = load i6 %buff_y_out_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 673 'load' 'buff_y_out_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 674 [2/2] (0.69ns)   --->   "%buff_y_out_load_21 = load i6 %buff_y_out_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 674 'load' 'buff_y_out_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 675 [1/5] (2.97ns)   --->   "%add1_4 = fadd i32 %buff_y_out_load_4, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 675 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 676 [1/5] (2.97ns)   --->   "%add1_5 = fadd i32 %buff_y_out_load_5, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 676 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 677 [2/5] (2.97ns)   --->   "%add1_6 = fadd i32 %buff_y_out_load_6, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 677 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 678 [2/5] (2.97ns)   --->   "%add1_7 = fadd i32 %buff_y_out_load_7, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 678 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 679 [3/5] (2.97ns)   --->   "%add1_8 = fadd i32 %buff_y_out_load_8, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 679 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 680 [3/5] (2.97ns)   --->   "%add1_9 = fadd i32 %buff_y_out_load_9, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 680 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 681 [4/5] (2.97ns)   --->   "%add1_s = fadd i32 %buff_y_out_load_10, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 681 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 682 [4/5] (2.97ns)   --->   "%add1_10 = fadd i32 %buff_y_out_load_11, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 682 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 683 [5/5] (2.97ns)   --->   "%add1_11 = fadd i32 %buff_y_out_load_12, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 683 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 684 [5/5] (2.97ns)   --->   "%add1_12 = fadd i32 %buff_y_out_load_13, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 684 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 685 [1/2] (0.69ns)   --->   "%buff_y_out_load_20 = load i6 %buff_y_out_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 685 'load' 'buff_y_out_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 686 [1/2] (0.69ns)   --->   "%buff_y_out_load_21 = load i6 %buff_y_out_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 686 'load' 'buff_y_out_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 687 [2/2] (0.69ns)   --->   "%buff_y_out_load_22 = load i6 %buff_y_out_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 687 'load' 'buff_y_out_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 688 [2/2] (0.69ns)   --->   "%buff_y_out_load_23 = load i6 %buff_y_out_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 688 'load' 'buff_y_out_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 689 [1/5] (2.97ns)   --->   "%add1_6 = fadd i32 %buff_y_out_load_6, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 689 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 690 [1/5] (2.97ns)   --->   "%add1_7 = fadd i32 %buff_y_out_load_7, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 690 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 691 [2/5] (2.97ns)   --->   "%add1_8 = fadd i32 %buff_y_out_load_8, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 691 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 692 [2/5] (2.97ns)   --->   "%add1_9 = fadd i32 %buff_y_out_load_9, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 692 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 693 [3/5] (2.97ns)   --->   "%add1_s = fadd i32 %buff_y_out_load_10, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 693 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 694 [3/5] (2.97ns)   --->   "%add1_10 = fadd i32 %buff_y_out_load_11, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 694 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 695 [4/5] (2.97ns)   --->   "%add1_11 = fadd i32 %buff_y_out_load_12, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 695 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 696 [4/5] (2.97ns)   --->   "%add1_12 = fadd i32 %buff_y_out_load_13, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 696 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 697 [5/5] (2.97ns)   --->   "%add1_13 = fadd i32 %buff_y_out_load_14, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 697 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 698 [5/5] (2.97ns)   --->   "%add1_14 = fadd i32 %buff_y_out_load_15, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 698 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 699 [1/2] (0.69ns)   --->   "%buff_y_out_load_22 = load i6 %buff_y_out_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 699 'load' 'buff_y_out_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 700 [1/2] (0.69ns)   --->   "%buff_y_out_load_23 = load i6 %buff_y_out_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 700 'load' 'buff_y_out_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 701 [2/2] (0.69ns)   --->   "%buff_y_out_load_24 = load i6 %buff_y_out_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 701 'load' 'buff_y_out_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 702 [2/2] (0.69ns)   --->   "%buff_y_out_load_25 = load i6 %buff_y_out_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 702 'load' 'buff_y_out_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 703 [1/5] (2.97ns)   --->   "%add1_8 = fadd i32 %buff_y_out_load_8, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 703 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 704 [1/5] (2.97ns)   --->   "%add1_9 = fadd i32 %buff_y_out_load_9, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 704 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 705 [2/5] (2.97ns)   --->   "%add1_s = fadd i32 %buff_y_out_load_10, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 705 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 706 [2/5] (2.97ns)   --->   "%add1_10 = fadd i32 %buff_y_out_load_11, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 706 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 707 [3/5] (2.97ns)   --->   "%add1_11 = fadd i32 %buff_y_out_load_12, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 707 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 708 [3/5] (2.97ns)   --->   "%add1_12 = fadd i32 %buff_y_out_load_13, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 708 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 709 [4/5] (2.97ns)   --->   "%add1_13 = fadd i32 %buff_y_out_load_14, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 709 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 710 [4/5] (2.97ns)   --->   "%add1_14 = fadd i32 %buff_y_out_load_15, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 710 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 711 [5/5] (2.97ns)   --->   "%add1_15 = fadd i32 %buff_y_out_load_16, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 711 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 712 [5/5] (2.97ns)   --->   "%add1_16 = fadd i32 %buff_y_out_load_17, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 712 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 713 [1/2] (0.69ns)   --->   "%buff_y_out_load_24 = load i6 %buff_y_out_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 713 'load' 'buff_y_out_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 714 [1/2] (0.69ns)   --->   "%buff_y_out_load_25 = load i6 %buff_y_out_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 714 'load' 'buff_y_out_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 715 [2/2] (0.69ns)   --->   "%buff_y_out_load_26 = load i6 %buff_y_out_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 715 'load' 'buff_y_out_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 716 [2/2] (0.69ns)   --->   "%buff_y_out_load_27 = load i6 %buff_y_out_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 716 'load' 'buff_y_out_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 717 [1/5] (2.97ns)   --->   "%add1_s = fadd i32 %buff_y_out_load_10, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 717 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 718 [1/5] (2.97ns)   --->   "%add1_10 = fadd i32 %buff_y_out_load_11, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 718 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 719 [2/5] (2.97ns)   --->   "%add1_11 = fadd i32 %buff_y_out_load_12, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 719 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 720 [2/5] (2.97ns)   --->   "%add1_12 = fadd i32 %buff_y_out_load_13, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 720 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 721 [3/5] (2.97ns)   --->   "%add1_13 = fadd i32 %buff_y_out_load_14, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 721 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 722 [3/5] (2.97ns)   --->   "%add1_14 = fadd i32 %buff_y_out_load_15, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 722 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 723 [4/5] (2.97ns)   --->   "%add1_15 = fadd i32 %buff_y_out_load_16, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 723 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 724 [4/5] (2.97ns)   --->   "%add1_16 = fadd i32 %buff_y_out_load_17, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 724 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 725 [5/5] (2.97ns)   --->   "%add1_17 = fadd i32 %buff_y_out_load_18, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 725 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 726 [5/5] (2.97ns)   --->   "%add1_18 = fadd i32 %buff_y_out_load_19, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 726 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 727 [1/2] (0.69ns)   --->   "%buff_y_out_load_26 = load i6 %buff_y_out_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 727 'load' 'buff_y_out_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 728 [1/2] (0.69ns)   --->   "%buff_y_out_load_27 = load i6 %buff_y_out_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 728 'load' 'buff_y_out_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 729 [2/2] (0.69ns)   --->   "%buff_y_out_load_28 = load i6 %buff_y_out_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 729 'load' 'buff_y_out_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 730 [2/2] (0.69ns)   --->   "%buff_y_out_load_29 = load i6 %buff_y_out_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 730 'load' 'buff_y_out_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 731 [1/5] (2.97ns)   --->   "%add1_11 = fadd i32 %buff_y_out_load_12, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 731 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 732 [1/5] (2.97ns)   --->   "%add1_12 = fadd i32 %buff_y_out_load_13, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 732 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 733 [2/5] (2.97ns)   --->   "%add1_13 = fadd i32 %buff_y_out_load_14, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 733 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 734 [2/5] (2.97ns)   --->   "%add1_14 = fadd i32 %buff_y_out_load_15, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 734 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 735 [3/5] (2.97ns)   --->   "%add1_15 = fadd i32 %buff_y_out_load_16, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 735 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 736 [3/5] (2.97ns)   --->   "%add1_16 = fadd i32 %buff_y_out_load_17, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 736 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 737 [4/5] (2.97ns)   --->   "%add1_17 = fadd i32 %buff_y_out_load_18, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 737 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 738 [4/5] (2.97ns)   --->   "%add1_18 = fadd i32 %buff_y_out_load_19, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 738 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 739 [5/5] (2.97ns)   --->   "%add1_19 = fadd i32 %buff_y_out_load_20, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 739 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 740 [5/5] (2.97ns)   --->   "%add1_20 = fadd i32 %buff_y_out_load_21, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 740 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 741 [1/2] (0.69ns)   --->   "%buff_y_out_load_28 = load i6 %buff_y_out_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 741 'load' 'buff_y_out_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 742 [1/2] (0.69ns)   --->   "%buff_y_out_load_29 = load i6 %buff_y_out_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 742 'load' 'buff_y_out_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 743 [2/2] (0.69ns)   --->   "%buff_y_out_load_30 = load i6 %buff_y_out_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 743 'load' 'buff_y_out_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 744 [2/2] (0.69ns)   --->   "%buff_y_out_load_31 = load i6 %buff_y_out_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 744 'load' 'buff_y_out_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 2.97>
ST_17 : Operation 745 [1/5] (2.97ns)   --->   "%add1_13 = fadd i32 %buff_y_out_load_14, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 745 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 746 [1/5] (2.97ns)   --->   "%add1_14 = fadd i32 %buff_y_out_load_15, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 746 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 747 [2/5] (2.97ns)   --->   "%add1_15 = fadd i32 %buff_y_out_load_16, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 747 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 748 [2/5] (2.97ns)   --->   "%add1_16 = fadd i32 %buff_y_out_load_17, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 748 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 749 [3/5] (2.97ns)   --->   "%add1_17 = fadd i32 %buff_y_out_load_18, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 749 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 750 [3/5] (2.97ns)   --->   "%add1_18 = fadd i32 %buff_y_out_load_19, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 750 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 751 [4/5] (2.97ns)   --->   "%add1_19 = fadd i32 %buff_y_out_load_20, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 751 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 752 [4/5] (2.97ns)   --->   "%add1_20 = fadd i32 %buff_y_out_load_21, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 752 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 753 [5/5] (2.97ns)   --->   "%add1_21 = fadd i32 %buff_y_out_load_22, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 753 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 754 [5/5] (2.97ns)   --->   "%add1_22 = fadd i32 %buff_y_out_load_23, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 754 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 755 [1/2] (0.69ns)   --->   "%buff_y_out_load_30 = load i6 %buff_y_out_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 755 'load' 'buff_y_out_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 756 [1/2] (0.69ns)   --->   "%buff_y_out_load_31 = load i6 %buff_y_out_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 756 'load' 'buff_y_out_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 757 [2/2] (0.69ns)   --->   "%buff_y_out_load_32 = load i6 %buff_y_out_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 757 'load' 'buff_y_out_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 758 [2/2] (0.69ns)   --->   "%buff_y_out_load_33 = load i6 %buff_y_out_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 758 'load' 'buff_y_out_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 2.97>
ST_18 : Operation 759 [1/5] (2.97ns)   --->   "%add1_15 = fadd i32 %buff_y_out_load_16, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 759 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 760 [1/5] (2.97ns)   --->   "%add1_16 = fadd i32 %buff_y_out_load_17, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 760 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 761 [2/5] (2.97ns)   --->   "%add1_17 = fadd i32 %buff_y_out_load_18, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 761 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 762 [2/5] (2.97ns)   --->   "%add1_18 = fadd i32 %buff_y_out_load_19, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 762 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 763 [3/5] (2.97ns)   --->   "%add1_19 = fadd i32 %buff_y_out_load_20, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 763 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 764 [3/5] (2.97ns)   --->   "%add1_20 = fadd i32 %buff_y_out_load_21, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 764 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 765 [4/5] (2.97ns)   --->   "%add1_21 = fadd i32 %buff_y_out_load_22, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 765 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 766 [4/5] (2.97ns)   --->   "%add1_22 = fadd i32 %buff_y_out_load_23, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 766 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 767 [5/5] (2.97ns)   --->   "%add1_23 = fadd i32 %buff_y_out_load_24, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 767 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 768 [5/5] (2.97ns)   --->   "%add1_24 = fadd i32 %buff_y_out_load_25, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 768 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 769 [1/2] (0.69ns)   --->   "%buff_y_out_load_32 = load i6 %buff_y_out_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 769 'load' 'buff_y_out_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 770 [1/2] (0.69ns)   --->   "%buff_y_out_load_33 = load i6 %buff_y_out_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 770 'load' 'buff_y_out_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 771 [2/2] (0.69ns)   --->   "%buff_y_out_load_34 = load i6 %buff_y_out_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 771 'load' 'buff_y_out_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 772 [2/2] (0.69ns)   --->   "%buff_y_out_load_35 = load i6 %buff_y_out_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 772 'load' 'buff_y_out_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 2.97>
ST_19 : Operation 773 [1/5] (2.97ns)   --->   "%add1_17 = fadd i32 %buff_y_out_load_18, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 773 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 774 [1/5] (2.97ns)   --->   "%add1_18 = fadd i32 %buff_y_out_load_19, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 774 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 775 [2/5] (2.97ns)   --->   "%add1_19 = fadd i32 %buff_y_out_load_20, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 775 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 776 [2/5] (2.97ns)   --->   "%add1_20 = fadd i32 %buff_y_out_load_21, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 776 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 777 [3/5] (2.97ns)   --->   "%add1_21 = fadd i32 %buff_y_out_load_22, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 777 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 778 [3/5] (2.97ns)   --->   "%add1_22 = fadd i32 %buff_y_out_load_23, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 778 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 779 [4/5] (2.97ns)   --->   "%add1_23 = fadd i32 %buff_y_out_load_24, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 779 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 780 [4/5] (2.97ns)   --->   "%add1_24 = fadd i32 %buff_y_out_load_25, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 780 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 781 [5/5] (2.97ns)   --->   "%add1_25 = fadd i32 %buff_y_out_load_26, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 781 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 782 [5/5] (2.97ns)   --->   "%add1_26 = fadd i32 %buff_y_out_load_27, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 782 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 783 [1/2] (0.69ns)   --->   "%buff_y_out_load_34 = load i6 %buff_y_out_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 783 'load' 'buff_y_out_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 784 [1/2] (0.69ns)   --->   "%buff_y_out_load_35 = load i6 %buff_y_out_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 784 'load' 'buff_y_out_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 785 [2/2] (0.69ns)   --->   "%buff_y_out_load_36 = load i6 %buff_y_out_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 785 'load' 'buff_y_out_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 786 [2/2] (0.69ns)   --->   "%buff_y_out_load_37 = load i6 %buff_y_out_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 786 'load' 'buff_y_out_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 2.97>
ST_20 : Operation 787 [1/5] (2.97ns)   --->   "%add1_19 = fadd i32 %buff_y_out_load_20, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 787 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 788 [1/5] (2.97ns)   --->   "%add1_20 = fadd i32 %buff_y_out_load_21, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 788 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 789 [2/5] (2.97ns)   --->   "%add1_21 = fadd i32 %buff_y_out_load_22, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 789 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 790 [2/5] (2.97ns)   --->   "%add1_22 = fadd i32 %buff_y_out_load_23, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 790 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 791 [3/5] (2.97ns)   --->   "%add1_23 = fadd i32 %buff_y_out_load_24, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 791 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 792 [3/5] (2.97ns)   --->   "%add1_24 = fadd i32 %buff_y_out_load_25, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 792 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 793 [4/5] (2.97ns)   --->   "%add1_25 = fadd i32 %buff_y_out_load_26, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 793 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 794 [4/5] (2.97ns)   --->   "%add1_26 = fadd i32 %buff_y_out_load_27, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 794 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 795 [5/5] (2.97ns)   --->   "%add1_27 = fadd i32 %buff_y_out_load_28, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 795 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 796 [5/5] (2.97ns)   --->   "%add1_28 = fadd i32 %buff_y_out_load_29, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 796 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 797 [1/2] (0.69ns)   --->   "%buff_y_out_load_36 = load i6 %buff_y_out_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 797 'load' 'buff_y_out_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 798 [1/2] (0.69ns)   --->   "%buff_y_out_load_37 = load i6 %buff_y_out_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 798 'load' 'buff_y_out_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 799 [2/2] (0.69ns)   --->   "%buff_y_out_load_38 = load i6 %buff_y_out_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 799 'load' 'buff_y_out_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 800 [2/2] (0.69ns)   --->   "%buff_y_out_load_39 = load i6 %buff_y_out_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 800 'load' 'buff_y_out_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 2.97>
ST_21 : Operation 801 [1/5] (2.97ns)   --->   "%add1_21 = fadd i32 %buff_y_out_load_22, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 801 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 802 [1/5] (2.97ns)   --->   "%add1_22 = fadd i32 %buff_y_out_load_23, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 802 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 803 [2/5] (2.97ns)   --->   "%add1_23 = fadd i32 %buff_y_out_load_24, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 803 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 804 [2/5] (2.97ns)   --->   "%add1_24 = fadd i32 %buff_y_out_load_25, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 804 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 805 [3/5] (2.97ns)   --->   "%add1_25 = fadd i32 %buff_y_out_load_26, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 805 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 806 [3/5] (2.97ns)   --->   "%add1_26 = fadd i32 %buff_y_out_load_27, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 806 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 807 [4/5] (2.97ns)   --->   "%add1_27 = fadd i32 %buff_y_out_load_28, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 807 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 808 [4/5] (2.97ns)   --->   "%add1_28 = fadd i32 %buff_y_out_load_29, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 808 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 809 [5/5] (2.97ns)   --->   "%add1_29 = fadd i32 %buff_y_out_load_30, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 809 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 810 [5/5] (2.97ns)   --->   "%add1_30 = fadd i32 %buff_y_out_load_31, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 810 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 811 [1/2] (0.69ns)   --->   "%buff_y_out_load_38 = load i6 %buff_y_out_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 811 'load' 'buff_y_out_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 812 [1/2] (0.69ns)   --->   "%buff_y_out_load_39 = load i6 %buff_y_out_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 812 'load' 'buff_y_out_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 813 [2/2] (0.69ns)   --->   "%buff_y_out_load_40 = load i6 %buff_y_out_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 813 'load' 'buff_y_out_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 814 [2/2] (0.69ns)   --->   "%buff_y_out_load_41 = load i6 %buff_y_out_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 814 'load' 'buff_y_out_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 815 [1/5] (2.97ns)   --->   "%add1_23 = fadd i32 %buff_y_out_load_24, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 815 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 816 [1/5] (2.97ns)   --->   "%add1_24 = fadd i32 %buff_y_out_load_25, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 816 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 817 [2/5] (2.97ns)   --->   "%add1_25 = fadd i32 %buff_y_out_load_26, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 817 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 818 [2/5] (2.97ns)   --->   "%add1_26 = fadd i32 %buff_y_out_load_27, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 818 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 819 [3/5] (2.97ns)   --->   "%add1_27 = fadd i32 %buff_y_out_load_28, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 819 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 820 [3/5] (2.97ns)   --->   "%add1_28 = fadd i32 %buff_y_out_load_29, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 820 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 821 [4/5] (2.97ns)   --->   "%add1_29 = fadd i32 %buff_y_out_load_30, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 821 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 822 [4/5] (2.97ns)   --->   "%add1_30 = fadd i32 %buff_y_out_load_31, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 822 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 823 [5/5] (2.97ns)   --->   "%add1_31 = fadd i32 %buff_y_out_load_32, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 823 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 824 [5/5] (2.97ns)   --->   "%add1_32 = fadd i32 %buff_y_out_load_33, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 824 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 825 [1/2] (0.69ns)   --->   "%buff_y_out_load_40 = load i6 %buff_y_out_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 825 'load' 'buff_y_out_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 826 [1/2] (0.69ns)   --->   "%buff_y_out_load_41 = load i6 %buff_y_out_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 826 'load' 'buff_y_out_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 827 [2/2] (0.69ns)   --->   "%buff_y_out_load_42 = load i6 %buff_y_out_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 827 'load' 'buff_y_out_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 828 [2/2] (0.69ns)   --->   "%buff_y_out_load_43 = load i6 %buff_y_out_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 828 'load' 'buff_y_out_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 2.97>
ST_23 : Operation 829 [1/5] (2.97ns)   --->   "%add1_25 = fadd i32 %buff_y_out_load_26, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 829 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 830 [1/5] (2.97ns)   --->   "%add1_26 = fadd i32 %buff_y_out_load_27, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 830 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 831 [2/5] (2.97ns)   --->   "%add1_27 = fadd i32 %buff_y_out_load_28, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 831 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 832 [2/5] (2.97ns)   --->   "%add1_28 = fadd i32 %buff_y_out_load_29, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 832 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 833 [3/5] (2.97ns)   --->   "%add1_29 = fadd i32 %buff_y_out_load_30, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 833 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 834 [3/5] (2.97ns)   --->   "%add1_30 = fadd i32 %buff_y_out_load_31, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 834 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 835 [4/5] (2.97ns)   --->   "%add1_31 = fadd i32 %buff_y_out_load_32, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 835 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 836 [4/5] (2.97ns)   --->   "%add1_32 = fadd i32 %buff_y_out_load_33, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 836 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 837 [5/5] (2.97ns)   --->   "%add1_33 = fadd i32 %buff_y_out_load_34, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 837 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 838 [5/5] (2.97ns)   --->   "%add1_34 = fadd i32 %buff_y_out_load_35, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 838 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 839 [1/2] (0.69ns)   --->   "%buff_y_out_load_42 = load i6 %buff_y_out_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 839 'load' 'buff_y_out_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 840 [1/2] (0.69ns)   --->   "%buff_y_out_load_43 = load i6 %buff_y_out_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 840 'load' 'buff_y_out_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 841 [2/2] (0.69ns)   --->   "%buff_y_out_load_44 = load i6 %buff_y_out_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 841 'load' 'buff_y_out_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 842 [2/2] (0.69ns)   --->   "%buff_y_out_load_45 = load i6 %buff_y_out_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 842 'load' 'buff_y_out_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 2.97>
ST_24 : Operation 843 [1/5] (2.97ns)   --->   "%add1_27 = fadd i32 %buff_y_out_load_28, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 843 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 844 [1/5] (2.97ns)   --->   "%add1_28 = fadd i32 %buff_y_out_load_29, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 844 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 845 [2/5] (2.97ns)   --->   "%add1_29 = fadd i32 %buff_y_out_load_30, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 845 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 846 [2/5] (2.97ns)   --->   "%add1_30 = fadd i32 %buff_y_out_load_31, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 846 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 847 [3/5] (2.97ns)   --->   "%add1_31 = fadd i32 %buff_y_out_load_32, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 847 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 848 [3/5] (2.97ns)   --->   "%add1_32 = fadd i32 %buff_y_out_load_33, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 848 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 849 [4/5] (2.97ns)   --->   "%add1_33 = fadd i32 %buff_y_out_load_34, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 849 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 850 [4/5] (2.97ns)   --->   "%add1_34 = fadd i32 %buff_y_out_load_35, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 850 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 851 [5/5] (2.97ns)   --->   "%add1_35 = fadd i32 %buff_y_out_load_36, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 851 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 852 [5/5] (2.97ns)   --->   "%add1_36 = fadd i32 %buff_y_out_load_37, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 852 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 853 [1/2] (0.69ns)   --->   "%buff_y_out_load_44 = load i6 %buff_y_out_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 853 'load' 'buff_y_out_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 854 [1/2] (0.69ns)   --->   "%buff_y_out_load_45 = load i6 %buff_y_out_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 854 'load' 'buff_y_out_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 855 [2/2] (0.69ns)   --->   "%buff_y_out_load_46 = load i6 %buff_y_out_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 855 'load' 'buff_y_out_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 856 [2/2] (0.69ns)   --->   "%buff_y_out_load_47 = load i6 %buff_y_out_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 856 'load' 'buff_y_out_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 2.97>
ST_25 : Operation 857 [1/5] (2.97ns)   --->   "%add1_29 = fadd i32 %buff_y_out_load_30, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 857 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 858 [1/5] (2.97ns)   --->   "%add1_30 = fadd i32 %buff_y_out_load_31, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 858 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 859 [2/5] (2.97ns)   --->   "%add1_31 = fadd i32 %buff_y_out_load_32, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 859 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 860 [2/5] (2.97ns)   --->   "%add1_32 = fadd i32 %buff_y_out_load_33, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 860 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 861 [3/5] (2.97ns)   --->   "%add1_33 = fadd i32 %buff_y_out_load_34, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 861 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 862 [3/5] (2.97ns)   --->   "%add1_34 = fadd i32 %buff_y_out_load_35, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 862 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 863 [4/5] (2.97ns)   --->   "%add1_35 = fadd i32 %buff_y_out_load_36, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 863 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 864 [4/5] (2.97ns)   --->   "%add1_36 = fadd i32 %buff_y_out_load_37, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 864 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 865 [5/5] (2.97ns)   --->   "%add1_37 = fadd i32 %buff_y_out_load_38, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 865 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 866 [5/5] (2.97ns)   --->   "%add1_38 = fadd i32 %buff_y_out_load_39, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 866 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 867 [1/2] (0.69ns)   --->   "%buff_y_out_load_46 = load i6 %buff_y_out_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 867 'load' 'buff_y_out_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 868 [1/2] (0.69ns)   --->   "%buff_y_out_load_47 = load i6 %buff_y_out_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 868 'load' 'buff_y_out_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 869 [2/2] (0.69ns)   --->   "%buff_y_out_load_48 = load i6 %buff_y_out_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 869 'load' 'buff_y_out_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 870 [2/2] (0.69ns)   --->   "%buff_y_out_load_49 = load i6 %buff_y_out_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 870 'load' 'buff_y_out_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 2.97>
ST_26 : Operation 871 [1/5] (2.97ns)   --->   "%add1_31 = fadd i32 %buff_y_out_load_32, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 871 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 872 [1/5] (2.97ns)   --->   "%add1_32 = fadd i32 %buff_y_out_load_33, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 872 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 873 [2/5] (2.97ns)   --->   "%add1_33 = fadd i32 %buff_y_out_load_34, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 873 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 874 [2/5] (2.97ns)   --->   "%add1_34 = fadd i32 %buff_y_out_load_35, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 874 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 875 [3/5] (2.97ns)   --->   "%add1_35 = fadd i32 %buff_y_out_load_36, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 875 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 876 [3/5] (2.97ns)   --->   "%add1_36 = fadd i32 %buff_y_out_load_37, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 876 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 877 [4/5] (2.97ns)   --->   "%add1_37 = fadd i32 %buff_y_out_load_38, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 877 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 878 [4/5] (2.97ns)   --->   "%add1_38 = fadd i32 %buff_y_out_load_39, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 878 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 879 [5/5] (2.97ns)   --->   "%add1_39 = fadd i32 %buff_y_out_load_40, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 879 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 880 [5/5] (2.97ns)   --->   "%add1_40 = fadd i32 %buff_y_out_load_41, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 880 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 881 [1/2] (0.69ns)   --->   "%buff_y_out_load_48 = load i6 %buff_y_out_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 881 'load' 'buff_y_out_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 882 [1/2] (0.69ns)   --->   "%buff_y_out_load_49 = load i6 %buff_y_out_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 882 'load' 'buff_y_out_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 883 [2/2] (0.69ns)   --->   "%buff_y_out_load_50 = load i6 %buff_y_out_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 883 'load' 'buff_y_out_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 884 [2/2] (0.69ns)   --->   "%buff_y_out_load_51 = load i6 %buff_y_out_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 884 'load' 'buff_y_out_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 2.97>
ST_27 : Operation 885 [1/5] (2.97ns)   --->   "%add1_33 = fadd i32 %buff_y_out_load_34, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 885 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 886 [1/5] (2.97ns)   --->   "%add1_34 = fadd i32 %buff_y_out_load_35, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 886 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 887 [2/5] (2.97ns)   --->   "%add1_35 = fadd i32 %buff_y_out_load_36, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 887 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 888 [2/5] (2.97ns)   --->   "%add1_36 = fadd i32 %buff_y_out_load_37, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 888 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 889 [3/5] (2.97ns)   --->   "%add1_37 = fadd i32 %buff_y_out_load_38, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 889 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 890 [3/5] (2.97ns)   --->   "%add1_38 = fadd i32 %buff_y_out_load_39, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 890 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 891 [4/5] (2.97ns)   --->   "%add1_39 = fadd i32 %buff_y_out_load_40, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 891 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 892 [4/5] (2.97ns)   --->   "%add1_40 = fadd i32 %buff_y_out_load_41, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 892 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 893 [5/5] (2.97ns)   --->   "%add1_41 = fadd i32 %buff_y_out_load_42, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 893 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 894 [5/5] (2.97ns)   --->   "%add1_42 = fadd i32 %buff_y_out_load_43, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 894 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 895 [1/2] (0.69ns)   --->   "%buff_y_out_load_50 = load i6 %buff_y_out_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 895 'load' 'buff_y_out_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 896 [1/2] (0.69ns)   --->   "%buff_y_out_load_51 = load i6 %buff_y_out_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 896 'load' 'buff_y_out_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 897 [2/2] (0.69ns)   --->   "%buff_y_out_load_52 = load i6 %buff_y_out_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 897 'load' 'buff_y_out_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 898 [2/2] (0.69ns)   --->   "%buff_y_out_load_53 = load i6 %buff_y_out_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 898 'load' 'buff_y_out_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 2.97>
ST_28 : Operation 899 [1/5] (2.97ns)   --->   "%add1_35 = fadd i32 %buff_y_out_load_36, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 899 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 900 [1/5] (2.97ns)   --->   "%add1_36 = fadd i32 %buff_y_out_load_37, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 900 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 901 [2/5] (2.97ns)   --->   "%add1_37 = fadd i32 %buff_y_out_load_38, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 901 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 902 [2/5] (2.97ns)   --->   "%add1_38 = fadd i32 %buff_y_out_load_39, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 902 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 903 [3/5] (2.97ns)   --->   "%add1_39 = fadd i32 %buff_y_out_load_40, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 903 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 904 [3/5] (2.97ns)   --->   "%add1_40 = fadd i32 %buff_y_out_load_41, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 904 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 905 [4/5] (2.97ns)   --->   "%add1_41 = fadd i32 %buff_y_out_load_42, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 905 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 906 [4/5] (2.97ns)   --->   "%add1_42 = fadd i32 %buff_y_out_load_43, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 906 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 907 [5/5] (2.97ns)   --->   "%add1_43 = fadd i32 %buff_y_out_load_44, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 907 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 908 [5/5] (2.97ns)   --->   "%add1_44 = fadd i32 %buff_y_out_load_45, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 908 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 909 [1/2] (0.69ns)   --->   "%buff_y_out_load_52 = load i6 %buff_y_out_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 909 'load' 'buff_y_out_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 910 [1/2] (0.69ns)   --->   "%buff_y_out_load_53 = load i6 %buff_y_out_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 910 'load' 'buff_y_out_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 911 [2/2] (0.69ns)   --->   "%buff_y_out_load_54 = load i6 %buff_y_out_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 911 'load' 'buff_y_out_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 912 [2/2] (0.69ns)   --->   "%buff_y_out_load_55 = load i6 %buff_y_out_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 912 'load' 'buff_y_out_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 2.97>
ST_29 : Operation 913 [1/5] (2.97ns)   --->   "%add1_37 = fadd i32 %buff_y_out_load_38, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 913 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 914 [1/5] (2.97ns)   --->   "%add1_38 = fadd i32 %buff_y_out_load_39, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 914 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 915 [2/5] (2.97ns)   --->   "%add1_39 = fadd i32 %buff_y_out_load_40, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 915 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 916 [2/5] (2.97ns)   --->   "%add1_40 = fadd i32 %buff_y_out_load_41, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 916 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 917 [3/5] (2.97ns)   --->   "%add1_41 = fadd i32 %buff_y_out_load_42, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 917 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 918 [3/5] (2.97ns)   --->   "%add1_42 = fadd i32 %buff_y_out_load_43, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 918 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 919 [4/5] (2.97ns)   --->   "%add1_43 = fadd i32 %buff_y_out_load_44, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 919 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 920 [4/5] (2.97ns)   --->   "%add1_44 = fadd i32 %buff_y_out_load_45, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 920 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 921 [5/5] (2.97ns)   --->   "%add1_45 = fadd i32 %buff_y_out_load_46, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 921 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 922 [5/5] (2.97ns)   --->   "%add1_46 = fadd i32 %buff_y_out_load_47, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 922 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 923 [1/2] (0.69ns)   --->   "%buff_y_out_load_54 = load i6 %buff_y_out_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 923 'load' 'buff_y_out_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 924 [1/2] (0.69ns)   --->   "%buff_y_out_load_55 = load i6 %buff_y_out_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 924 'load' 'buff_y_out_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 925 [2/2] (0.69ns)   --->   "%buff_y_out_load_56 = load i6 %buff_y_out_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 925 'load' 'buff_y_out_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 926 [2/2] (0.69ns)   --->   "%buff_y_out_load_57 = load i6 %buff_y_out_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 926 'load' 'buff_y_out_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 2.97>
ST_30 : Operation 927 [1/5] (2.97ns)   --->   "%add1_39 = fadd i32 %buff_y_out_load_40, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 927 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 928 [1/5] (2.97ns)   --->   "%add1_40 = fadd i32 %buff_y_out_load_41, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 928 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 929 [2/5] (2.97ns)   --->   "%add1_41 = fadd i32 %buff_y_out_load_42, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 929 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 930 [2/5] (2.97ns)   --->   "%add1_42 = fadd i32 %buff_y_out_load_43, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 930 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 931 [3/5] (2.97ns)   --->   "%add1_43 = fadd i32 %buff_y_out_load_44, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 931 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 932 [3/5] (2.97ns)   --->   "%add1_44 = fadd i32 %buff_y_out_load_45, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 932 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 933 [4/5] (2.97ns)   --->   "%add1_45 = fadd i32 %buff_y_out_load_46, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 933 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 934 [4/5] (2.97ns)   --->   "%add1_46 = fadd i32 %buff_y_out_load_47, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 934 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 935 [5/5] (2.97ns)   --->   "%add1_47 = fadd i32 %buff_y_out_load_48, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 935 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 936 [5/5] (2.97ns)   --->   "%add1_48 = fadd i32 %buff_y_out_load_49, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 936 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 937 [1/2] (0.69ns)   --->   "%buff_y_out_load_56 = load i6 %buff_y_out_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 937 'load' 'buff_y_out_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 938 [1/2] (0.69ns)   --->   "%buff_y_out_load_57 = load i6 %buff_y_out_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 938 'load' 'buff_y_out_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 939 [2/2] (0.69ns)   --->   "%buff_y_out_load_58 = load i6 %buff_y_out_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 939 'load' 'buff_y_out_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 940 [2/2] (0.69ns)   --->   "%buff_y_out_load_59 = load i6 %buff_y_out_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 940 'load' 'buff_y_out_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 2.97>
ST_31 : Operation 941 [1/5] (2.97ns)   --->   "%add1_41 = fadd i32 %buff_y_out_load_42, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 941 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 942 [1/5] (2.97ns)   --->   "%add1_42 = fadd i32 %buff_y_out_load_43, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 942 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 943 [2/5] (2.97ns)   --->   "%add1_43 = fadd i32 %buff_y_out_load_44, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 943 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 944 [2/5] (2.97ns)   --->   "%add1_44 = fadd i32 %buff_y_out_load_45, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 944 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 945 [3/5] (2.97ns)   --->   "%add1_45 = fadd i32 %buff_y_out_load_46, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 945 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 946 [3/5] (2.97ns)   --->   "%add1_46 = fadd i32 %buff_y_out_load_47, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 946 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 947 [4/5] (2.97ns)   --->   "%add1_47 = fadd i32 %buff_y_out_load_48, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 947 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 948 [4/5] (2.97ns)   --->   "%add1_48 = fadd i32 %buff_y_out_load_49, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 948 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 949 [5/5] (2.97ns)   --->   "%add1_49 = fadd i32 %buff_y_out_load_50, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 949 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 950 [5/5] (2.97ns)   --->   "%add1_50 = fadd i32 %buff_y_out_load_51, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 950 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 951 [1/2] (0.69ns)   --->   "%buff_y_out_load_58 = load i6 %buff_y_out_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 951 'load' 'buff_y_out_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 952 [1/2] (0.69ns)   --->   "%buff_y_out_load_59 = load i6 %buff_y_out_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 952 'load' 'buff_y_out_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 953 [2/2] (0.69ns)   --->   "%buff_y_out_load_60 = load i6 %buff_y_out_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 953 'load' 'buff_y_out_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 954 [2/2] (0.69ns)   --->   "%buff_y_out_load_61 = load i6 %buff_y_out_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 954 'load' 'buff_y_out_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 2.97>
ST_32 : Operation 955 [1/5] (2.97ns)   --->   "%add1_43 = fadd i32 %buff_y_out_load_44, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 955 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 956 [1/5] (2.97ns)   --->   "%add1_44 = fadd i32 %buff_y_out_load_45, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 956 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 957 [2/5] (2.97ns)   --->   "%add1_45 = fadd i32 %buff_y_out_load_46, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 957 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 958 [2/5] (2.97ns)   --->   "%add1_46 = fadd i32 %buff_y_out_load_47, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 958 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 959 [3/5] (2.97ns)   --->   "%add1_47 = fadd i32 %buff_y_out_load_48, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 959 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 960 [3/5] (2.97ns)   --->   "%add1_48 = fadd i32 %buff_y_out_load_49, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 960 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 961 [4/5] (2.97ns)   --->   "%add1_49 = fadd i32 %buff_y_out_load_50, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 961 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 962 [4/5] (2.97ns)   --->   "%add1_50 = fadd i32 %buff_y_out_load_51, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 962 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 963 [5/5] (2.97ns)   --->   "%add1_51 = fadd i32 %buff_y_out_load_52, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 963 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 964 [5/5] (2.97ns)   --->   "%add1_52 = fadd i32 %buff_y_out_load_53, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 964 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 965 [1/2] (0.69ns)   --->   "%buff_y_out_load_60 = load i6 %buff_y_out_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 965 'load' 'buff_y_out_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 966 [1/2] (0.69ns)   --->   "%buff_y_out_load_61 = load i6 %buff_y_out_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 966 'load' 'buff_y_out_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 967 [2/2] (0.69ns)   --->   "%buff_y_out_load_62 = load i6 %buff_y_out_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 967 'load' 'buff_y_out_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 968 [2/2] (0.69ns)   --->   "%buff_y_out_load_63 = load i6 %buff_y_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 968 'load' 'buff_y_out_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 2.97>
ST_33 : Operation 969 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1, i6 %buff_y_out_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 969 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 970 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_1, i6 %buff_y_out_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 970 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 971 [1/5] (2.97ns)   --->   "%add1_45 = fadd i32 %buff_y_out_load_46, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 971 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 972 [1/5] (2.97ns)   --->   "%add1_46 = fadd i32 %buff_y_out_load_47, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 972 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 973 [2/5] (2.97ns)   --->   "%add1_47 = fadd i32 %buff_y_out_load_48, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 973 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 974 [2/5] (2.97ns)   --->   "%add1_48 = fadd i32 %buff_y_out_load_49, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 974 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 975 [3/5] (2.97ns)   --->   "%add1_49 = fadd i32 %buff_y_out_load_50, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 975 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 976 [3/5] (2.97ns)   --->   "%add1_50 = fadd i32 %buff_y_out_load_51, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 976 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 977 [4/5] (2.97ns)   --->   "%add1_51 = fadd i32 %buff_y_out_load_52, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 977 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 978 [4/5] (2.97ns)   --->   "%add1_52 = fadd i32 %buff_y_out_load_53, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 978 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 979 [5/5] (2.97ns)   --->   "%add1_53 = fadd i32 %buff_y_out_load_54, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 979 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 980 [5/5] (2.97ns)   --->   "%add1_54 = fadd i32 %buff_y_out_load_55, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 980 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 981 [1/2] (0.69ns)   --->   "%buff_y_out_load_62 = load i6 %buff_y_out_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 981 'load' 'buff_y_out_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 982 [1/2] (0.69ns)   --->   "%buff_y_out_load_63 = load i6 %buff_y_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 982 'load' 'buff_y_out_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 2.97>
ST_34 : Operation 983 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_2, i6 %buff_y_out_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 983 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 984 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_3, i6 %buff_y_out_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 984 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 985 [1/5] (2.97ns)   --->   "%add1_47 = fadd i32 %buff_y_out_load_48, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 985 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 986 [1/5] (2.97ns)   --->   "%add1_48 = fadd i32 %buff_y_out_load_49, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 986 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 987 [2/5] (2.97ns)   --->   "%add1_49 = fadd i32 %buff_y_out_load_50, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 987 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 988 [2/5] (2.97ns)   --->   "%add1_50 = fadd i32 %buff_y_out_load_51, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 988 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 989 [3/5] (2.97ns)   --->   "%add1_51 = fadd i32 %buff_y_out_load_52, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 989 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 990 [3/5] (2.97ns)   --->   "%add1_52 = fadd i32 %buff_y_out_load_53, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 990 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 991 [4/5] (2.97ns)   --->   "%add1_53 = fadd i32 %buff_y_out_load_54, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 991 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 992 [4/5] (2.97ns)   --->   "%add1_54 = fadd i32 %buff_y_out_load_55, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 992 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 993 [5/5] (2.97ns)   --->   "%add1_55 = fadd i32 %buff_y_out_load_56, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 993 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 994 [5/5] (2.97ns)   --->   "%add1_56 = fadd i32 %buff_y_out_load_57, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 994 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.97>
ST_35 : Operation 995 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_4, i6 %buff_y_out_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 995 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 996 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_5, i6 %buff_y_out_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 996 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 997 [1/5] (2.97ns)   --->   "%add1_49 = fadd i32 %buff_y_out_load_50, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 997 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 998 [1/5] (2.97ns)   --->   "%add1_50 = fadd i32 %buff_y_out_load_51, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 998 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 999 [2/5] (2.97ns)   --->   "%add1_51 = fadd i32 %buff_y_out_load_52, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 999 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1000 [2/5] (2.97ns)   --->   "%add1_52 = fadd i32 %buff_y_out_load_53, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1000 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1001 [3/5] (2.97ns)   --->   "%add1_53 = fadd i32 %buff_y_out_load_54, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1001 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1002 [3/5] (2.97ns)   --->   "%add1_54 = fadd i32 %buff_y_out_load_55, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1002 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1003 [4/5] (2.97ns)   --->   "%add1_55 = fadd i32 %buff_y_out_load_56, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1003 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1004 [4/5] (2.97ns)   --->   "%add1_56 = fadd i32 %buff_y_out_load_57, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1004 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1005 [5/5] (2.97ns)   --->   "%add1_57 = fadd i32 %buff_y_out_load_58, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1005 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1006 [5/5] (2.97ns)   --->   "%add1_58 = fadd i32 %buff_y_out_load_59, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1006 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.97>
ST_36 : Operation 1007 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_6, i6 %buff_y_out_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1007 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1008 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_7, i6 %buff_y_out_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1008 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 1009 [1/5] (2.97ns)   --->   "%add1_51 = fadd i32 %buff_y_out_load_52, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1009 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1010 [1/5] (2.97ns)   --->   "%add1_52 = fadd i32 %buff_y_out_load_53, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1010 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1011 [2/5] (2.97ns)   --->   "%add1_53 = fadd i32 %buff_y_out_load_54, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1011 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1012 [2/5] (2.97ns)   --->   "%add1_54 = fadd i32 %buff_y_out_load_55, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1012 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1013 [3/5] (2.97ns)   --->   "%add1_55 = fadd i32 %buff_y_out_load_56, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1013 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1014 [3/5] (2.97ns)   --->   "%add1_56 = fadd i32 %buff_y_out_load_57, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1014 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1015 [4/5] (2.97ns)   --->   "%add1_57 = fadd i32 %buff_y_out_load_58, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1015 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1016 [4/5] (2.97ns)   --->   "%add1_58 = fadd i32 %buff_y_out_load_59, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1016 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1017 [5/5] (2.97ns)   --->   "%add1_59 = fadd i32 %buff_y_out_load_60, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1017 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1018 [5/5] (2.97ns)   --->   "%add1_60 = fadd i32 %buff_y_out_load_61, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1018 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.97>
ST_37 : Operation 1019 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_8, i6 %buff_y_out_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1019 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1020 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_9, i6 %buff_y_out_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1020 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1021 [1/5] (2.97ns)   --->   "%add1_53 = fadd i32 %buff_y_out_load_54, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1021 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1022 [1/5] (2.97ns)   --->   "%add1_54 = fadd i32 %buff_y_out_load_55, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1022 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1023 [2/5] (2.97ns)   --->   "%add1_55 = fadd i32 %buff_y_out_load_56, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1023 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1024 [2/5] (2.97ns)   --->   "%add1_56 = fadd i32 %buff_y_out_load_57, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1024 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1025 [3/5] (2.97ns)   --->   "%add1_57 = fadd i32 %buff_y_out_load_58, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1025 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1026 [3/5] (2.97ns)   --->   "%add1_58 = fadd i32 %buff_y_out_load_59, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1026 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1027 [4/5] (2.97ns)   --->   "%add1_59 = fadd i32 %buff_y_out_load_60, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1027 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1028 [4/5] (2.97ns)   --->   "%add1_60 = fadd i32 %buff_y_out_load_61, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1028 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1029 [5/5] (2.97ns)   --->   "%add1_61 = fadd i32 %buff_y_out_load_62, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1029 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1030 [5/5] (2.97ns)   --->   "%add1_62 = fadd i32 %buff_y_out_load_63, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1030 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.97>
ST_38 : Operation 1031 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_s, i6 %buff_y_out_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1031 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1032 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_10, i6 %buff_y_out_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1032 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1033 [1/5] (2.97ns)   --->   "%add1_55 = fadd i32 %buff_y_out_load_56, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1033 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1034 [1/5] (2.97ns)   --->   "%add1_56 = fadd i32 %buff_y_out_load_57, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1034 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1035 [2/5] (2.97ns)   --->   "%add1_57 = fadd i32 %buff_y_out_load_58, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1035 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1036 [2/5] (2.97ns)   --->   "%add1_58 = fadd i32 %buff_y_out_load_59, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1036 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1037 [3/5] (2.97ns)   --->   "%add1_59 = fadd i32 %buff_y_out_load_60, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1037 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1038 [3/5] (2.97ns)   --->   "%add1_60 = fadd i32 %buff_y_out_load_61, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1038 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1039 [4/5] (2.97ns)   --->   "%add1_61 = fadd i32 %buff_y_out_load_62, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1039 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1040 [4/5] (2.97ns)   --->   "%add1_62 = fadd i32 %buff_y_out_load_63, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1040 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.97>
ST_39 : Operation 1041 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_11, i6 %buff_y_out_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1041 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1042 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_12, i6 %buff_y_out_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1042 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1043 [1/5] (2.97ns)   --->   "%add1_57 = fadd i32 %buff_y_out_load_58, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1043 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1044 [1/5] (2.97ns)   --->   "%add1_58 = fadd i32 %buff_y_out_load_59, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1044 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1045 [2/5] (2.97ns)   --->   "%add1_59 = fadd i32 %buff_y_out_load_60, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1045 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1046 [2/5] (2.97ns)   --->   "%add1_60 = fadd i32 %buff_y_out_load_61, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1046 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1047 [3/5] (2.97ns)   --->   "%add1_61 = fadd i32 %buff_y_out_load_62, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1047 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1048 [3/5] (2.97ns)   --->   "%add1_62 = fadd i32 %buff_y_out_load_63, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1048 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.97>
ST_40 : Operation 1049 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_13, i6 %buff_y_out_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1049 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1050 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_14, i6 %buff_y_out_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1050 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1051 [1/5] (2.97ns)   --->   "%add1_59 = fadd i32 %buff_y_out_load_60, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1051 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1052 [1/5] (2.97ns)   --->   "%add1_60 = fadd i32 %buff_y_out_load_61, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1052 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1053 [2/5] (2.97ns)   --->   "%add1_61 = fadd i32 %buff_y_out_load_62, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1053 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1054 [2/5] (2.97ns)   --->   "%add1_62 = fadd i32 %buff_y_out_load_63, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1054 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.97>
ST_41 : Operation 1055 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_15, i6 %buff_y_out_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1055 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1056 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_16, i6 %buff_y_out_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1056 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1057 [1/5] (2.97ns)   --->   "%add1_61 = fadd i32 %buff_y_out_load_62, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1057 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1058 [1/5] (2.97ns)   --->   "%add1_62 = fadd i32 %buff_y_out_load_63, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1058 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 0.69>
ST_42 : Operation 1059 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_17, i6 %buff_y_out_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1059 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1060 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_18, i6 %buff_y_out_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1060 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 0.69>
ST_43 : Operation 1061 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_19, i6 %buff_y_out_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1061 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1062 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_20, i6 %buff_y_out_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1062 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 43> <Delay = 0.69>
ST_44 : Operation 1063 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_21, i6 %buff_y_out_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1063 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1064 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_22, i6 %buff_y_out_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1064 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 0.69>
ST_45 : Operation 1065 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_23, i6 %buff_y_out_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1065 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1066 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_24, i6 %buff_y_out_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1066 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 0.69>
ST_46 : Operation 1067 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_25, i6 %buff_y_out_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1067 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1068 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_26, i6 %buff_y_out_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1068 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 0.69>
ST_47 : Operation 1069 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_27, i6 %buff_y_out_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1069 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1070 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_28, i6 %buff_y_out_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1070 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 47> <Delay = 0.69>
ST_48 : Operation 1071 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_29, i6 %buff_y_out_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1071 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1072 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_30, i6 %buff_y_out_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1072 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 48> <Delay = 0.69>
ST_49 : Operation 1073 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_31, i6 %buff_y_out_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1073 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1074 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_32, i6 %buff_y_out_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1074 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 0.69>
ST_50 : Operation 1075 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_33, i6 %buff_y_out_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1075 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1076 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_34, i6 %buff_y_out_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1076 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 0.69>
ST_51 : Operation 1077 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_35, i6 %buff_y_out_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1077 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1078 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_36, i6 %buff_y_out_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1078 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 0.69>
ST_52 : Operation 1079 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_37, i6 %buff_y_out_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1079 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1080 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_38, i6 %buff_y_out_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1080 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 0.69>
ST_53 : Operation 1081 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_39, i6 %buff_y_out_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1081 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1082 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_40, i6 %buff_y_out_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1082 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 0.69>
ST_54 : Operation 1083 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_41, i6 %buff_y_out_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1083 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1084 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_42, i6 %buff_y_out_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1084 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 0.69>
ST_55 : Operation 1085 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_43, i6 %buff_y_out_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1085 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1086 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_44, i6 %buff_y_out_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1086 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 55> <Delay = 0.69>
ST_56 : Operation 1087 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_45, i6 %buff_y_out_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1087 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1088 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_46, i6 %buff_y_out_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1088 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 0.69>
ST_57 : Operation 1089 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_47, i6 %buff_y_out_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1089 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 1090 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_48, i6 %buff_y_out_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1090 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 0.69>
ST_58 : Operation 1091 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_49, i6 %buff_y_out_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1091 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 1092 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_50, i6 %buff_y_out_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1092 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 59 <SV = 58> <Delay = 0.69>
ST_59 : Operation 1093 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_51, i6 %buff_y_out_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1093 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 1094 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_52, i6 %buff_y_out_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1094 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 60 <SV = 59> <Delay = 0.69>
ST_60 : Operation 1095 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_53, i6 %buff_y_out_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1095 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 1096 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_54, i6 %buff_y_out_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1096 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 61 <SV = 60> <Delay = 0.69>
ST_61 : Operation 1097 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_55, i6 %buff_y_out_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1097 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 1098 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_56, i6 %buff_y_out_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1098 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 61> <Delay = 0.69>
ST_62 : Operation 1099 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_57, i6 %buff_y_out_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1099 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 1100 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_58, i6 %buff_y_out_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1100 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 63 <SV = 62> <Delay = 0.69>
ST_63 : Operation 1101 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_59, i6 %buff_y_out_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1101 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 1102 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_60, i6 %buff_y_out_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1102 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 64 <SV = 63> <Delay = 0.69>
ST_64 : Operation 1103 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5]   --->   Operation 1103 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1104 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_61, i6 %buff_y_out_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1104 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 1105 [1/1] (0.69ns)   --->   "%store_ln28 = store i32 %add1_62, i6 %buff_y_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28]   --->   Operation 1105 'store' 'store_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 1106 [1/1] (0.00ns)   --->   "%br_ln26 = br void %lp4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26]   --->   Operation 1106 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [67]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26) on local variable 'i' [71]  (0 ns)
	'add' operation ('add_ln26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26) [139]  (0.706 ns)
	'store' operation ('store_ln26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26) of variable 'add_ln26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26 on local variable 'i' [530]  (0.387 ns)

 <State 2>: 3.02ns
The critical path consists of the following:
	'load' operation ('empty_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26) on array 'tmp1' [145]  (0.699 ns)
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [149]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [149]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [149]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [149]  (2.32 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [150]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [150]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [150]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [150]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [150]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [162]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [174]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [186]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [198]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [210]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [222]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [234]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [246]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [258]  (2.98 ns)

 <State 20>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [270]  (2.98 ns)

 <State 21>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [282]  (2.98 ns)

 <State 22>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [294]  (2.98 ns)

 <State 23>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [306]  (2.98 ns)

 <State 24>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [318]  (2.98 ns)

 <State 25>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [330]  (2.98 ns)

 <State 26>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [342]  (2.98 ns)

 <State 27>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [354]  (2.98 ns)

 <State 28>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [366]  (2.98 ns)

 <State 29>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [378]  (2.98 ns)

 <State 30>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [390]  (2.98 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [402]  (2.98 ns)

 <State 32>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [414]  (2.98 ns)

 <State 33>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [426]  (2.98 ns)

 <State 34>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [438]  (2.98 ns)

 <State 35>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [450]  (2.98 ns)

 <State 36>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [462]  (2.98 ns)

 <State 37>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [474]  (2.98 ns)

 <State 38>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [486]  (2.98 ns)

 <State 39>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [498]  (2.98 ns)

 <State 40>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [510]  (2.98 ns)

 <State 41>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) [522]  (2.98 ns)

 <State 42>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [259]  (0.699 ns)

 <State 43>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [271]  (0.699 ns)

 <State 44>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [283]  (0.699 ns)

 <State 45>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [295]  (0.699 ns)

 <State 46>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [307]  (0.699 ns)

 <State 47>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [319]  (0.699 ns)

 <State 48>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [331]  (0.699 ns)

 <State 49>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [343]  (0.699 ns)

 <State 50>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [355]  (0.699 ns)

 <State 51>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [367]  (0.699 ns)

 <State 52>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [379]  (0.699 ns)

 <State 53>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [391]  (0.699 ns)

 <State 54>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [403]  (0.699 ns)

 <State 55>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [415]  (0.699 ns)

 <State 56>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [427]  (0.699 ns)

 <State 57>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [439]  (0.699 ns)

 <State 58>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [451]  (0.699 ns)

 <State 59>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [463]  (0.699 ns)

 <State 60>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [475]  (0.699 ns)

 <State 61>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [487]  (0.699 ns)

 <State 62>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [499]  (0.699 ns)

 <State 63>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [511]  (0.699 ns)

 <State 64>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28) of variable 'add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:28 on array 'buff_y_out' [523]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
