<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 294912 has been inferred" OldID="for.inc.load.44, for.inc.load.49, for.inc.load.54, for.inc.load.59, for.inc.load.64, for.inc.load.69, for.inc.load.74, for.inc.load.79, for.inc.load.84, for.inc.load.89, for.inc.load.94, for.inc.load.99, for.inc.load.104, for.inc.load.109, for.inc.load.114, for.inc.load.119, for.inc.load.124, for.inc.load.129," ID="inseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" LoopName="VITIS_LOOP_8_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [16384][18])" Length="294912" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16384 has been inferred" OldID="for.inc.store.9," ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" LoopName="VITIS_LOOP_23_1" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [16384][1])" Length="16384" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 294912 x 16bit words has been widened by 2: 147456 x 32bit words" OldID="inseq," ID="wseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" LoopName="VITIS_LOOP_8_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [16384][18])" Length="147456" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 16384 x 16bit words has been widened by 32: 512 x 512bit words" OldID="outseq," ID="wseq" BundleName="gmem1" VarName="out" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" LoopName="VITIS_LOOP_23_1" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [16384][1])" Length="512" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 147456 and bit width 32 in loop 'VITIS_LOOP_8_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" LoopName="VITIS_LOOP_8_1" Length="147456" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 512 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="512" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

