Analysis & Synthesis report for ece385_finalprj
Mon Nov 11 18:38:07 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next
 11. State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state
 12. State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next
 13. State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state
 14. State Machine - |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 22. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 23. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 25. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for final_soc:final_subsystem|final_soc_PLL:pll
 30. Source assignments for final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3
 31. Source assignments for final_soc:final_subsystem|final_soc_SDRAM:sdram
 32. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux_001
 34. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 36. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 37. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 38. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 39. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 40. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 41. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 42. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 43. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 44. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 45. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 46. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller
 47. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a
 52. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b
 54. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 56. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram
 57. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 59. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 60. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 61. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 62. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy
 63. Parameter Settings for User Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont
 64. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator
 65. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator
 66. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator
 67. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator
 68. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator
 69. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 70. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent
 71. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent
 72. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent
 73. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent
 76. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent
 79. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 82. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 85. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router_001|final_soc_mm_interconnect_0_router_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_004|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_005|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_controller_0_vga_slave_burst_adapter
 92. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_controller_0_vga_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 93. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 94. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 95. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
 96. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 97. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
 98. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 99. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter
106. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter
108. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
109. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
110. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
111. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
112. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
113. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
114. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
115. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
116. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
117. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
118. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
119. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
120. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
121. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
122. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
123. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
124. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
125. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
126. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
127. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
128. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller
129. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
130. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
131. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001
132. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
133. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
134. altsyncram Parameter Settings by Entity Instance
135. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
136. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_001"
137. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
138. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller"
139. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
140. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
141. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
142. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
143. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter"
144. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
145. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter"
146. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
147. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
148. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
149. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
150. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode"
151. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
152. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
153. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
154. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo"
155. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent"
156. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo"
157. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent"
158. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo"
159. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent"
160. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
161. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
162. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
163. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
164. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator"
165. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator"
166. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
167. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
168. Port Connectivity Checks: "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont"
169. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module"
170. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_3tn2:sd1"
171. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_PLL:pll"
172. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy"
173. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
174. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
175. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_pib:the_final_soc_NIOS2_cpu_nios2_oci_pib"
176. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc"
177. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace|final_soc_NIOS2_cpu_nios2_oci_td_mode:final_soc_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode"
178. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_itrace:the_final_soc_NIOS2_cpu_nios2_oci_itrace"
179. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk"
180. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_xbrk:the_final_soc_NIOS2_cpu_nios2_oci_xbrk"
181. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug"
182. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci"
183. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_test_bench:the_final_soc_NIOS2_cpu_test_bench"
184. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2"
185. Post-Synthesis Netlist Statistics for Top Partition
186. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
187. Elapsed Time Per Partition
188. Analysis & Synthesis Messages
189. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 11 18:38:07 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ece385_finalprj                             ;
; Top-level Entity Name              ; final_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,900                                       ;
;     Total combinational functions  ; 2,023                                       ;
;     Dedicated logic registers      ; 1,855                                       ;
; Total registers                    ; 1855                                        ;
; Total pins                         ; 171                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,240                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; final_top          ; ece385_finalprj    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                 ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; final_soc/synthesis/final_soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v                                                                     ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v                                            ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                              ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001.v                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; final_soc   ;
; final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                               ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                             ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                               ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                             ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv                            ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                            ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                                ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; final_soc   ;
; final_soc/synthesis/submodules/avalon_vga_interface.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_vga_interface.sv                                              ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_SDRAM.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v                                                    ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_PLL.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v                                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2.v                                                    ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v                                                ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_sysclk.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_sysclk.v                             ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_tck.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_tck.v                                ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v                            ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu_test_bench.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_test_bench.v                                     ; final_soc   ;
; VGA_controller.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv                                                                                   ;             ;
; final_top.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv                                                                                        ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;             ;
; aglobal181.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                        ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                            ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                            ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                          ;             ;
; db/altsyncram_6mc1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_6mc1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                             ;             ;
; db/altsyncram_ac71.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ac71.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                     ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ; altera_sld  ;
; db/ip/sldf08ad1f3/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,900          ;
;                                             ;                ;
; Total combinational functions               ; 2023           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1074           ;
;     -- 3 input functions                    ; 608            ;
;     -- <=2 input functions                  ; 341            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1914           ;
;     -- arithmetic mode                      ; 109            ;
;                                             ;                ;
; Total registers                             ; 1855           ;
;     -- Dedicated logic registers            ; 1855           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 171            ;
; Total memory bits                           ; 10240          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 924            ;
; Total fan-out                               ; 14461          ;
; Average fan-out                             ; 3.32           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |final_top                                                                                                                              ; 2023 (0)            ; 1855 (0)                  ; 10240       ; 0            ; 0       ; 0         ; 171  ; 0            ; |final_top                                                                                                                                                                                                                                                                                                                                                                    ; final_top                                  ; work         ;
;    |final_soc:final_subsystem|                                                                                                          ; 1900 (0)            ; 1778 (0)                  ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem                                                                                                                                                                                                                                                                                                                                          ; final_soc                                  ; final_soc    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                               ; altera_reset_controller                    ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                  ; final_soc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                    ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                  ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                  ; final_soc    ;
;       |avalon_vga_interface:vga_controller_0|                                                                                           ; 60 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0                                                                                                                                                                                                                                                                                                    ; avalon_vga_interface                       ; final_soc    ;
;          |VGA_controller:vga_cont|                                                                                                      ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont                                                                                                                                                                                                                                                                            ; VGA_controller                             ; work         ;
;       |final_soc_NIOS2:nios2|                                                                                                           ; 961 (0)             ; 582 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2                                                                                                                                                                                                                                                                                                                    ; final_soc_NIOS2                            ; final_soc    ;
;          |final_soc_NIOS2_cpu:cpu|                                                                                                      ; 961 (673)           ; 582 (314)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu                                                                                                                                                                                                                                                                                            ; final_soc_NIOS2_cpu                        ; final_soc    ;
;             |final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|                                                           ; 288 (37)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci                                                                                                                                                                                                                            ; final_soc_NIOS2_cpu_nios2_oci              ; final_soc    ;
;                |final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|                                    ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper                                                                                                                                        ; final_soc_NIOS2_cpu_debug_slave_wrapper    ; final_soc    ;
;                   |final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|                                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk                                                      ; final_soc_NIOS2_cpu_debug_slave_sysclk     ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                    ; work         ;
;                   |final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|                                         ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck                                                            ; final_soc_NIOS2_cpu_debug_slave_tck        ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                    ; work         ;
;                   |sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                     ; work         ;
;                |final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|                                          ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg                                                                                                                                              ; final_soc_NIOS2_cpu_nios2_avalon_reg       ; final_soc    ;
;                |final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|                                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break                                                                                                                                                ; final_soc_NIOS2_cpu_nios2_oci_break        ; final_soc    ;
;                |final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|                                            ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug                                                                                                                                                ; final_soc_NIOS2_cpu_nios2_oci_debug        ; final_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                    ; work         ;
;                |final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|                                                  ; 112 (112)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem                                                                                                                                                      ; final_soc_NIOS2_cpu_nios2_ocimem           ; final_soc    ;
;                   |final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram                                                                           ; final_soc_NIOS2_cpu_ociram_sp_ram_module   ; final_soc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                 ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                            ; work         ;
;             |final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a                                                                                                                                                                                                             ; final_soc_NIOS2_cpu_register_bank_a_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                    ; altsyncram_6mc1                            ; work         ;
;             |final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b                                                                                                                                                                                                             ; final_soc_NIOS2_cpu_register_bank_b_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                    ; altsyncram_6mc1                            ; work         ;
;       |final_soc_PLL:pll|                                                                                                               ; 9 (8)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll                                                                                                                                                                                                                                                                                                                        ; final_soc_PLL                              ; final_soc    ;
;          |final_soc_PLL_altpll_3tn2:sd1|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_3tn2:sd1                                                                                                                                                                                                                                                                                          ; final_soc_PLL_altpll_3tn2                  ; final_soc    ;
;          |final_soc_PLL_stdsync_sv6:stdsync2|                                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                     ; final_soc_PLL_stdsync_sv6                  ; final_soc    ;
;             |final_soc_PLL_dffpipe_l2c:dffpipe3|                                                                                        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                  ; final_soc_PLL_dffpipe_l2c                  ; final_soc    ;
;       |final_soc_SDRAM:sdram|                                                                                                           ; 323 (252)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram                                                                                                                                                                                                                                                                                                                    ; final_soc_SDRAM                            ; final_soc    ;
;          |final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|                                                    ; 71 (71)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module                                                                                                                                                                                                                                          ; final_soc_SDRAM_input_efifo_module         ; final_soc    ;
;       |final_soc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 540 (0)             ; 811 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0                ; final_soc    ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 185 (185)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|                                                              ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                         ; altera_merlin_master_agent                 ; final_soc    ;
;          |altera_merlin_master_agent:nios2_instruction_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                                  ; altera_merlin_master_agent                 ; final_soc    ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                 ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator            ; final_soc    ;
;          |altera_merlin_master_translator:nios2_instruction_master_translator|                                                          ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                                        ; altera_merlin_master_translator            ; final_soc    ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:pll_pll_slave_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|                                                                   ; 10 (3)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                  ; final_soc    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor           ; final_soc    ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                                                      ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:vga_controller_0_vga_slave_translator|                                                         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|                                                     ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                ; final_soc    ;
;          |altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|                                                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_cmd_demux      ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0_cmd_demux      ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                              ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0_cmd_mux        ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                              ; 12 (8)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0_cmd_mux        ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                              ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0_cmd_mux        ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 12 (8)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                ; final_soc_mm_interconnect_0_cmd_mux        ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_router:router_001|                                                                                ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                              ; final_soc_mm_interconnect_0_router         ; final_soc    ;
;          |final_soc_mm_interconnect_0_router:router|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                  ; final_soc_mm_interconnect_0_router         ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_003:router_005|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                                          ; final_soc_mm_interconnect_0_router_003     ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_rsp_demux      ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_rsp_demux      ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_rsp_demux      ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0_rsp_demux      ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                              ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0_rsp_mux        ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                ; final_soc_mm_interconnect_0_rsp_mux        ; final_soc    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 77 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                            ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 72 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                   ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                           ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                         ; sld_shadow_jsm                             ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem                                                                                                                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_irq_mapper:irq_mapper                                                                                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                             ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                     ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                   ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                     ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                   ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                     ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                   ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                            ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router                                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router_001                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_004                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_005                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_controller_0_vga_slave_burst_adapter                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2                                                                                                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu                                                                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll                                                                                                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram                                                                                                                                                                                                                     ; final_soc.qsys  ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next            ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state                                                                                                                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next ;
+------------+------------+------------+------------+-------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                    ;
+------------+------------+------------+------------+-------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                             ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                             ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                             ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                             ;
+------------+------------+------------+------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state              ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 37                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,64..66,68,70,71,86]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,64..66,68,70,71,86]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,68,70,71,85,86]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,68,70,71,85,86]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator|av_readdata_pre[0..7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[0..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ipending_reg[0..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_im:the_final_soc_NIOS2_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_im:the_final_soc_NIOS2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_xbrk:the_final_soc_NIOS2_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][44]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][45]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][47]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent|hold_waitrequest                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                         ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator|waitrequest_reset_override                                                                                                                                            ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][44]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][45]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|data_reg[0..23]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][43]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~9                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~10                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~13                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~14                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~16                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next~4                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next~5                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next~6                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state~14                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state~15                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state~16                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.011 ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.001 ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][11]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][12]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][13]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][14]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][15]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][16]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][17]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][18]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][19]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][20]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][21]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][22]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][23]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][24]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][26]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][27]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][28]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][29]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][30]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][31]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][32]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][33]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][34]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][11]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][12]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[3]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][13]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[4]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][14]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[5]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][15]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[6]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][16]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[7]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][17]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[8]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][18]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[9]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][19]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[10]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][20]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[11]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][21]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[12]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][22]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[13]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][23]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[14]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][24]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[15]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][25]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[16]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][26]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[17]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][27]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[18]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][28]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[19]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][29]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[20]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][30]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[21]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][31]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[22]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[24]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[25]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[26]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][36]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[27]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[2]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 617                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][11],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][12],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][13],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][14],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][15],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][16],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][17],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][18],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][19],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][20],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][21],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][22],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][23],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][24],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][25],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][26],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][27],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][28],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][29],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][30],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][31],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][32],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][33],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][34],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][35],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][36],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][11],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][12],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[3],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][13],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[4],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][14],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[5],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][15],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[6],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][16],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[7],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][17],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[8],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][18],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[9],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][19],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[10],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][20],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[11],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][21],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[12],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][22],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[13],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][23],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[14],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][24],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[15],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][25],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[16],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][26],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[17],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][27],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[18],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][28],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[19],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][29],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[20],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][30],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[21],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][31],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[22],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][32],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[23],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][33],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[24],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][34],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[25],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][35],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[26],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][36],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[27]                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                      ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][37],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|data_reg[23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|data_reg[22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|data_reg[21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|data_reg[20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|data_reg[19],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|data_reg[18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][50],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[0][48],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                            ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                    ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                             ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                             ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0]                                                                                                                                                                                  ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                             ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                             ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                             ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                             ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                             ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                          ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator|av_readdata_pre[7]                                                                                                                                                  ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|data_reg[17]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                              ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                         ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                   ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                           ; Stuck at GND                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                    ; Stuck at VCC                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                    ; Stuck at VCC                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1855  ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 176   ;
; Number of registers using Asynchronous Clear ; 1022  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1014  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                        ; 1       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                      ; 11      ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; 405     ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; 1       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[13]                                                                                                                                                                                                                                                             ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[10]                                                                                                                                                                                                                                                             ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                                                                                              ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                                                                                              ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[4]                                                                                                                                                                                                                                                              ; 2       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                                     ; 20      ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|i_read                                                                                                                                                                                                                                                  ; 7       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; 1       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                         ; 1       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                         ; 4       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                            ; 2       ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                          ; 6       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; 1       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                   ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; 1       ;
; final_soc:final_subsystem|final_soc_PLL:pll|pfdena_reg                                                                                                                                                                                                                                                                          ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                             ; 1       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 38                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|h_counter[3]                                                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|count[1]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|break_readreg[23]                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[36]                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[34]                                           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[29]                                           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[16]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|v_counter_in[8]                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem                                                                                                                                                                                                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo|mem                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|p1_push_data_to_output[0]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router_001|src_channel[0]                                                                                                                                                                                                                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_rf_wr_data[31]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|Selector34                                                                                                                                                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|Selector28                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_PLL:pll ;
+----------------+-------+------+------------------------------------+
; Assignment     ; Value ; From ; To                                 ;
+----------------+-------+------+------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                         ;
+----------------+-------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_SDRAM:sdram ;
+-----------------------------+-------+------+---------------------------+
; Assignment                  ; Value ; From ; To                        ;
+-----------------------------+-------+------+---------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0           ;
+-----------------------------+-------+------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                           ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                           ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                           ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                   ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                                                                        ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                                                                        ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 41    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 38    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 59    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 58    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 60    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 76    ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 76    ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 76    ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router_001|final_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_004|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_005|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_controller_0_vga_slave_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_controller_0_vga_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 45    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L ; 43    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                             ;
; ST_DATA_W      ; 75    ; Signed Integer                                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 36    ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 37    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 43    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 45    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 46    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 48    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 49    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 51    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 70    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 71    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 42    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 52    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 53    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 72    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 74    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 39    ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 75    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 42    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                     ;
+----------------+--------+----------+-------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                ;
+----------------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont"   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; DrawX[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DrawY       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_3tn2:sd1"              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_PLL:pll" ;
+--------------------+--------+----------+--------------------------------+
; Port               ; Type   ; Severity ; Details                        ;
+--------------------+--------+----------+--------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected         ;
; scandataout        ; Output ; Info     ; Explicitly unconnected         ;
; areset             ; Input  ; Info     ; Stuck at GND                   ;
; locked             ; Output ; Info     ; Explicitly unconnected         ;
; phasedone          ; Output ; Info     ; Explicitly unconnected         ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                   ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                   ;
; phasestep          ; Input  ; Info     ; Stuck at GND                   ;
; scanclk            ; Input  ; Info     ; Stuck at GND                   ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                   ;
; scandata           ; Input  ; Info     ; Stuck at GND                   ;
; configupdate       ; Input  ; Info     ; Stuck at GND                   ;
+--------------------+--------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_pib:the_final_soc_NIOS2_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace|final_soc_NIOS2_cpu_nios2_oci_td_mode:final_soc_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_itrace:the_final_soc_NIOS2_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_xbrk:the_final_soc_NIOS2_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                           ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_test_bench:the_final_soc_NIOS2_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2" ;
+---------------+--------+----------+-----------------------------------------+
; Port          ; Type   ; Severity ; Details                                 ;
+---------------+--------+----------+-----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                  ;
+---------------+--------+----------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 198                         ;
; cycloneiii_ff         ; 1778                        ;
;     CLR               ; 501                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 79                          ;
;     ENA               ; 586                         ;
;     ENA CLR           ; 347                         ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 21                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 4                           ;
;     SLD               ; 10                          ;
;     plain             ; 170                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 1913                        ;
;     arith             ; 101                         ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 1812                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 214                         ;
;         3 data inputs ; 549                         ;
;         4 data inputs ; 1017                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.03                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 91                                       ;
; cycloneiii_ff         ; 77                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 19                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 123                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 27                                       ;
;         4 data inputs ; 57                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.90                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 11 18:36:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ece385_finalprj -c ece385_finalprj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "final_soc.qsys"
Info (12250): 2019.11.11.18:37:12 Progress: Loading ece385_finalprj/final_soc.qsys
Info (12250): 2019.11.11.18:37:13 Progress: Reading input file
Info (12250): 2019.11.11.18:37:13 Progress: Adding NIOS2 [altera_nios2_gen2 18.1]
Info (12250): 2019.11.11.18:37:14 Progress: Parameterizing module NIOS2
Info (12250): 2019.11.11.18:37:14 Progress: Adding PLL [altpll 18.1]
Info (12250): 2019.11.11.18:37:14 Progress: Parameterizing module PLL
Info (12250): 2019.11.11.18:37:14 Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2019.11.11.18:37:14 Progress: Parameterizing module SDRAM
Info (12250): 2019.11.11.18:37:14 Progress: Adding VGA_Controller_0 [VGA_Controller 1.0]
Info (12250): 2019.11.11.18:37:14 Progress: Parameterizing module VGA_Controller_0
Info (12250): 2019.11.11.18:37:14 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2019.11.11.18:37:14 Progress: Parameterizing module clk_0
Info (12250): 2019.11.11.18:37:14 Progress: Building connections
Info (12250): 2019.11.11.18:37:15 Progress: Parameterizing connections
Info (12250): 2019.11.11.18:37:15 Progress: Validating
Info (12250): 2019.11.11.18:37:15 Progress: Done reading input file
Info (12250): Final_soc.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Final_soc: Generating final_soc "final_soc" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info (12250): NIOS2: "final_soc" instantiated altera_nios2_gen2 "NIOS2"
Info (12250): PLL: "final_soc" instantiated altpll "PLL"
Info (12250): SDRAM: Starting RTL generation for module 'final_soc_SDRAM'
Info (12250): SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_soc_SDRAM --dir=C:/Users/kpalani/AppData/Local/Temp/alt8212_1948234914919101164.dir/0004_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/kpalani/AppData/Local/Temp/alt8212_1948234914919101164.dir/0004_SDRAM_gen//final_soc_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM: Done RTL generation for module 'final_soc_SDRAM'
Info (12250): SDRAM: "final_soc" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info (12250): VGA_Controller_0: "final_soc" instantiated VGA_Controller "VGA_Controller_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "final_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "final_soc" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "final_soc" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'final_soc_NIOS2_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_soc_NIOS2_cpu --dir=C:/Users/kpalani/AppData/Local/Temp/alt8212_1948234914919101164.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/kpalani/AppData/Local/Temp/alt8212_1948234914919101164.dir/0008_cpu_gen//final_soc_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2019.11.11 18:37:36 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.11.11 18:37:36 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.11.11 18:37:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2019.11.11 18:37:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2019.11.11 18:37:36 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2019.11.11 18:37:36 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.11.11 18:37:36 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2019.11.11 18:37:36 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.11.11 18:37:36 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.11.11 18:37:37 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.11.11 18:37:37 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2019.11.11 18:37:38 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'final_soc_NIOS2_cpu'
Info (12250): Cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info (12250): VGA_Controller_0_VGA_SLAVE_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "VGA_Controller_0_VGA_SLAVE_translator"
Info (12250): NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info (12250): VGA_Controller_0_VGA_SLAVE_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "VGA_Controller_0_VGA_SLAVE_agent"
Info (12250): VGA_Controller_0_VGA_SLAVE_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "VGA_Controller_0_VGA_SLAVE_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): VGA_Controller_0_VGA_SLAVE_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "VGA_Controller_0_VGA_SLAVE_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): VGA_Controller_0_VGA_SLAVE_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "VGA_Controller_0_VGA_SLAVE_rsp_width_adapter"
Info (12250): Reusing file C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Final_soc: Done "final_soc" with 28 modules, 52 files
Info (12249): Finished elaborating Platform Designer system entity "final_soc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v
    Info (12023): Found entity 1: final_soc File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv
    Info (12023): Found entity 1: final_soc_irq_mapper File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: final_soc_mm_interconnect_0 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_mux File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_demux File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_mux File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_demux File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_003_default_decode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_003 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_002 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_default_decode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/avalon_vga_interface.sv
    Info (12023): Found entity 1: avalon_vga_interface File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_vga_interface.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v
    Info (12023): Found entity 1: final_soc_SDRAM_input_efifo_module File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 21
    Info (12023): Found entity 2: final_soc_SDRAM File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 159
Info (12021): Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_pll.v
    Info (12023): Found entity 1: final_soc_PLL_dffpipe_l2c File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 37
    Info (12023): Found entity 2: final_soc_PLL_stdsync_sv6 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 98
    Info (12023): Found entity 3: final_soc_PLL_altpll_3tn2 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 130
    Info (12023): Found entity 4: final_soc_PLL File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 225
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2.v
    Info (12023): Found entity 1: final_soc_NIOS2 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_register_bank_a_module File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 21
    Info (12023): Found entity 2: final_soc_NIOS2_cpu_register_bank_b_module File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 87
    Info (12023): Found entity 3: final_soc_NIOS2_cpu_nios2_oci_debug File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 153
    Info (12023): Found entity 4: final_soc_NIOS2_cpu_nios2_oci_break File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 295
    Info (12023): Found entity 5: final_soc_NIOS2_cpu_nios2_oci_xbrk File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 588
    Info (12023): Found entity 6: final_soc_NIOS2_cpu_nios2_oci_dbrk File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 795
    Info (12023): Found entity 7: final_soc_NIOS2_cpu_nios2_oci_itrace File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 982
    Info (12023): Found entity 8: final_soc_NIOS2_cpu_nios2_oci_td_mode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1115
    Info (12023): Found entity 9: final_soc_NIOS2_cpu_nios2_oci_dtrace File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1183
    Info (12023): Found entity 10: final_soc_NIOS2_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1265
    Info (12023): Found entity 11: final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1337
    Info (12023): Found entity 12: final_soc_NIOS2_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1380
    Info (12023): Found entity 13: final_soc_NIOS2_cpu_nios2_oci_fifo File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1427
    Info (12023): Found entity 14: final_soc_NIOS2_cpu_nios2_oci_pib File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1913
    Info (12023): Found entity 15: final_soc_NIOS2_cpu_nios2_oci_im File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1936
    Info (12023): Found entity 16: final_soc_NIOS2_cpu_nios2_performance_monitors File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2006
    Info (12023): Found entity 17: final_soc_NIOS2_cpu_nios2_avalon_reg File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2023
    Info (12023): Found entity 18: final_soc_NIOS2_cpu_ociram_sp_ram_module File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2116
    Info (12023): Found entity 19: final_soc_NIOS2_cpu_nios2_ocimem File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2181
    Info (12023): Found entity 20: final_soc_NIOS2_cpu_nios2_oci File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2362
    Info (12023): Found entity 21: final_soc_NIOS2_cpu File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_debug_slave_sysclk File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_debug_slave_tck File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_debug_slave_wrapper File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_test_bench File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file final_top.sv
    Info (12023): Found entity 1: final_top File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file avalon_vga_interface.sv
    Info (12023): Found entity 1: avalon_vga_interface File: C:/Users/kpalani/Desktop/ece385_finalprj/avalon_vga_interface.sv Line: 21
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/final_soc.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/final_soc.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_avalon_sc_fifo.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_avalon_st_clock_crosser.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_avalon_st_clock_crosser.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_avalon_st_handshake_clock_crosser.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_avalon_st_pipeline_stage.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_default_burst_converter.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_default_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_default_burst_converter.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_incr_burst_converter.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_incr_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_incr_burst_converter.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_address_alignment.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_arbitrator.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_burst_adapter.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_burst_adapter.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_burst_adapter_13_1.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_burst_adapter_13_1.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_burst_adapter_new.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_burst_adapter_new.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_master_agent.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_master_translator.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_slave_agent.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_slave_translator.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_merlin_width_adapter.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_merlin_width_adapter.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_reset_controller.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_std_synchronizer_nocut.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_wrap_burst_converter.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/altera_wrap_burst_converter.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/avalon_vga_interface.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_vga_interface.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/avalon_vga_interface.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_nios2.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_nios2.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_nios2_cpu.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_nios2_cpu.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_nios2_cpu_debug_slave_sysclk.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_nios2_cpu_debug_slave_sysclk.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_nios2_cpu_debug_slave_tck.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_nios2_cpu_debug_slave_tck.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_nios2_cpu_debug_slave_wrapper.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_nios2_cpu_debug_slave_wrapper.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_nios2_cpu_test_bench.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_nios2_cpu_test_bench.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_pll.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_pll.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_sdram.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_sdram.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_irq_mapper.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_irq_mapper.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001.v" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001.v
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_cmd_demux.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_cmd_mux.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_router.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_router_002.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_router_003.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_router_003.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_rsp_demux.sv
Info (15248): File "c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/final_soc/submodules/final_soc_mm_interconnect_0_rsp_mux.sv
Warning (10037): Verilog HDL or VHDL warning at final_soc_SDRAM.v(318): conditional expression evaluates to a constant File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at final_soc_SDRAM.v(328): conditional expression evaluates to a constant File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at final_soc_SDRAM.v(338): conditional expression evaluates to a constant File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at final_soc_SDRAM.v(682): conditional expression evaluates to a constant File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 682
Info (12127): Elaborating entity "final_top" for the top level hierarchy
Warning (10034): Output port "LEDG" at final_top.sv(14) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
Warning (10034): Output port "LEDR" at final_top.sv(15) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
Warning (10034): Output port "HEX0" at final_top.sv(16) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
Warning (10034): Output port "HEX1" at final_top.sv(17) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
Warning (10034): Output port "HEX2" at final_top.sv(18) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
Warning (10034): Output port "HEX3" at final_top.sv(19) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
Warning (10034): Output port "HEX4" at final_top.sv(20) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
Warning (10034): Output port "HEX5" at final_top.sv(21) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
Warning (10034): Output port "HEX6" at final_top.sv(22) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
Warning (10034): Output port "HEX7" at final_top.sv(23) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
Info (12128): Elaborating entity "final_soc" for hierarchy "final_soc:final_subsystem" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 67
Info (12128): Elaborating entity "final_soc_NIOS2" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 105
Info (12128): Elaborating entity "final_soc_NIOS2_cpu" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2.v Line: 65
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_test_bench" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_test_bench:the_final_soc_NIOS2_cpu_test_bench" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 3545
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_register_bank_a_module" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 58
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_register_bank_b_module" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 4079
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 4575
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_debug" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 220
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_break" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2561
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_xbrk" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_xbrk:the_final_soc_NIOS2_cpu_nios2_oci_xbrk" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2582
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_dbrk" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2608
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_itrace" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_itrace:the_final_soc_NIOS2_cpu_nios2_oci_itrace" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2624
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_dtrace" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2639
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_td_mode" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace|final_soc_NIOS2_cpu_nios2_oci_td_mode:final_soc_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1233
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_fifo" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2654
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1546
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1555
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_NIOS2_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1564
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_pib" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_pib:the_final_soc_NIOS2_cpu_nios2_oci_pib" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2659
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_im" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_im:the_final_soc_NIOS2_cpu_nios2_oci_im" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2673
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_avalon_reg" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2692
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_ocimem" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2712
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_ociram_sp_ram_module" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2156
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_debug_slave_wrapper" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2814
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_debug_slave_tck" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_debug_slave_sysclk" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_soc_PLL" for hierarchy "final_soc:final_subsystem|final_soc_PLL:pll" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 131
Info (12128): Elaborating entity "final_soc_PLL_stdsync_sv6" for hierarchy "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 294
Info (12128): Elaborating entity "final_soc_PLL_dffpipe_l2c" for hierarchy "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 116
Info (12128): Elaborating entity "final_soc_PLL_altpll_3tn2" for hierarchy "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_3tn2:sd1" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 300
Info (12128): Elaborating entity "final_soc_SDRAM" for hierarchy "final_soc:final_subsystem|final_soc_SDRAM:sdram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 154
Info (12128): Elaborating entity "final_soc_SDRAM_input_efifo_module" for hierarchy "final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 298
Info (12128): Elaborating entity "avalon_vga_interface" for hierarchy "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 174
Warning (10034): Output port "VGA_READDATA" at avalon_vga_interface.sv(35) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_vga_interface.sv Line: 35
Info (12128): Elaborating entity "VGA_controller" for hierarchy "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_vga_interface.sv Line: 49
Info (12128): Elaborating entity "final_soc_mm_interconnect_0" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 222
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 493
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 553
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 617
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 681
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 745
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 809
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 890
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 971
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1055
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_agent_rsp_fifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1096
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1180
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1221
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1471
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1512
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1528
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_default_decode" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_002" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1560
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_003" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1576
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_controller_0_vga_slave_burst_adapter" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1658
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_controller_0_vga_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_demux" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1693
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_mux" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1751
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_demux" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1843
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_mux" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1947
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_rsp_width_adapter" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2048
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_controller_0_vga_slave_cmd_width_adapter" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2114
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2148
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2279
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2308
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|final_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "final_soc_irq_mapper" for hierarchy "final_soc:final_subsystem|final_soc_irq_mapper:irq_mapper" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 228
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:final_subsystem|altera_reset_controller:rst_controller" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 291
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:final_subsystem|altera_reset_controller:rst_controller_001" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 354
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.11.11.18:37:49 Progress: Loading sldf08ad1f3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 27
    Warning (13410): Pin "VGA_B_VGA_B[7]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 34
    Warning (13410): Pin "VGA_G_VGA_G[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 37
    Warning (13410): Pin "VGA_G_VGA_G[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 37
    Warning (13410): Pin "VGA_G_VGA_G[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 37
    Warning (13410): Pin "VGA_G_VGA_G[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 37
    Warning (13410): Pin "VGA_G_VGA_G[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 37
    Warning (13410): Pin "VGA_G_VGA_G[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 37
    Warning (13410): Pin "VGA_G_VGA_G[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 37
    Warning (13410): Pin "VGA_G_VGA_G[7]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 37
    Warning (13410): Pin "VGA_R_VGA_R[0]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 39
    Warning (13410): Pin "VGA_R_VGA_R[1]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 39
    Warning (13410): Pin "VGA_R_VGA_R[2]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 39
    Warning (13410): Pin "VGA_R_VGA_R[3]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 39
    Warning (13410): Pin "VGA_R_VGA_R[4]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 39
    Warning (13410): Pin "VGA_R_VGA_R[5]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 39
    Warning (13410): Pin "VGA_R_VGA_R[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 39
    Warning (13410): Pin "VGA_R_VGA_R[7]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 39
    Warning (13410): Pin "VGA_SYNC_N_VGA_SYNC_N" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 40
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 149 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/kpalani/Desktop/ece385_finalprj/output_files/ece385_finalprj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 13
Info (21057): Implemented 3347 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 137 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 3074 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings
    Info: Peak virtual memory: 4925 megabytes
    Info: Processing ended: Mon Nov 11 18:38:07 2019
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:01:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kpalani/Desktop/ece385_finalprj/output_files/ece385_finalprj.map.smsg.


