{
    "code": "```verilog\nmodule TopModule (\n    input wire a,     // Single bit input\n    input wire b,     // Single bit input\n    input wire c,     // Single bit input\n    output wire out   // Single bit output\n);\n\n    assign out = (b & ~c) | a;\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}