$date
	Mon Sep 13 18:00:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AND_GATE $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module Indtance0 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1#
#2
0#
1"
#3
1!
1#
