//
// Automatically generated by GenNvs ver 2.4.6
// Please DO NOT modify !!!
//


/** @file
  ACPI DSDT table

  Copyright (c) 2021, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent

**/

  // Define a Global region of ACPI NVS Region that may be used for any
  // type of implementation.  The starting offset and size will be fixed
  // up by the System BIOS during POST.  Note that the Size must be a word
  // in size to be fixed up correctly.



  OperationRegion(GNVS,SystemMemory,0xFFFF0000,0xAA55)
  Field(GNVS,AnyAcc,Lock,Preserve)
  {  //
  // Miscellaneous Dynamic Registers:
  //
  Offset(0),      OSYS, 16, // Offset(0),     Operating System
  Offset(2),      SMIF, 8,  // Offset(2),     SMI Function Call (ASL to SMI via I/O Trap)
  Offset(3),      PRM0, 8,  // Offset(3),     SMIF - Parameter 0
  Offset(4),      PRM1, 8,  // Offset(4),     SMIF - Parameter 1
  Offset(5),      SCIF, 8,  // Offset(5),     SCI Function Call (SMI to ASL via _L00)
  Offset(6),      PRM2, 8,  // Offset(6),     SCIF - Parameter 0
  Offset(7),      PRM3, 8,  // Offset(7),     SCIF - Parameter 1
  Offset(8),      LCKF, 8,  // Offset(8),     Global Lock Function Call (EC Communication)
  Offset(9),      PRM4, 8,  // Offset(9),     LCKF - Parameter 0
  Offset(10),     PRM5, 8,  // Offset(10),    LCKF - Parameter 1
  Offset(11),     PWRS, 8,  // Offset(11),    Power State (AC Mode = 1)
  Offset(12),     DBGS, 8,  // Offset(12),    Debug State
  //
  // Thermal Policy Registers:
  //
  Offset(13),     THOF, 8,  // Offset(13),    Enable Thermal Offset for KSC
  Offset(14),     ACT1, 8,  // Offset(14),    Active Trip Point 1
  Offset(15),     ACTT, 8,  // Offset(15),    Active Trip Point
  Offset(16),     PSVT, 8,  // Offset(16),    Passive Trip Point
  Offset(17),     TC1V, 8,  // Offset(17),    Passive Trip Point TC1 Value
  Offset(18),     TC2V, 8,  // Offset(18),    Passive Trip Point TC2 Value
  Offset(19),     TSPV, 8,  // Offset(19),    Passive Trip Point TSP Value
  Offset(20),     CRTT, 8,  // Offset(20),    Critical Trip Point
  //
  // Revision Field:
  //
  Offset(21),     REVN, 8,  // Offset(21),    Revison of GlobalNvsArea
  //
  // CPU Identification Registers:
  //
  Offset(22),     APIC, 8,  // Offset(22),    APIC Enabled by SBIOS (APIC Enabled = 1)
  Offset(23),     TCNT, 8,  // Offset(23),    Number of Enabled Threads
  Offset(24),     PCP0, 8,  // Offset(24),    PDC Settings, Processor 0
  Offset(25),     PCP1, 8,  // Offset(25),    PDC Settings, Processor 1
  Offset(26),     PPCM, 8,  // Offset(26),    Maximum PPC state
  Offset(27),     PPMF, 32, // Offset(27),    PPM Flags (Same as CFGD)
  Offset(31),     C67L, 8,  // Offset(31),    C6/C7 Entry/Exit latency
  //
  // SIO Configuration Registers:
  //
  Offset(32),     NATP, 8,  // Offset(32),    National SIO Present
  Offset(33),     CMAP, 8,  // Offset(33),    COM A Port
  Offset(34),     CMBP, 8,  // Offset(34),    COM B Port
  Offset(35),     LPTP, 8,  // Offset(35),    LPT Port
  Offset(36),     FDCP, 8,  // Offset(36),    FDC Port
  Offset(37),     CMCP, 8,  // Offset(37),    SMSC Com Port
  Offset(38),     CIRP, 8,  // Offset(38),    SMSC Com CIR Port
  Offset(39),     SMSC, 8,  // Offset(39),    SMSC1007 SIO Present
  Offset(40),     W381, 8,  // Offset(40),    WPCN381U SIO Present
  Offset(41),     SMC1, 8,  // Offset(41),    SMSC1000 SIO Present
  //
  // Extended Mobile Access Values
  //
  Offset(42),     EMAE, 8,  // Offset(42),    EMA Enable
  Offset(43),     EMAP, 16, // Offset(43),    EMA Pointer
  Offset(45),     EMAL, 16, // Offset(45),    EMA Length
  //
  // MEF Registers:
  //
  Offset(47),     MEFE, 8,  // Offset(47),    MEF Enable
  //
  // PCIe Dock Status:
  //
  Offset(48),     DSTS, 8,  // Offset(48),    PCIe Dock Status
  //
  // TPM Registers
  //
  Offset(49),     MORD, 8,  // Offset(49),    Memory Overwrite Request Data
  Offset(50),     TCGP, 8,  // Offset(50),    Used for save the Mor and/or physical presence paramter
  Offset(51),     PPRP, 32, // Offset(51),    Physical Presence request operation response
  Offset(55),     PPRQ, 8,  // Offset(55),    Physical Presence request operation
  Offset(56),     LPPR, 8,  // Offset(56),    Last Physical Presence request operation
  //
  // SATA Registers:
  //
  Offset(57),     IDEM, 8,  // Offset(57),    IDE Mode (Compatible\Enhanced)
  //
  // Board Id
  //
  Offset(58),     PLID, 8,  // Offset(58),    Platform id
  Offset(59),     BTYP, 8,  // Offset(59),    Board Type
  //
  // PCIe Hot Plug
  //
  Offset(60),     OSCC, 8,  // Offset(60),    PCIE OSC Control
  Offset(61),     NEXP, 8,  // Offset(61),    Native PCIE Setup Value
  //
  // USB Sideband Deferring Support
  //
  Offset(62),     SBV1, 8,  // Offset(62),    USB Sideband Deferring GPE Vector (HOST_ALERT#1)
  Offset(63),     SBV2, 8,  // Offset(63),    USB Sideband Deferring GPE Vector (HOST_ALERT#2)
  //
  // Embedded Controller Availability Flag.
  //
  Offset(64),     ECON, 8,  // Offset(64),    Embedded Controller Availability Flag.
  //
  // Global Variables
  //
  Offset(65),     DSEN, 8,  // Offset(65),    _DOS Display Support Flag.
  Offset(66),     GPIC, 8,  // Offset(66),    Global IOAPIC/8259 Interrupt Mode Flag.
  Offset(67),     CTYP, 8,  // Offset(67),    Global Cooling Type Flag.
  Offset(68),     L01C, 8,  // Offset(68),    Global L01 Counter.
  Offset(69),     VFN0, 8,  // Offset(69),    Virtual Fan0 Status.
  Offset(70),     VFN1, 8,  // Offset(70),    Virtual Fan1 Status.
  Offset(71),     VFN2, 8,  // Offset(71),    Virtual Fan2 Status.
  Offset(72),     VFN3, 8,  // Offset(72),    Virtual Fan3 Status.
  Offset(73),     VFN4, 8,  // Offset(73),    Virtual Fan4 Status.
  Offset(74),     VFN5, 8,  // Offset(74),    Virtual Fan5 Status.
  Offset(75),     VFN6, 8,  // Offset(75),    Virtual Fan6 Status.
  Offset(76),     VFN7, 8,  // Offset(76),    Virtual Fan7 Status.
  Offset(77),     VFN8, 8,  // Offset(77),    Virtual Fan8 Status.
  Offset(78),     VFN9, 8,  // Offset(78),    Virtual Fan9 Status.
  //
  // Thermal
  //
  Offset(79),     PNHM, 32, // Offset(79),    CPUID Feature Information [EAX]
  Offset(83),     TBAL, 32, // Offset(83),    Reserved for Thermal Base Low Address for BIOS
  Offset(87),     TBAH, 32, // Offset(87),    Reserved for Thermal Base High Address for BIOS
  Offset(91),     TSOD, 8,  // Offset(91),    TS-on-DIMM is chosen in SETUP and present on the DIMM
  //
  // Board info
  //
  Offset(92),     PFLV, 8,  // Offset(92),    Platform Flavor
  Offset(93),     BREV, 16, // Offset(93),    Board Rev
  //
  // Package temperature
  //
  Offset(95),     PAMT, 8,  // Offset(95),    Peci Access Method
  Offset(96),     AC0F, 8,  // Offset(96),    _AC0 Fan Speed
  Offset(97),     AC1F, 8,  // Offset(97),    _AC1 Fan Speed
  //
  // XTU 3.0 Specification
  //
  Offset(98),     XTUB, 32, // Offset(98),    XTU Continous structure Base Address
  Offset(102),    XTUS, 32, // Offset(102),   XMP Size
  Offset(106),    XMPB, 32, // Offset(106),   XMP Base Address
  Offset(110),    DDRF, 8,  // Offset(110),   DDR Reference Frequency
  Offset(111),    RTD3, 8,  // Offset(111),   Runtime D3 support.
  Offset(112),    PEP0, 8,  // Offset(112),   User selctable Delay for Device D0 transition.
  Offset(113),    PEP3, 8,  // Offset(113),   User selctable Delay for Device D3 transition.
  //
  // Intel(R) Dynamic Tuning Technology Devices and trip points
  //
  Offset(114),    DPTF, 8,  // Offset(114),   EnableDptf
  Offset(115),    DCFE, 16, // Offset(115),   EnableDCFG
  Offset(117),    SADE, 8,  // Offset(117),   EnableSaDevice
  //
  // DPPM Devices and trip points
  //
  Offset(118),    FND1, 8,  // Offset(118),   EnableFan1Device
  Offset(119),    AMBD, 8,  // Offset(119),   EnableAmbientDevice
  Offset(120),    AMAT, 8,  // Offset(120),   ActiveThermalTripPointAmbient
  Offset(121),    AMPT, 8,  // Offset(121),   PassiveThermalTripPointAmbient
  Offset(122),    AMCT, 8,  // Offset(122),   CriticalThermalTripPointAmbient
  Offset(123),    AMHT, 8,  // Offset(123),   HotThermalTripPointAmbient
  Offset(124),    SKDE, 8,  // Offset(124),   EnableSkinDevice
  Offset(125),    SKAT, 8,  // Offset(125),   ActiveThermalTripPointSkin
  Offset(126),    SKPT, 8,  // Offset(126),   PassiveThermalTripPointSkin
  Offset(127),    SKCT, 8,  // Offset(127),   CriticalThermalTripPointSkin
  Offset(128),    SKHT, 8,  // Offset(128),   HotThermalTripPointSkin
  Offset(129),    EFDE, 8,  // Offset(129),   EnableExhaustFanDevice
  Offset(130),    EFAT, 8,  // Offset(130),   ActiveThermalTripPointExhaustFan
  Offset(131),    EFPT, 8,  // Offset(131),   PassiveThermalTripPointExhaustFan
  Offset(132),    EFCT, 8,  // Offset(132),   CriticalThermalTripPointExhaustFan
  Offset(133),    EFHT, 8,  // Offset(133),   HotThermalTripPointExhaustFan
  Offset(134),    VRDE, 8,  // Offset(134),   EnableVRDevice
  Offset(135),    VRAT, 8,  // Offset(135),   ActiveThermalTripPointVR
  Offset(136),    VRPT, 8,  // Offset(136),   PassiveThermalTripPointVR
  Offset(137),    VRCT, 8,  // Offset(137),   CriticalThermalTripPointVR
  Offset(138),    VRHT, 8,  // Offset(138),   HotThermalTripPointVR
  //
  // DPPM Policies
  //
  Offset(139),    DPAP, 8,  // Offset(139),   EnableActivePolicy @deprecated. Intel(R) Dynamic Tuning can dynamically enable/disable policies
  Offset(140),    DPPP, 8,  // Offset(140),   EnablePassivePolicy @deprecated. Intel(R) Dynamic Tuning can dynamically enable/disable policies
  Offset(141),    DPCP, 8,  // Offset(141),   EnableCriticalPolicy @deprecated. Intel(R) Dynamic Tuning can dynamically enable/disable policies
  Offset(142),    PIDE, 8,  // Offset(142),   EnablePIDPolicy @deprecated. Intel(R) Dynamic Tuning can dynamically enable/disable policies
  //
  // Miscellaneous Intel(R) Dynamic Tuning Technology
  //
  Offset(143),    PPSZ, 32, // Offset(143),   PPCC Step Size
  Offset(156),              // Offset(147) : Offset(155), Reserved bytes
  //
  // Comms Hub
  //
  Offset(156),    CHEN, 8,  // Offset(156),   Comms Hub Enable/Disable
  Offset(157),    S0ID, 8,  // Offset(157),   Low Power S0 Idle Enable
  //
  // BIOS only version of Config TDP
  //
  Offset(158),    CTDB, 8,  // Offset(158),   enable/disable BIOS only version of Config TDP
  Offset(159),    DKSM, 8,  // Offset(159),   Dock SMI number
  //
  // LPC SIO configuration
  //
  Offset(160),    SIO1, 16, // Offset(160),   SIO config port 1
  Offset(162),    SIO2, 16, // Offset(162),   SIO config port 2
  Offset(164),    SPBA, 16, // Offset(164),   SIO PME Base Address
  Offset(499),              // Offset(166) : Offset(498), Reserved bytes
  Offset(499),    PG3S, 8,  // Offset(499),   Pseudo G3 Enable / Disable
  Offset(500),    PWRE, 8,  // Offset(500),   EnablePowerParticipant
  Offset(501),        , 16, // Offset(501),   DPTFRsvd0
  Offset(503),    PPPR, 16, // Offset(503),   PowerParticipantPollingRate
  Offset(505),    PBPE, 8,  // Offset(505),   EnablePowerBossPolicy @deprecated. Intel(R) Dynamic Tuning can dynamically enable/disable policies
  Offset(506),    VSPE, 8,  // Offset(506),   EnableVSPolicy @deprecated. Intel(R) Dynamic Tuning can dynamically enable/disable policies
  Offset(507),    RFIM, 8,  // Offset(507),   RFI Mitigation @deprecated. Intel(R) Dynamic Tuning can dynamically enable/disable policies
  Offset(515),              // Offset(508) : Offset(514), Reserved bytes
  Offset(515),    XHPR, 8,  // Offset(515),   RTD3 USB Power Resource config
  Offset(516),    RIC0, 8,  // Offset(516),   RTD3 support for I2C0 SH
  Offset(517),    GBSX, 8,  // Offset(517),   Virtual GPIO button Notify Sleep State Change
  Offset(518),    IUBE, 8,  // Offset(518),   IUER Button Enable
  Offset(519),    IUCE, 8,  // Offset(519),   IUER Convertible Enable
  Offset(520),    IUDE, 8,  // Offset(520),   IUER Dock Enable
  Offset(521),    ECNO, 8,  // Offset(521),   EC Notification of Low Power S0 Idle State
  Offset(522),    AUDD, 16, // Offset(522),   RTD3 Audio Codec device delay
  Offset(524),    IC0D, 16, // Offset(524),   RTD3 SensorHub delay time after applying power to device
  Offset(526),    IC1D, 16, // Offset(526),   RTD3 TouchPanel delay time after applying power to device
  Offset(528),    IC1S, 16, // Offset(528),   RTD3 TouchPad delay time after applying power to device
  Offset(530),    VRRD, 16, // Offset(530),   VR Ramp up delay
  Offset(532),    PSCP, 8,  // Offset(532),   P-state Capping
  Offset(533),    I20D, 16, // Offset(533),   Delay in _PS0 after powering up I2C0 Controller
  Offset(535),    I21D, 16, // Offset(535),   Delay in _PS0 after powering up I2C1 Controller
  Offset(537),    RCG0, 16, // Offset(537),   RTD3 Config Setting0(BIT0:ZPODD, BIT1:Reserved, BIT2:PCIe NVMe, BIT3:BT, BIT4:SKL SDS SIP I2C Touch, BIT6:Card Reader, BIT7:WWAN)
  Offset(539),    RCG1, 16, // Offset(539),   RTD3 Config Setting1(BIT0:Sata Port0, BIT1:Sata Port1, BIT2:Sata Port2, BIT3:Sata Port3)
  Offset(541),    P2ME, 8,  // Offset(541),   Ps2 Mouse Enable
  Offset(542),    P2MK, 8,  // Offset(542),   Ps2 Keyboard and Mouse Enable
  Offset(543),    SSH0, 16, // Offset(543),   SSCN-HIGH for I2C0
  Offset(545),    SSL0, 16, // Offset(545),   SSCN-LOW  for I2C0
  Offset(547),    SSD0, 16, // Offset(547),   SSCN-HOLD for I2C0
  Offset(549),    FMH0, 16, // Offset(549),   FMCN-HIGH for I2C0
  Offset(551),    FML0, 16, // Offset(551),   FMCN-LOW  for I2C0
  Offset(553),    FMD0, 16, // Offset(553),   FMCN-HOLD for I2C0
  Offset(555),    FPH0, 16, // Offset(555),   FPCN-HIGH for I2C0
  Offset(557),    FPL0, 16, // Offset(557),   FPCN-LOW  for I2C0
  Offset(559),    FPD0, 16, // Offset(559),   FPCN-HOLD for I2C0
  Offset(561),    HSH0, 16, // Offset(561),   HSCN-HIGH for I2C0
  Offset(563),    HSL0, 16, // Offset(563),   HSCN-LOW  for I2C0
  Offset(565),    HSD0, 16, // Offset(565),   HSCN-HOLD for I2C0
  Offset(573),              // Offset(567) : Offset(572), Reserved bytes
  Offset(573),    SSH1, 16, // Offset(573),   SSCN-HIGH for I2C1
  Offset(575),    SSL1, 16, // Offset(575),   SSCN-LOW  for I2C1
  Offset(577),    SSD1, 16, // Offset(577),   SSCN-HOLD for I2C1
  Offset(579),    FMH1, 16, // Offset(579),   FMCN-HIGH for I2C1
  Offset(581),    FML1, 16, // Offset(581),   FMCN-LOW  for I2C1
  Offset(583),    FMD1, 16, // Offset(583),   FMCN-HOLD for I2C1
  Offset(585),    FPH1, 16, // Offset(585),   FPCN-HIGH for I2C1
  Offset(587),    FPL1, 16, // Offset(587),   FPCN-LOW  for I2C1
  Offset(589),    FPD1, 16, // Offset(589),   FPCN-HOLD for I2C1
  Offset(591),    HSH1, 16, // Offset(591),   HSCN-HIGH for I2C1
  Offset(593),    HSL1, 16, // Offset(593),   HSCN-LOW  for I2C1
  Offset(595),    HSD1, 16, // Offset(595),   HSCN-HOLD for I2C1
  Offset(598),              // Offset(597) : Offset(597), Reserved bytes
  Offset(598),    SSH2, 16, // Offset(598),   SSCN-HIGH for I2C2
  Offset(600),    SSL2, 16, // Offset(600),   SSCN-LOW  for I2C2
  Offset(602),    SSD2, 16, // Offset(602),   SSCN-HOLD for I2C2
  Offset(604),    FMH2, 16, // Offset(604),   FMCN-HIGH for I2C2
  Offset(606),    FML2, 16, // Offset(606),   FMCN-LOW  for I2C2
  Offset(608),    FMD2, 16, // Offset(608),   FMCN-HOLD for I2C2
  Offset(610),    FPH2, 16, // Offset(610),   FPCN-HIGH for I2C2
  Offset(612),    FPL2, 16, // Offset(612),   FPCN-LOW  for I2C2
  Offset(614),    FPD2, 16, // Offset(614),   FPCN-HOLD for I2C2
  Offset(616),    HSH2, 16, // Offset(616),   HSCN-HIGH for I2C2
  Offset(618),    HSL2, 16, // Offset(618),   HSCN-LOW  for I2C2
  Offset(620),    HSD2, 16, // Offset(620),   HSCN-HOLD for I2C2
  Offset(623),              // Offset(622) : Offset(622), Reserved bytes
  Offset(623),    SSH3, 16, // Offset(623),   SSCN-HIGH for I2C3
  Offset(625),    SSL3, 16, // Offset(625),   SSCN-LOW  for I2C3
  Offset(627),    SSD3, 16, // Offset(627),   SSCN-HOLD for I2C3
  Offset(629),    FMH3, 16, // Offset(629),   FMCN-HIGH for I2C3
  Offset(631),    FML3, 16, // Offset(631),   FMCN-LOW  for I2C3
  Offset(633),    FMD3, 16, // Offset(633),   FMCN-HOLD for I2C3
  Offset(635),    FPH3, 16, // Offset(635),   FPCN-HIGH for I2C3
  Offset(637),    FPL3, 16, // Offset(637),   FPCN-LOW  for I2C3
  Offset(639),    FPD3, 16, // Offset(639),   FPCN-HOLD for I2C3
  Offset(641),    HSH3, 16, // Offset(641),   HSCN-HIGH for I2C3
  Offset(643),    HSL3, 16, // Offset(643),   HSCN-LOW  for I2C3
  Offset(645),    HSD3, 16, // Offset(645),   HSCN-HOLD for I2C3
  Offset(648),              // Offset(647) : Offset(647), Reserved bytes
  Offset(648),    SSH4, 16, // Offset(648),   SSCN-HIGH for I2C4
  Offset(650),    SSL4, 16, // Offset(650),   SSCN-LOW  for I2C4
  Offset(652),    SSD4, 16, // Offset(652),   SSCN-HOLD for I2C4
  Offset(654),    FMH4, 16, // Offset(654),   FMCN-HIGH for I2C4
  Offset(656),    FML4, 16, // Offset(656),   FMCN-LOW  for I2C4
  Offset(658),    FMD4, 16, // Offset(658),   FMCN-HOLD for I2C4
  Offset(660),    FPH4, 16, // Offset(660),   FPCN-HIGH for I2C4
  Offset(662),    FPL4, 16, // Offset(662),   FPCN-LOW  for I2C4
  Offset(664),    FPD4, 16, // Offset(664),   FPCN-HOLD for I2C4
  Offset(666),    HSH4, 16, // Offset(666),   HSCN-HIGH for I2C4
  Offset(668),    HSL4, 16, // Offset(668),   HSCN-LOW  for I2C4
  Offset(670),    HSD4, 16, // Offset(670),   HSCN-HOLD for I2C4
  Offset(673),              // Offset(672) : Offset(672), Reserved bytes
  Offset(673),    SSH5, 16, // Offset(673),   SSCN-HIGH for I2C5
  Offset(675),    SSL5, 16, // Offset(675),   SSCN-LOW  for I2C5
  Offset(677),    SSD5, 16, // Offset(677),   SSCN-HOLD for I2C5
  Offset(679),    FMH5, 16, // Offset(679),   FMCN-HIGH for I2C5
  Offset(681),    FML5, 16, // Offset(681),   FMCN-LOW  for I2C5
  Offset(683),    FMD5, 16, // Offset(683),   FMCN-HOLD for I2C5
  Offset(685),    FPH5, 16, // Offset(685),   FPCN-HIGH for I2C5
  Offset(687),    FPL5, 16, // Offset(687),   FPCN-LOW  for I2C5
  Offset(689),    FPD5, 16, // Offset(689),   FPCN-HOLD for I2C5
  Offset(691),    HSH5, 16, // Offset(691),   HSCN-HIGH for I2C5
  Offset(693),    HSL5, 16, // Offset(693),   HSCN-LOW  for I2C5
  Offset(695),    HSD5, 16, // Offset(695),   HSCN-HOLD for I2C5
  Offset(698),              // Offset(697) : Offset(697), Reserved bytes
  Offset(698),    M0C0, 16, // Offset(698),   M0D3 for I2C0
  Offset(700),    M1C0, 16, // Offset(700),   M1D3 for I2C0
  Offset(702),    M0C1, 16, // Offset(702),   M0D3 for I2C1
  Offset(704),    M1C1, 16, // Offset(704),   M1D3 for I2C1
  Offset(706),    M0C2, 16, // Offset(706),   M0D3 for I2C2
  Offset(708),    M1C2, 16, // Offset(708),   M1D3 for I2C2
  Offset(710),    M0C3, 16, // Offset(710),   M0D3 for I2C3
  Offset(712),    M1C3, 16, // Offset(712),   M1D3 for I2C3
  Offset(714),    M0C4, 16, // Offset(714),   M0D3 for I2C4
  Offset(716),    M1C4, 16, // Offset(716),   M1D3 for I2C4
  Offset(718),    M0C5, 16, // Offset(718),   M0D3 for I2C5
  Offset(720),    M1C5, 16, // Offset(720),   M1D3 for I2C5
  Offset(722),    M0C6, 16, // Offset(722),   M0D3 for SPI0
  Offset(724),    M1C6, 16, // Offset(724),   M1D3 for SPI0
  Offset(726),    M0C7, 16, // Offset(726),   M0D3 for SPI1
  Offset(728),    M1C7, 16, // Offset(728),   M1D3 for SPI1
  Offset(730),    M0C8, 16, // Offset(730),   M0D3 for SPI2
  Offset(732),    M1C8, 16, // Offset(732),   M1D3 for SPI2
  Offset(735),              // Offset(734) : Offset(734), Reserved bytes
  Offset(735),    M0C9, 16, // Offset(735),   M0D3 for UART0
  Offset(737),    M1C9, 16, // Offset(737),   M1D3 for UART0
  Offset(739),    M0CA, 16, // Offset(739),   M0D3 for UART1
  Offset(741),    M1CA, 16, // Offset(741),   M1D3 for UART1
  Offset(743),    M0CB, 16, // Offset(743),   M0D3 for UART2
  Offset(745),    M1CB, 16, // Offset(745),   M1D3 for UART2
  Offset(748),              // Offset(747) : Offset(747), Reserved bytes
  //
  // Driver Mode
  //
  Offset(748),    GIRQ, 32, // Offset(748),   GPIO IRQ
  Offset(752),    DMTP, 8,  // Offset(752),   PIRQS 34,50(GPIO)
  Offset(753),    DMTD, 8,  // Offset(753),   PIRQX 39,55(GPIO)
  Offset(754),    DMSH, 8,  // Offset(754),   PIRQM 28,14(GPIO)
  Offset(755),    SHSB, 8,  // Offset(755),   Sensor Standby mode
  Offset(756),    PLCS, 8,  // Offset(756),   set PL1 limit when entering CS
  Offset(757),    PLVL, 16, // Offset(757),   PL1 limit value
  Offset(759),    WWSD, 8,  // Offset(759),   EnableWwanTempSensorDevice
  Offset(760),    CVSD, 8,  // Offset(760),   EnableCpuVrTempSensorDevice
  Offset(761),    SSDD, 8,  // Offset(761),   EnableSsdTempSensorDevice
  Offset(762),    INLD, 8,  // Offset(762),   EnableInletFanTempSensorDevice
  Offset(763),    IFAT, 8,  // Offset(763),   ActiveThermalTripPointInletFan
  Offset(764),    IFPT, 8,  // Offset(764),   PassiveThermalTripPointInletFan
  Offset(765),    IFCT, 8,  // Offset(765),   CriticalThermalTripPointInletFan
  Offset(766),    IFHT, 8,  // Offset(766),   HotThermalTripPointInletFan
  Offset(767),    USBH, 8,  // Offset(767),   Sensor Hub Type - (0)None, (1)USB, (2)I2C Intel, (3)I2C STM
  Offset(768),    BCV4, 8,  // Offset(768),   Broadcom's Bluetooth adapter's revision
  Offset(769),    WTV0, 8,  // Offset(769),   I2C0/WITT devices version
  Offset(770),    WTV1, 8,  // Offset(770),   I2C1/WITT devices version
  Offset(771),    APFU, 8,  // Offset(771),   Atmel panel FW update Enable/Disable
  Offset(778),              // Offset(772) : Offset(777), Reserved bytes
  Offset(778),    PEPC, 64, // Offset(778),   PEP Constraints
  // Bit[1:0] - Storage (0:None, 1:Storage Controller, 2:Raid)
  // Bit[2]   - En/Dis UART0
  // Bit[3]   - En/Dis UART1
  // Bit[4]   - En/Dis I2C0
  // Bit[5]   - En/Dis I2C1
  // Bit[6]   - En/Dis XHCI
  // Bit[8:7]  - HD Audio (includes ADSP) (0: No Constraints or 1: D0/F1 or 3:D3)
  // Bit[9]   - En/Dis Gfx
  // Bit[10]  - En/Dis CPU
  // Bit[11]  - En/Dis EMMC
  // Bit[12]  - En/Dis SDXC
  // Bit[13]  - En/Dis I2C2
  // Bit[14]  - En/Dis I2C3
  // Bit[15]  - En/Dis I2C4
  // Bit[16]  - En/Dis I2C5
  // Bit[17]  - En/Dis UART2
  // Bit[18]  - En/Dis SPI0
  // Bit[19]  - En/Dis SPI1
  // Bit[20]  - En/Dis SPI2
  // Bit[21]  - En/Dis IPU0
  // Bit[22]  - En/Dis CSME
  // Bit[23]  - En/Dis LAN(GBE)
  // Bit[24]  - En/Dis PEG0
  // Bit[25]  - En/Dis THC0
  // Bit[26]  - En/Dis THC1
  // Bit[27]  - Reserved
  // Bit[28]  - En/Dis I2C6
  // Bit[29]  - En/Dis TCSS IPs/DTBT
  // Bit[30]  - En/Dis GNA
  // Bit[31]  - En/Dis VMD0
  // Bit[32]  - En/Dis HECI3
  // Bit[34:33]  - PCIe Storage RP(0: No Constraints or 1: D0/F1 or 3:D3)
  // Bit[36:35] - Pcie Lan (0:No Constraint or 1:D0/F1 or 3:D3)
  // Bit[38:37] - Pcie Wlan (0:No Constraint or 1:D0/F1 or 3:D3)
  // Bit[40:39] - Pcie Gfx (0:No Constraint or 1:D0/F1 or 3:D3)
  // Bit[42:41] - Pcie Other (0:No Constraint or 1:D0/F1 or 3:D3)
  // Bit[43]  - En/Dis DG on x8 PEG port (PEG1)
  // Bit[44]  - En/Dis UFS0
  // Bit[45]  - En/Dis UFS1
  // Bit[46]  - En/Dis I2C7
  Offset(786),    VRSD, 16, // Offset(786),   VR Staggering delay
  Offset(788),    PB1E, 8,  // Offset(788),   10sec Power button support
  // Bit0: 10 sec P-button Enable/Disable
  // Bit1: Internal Flag
  // Bit2: Rotation Lock flag, 0:unlock, 1:lock
  // Bit3: Slate/Laptop Mode Flag, 0: Slate, 1: Laptop
  // Bit4: Undock / Dock Flag, 0: Undock, 1: Dock
  // Bit5: VBDL Flag. 0: VBDL is not called, 1: VBDL is called, Virtual Button Driver is loaded.
  // Bit7-6: Reserved for future use.
  //
  // Generation Id(Tock/Tick)
  //
  Offset(789),    GNID, 8,  // Offset(789),   Generation Id(0=Shark bay, 1=Crescent Bay)
  Offset(800),              // Offset(790) : Offset(799), Reserved bytes
  Offset(800),    AUPL, 32, // Offset(800),   Maximum aux power available for PCIe root ports
  //
  // Intel(R) Dynamic Tuning Technology
  //
  Offset(807),              // Offset(804) : Offset(806), Reserved bytes
  Offset(807),    CHGE, 8,  // Offset(807),   EnableChargerParticipant
  Offset(808),    AMC3, 8,  // Offset(808),   CriticalThermalTripPointAmbientS3
  Offset(809),    SKC3, 8,  // Offset(809),   CriticalThermalTripPointSkinS3
  Offset(810),    EFC3, 8,  // Offset(810),   CriticalThermalTripPointExhaustFanS3
  Offset(811),    VRC3, 8,  // Offset(811),   CriticalThermalTripPointVRS3
  Offset(812),    IFC3, 8,  // Offset(812),   CriticalThermalTripPointInletFanS3
  Offset(813),    WGC3, 8,  // Offset(813),   CriticalThermalTripPointWGigS3
  Offset(814),    ESPC, 8,  // Offset(814),   Set to indicate to PEP that constraints at SATA ports should be enumerated
  //
  // Intel(R) Dynamic Tuning Technology
  //
  Offset(815),    BATR, 8,  // Offset(815),   EnableBatteryParticipant
  Offset(816),    IN34, 8,  // Offset(816),   EnableInt3400Device. new ACPI ID is INTC1041
  Offset(817),    ECLP, 8,  // Offset(817),   EC Low Power Mode: 1 - Enabled, 0 - Disabled
  Offset(818),    MEMS, 8,  // Offset(818),   ThermalSamplingPeriodTMEM @deprecated. Memory Participant is not POR for Intel(R) Dynamic Tuning Technology
  Offset(819),    S1DE, 8,  // Offset(819),   EnableSen1Participant
  Offset(820),    S2DE, 8,  // Offset(820),   EnableSen2Participant
  Offset(821),    S3DE, 8,  // Offset(821),   EnableSen3Participant
  Offset(822),    S4DE, 8,  // Offset(822),   EnableSen4Participant
  Offset(823),    S5DE, 8,  // Offset(823),   EnableSen5Participant
  Offset(824),    S1S3, 8,  // Offset(824),   CriticalThermalTripPointSen1S3
  Offset(825),    S2S3, 8,  // Offset(825),   CriticalThermalTripPointSen2S3
  Offset(826),    S3S3, 8,  // Offset(826),   CriticalThermalTripPointSen3S3
  Offset(827),    S4S3, 8,  // Offset(827),   CriticalThermalTripPointSen4S3
  Offset(828),    S5S3, 8,  // Offset(828),   CriticalThermalTripPointSen5S3
  Offset(829),    PSME, 8,  // Offset(829),   PowerSharingManagerEnable
  Offset(830),    PDT1, 8,  // Offset(830),   PsmSplcDomainType1
  Offset(831),    PLM1, 32, // Offset(831),   PsmSplcPowerLimit1
  Offset(835),    PTW1, 32, // Offset(835),   PsmSplcTimeWindow1
  Offset(839),    DDT1, 8,  // Offset(839),   PsmDplcDomainType1
  Offset(840),    DDP1, 8,  // Offset(840),   PsmDplcDomainPreference1
  Offset(841),    DLI1, 16, // Offset(841),   PsmDplcPowerLimitIndex1
  Offset(843),    DPL1, 16, // Offset(843),   PsmDplcDefaultPowerLimit1
  Offset(845),    DTW1, 32, // Offset(845),   PsmDplcDefaultTimeWindow1
  Offset(849),    DMI1, 16, // Offset(849),   PsmDplcMinimumPowerLimit1
  Offset(851),    DMA1, 16, // Offset(851),   PsmDplcMaximumPowerLimit1
  Offset(853),    DMT1, 16, // Offset(853),   PsmDplcMaximumTimeWindow1
  Offset(855),    WIFE, 8,  // Offset(855),   WifiEnable
  Offset(856),    DOM1, 8,  // Offset(856),   WifiDomainType1
  Offset(857),    LIM1, 16, // Offset(857),   WifiPowerLimit1
  Offset(859),    TIM1, 32, // Offset(859),   WifiTimeWindow1
  Offset(863),    TRD0, 8,  // Offset(863),   TRxDelay0
  Offset(864),    TRL0, 8,  // Offset(864),   TRxCableLength0
  Offset(865),    TRD1, 8,  // Offset(865),   TRxDelay1
  Offset(866),    TRL1, 8,  // Offset(866),   TRxCableLength1
  Offset(867),    WDM1, 8,  // Offset(867),   WrddDomainType1
  Offset(868),    CID1, 16, // Offset(868),   WrddCountryIndentifier1
  Offset(1018),             // Offset(870) : Offset(1017), Reserved bytes
  Offset(1018),   APPE, 8,  // Offset(1018),  Adaptive Performance Policy @deprecated. Intel(R) Dynamic Tuning can dynamically enable/disable policies
  //
  // Intel Serial(R) IO Sensor Device Selection
  //
  Offset(1019),   SDS0, 8,  // Offset(1019),  SerialIo Devices for controller0
  Offset(1020),   SDS1, 8,  // Offset(1020),  SerialIo Devices for controller1
  Offset(1021),   SDS2, 8,  // Offset(1021),  SerialIo Devices for controller2
  Offset(1022),   SDS3, 8,  // Offset(1022),  SerialIo Devices for controller3
  Offset(1023),   SDS4, 8,  // Offset(1023),  SerialIo Devices for controller4
  Offset(1024),   SDS5, 8,  // Offset(1024),  SerialIo Devices for controller5
  Offset(1025),   SDS6, 8,  // Offset(1025),  SerialIo Devices for controller6
  Offset(1026),   SDS7, 8,  // Offset(1026),  SerialIo Devices for controller7
  Offset(1027),   SDS8, 8,  // Offset(1027),  SerialIo Devices for controller8
  Offset(1028),   SDS9, 8,  // Offset(1028),  SerialIo Devices for controller9
  Offset(1029),   SDSA, 8,  // Offset(1029),  SerialIo Devices for controller10
  Offset(1030),   TPLT, 8,  // Offset(1030),  I2C SerialIo Devices Type of TouchPanel
  Offset(1031),   TPLM, 8,  // Offset(1031),  I2C SerialIo Devices Interrupt Mode for TouchPanel
  Offset(1032),   TPLB, 8,  // Offset(1032),  I2C Custom TouchPanel's BUS Address
  Offset(1033),   TPLH, 16, // Offset(1033),  I2C Custom TouchPanel's HID Address
  Offset(1035),   TPLS, 8,  // Offset(1035),  I2C Custom TouchPanel's BUS Speed
  Offset(1036),   TPDT, 8,  // Offset(1036),  I2C SerialIo Devices Type of TouchPad
  Offset(1037),   TPDM, 8,  // Offset(1037),  I2C SerialIo Devices Interrupt Mode for TouchPad
  Offset(1038),   TPDB, 8,  // Offset(1038),  I2C Custom TouchPad's BUS Address
  Offset(1039),   TPDH, 16, // Offset(1039),  I2C Custom TouchPad's HID Address
  Offset(1041),   TPDS, 8,  // Offset(1041),  I2C Custom TouchPad's BUS Speed
  Offset(1042),   FPTT, 8,  // Offset(1042),  SPI SerialIo Devices Type of FingerPrint
  Offset(1043),   FPTM, 8,  // Offset(1043),  SPI SerialIo Devices Interrupt Mode for FingerPrint
  Offset(1044),   WTVX, 8,  // Offset(1044),  WITT test devices' version
  Offset(1045),   WITX, 8,  // Offset(1045),  WITT test devices' connection point
  Offset(1046),   GPTD, 8,  // Offset(1046),  GPIO test devices
  Offset(1047),   GDBT, 16, // Offset(1047),  GPIO test devices' debounce value,
  Offset(1049),   UTKX, 8,  // Offset(1049),  UTK test devices' connection point
  Offset(1050),   SPTD, 8,  // Offset(1050),  SerialIo additional test devices
  Offset(1066),             // Offset(1051) : Offset(1065), Reserved bytes
  Offset(1066),   ATLB, 32, // Offset(1066),  Buffer for runtime ACPI Table loading
  Offset(1070),   SDM0, 8,  // Offset(1070),  interrupt mode for controller0 devices
  Offset(1071),   SDM1, 8,  // Offset(1071),  interrupt mode for controller1 devices
  Offset(1072),   SDM2, 8,  // Offset(1072),  interrupt mode for controller2 devices
  Offset(1073),   SDM3, 8,  // Offset(1073),  interrupt mode for controller3 devices
  Offset(1074),   SDM4, 8,  // Offset(1074),  interrupt mode for controller4 devices
  Offset(1075),   SDM5, 8,  // Offset(1075),  interrupt mode for controller5 devices
  Offset(1076),   SDM6, 8,  // Offset(1076),  interrupt mode for controller6 devices
  Offset(1077),   SDM7, 8,  // Offset(1077),  interrupt mode for controller7 devices
  Offset(1078),   SDM8, 8,  // Offset(1078),  interrupt mode for controller8 devices
  Offset(1079),   SDM9, 8,  // Offset(1079),  interrupt mode for controller9 devices
  Offset(1080),   SDMA, 8,  // Offset(1080),  interrupt mode for controller10 devices
  Offset(1081),   SDMB, 8,  // Offset(1081),  interrupt mode for controller11 devices
  Offset(1083),             // Offset(1082) : Offset(1082), Reserved bytes
  Offset(1083),   USTP, 8,  // Offset(1083),  use SerialIo timing parameters
  Offset(1125),             // Offset(1084) : Offset(1124), Reserved bytes
  Offset(1125),   GFPS, 32, // Offset(1125),  Gpio for fingerprint sleep
  Offset(1129),   GFPI, 32, // Offset(1129),  Gpio for fingerprint irq
  Offset(1133),   WBBR, 32, // Offset(1133),  Gpio for modem reset
  Offset(1137),   GBTK, 32, // Offset(1137),  Gpio for Bluetooth RfKill
  Offset(1141),   GBTI, 32, // Offset(1141),  Gpio for Bluetooth interrupt
  Offset(1145),   GPDI, 32, // Offset(1145),  Gpio for touchPaD Interrupt
  Offset(1149),   GPLI, 32, // Offset(1149),  Gpio for touchPaneL Interrupt
  //
  // MipiCam specific
  //
  Offset(1153),   CL00, 8,  // Offset(1153),
  Offset(1154),   CL01, 8,  // Offset(1154),
  Offset(1155),   CL02, 8,  // Offset(1155),
  Offset(1156),   CL03, 8,  // Offset(1156),
  Offset(1157),   CL04, 8,  // Offset(1157),
  Offset(1158),   CL05, 8,  // Offset(1158),
  Offset(1159),   L0EN, 8,  // Offset(1159),
  Offset(1160),   L1EN, 8,  // Offset(1160),
  Offset(1161),   L2EN, 8,  // Offset(1161),
  Offset(1162),   L3EN, 8,  // Offset(1162),
  Offset(1163),   L4EN, 8,  // Offset(1163),
  Offset(1164),   L5EN, 8,  // Offset(1164),
  Offset(1165),   CDIV, 8,  // Offset(1165),  MipiCamLanesClkDiv is @deprecated as the Laneclockdivision option is added and now can be set uniquely for all the links.
  // Control Logic 0 options
  Offset(1166),   C0VE, 8,  // Offset(1166),  Version of CLDB structure
  Offset(1167),   C0TP, 8,  // Offset(1167),  Type
  Offset(1168),   C0CV, 8,  // Offset(1168),  Version of CRD
  Offset(1169),   C0IC, 32, // Offset(1169),  Input Clock
  Offset(1173),   C0GP, 8,  // Offset(1173),  Number of GPIO Pins enabled
  Offset(1174),   C0IB, 8,  // Offset(1174),  I2C Serial Bus Number
  Offset(1175),   C0IA, 16, // Offset(1175),  I2C Address
  Offset(1177),   C0P0, 8,  // Offset(1177),  GPIO Group Pad Number
  Offset(1178),   C0P1, 8,  // Offset(1178),
  Offset(1179),   C0P2, 8,  // Offset(1179),
  Offset(1180),   C0P3, 8,  // Offset(1180),
  Offset(1181),   C0P4, 8,  // Offset(1181),
  Offset(1182),   C0P5, 8,  // Offset(1182),
  Offset(1183),   C0G0, 8,  // Offset(1183),  GPIO Group Number
  Offset(1184),   C0G1, 8,  // Offset(1184),
  Offset(1185),   C0G2, 8,  // Offset(1185),
  Offset(1186),   C0G3, 8,  // Offset(1186),
  Offset(1187),   C0G4, 8,  // Offset(1187),
  Offset(1188),   C0G5, 8,  // Offset(1188),
  Offset(1189),   C0F0, 8,  // Offset(1189),  GPIO Function
  Offset(1190),   C0F1, 8,  // Offset(1190),
  Offset(1191),   C0F2, 8,  // Offset(1191),
  Offset(1192),   C0F3, 8,  // Offset(1192),
  Offset(1193),   C0F4, 8,  // Offset(1193),
  Offset(1194),   C0F5, 8,  // Offset(1194),
  Offset(1195),   C0A0, 8,  // Offset(1195),  GPIO Active Value
  Offset(1196),   C0A1, 8,  // Offset(1196),
  Offset(1197),   C0A2, 8,  // Offset(1197),
  Offset(1198),   C0A3, 8,  // Offset(1198),
  Offset(1199),   C0A4, 8,  // Offset(1199),
  Offset(1200),   C0A5, 8,  // Offset(1200),
  Offset(1201),   C0I0, 8,  // Offset(1201),  GPIO Initial Value
  Offset(1202),   C0I1, 8,  // Offset(1202),
  Offset(1203),   C0I2, 8,  // Offset(1203),
  Offset(1204),   C0I3, 8,  // Offset(1204),
  Offset(1205),   C0I4, 8,  // Offset(1205),
  Offset(1206),   C0I5, 8,  // Offset(1206),
  Offset(1207),   C0PL, 8,  // Offset(1207),  Camera Position
  Offset(1208),   C0W0, 8,  // Offset(1208),  WLED1 Flash Max Current
  Offset(1209),   C0W1, 8,  // Offset(1209),  WLED1 Torch Max Current
  Offset(1210),   C0W2, 8,  // Offset(1210),  WLED2 Flash Max Current
  Offset(1211),   C0W3, 8,  // Offset(1211),  WLED2 Torch Max Current
  Offset(1212),   C0SP, 8,  // Offset(1212),  Sub Platform Id
  Offset(1213),   C0W4, 8,  // Offset(1213),  WLED1 Type
  Offset(1214),   C0W5, 8,  // Offset(1214),  WLED2 Type
  Offset(1215),   C0CS, 8,  // Offset(1215),  PCH Clock source
  // Control Logic 1 options
  Offset(1216),   C1VE, 8,  // Offset(1216),  Version of CLDB structure
  Offset(1217),   C1TP, 8,  // Offset(1217),  Type
  Offset(1218),   C1CV, 8,  // Offset(1218),  Version of CRD
  Offset(1219),   C1IC, 32, // Offset(1219),  Input Clock
  Offset(1223),   C1GP, 8,  // Offset(1223),  Number of GPIO Pins enabled
  Offset(1224),   C1IB, 8,  // Offset(1224),  I2C Serial Bus Number
  Offset(1225),   C1IA, 16, // Offset(1225),  I2C Address
  Offset(1227),   C1P0, 8,  // Offset(1227),  GPIO Group Pad Number
  Offset(1228),   C1P1, 8,  // Offset(1228),
  Offset(1229),   C1P2, 8,  // Offset(1229),
  Offset(1230),   C1P3, 8,  // Offset(1230),
  Offset(1231),   C1P4, 8,  // Offset(1231),
  Offset(1232),   C1P5, 8,  // Offset(1232),
  Offset(1233),   C1G0, 8,  // Offset(1233),  GPIO Group Number
  Offset(1234),   C1G1, 8,  // Offset(1234),
  Offset(1235),   C1G2, 8,  // Offset(1235),
  Offset(1236),   C1G3, 8,  // Offset(1236),
  Offset(1237),   C1G4, 8,  // Offset(1237),
  Offset(1238),   C1G5, 8,  // Offset(1238),
  Offset(1239),   C1F0, 8,  // Offset(1239),  GPIO Function
  Offset(1240),   C1F1, 8,  // Offset(1240),
  Offset(1241),   C1F2, 8,  // Offset(1241),
  Offset(1242),   C1F3, 8,  // Offset(1242),
  Offset(1243),   C1F4, 8,  // Offset(1243),
  Offset(1244),   C1F5, 8,  // Offset(1244),
  Offset(1245),   C1A0, 8,  // Offset(1245),  GPIO Active Value
  Offset(1246),   C1A1, 8,  // Offset(1246),
  Offset(1247),   C1A2, 8,  // Offset(1247),
  Offset(1248),   C1A3, 8,  // Offset(1248),
  Offset(1249),   C1A4, 8,  // Offset(1249),
  Offset(1250),   C1A5, 8,  // Offset(1250),
  Offset(1251),   C1I0, 8,  // Offset(1251),  GPIO Initial Value
  Offset(1252),   C1I1, 8,  // Offset(1252),
  Offset(1253),   C1I2, 8,  // Offset(1253),
  Offset(1254),   C1I3, 8,  // Offset(1254),
  Offset(1255),   C1I4, 8,  // Offset(1255),
  Offset(1256),   C1I5, 8,  // Offset(1256),
  Offset(1257),   C1PL, 8,  // Offset(1257),  Camera Position
  Offset(1258),   C1W0, 8,  // Offset(1258),  WLED1 Flash Max Current
  Offset(1259),   C1W1, 8,  // Offset(1259),  WLED1 Torch Max Current
  Offset(1260),   C1W2, 8,  // Offset(1260),  WLED2 Flash Max Current
  Offset(1261),   C1W3, 8,  // Offset(1261),  WLED2 Torch Max Current
  Offset(1262),   C1SP, 8,  // Offset(1262),  Sub Platform Id
  Offset(1263),   C1W4, 8,  // Offset(1263),  WLED1 Type
  Offset(1264),   C1W5, 8,  // Offset(1264),  WLED2 Type
  Offset(1265),   C1CS, 8,  // Offset(1265),  PCH Clock source
  // Control Logic 2 options
  Offset(1266),   C2VE, 8,  // Offset(1266),  Version of CLDB structure
  Offset(1267),   C2TP, 8,  // Offset(1267),  Type
  Offset(1268),   C2CV, 8,  // Offset(1268),  Version of CRD
  Offset(1269),   C2IC, 32, // Offset(1269),  Input Clock
  Offset(1273),   C2GP, 8,  // Offset(1273),  Number of GPIO Pins enabled
  Offset(1274),   C2IB, 8,  // Offset(1274),  I2C Serial Bus Number
  Offset(1275),   C2IA, 16, // Offset(1275),  I2C Address
  Offset(1277),   C2P0, 8,  // Offset(1277),  GPIO Group Pad Number
  Offset(1278),   C2P1, 8,  // Offset(1278),
  Offset(1279),   C2P2, 8,  // Offset(1279),
  Offset(1280),   C2P3, 8,  // Offset(1280),
  Offset(1281),   C2P4, 8,  // Offset(1281),
  Offset(1282),   C2P5, 8,  // Offset(1282),
  Offset(1283),   C2G0, 8,  // Offset(1283),  GPIO Group Number
  Offset(1284),   C2G1, 8,  // Offset(1284),
  Offset(1285),   C2G2, 8,  // Offset(1285),
  Offset(1286),   C2G3, 8,  // Offset(1286),
  Offset(1287),   C2G4, 8,  // Offset(1287),
  Offset(1288),   C2G5, 8,  // Offset(1288),
  Offset(1289),   C2F0, 8,  // Offset(1289),  GPIO Function
  Offset(1290),   C2F1, 8,  // Offset(1290),
  Offset(1291),   C2F2, 8,  // Offset(1291),
  Offset(1292),   C2F3, 8,  // Offset(1292),
  Offset(1293),   C2F4, 8,  // Offset(1293),
  Offset(1294),   C2F5, 8,  // Offset(1294),
  Offset(1295),   C2A0, 8,  // Offset(1295),  GPIO Active Value
  Offset(1296),   C2A1, 8,  // Offset(1296),
  Offset(1297),   C2A2, 8,  // Offset(1297),
  Offset(1298),   C2A3, 8,  // Offset(1298),
  Offset(1299),   C2A4, 8,  // Offset(1299),
  Offset(1300),   C2A5, 8,  // Offset(1300),
  Offset(1301),   C2I0, 8,  // Offset(1301),  GPIO Initial Value
  Offset(1302),   C2I1, 8,  // Offset(1302),
  Offset(1303),   C2I2, 8,  // Offset(1303),
  Offset(1304),   C2I3, 8,  // Offset(1304),
  Offset(1305),   C2I4, 8,  // Offset(1305),
  Offset(1306),   C2I5, 8,  // Offset(1306),
  Offset(1307),   C2PL, 8,  // Offset(1307),  Camera Position
  Offset(1308),   C2W0, 8,  // Offset(1308),  WLED1 Flash Max Current
  Offset(1309),   C2W1, 8,  // Offset(1309),  WLED1 Torch Max Current
  Offset(1310),   C2W2, 8,  // Offset(1310),  WLED2 Flash Max Current
  Offset(1311),   C2W3, 8,  // Offset(1311),  WLED2 Torch Max Current
  Offset(1312),   C2SP, 8,  // Offset(1312),  Sub Platform Id
  Offset(1313),   C2W4, 8,  // Offset(1313),  WLED1 Type
  Offset(1314),   C2W5, 8,  // Offset(1314),  WLED2 Type
  Offset(1315),   C2CS, 8,  // Offset(1315),  PCH Clock source
  // Control Logic 3 options
  Offset(1316),   C3VE, 8,  // Offset(1316),  Version of CLDB structure
  Offset(1317),   C3TP, 8,  // Offset(1317),  Type
  Offset(1318),   C3CV, 8,  // Offset(1318),  Version of CRD
  Offset(1319),   C3IC, 32, // Offset(1319),  Input Clock
  Offset(1323),   C3GP, 8,  // Offset(1323),  Number of GPIO Pins enabled
  Offset(1324),   C3IB, 8,  // Offset(1324),  I2C Serial Bus Number
  Offset(1325),   C3IA, 16, // Offset(1325),  I2C Address
  Offset(1327),   C3P0, 8,  // Offset(1327),  GPIO Group Pad Number
  Offset(1328),   C3P1, 8,  // Offset(1328),
  Offset(1329),   C3P2, 8,  // Offset(1329),
  Offset(1330),   C3P3, 8,  // Offset(1330),
  Offset(1331),   C3P4, 8,  // Offset(1331),
  Offset(1332),   C3P5, 8,  // Offset(1332),
  Offset(1333),   C3G0, 8,  // Offset(1333),  GPIO Group Number
  Offset(1334),   C3G1, 8,  // Offset(1334),
  Offset(1335),   C3G2, 8,  // Offset(1335),
  Offset(1336),   C3G3, 8,  // Offset(1336),
  Offset(1337),   C3G4, 8,  // Offset(1337),
  Offset(1338),   C3G5, 8,  // Offset(1338),
  Offset(1339),   C3F0, 8,  // Offset(1339),  GPIO Function
  Offset(1340),   C3F1, 8,  // Offset(1340),
  Offset(1341),   C3F2, 8,  // Offset(1341),
  Offset(1342),   C3F3, 8,  // Offset(1342),
  Offset(1343),   C3F4, 8,  // Offset(1343),
  Offset(1344),   C3F5, 8,  // Offset(1344),
  Offset(1345),   C3A0, 8,  // Offset(1345),  GPIO Active Value
  Offset(1346),   C3A1, 8,  // Offset(1346),
  Offset(1347),   C3A2, 8,  // Offset(1347),
  Offset(1348),   C3A3, 8,  // Offset(1348),
  Offset(1349),   C3A4, 8,  // Offset(1349),
  Offset(1350),   C3A5, 8,  // Offset(1350),
  Offset(1351),   C3I0, 8,  // Offset(1351),  GPIO Initial Value
  Offset(1352),   C3I1, 8,  // Offset(1352),
  Offset(1353),   C3I2, 8,  // Offset(1353),
  Offset(1354),   C3I3, 8,  // Offset(1354),
  Offset(1355),   C3I4, 8,  // Offset(1355),
  Offset(1356),   C3I5, 8,  // Offset(1356),
  Offset(1357),   C3PL, 8,  // Offset(1357),  Camera Position
  Offset(1358),   C3W0, 8,  // Offset(1358),  WLED1 Flash Max Current
  Offset(1359),   C3W1, 8,  // Offset(1359),  WLED1 Torch Max Current
  Offset(1360),   C3W2, 8,  // Offset(1360),  WLED2 Flash Max Current
  Offset(1361),   C3W3, 8,  // Offset(1361),  WLED2 Torch Max Current
  Offset(1362),   C3SP, 8,  // Offset(1362),  Sub Platform Id
  Offset(1363),   C3W4, 8,  // Offset(1363),  WLED1 Type
  Offset(1364),   C3W5, 8,  // Offset(1364),  WLED2 Type
  Offset(1365),   C3CS, 8,  // Offset(1365),  PCH Clock source
  // Control Logic 4 options
  Offset(1366),   C4VE, 8,  // Offset(1366),  Version of CLDB structure
  Offset(1367),   C4TP, 8,  // Offset(1367),  Type
  Offset(1368),   C4CV, 8,  // Offset(1368),  Version of CRD
  Offset(1369),   C4IC, 32, // Offset(1369),  Input Clock
  Offset(1373),   C4GP, 8,  // Offset(1373),  Number of GPIO Pins enabled
  Offset(1374),   C4IB, 8,  // Offset(1374),  I2C Serial Bus Number
  Offset(1375),   C4IA, 16, // Offset(1375),  I2C Address
  Offset(1377),   C4P0, 8,  // Offset(1377),  GPIO Group Pad Number
  Offset(1378),   C4P1, 8,  // Offset(1378),
  Offset(1379),   C4P2, 8,  // Offset(1379),
  Offset(1380),   C4P3, 8,  // Offset(1380),
  Offset(1381),   C4P4, 8,  // Offset(1381),
  Offset(1382),   C4P5, 8,  // Offset(1382),
  Offset(1383),   C4G0, 8,  // Offset(1383),  GPIO Group Number
  Offset(1384),   C4G1, 8,  // Offset(1384),
  Offset(1385),   C4G2, 8,  // Offset(1385),
  Offset(1386),   C4G3, 8,  // Offset(1386),
  Offset(1387),   C4G4, 8,  // Offset(1387),
  Offset(1388),   C4G5, 8,  // Offset(1388),
  Offset(1389),   C4F0, 8,  // Offset(1389),  GPIO Function
  Offset(1390),   C4F1, 8,  // Offset(1390),
  Offset(1391),   C4F2, 8,  // Offset(1391),
  Offset(1392),   C4F3, 8,  // Offset(1392),
  Offset(1393),   C4F4, 8,  // Offset(1393),
  Offset(1394),   C4F5, 8,  // Offset(1394),
  Offset(1395),   C4A0, 8,  // Offset(1395),  GPIO Active Value
  Offset(1396),   C4A1, 8,  // Offset(1396),
  Offset(1397),   C4A2, 8,  // Offset(1397),
  Offset(1398),   C4A3, 8,  // Offset(1398),
  Offset(1399),   C4A4, 8,  // Offset(1399),
  Offset(1400),   C4A5, 8,  // Offset(1400),
  Offset(1401),   C4I0, 8,  // Offset(1401),  GPIO Initial Value
  Offset(1402),   C4I1, 8,  // Offset(1402),
  Offset(1403),   C4I2, 8,  // Offset(1403),
  Offset(1404),   C4I3, 8,  // Offset(1404),
  Offset(1405),   C4I4, 8,  // Offset(1405),
  Offset(1406),   C4I5, 8,  // Offset(1406),
  Offset(1407),   C4PL, 8,  // Offset(1407),  Camera Position
  Offset(1408),   C4W0, 8,  // Offset(1408),  WLED1 Flash Max Current
  Offset(1409),   C4W1, 8,  // Offset(1409),  WLED1 Torch Max Current
  Offset(1410),   C4W2, 8,  // Offset(1410),  WLED2 Flash Max Current
  Offset(1411),   C4W3, 8,  // Offset(1411),  WLED2 Torch Max Current
  Offset(1412),   C4SP, 8,  // Offset(1412),  Sub Platform Id
  Offset(1413),   C4W4, 8,  // Offset(1413),  WLED1 Type
  Offset(1414),   C4W5, 8,  // Offset(1414),  WLED2 Type
  Offset(1415),   C4CS, 8,  // Offset(1415),  PCH Clock source
  // Control Logic 5 options
  Offset(1416),   C5VE, 8,  // Offset(1416),  Version of CLDB structure
  Offset(1417),   C5TP, 8,  // Offset(1417),  Type
  Offset(1418),   C5CV, 8,  // Offset(1418),  Version of CRD
  Offset(1419),   C5IC, 32, // Offset(1419),  Input Clock
  Offset(1423),   C5GP, 8,  // Offset(1423),  Number of GPIO Pins enabled
  Offset(1424),   C5IB, 8,  // Offset(1424),  I2C Serial Bus Number
  Offset(1425),   C5IA, 16, // Offset(1425),  I2C Address
  Offset(1427),   C5P0, 8,  // Offset(1427),  GPIO Group Pad Number
  Offset(1428),   C5P1, 8,  // Offset(1428),
  Offset(1429),   C5P2, 8,  // Offset(1429),
  Offset(1430),   C5P3, 8,  // Offset(1430),
  Offset(1431),   C5P4, 8,  // Offset(1431),
  Offset(1432),   C5P5, 8,  // Offset(1432),
  Offset(1433),   C5G0, 8,  // Offset(1433),  GPIO Group Number
  Offset(1434),   C5G1, 8,  // Offset(1434),
  Offset(1435),   C5G2, 8,  // Offset(1435),
  Offset(1436),   C5G3, 8,  // Offset(1436),
  Offset(1437),   C5G4, 8,  // Offset(1437),
  Offset(1438),   C5G5, 8,  // Offset(1438),
  Offset(1439),   C5F0, 8,  // Offset(1439),  GPIO Function
  Offset(1440),   C5F1, 8,  // Offset(1440),
  Offset(1441),   C5F2, 8,  // Offset(1441),
  Offset(1442),   C5F3, 8,  // Offset(1442),
  Offset(1443),   C5F4, 8,  // Offset(1443),
  Offset(1444),   C5F5, 8,  // Offset(1444),
  Offset(1445),   C5A0, 8,  // Offset(1445),  GPIO Active Value
  Offset(1446),   C5A1, 8,  // Offset(1446),
  Offset(1447),   C5A2, 8,  // Offset(1447),
  Offset(1448),   C5A3, 8,  // Offset(1448),
  Offset(1449),   C5A4, 8,  // Offset(1449),
  Offset(1450),   C5A5, 8,  // Offset(1450),
  Offset(1451),   C5I0, 8,  // Offset(1451),  GPIO Initial Value
  Offset(1452),   C5I1, 8,  // Offset(1452),
  Offset(1453),   C5I2, 8,  // Offset(1453),
  Offset(1454),   C5I3, 8,  // Offset(1454),
  Offset(1455),   C5I4, 8,  // Offset(1455),
  Offset(1456),   C5I5, 8,  // Offset(1456),
  Offset(1457),   C5PL, 8,  // Offset(1457),  Camera Position
  Offset(1458),   C5W0, 8,  // Offset(1458),  WLED1 Flash Max Current
  Offset(1459),   C5W1, 8,  // Offset(1459),  WLED1 Torch Max Current
  Offset(1460),   C5W2, 8,  // Offset(1460),  WLED2 Flash Max Current
  Offset(1461),   C5W3, 8,  // Offset(1461),  WLED2 Torch Max Current
  Offset(1462),   C5SP, 8,  // Offset(1462),  Sub Platform Id
  Offset(1463),   C5W4, 8,  // Offset(1463),  WLED1 Type
  Offset(1464),   C5W5, 8,  // Offset(1464),  WLED2 Type
  Offset(1465),   C5CS, 8,  // Offset(1465),  PCH Clock source
  // Mipi Cam Link0 options
  Offset(1466),   L0SM, 8,  // Offset(1466),  Sensor Model
  Offset(1467),   L0H0, 8,  // Offset(1467),  User defined HID ASCII character 0
  Offset(1468),   L0H1, 8,  // Offset(1468),
  Offset(1469),   L0H2, 8,  // Offset(1469),
  Offset(1470),   L0H3, 8,  // Offset(1470),
  Offset(1471),   L0H4, 8,  // Offset(1471),
  Offset(1472),   L0H5, 8,  // Offset(1472),
  Offset(1473),   L0H6, 8,  // Offset(1473),
  Offset(1474),   L0H7, 8,  // Offset(1474),
  Offset(1475),   L0H8, 8,  // Offset(1475),  User defined HID ASCII character 8
  Offset(1476),   L0PL, 8,  // Offset(1476),  Camera Position
  Offset(1477),   L0M0, 8,  // Offset(1477),  Camera Module Name ASCII character 0
  Offset(1478),   L0M1, 8,  // Offset(1478),
  Offset(1479),   L0M2, 8,  // Offset(1479),
  Offset(1480),   L0M3, 8,  // Offset(1480),
  Offset(1481),   L0M4, 8,  // Offset(1481),
  Offset(1482),   L0M5, 8,  // Offset(1482),
  Offset(1483),   L0M6, 8,  // Offset(1483),
  Offset(1484),   L0M7, 8,  // Offset(1484),
  Offset(1485),   L0M8, 8,  // Offset(1485),
  Offset(1486),   L0M9, 8,  // Offset(1486),
  Offset(1487),   L0MA, 8,  // Offset(1487),
  Offset(1488),   L0MB, 8,  // Offset(1488),
  Offset(1489),   L0MC, 8,  // Offset(1489),
  Offset(1490),   L0MD, 8,  // Offset(1490),
  Offset(1491),   L0ME, 8,  // Offset(1491),
  Offset(1492),   L0MF, 8,  // Offset(1492),  Camera Module Name ASCII character 15
  Offset(1493),   L0DI, 8,  // Offset(1493),  Number of I2C devices
  Offset(1494),   L0BS, 8,  // Offset(1494),  I2C Serial Bus number
  Offset(1495),   L0A0, 16, // Offset(1495),  Address of I2C Device0 on Link0
  Offset(1497),   L0A1, 16, // Offset(1497),  Address of I2C Device1 on Link0
  Offset(1499),   L0A2, 16, // Offset(1499),  Address of I2C Device2 on Link0
  Offset(1501),   L0A3, 16, // Offset(1501),  Address of I2C Device3 on Link0
  Offset(1503),   L0A4, 16, // Offset(1503),  Address of I2C Device4 on Link0
  Offset(1505),   L0A5, 16, // Offset(1505),  Address of I2C Device5 on Link0
  Offset(1507),   L0A6, 16, // Offset(1507),  Address of I2C Device6 on Link0
  Offset(1509),   L0A7, 16, // Offset(1509),  Address of I2C Device7 on Link0
  Offset(1511),   L0A8, 16, // Offset(1511),  Address of I2C Device8 on Link0
  Offset(1513),   L0A9, 16, // Offset(1513),  Address of I2C Device9 on Link0
  Offset(1515),   L0AA, 16, // Offset(1515),  Address of I2C Device10 on Link0
  Offset(1517),   L0AB, 16, // Offset(1517),  Address of I2C Device11 on Link0
  Offset(1519),   L0D0, 8,  // Offset(1519),  Type of I2C Device0 on Link0
  Offset(1520),   L0D1, 8,  // Offset(1520),  Type of I2C Device1 on Link0
  Offset(1521),   L0D2, 8,  // Offset(1521),  Type of I2C Device2 on Link0
  Offset(1522),   L0D3, 8,  // Offset(1522),  Type of I2C Device3 on Link0
  Offset(1523),   L0D4, 8,  // Offset(1523),  Type of I2C Device4 on Link0
  Offset(1524),   L0D5, 8,  // Offset(1524),  Type of I2C Device5 on Link0
  Offset(1525),   L0D6, 8,  // Offset(1525),  Type of I2C Device6 on Link0
  Offset(1526),   L0D7, 8,  // Offset(1526),  Type of I2C Device7 on Link0
  Offset(1527),   L0D8, 8,  // Offset(1527),  Type of I2C Device8 on Link0
  Offset(1528),   L0D9, 8,  // Offset(1528),  Type of I2C Device9 on Link0
  Offset(1529),   L0DA, 8,  // Offset(1529),  Type of I2C Device10 on Link0
  Offset(1530),   L0DB, 8,  // Offset(1530),  Type of I2C Device11 on Link0
  Offset(1531),   L0DV, 8,  // Offset(1531),  Version of SSDB structure
  Offset(1532),   L0CV, 8,  // Offset(1532),  Version of CRD
  Offset(1533),   L0LU, 8,  // Offset(1533),  CSI2 Link used
  Offset(1534),   L0NL, 8,  // Offset(1534),  MIPI-CSI2 Data Lane
  Offset(1535),   L0EE, 8,  // Offset(1535),  EEPROM Type
  Offset(1536),   L0VC, 8,  // Offset(1536),  VCM Type
  Offset(1537),   L0FS, 8,  // Offset(1537),  Flash Support
  Offset(1538),   L0LE, 8,  // Offset(1538),  Privacy LED
  Offset(1539),   L0DG, 8,  // Offset(1539),  Degree
  Offset(1540),   L0CK, 32, // Offset(1540),  MCLK
  Offset(1544),   L0CL, 8,  // Offset(1544),  Control Logic
  Offset(1545),   L0PP, 8,  // Offset(1545),  PMIC Position
  Offset(1546),   L0VR, 8,  // Offset(1546),  Voltage Rail
  Offset(1547),   L0FD, 8,  // Offset(1547),  Flash Driver Selection
  // Mipi Cam Link1 options
  Offset(1548),   L1SM, 8,  // Offset(1548),  Sensor Model
  Offset(1549),   L1H0, 8,  // Offset(1549),  User defined HID ASCII character 0
  Offset(1550),   L1H1, 8,  // Offset(1550),
  Offset(1551),   L1H2, 8,  // Offset(1551),
  Offset(1552),   L1H3, 8,  // Offset(1552),
  Offset(1553),   L1H4, 8,  // Offset(1553),
  Offset(1554),   L1H5, 8,  // Offset(1554),
  Offset(1555),   L1H6, 8,  // Offset(1555),
  Offset(1556),   L1H7, 8,  // Offset(1556),
  Offset(1557),   L1H8, 8,  // Offset(1557),  User defined HID ASCII character 8
  Offset(1558),   L1PL, 8,  // Offset(1558),  Camera Position
  Offset(1559),   L1M0, 8,  // Offset(1559),  Camera Module Name ASCII character 0
  Offset(1560),   L1M1, 8,  // Offset(1560),
  Offset(1561),   L1M2, 8,  // Offset(1561),
  Offset(1562),   L1M3, 8,  // Offset(1562),
  Offset(1563),   L1M4, 8,  // Offset(1563),
  Offset(1564),   L1M5, 8,  // Offset(1564),
  Offset(1565),   L1M6, 8,  // Offset(1565),
  Offset(1566),   L1M7, 8,  // Offset(1566),
  Offset(1567),   L1M8, 8,  // Offset(1567),
  Offset(1568),   L1M9, 8,  // Offset(1568),
  Offset(1569),   L1MA, 8,  // Offset(1569),
  Offset(1570),   L1MB, 8,  // Offset(1570),
  Offset(1571),   L1MC, 8,  // Offset(1571),
  Offset(1572),   L1MD, 8,  // Offset(1572),
  Offset(1573),   L1ME, 8,  // Offset(1573),
  Offset(1574),   L1MF, 8,  // Offset(1574),  Camera Module Name ASCII character 15
  Offset(1575),   L1DI, 8,  // Offset(1575),  Number of I2C devices
  Offset(1576),   L1BS, 8,  // Offset(1576),  I2C Serial Bus number
  Offset(1577),   L1A0, 16, // Offset(1577),  Address of I2C Device0 on Link1
  Offset(1579),   L1A1, 16, // Offset(1579),  Address of I2C Device1 on Link1
  Offset(1581),   L1A2, 16, // Offset(1581),  Address of I2C Device2 on Link1
  Offset(1583),   L1A3, 16, // Offset(1583),  Address of I2C Device3 on Link1
  Offset(1585),   L1A4, 16, // Offset(1585),  Address of I2C Device4 on Link1
  Offset(1587),   L1A5, 16, // Offset(1587),  Address of I2C Device5 on Link1
  Offset(1589),   L1A6, 16, // Offset(1589),  Address of I2C Device6 on Link1
  Offset(1591),   L1A7, 16, // Offset(1591),  Address of I2C Device7 on Link1
  Offset(1593),   L1A8, 16, // Offset(1593),  Address of I2C Device8 on Link1
  Offset(1595),   L1A9, 16, // Offset(1595),  Address of I2C Device9 on Link1
  Offset(1597),   L1AA, 16, // Offset(1597),  Address of I2C Device10 on Link1
  Offset(1599),   L1AB, 16, // Offset(1599),  Address of I2C Device11 on Link1
  Offset(1601),   L1D0, 8,  // Offset(1601),  Type of I2C Device0 on Link1
  Offset(1602),   L1D1, 8,  // Offset(1602),  Type of I2C Device1 on Link1
  Offset(1603),   L1D2, 8,  // Offset(1603),  Type of I2C Device2 on Link1
  Offset(1604),   L1D3, 8,  // Offset(1604),  Type of I2C Device3 on Link1
  Offset(1605),   L1D4, 8,  // Offset(1605),  Type of I2C Device4 on Link1
  Offset(1606),   L1D5, 8,  // Offset(1606),  Type of I2C Device5 on Link1
  Offset(1607),   L1D6, 8,  // Offset(1607),  Type of I2C Device6 on Link1
  Offset(1608),   L1D7, 8,  // Offset(1608),  Type of I2C Device7 on Link1
  Offset(1609),   L1D8, 8,  // Offset(1609),  Type of I2C Device8 on Link1
  Offset(1610),   L1D9, 8,  // Offset(1610),  Type of I2C Device9 on Link1
  Offset(1611),   L1DA, 8,  // Offset(1611),  Type of I2C Device10 on Link1
  Offset(1612),   L1DB, 8,  // Offset(1612),  Type of I2C Device11 on Link1
  Offset(1613),   L1DV, 8,  // Offset(1613),  Version of SSDB structure
  Offset(1614),   L1CV, 8,  // Offset(1614),  Version of CRD
  Offset(1615),   L1LU, 8,  // Offset(1615),  CSI2 Link used
  Offset(1616),   L1NL, 8,  // Offset(1616),  MIPI-CSI2 Data Lane
  Offset(1617),   L1EE, 8,  // Offset(1617),  EEPROM Type
  Offset(1618),   L1VC, 8,  // Offset(1618),  VCM Type
  Offset(1619),   L1FS, 8,  // Offset(1619),  Flash Support
  Offset(1620),   L1LE, 8,  // Offset(1620),  Privacy LED
  Offset(1621),   L1DG, 8,  // Offset(1621),  Degree
  Offset(1622),   L1CK, 32, // Offset(1622),  MCLK
  Offset(1626),   L1CL, 8,  // Offset(1626),  Control Logic
  Offset(1627),   L1PP, 8,  // Offset(1627),  PMIC Position
  Offset(1628),   L1VR, 8,  // Offset(1628),  Voltage Rail
  Offset(1629),   L1FD, 8,  // Offset(1629),  Flash Driver Selection
  // Mipi Cam Link2 options
  Offset(1630),   L2SM, 8,  // Offset(1630),  Sensor Model
  Offset(1631),   L2H0, 8,  // Offset(1631),  User defined HID ASCII character 0
  Offset(1632),   L2H1, 8,  // Offset(1632),
  Offset(1633),   L2H2, 8,  // Offset(1633),
  Offset(1634),   L2H3, 8,  // Offset(1634),
  Offset(1635),   L2H4, 8,  // Offset(1635),
  Offset(1636),   L2H5, 8,  // Offset(1636),
  Offset(1637),   L2H6, 8,  // Offset(1637),
  Offset(1638),   L2H7, 8,  // Offset(1638),
  Offset(1639),   L2H8, 8,  // Offset(1639),  User defined HID ASCII character 8
  Offset(1640),   L2PL, 8,  // Offset(1640),  Camera Position
  Offset(1641),   L2M0, 8,  // Offset(1641),  Camera Module Name ASCII character 0
  Offset(1642),   L2M1, 8,  // Offset(1642),
  Offset(1643),   L2M2, 8,  // Offset(1643),
  Offset(1644),   L2M3, 8,  // Offset(1644),
  Offset(1645),   L2M4, 8,  // Offset(1645),
  Offset(1646),   L2M5, 8,  // Offset(1646),
  Offset(1647),   L2M6, 8,  // Offset(1647),
  Offset(1648),   L2M7, 8,  // Offset(1648),
  Offset(1649),   L2M8, 8,  // Offset(1649),
  Offset(1650),   L2M9, 8,  // Offset(1650),
  Offset(1651),   L2MA, 8,  // Offset(1651),
  Offset(1652),   L2MB, 8,  // Offset(1652),
  Offset(1653),   L2MC, 8,  // Offset(1653),
  Offset(1654),   L2MD, 8,  // Offset(1654),
  Offset(1655),   L2ME, 8,  // Offset(1655),
  Offset(1656),   L2MF, 8,  // Offset(1656),  Camera Module Name ASCII character 15
  Offset(1657),   L2DI, 8,  // Offset(1657),  Number of I2C devices
  Offset(1658),   L2BS, 8,  // Offset(1658),  I2C Serial Bus number
  Offset(1659),   L2A0, 16, // Offset(1659),  Address of I2C Device0 on Link2
  Offset(1661),   L2A1, 16, // Offset(1661),  Address of I2C Device1 on Link2
  Offset(1663),   L2A2, 16, // Offset(1663),  Address of I2C Device2 on Link2
  Offset(1665),   L2A3, 16, // Offset(1665),  Address of I2C Device3 on Link2
  Offset(1667),   L2A4, 16, // Offset(1667),  Address of I2C Device4 on Link2
  Offset(1669),   L2A5, 16, // Offset(1669),  Address of I2C Device5 on Link2
  Offset(1671),   L2A6, 16, // Offset(1671),  Address of I2C Device6 on Link2
  Offset(1673),   L2A7, 16, // Offset(1673),  Address of I2C Device7 on Link2
  Offset(1675),   L2A8, 16, // Offset(1675),  Address of I2C Device8 on Link2
  Offset(1677),   L2A9, 16, // Offset(1677),  Address of I2C Device9 on Link2
  Offset(1679),   L2AA, 16, // Offset(1679),  Address of I2C Device10 on Link2
  Offset(1681),   L2AB, 16, // Offset(1681),  Address of I2C Device11 on Link2
  Offset(1683),   L2D0, 8,  // Offset(1683),  Type of I2C Device0 on Link2
  Offset(1684),   L2D1, 8,  // Offset(1684),  Type of I2C Device1 on Link2
  Offset(1685),   L2D2, 8,  // Offset(1685),  Type of I2C Device2 on Link2
  Offset(1686),   L2D3, 8,  // Offset(1686),  Type of I2C Device3 on Link2
  Offset(1687),   L2D4, 8,  // Offset(1687),  Type of I2C Device4 on Link2
  Offset(1688),   L2D5, 8,  // Offset(1688),  Type of I2C Device5 on Link2
  Offset(1689),   L2D6, 8,  // Offset(1689),  Type of I2C Device6 on Link2
  Offset(1690),   L2D7, 8,  // Offset(1690),  Type of I2C Device7 on Link2
  Offset(1691),   L2D8, 8,  // Offset(1691),  Type of I2C Device8 on Link2
  Offset(1692),   L2D9, 8,  // Offset(1692),  Type of I2C Device9 on Link2
  Offset(1693),   L2DA, 8,  // Offset(1693),  Type of I2C Device10 on Link2
  Offset(1694),   L2DB, 8,  // Offset(1694),  Type of I2C Device11 on Link2
  Offset(1695),   L2DV, 8,  // Offset(1695),  Version of SSDB structure
  Offset(1696),   L2CV, 8,  // Offset(1696),  Version of CRD
  Offset(1697),   L2LU, 8,  // Offset(1697),  CSI2 Link used
  Offset(1698),   L2NL, 8,  // Offset(1698),  MIPI-CSI2 Data Lane
  Offset(1699),   L2EE, 8,  // Offset(1699),  EEPROM Type
  Offset(1700),   L2VC, 8,  // Offset(1700),  VCM Type
  Offset(1701),   L2FS, 8,  // Offset(1701),  Flash Support
  Offset(1702),   L2LE, 8,  // Offset(1702),  Privacy LED
  Offset(1703),   L2DG, 8,  // Offset(1703),  Degree
  Offset(1704),   L2CK, 32, // Offset(1704),  MCLK
  Offset(1708),   L2CL, 8,  // Offset(1708),  Control Logic
  Offset(1709),   L2PP, 8,  // Offset(1709),  PMIC Position
  Offset(1710),   L2VR, 8,  // Offset(1710),  Voltage Rail
  Offset(1711),   L2FD, 8,  // Offset(1711),  Flash Driver Selection
  // Mipi Cam Link3 options
  Offset(1712),   L3SM, 8,  // Offset(1712),  Sensor Model
  Offset(1713),   L3H0, 8,  // Offset(1713),  User defined HID ASCII character 0
  Offset(1714),   L3H1, 8,  // Offset(1714),
  Offset(1715),   L3H2, 8,  // Offset(1715),
  Offset(1716),   L3H3, 8,  // Offset(1716),
  Offset(1717),   L3H4, 8,  // Offset(1717),
  Offset(1718),   L3H5, 8,  // Offset(1718),
  Offset(1719),   L3H6, 8,  // Offset(1719),
  Offset(1720),   L3H7, 8,  // Offset(1720),
  Offset(1721),   L3H8, 8,  // Offset(1721),  User defined HID ASCII character 8
  Offset(1722),   L3PL, 8,  // Offset(1722),  Camera Position
  Offset(1723),   L3M0, 8,  // Offset(1723),  Camera Module Name ASCII character 0
  Offset(1724),   L3M1, 8,  // Offset(1724),
  Offset(1725),   L3M2, 8,  // Offset(1725),
  Offset(1726),   L3M3, 8,  // Offset(1726),
  Offset(1727),   L3M4, 8,  // Offset(1727),
  Offset(1728),   L3M5, 8,  // Offset(1728),
  Offset(1729),   L3M6, 8,  // Offset(1729),
  Offset(1730),   L3M7, 8,  // Offset(1730),
  Offset(1731),   L3M8, 8,  // Offset(1731),
  Offset(1732),   L3M9, 8,  // Offset(1732),
  Offset(1733),   L3MA, 8,  // Offset(1733),
  Offset(1734),   L3MB, 8,  // Offset(1734),
  Offset(1735),   L3MC, 8,  // Offset(1735),
  Offset(1736),   L3MD, 8,  // Offset(1736),
  Offset(1737),   L3ME, 8,  // Offset(1737),
  Offset(1738),   L3MF, 8,  // Offset(1738),  Camera Module Name ASCII character 15
  Offset(1739),   L3DI, 8,  // Offset(1739),  Number of I2C devices
  Offset(1740),   L3BS, 8,  // Offset(1740),  I2C Serial Bus number
  Offset(1741),   L3A0, 16, // Offset(1741),  Address of I2C Device0 on Link3
  Offset(1743),   L3A1, 16, // Offset(1743),  Address of I2C Device1 on Link3
  Offset(1745),   L3A2, 16, // Offset(1745),  Address of I2C Device2 on Link3
  Offset(1747),   L3A3, 16, // Offset(1747),  Address of I2C Device3 on Link3
  Offset(1749),   L3A4, 16, // Offset(1749),  Address of I2C Device4 on Link3
  Offset(1751),   L3A5, 16, // Offset(1751),  Address of I2C Device5 on Link3
  Offset(1753),   L3A6, 16, // Offset(1753),  Address of I2C Device6 on Link3
  Offset(1755),   L3A7, 16, // Offset(1755),  Address of I2C Device7 on Link3
  Offset(1757),   L3A8, 16, // Offset(1757),  Address of I2C Device8 on Link3
  Offset(1759),   L3A9, 16, // Offset(1759),  Address of I2C Device9 on Link3
  Offset(1761),   L3AA, 16, // Offset(1761),  Address of I2C Device10 on Link3
  Offset(1763),   L3AB, 16, // Offset(1763),  Address of I2C Device11 on Link3
  Offset(1765),   L3D0, 8,  // Offset(1765),  Type of I2C Device0 on Link3
  Offset(1766),   L3D1, 8,  // Offset(1766),  Type of I2C Device1 on Link3
  Offset(1767),   L3D2, 8,  // Offset(1767),  Type of I2C Device2 on Link3
  Offset(1768),   L3D3, 8,  // Offset(1768),  Type of I2C Device3 on Link3
  Offset(1769),   L3D4, 8,  // Offset(1769),  Type of I2C Device4 on Link3
  Offset(1770),   L3D5, 8,  // Offset(1770),  Type of I2C Device5 on Link3
  Offset(1771),   L3D6, 8,  // Offset(1771),  Type of I2C Device6 on Link3
  Offset(1772),   L3D7, 8,  // Offset(1772),  Type of I2C Device7 on Link3
  Offset(1773),   L3D8, 8,  // Offset(1773),  Type of I2C Device8 on Link3
  Offset(1774),   L3D9, 8,  // Offset(1774),  Type of I2C Device9 on Link3
  Offset(1775),   L3DA, 8,  // Offset(1775),  Type of I2C Device10 on Link3
  Offset(1776),   L3DB, 8,  // Offset(1776),  Type of I2C Device11 on Link3
  Offset(1777),   L3DV, 8,  // Offset(1777),  Version of SSDB structure
  Offset(1778),   L3CV, 8,  // Offset(1778),  Version of CRD
  Offset(1779),   L3LU, 8,  // Offset(1779),  CSI2 Link used
  Offset(1780),   L3NL, 8,  // Offset(1780),  MIPI-CSI2 Data Lane
  Offset(1781),   L3EE, 8,  // Offset(1781),  EEPROM Type
  Offset(1782),   L3VC, 8,  // Offset(1782),  VCM Type
  Offset(1783),   L3FS, 8,  // Offset(1783),  Flash Support
  Offset(1784),   L3LE, 8,  // Offset(1784),  Privacy LED
  Offset(1785),   L3DG, 8,  // Offset(1785),  Degree
  Offset(1786),   L3CK, 32, // Offset(1786),  MCLK
  Offset(1790),   L3CL, 8,  // Offset(1790),  Control Logic
  Offset(1791),   L3PP, 8,  // Offset(1791),  PMIC Position
  Offset(1792),   L3VR, 8,  // Offset(1792),  Voltage Rail
  Offset(1793),   L3FD, 8,  // Offset(1793),  Flash Driver Selection
  // Mipi Cam Link4 options
  Offset(1794),   L4SM, 8,  // Offset(1794),  Sensor Model
  Offset(1795),   L4H0, 8,  // Offset(1795),  User defined HID ASCII character 0
  Offset(1796),   L4H1, 8,  // Offset(1796),
  Offset(1797),   L4H2, 8,  // Offset(1797),
  Offset(1798),   L4H3, 8,  // Offset(1798),
  Offset(1799),   L4H4, 8,  // Offset(1799),
  Offset(1800),   L4H5, 8,  // Offset(1800),
  Offset(1801),   L4H6, 8,  // Offset(1801),
  Offset(1802),   L4H7, 8,  // Offset(1802),
  Offset(1803),   L4H8, 8,  // Offset(1803),  User defined HID ASCII character 8
  Offset(1804),   L4PL, 8,  // Offset(1804),  Camera Position
  Offset(1805),   L4M0, 8,  // Offset(1805),  Camera Module Name ASCII character 0
  Offset(1806),   L4M1, 8,  // Offset(1806),
  Offset(1807),   L4M2, 8,  // Offset(1807),
  Offset(1808),   L4M3, 8,  // Offset(1808),
  Offset(1809),   L4M4, 8,  // Offset(1809),
  Offset(1810),   L4M5, 8,  // Offset(1810),
  Offset(1811),   L4M6, 8,  // Offset(1811),
  Offset(1812),   L4M7, 8,  // Offset(1812),
  Offset(1813),   L4M8, 8,  // Offset(1813),
  Offset(1814),   L4M9, 8,  // Offset(1814),
  Offset(1815),   L4MA, 8,  // Offset(1815),
  Offset(1816),   L4MB, 8,  // Offset(1816),
  Offset(1817),   L4MC, 8,  // Offset(1817),
  Offset(1818),   L4MD, 8,  // Offset(1818),
  Offset(1819),   L4ME, 8,  // Offset(1819),
  Offset(1820),   L4MF, 8,  // Offset(1820),  Camera Module Name ASCII character 15
  Offset(1821),   L4DI, 8,  // Offset(1821),  Number of I2C devices
  Offset(1822),   L4BS, 8,  // Offset(1822),  I2C Serial Bus number
  Offset(1823),   L4A0, 16, // Offset(1823),  Address of I2C Device0 on Link4
  Offset(1825),   L4A1, 16, // Offset(1825),  Address of I2C Device1 on Link4
  Offset(1827),   L4A2, 16, // Offset(1827),  Address of I2C Device2 on Link4
  Offset(1829),   L4A3, 16, // Offset(1829),  Address of I2C Device3 on Link4
  Offset(1831),   L4A4, 16, // Offset(1831),  Address of I2C Device4 on Link4
  Offset(1833),   L4A5, 16, // Offset(1833),  Address of I2C Device5 on Link4
  Offset(1835),   L4A6, 16, // Offset(1835),  Address of I2C Device6 on Link4
  Offset(1837),   L4A7, 16, // Offset(1837),  Address of I2C Device7 on Link4
  Offset(1839),   L4A8, 16, // Offset(1839),  Address of I2C Device8 on Link4
  Offset(1841),   L4A9, 16, // Offset(1841),  Address of I2C Device9 on Link4
  Offset(1843),   L4AA, 16, // Offset(1843),  Address of I2C Device10 on Link4
  Offset(1845),   L4AB, 16, // Offset(1845),  Address of I2C Device11 on Link4
  Offset(1847),   L4D0, 8,  // Offset(1847),  Type of I2C Device0 on Link4
  Offset(1848),   L4D1, 8,  // Offset(1848),  Type of I2C Device1 on Link4
  Offset(1849),   L4D2, 8,  // Offset(1849),  Type of I2C Device2 on Link4
  Offset(1850),   L4D3, 8,  // Offset(1850),  Type of I2C Device3 on Link4
  Offset(1851),   L4D4, 8,  // Offset(1851),  Type of I2C Device4 on Link4
  Offset(1852),   L4D5, 8,  // Offset(1852),  Type of I2C Device5 on Link4
  Offset(1853),   L4D6, 8,  // Offset(1853),  Type of I2C Device6 on Link4
  Offset(1854),   L4D7, 8,  // Offset(1854),  Type of I2C Device7 on Link4
  Offset(1855),   L4D8, 8,  // Offset(1855),  Type of I2C Device8 on Link4
  Offset(1856),   L4D9, 8,  // Offset(1856),  Type of I2C Device9 on Link4
  Offset(1857),   L4DA, 8,  // Offset(1857),  Type of I2C Device10 on Link4
  Offset(1858),   L4DB, 8,  // Offset(1858),  Type of I2C Device11 on Link4
  Offset(1859),   L4DV, 8,  // Offset(1859),  Version of SSDB structure
  Offset(1860),   L4CV, 8,  // Offset(1860),  Version of CRD
  Offset(1861),   L4LU, 8,  // Offset(1861),  CSI2 Link used
  Offset(1862),   L4NL, 8,  // Offset(1862),  MIPI-CSI2 Data Lane
  Offset(1863),   L4EE, 8,  // Offset(1863),  EEPROM Type
  Offset(1864),   L4VC, 8,  // Offset(1864),  VCM Type
  Offset(1865),   L4FS, 8,  // Offset(1865),  Flash Support
  Offset(1866),   L4LE, 8,  // Offset(1866),  Privacy LED
  Offset(1867),   L4DG, 8,  // Offset(1867),  Degree
  Offset(1868),   L4CK, 32, // Offset(1868),  MCLK
  Offset(1872),   L4CL, 8,  // Offset(1872),  Control Logic
  Offset(1873),   L4PP, 8,  // Offset(1873),  PMIC Position
  Offset(1874),   L4VR, 8,  // Offset(1874),  Voltage Rail
  Offset(1875),   L4FD, 8,  // Offset(1875),  Flash Driver Selection
  // Mipi Cam Link5 options
  Offset(1876),   L5SM, 8,  // Offset(1876),  Sensor Model
  Offset(1877),   L5H0, 8,  // Offset(1877),  User defined HID ASCII character 0
  Offset(1878),   L5H1, 8,  // Offset(1878),
  Offset(1879),   L5H2, 8,  // Offset(1879),
  Offset(1880),   L5H3, 8,  // Offset(1880),
  Offset(1881),   L5H4, 8,  // Offset(1881),
  Offset(1882),   L5H5, 8,  // Offset(1882),
  Offset(1883),   L5H6, 8,  // Offset(1883),
  Offset(1884),   L5H7, 8,  // Offset(1884),
  Offset(1885),   L5H8, 8,  // Offset(1885),  User defined HID ASCII character 8
  Offset(1886),   L5PL, 8,  // Offset(1886),  Camera Position
  Offset(1887),   L5M0, 8,  // Offset(1887),  Camera Module Name ASCII character 0
  Offset(1888),   L5M1, 8,  // Offset(1888),
  Offset(1889),   L5M2, 8,  // Offset(1889),
  Offset(1890),   L5M3, 8,  // Offset(1890),
  Offset(1891),   L5M4, 8,  // Offset(1891),
  Offset(1892),   L5M5, 8,  // Offset(1892),
  Offset(1893),   L5M6, 8,  // Offset(1893),
  Offset(1894),   L5M7, 8,  // Offset(1894),
  Offset(1895),   L5M8, 8,  // Offset(1895),
  Offset(1896),   L5M9, 8,  // Offset(1896),
  Offset(1897),   L5MA, 8,  // Offset(1897),
  Offset(1898),   L5MB, 8,  // Offset(1898),
  Offset(1899),   L5MC, 8,  // Offset(1899),
  Offset(1900),   L5MD, 8,  // Offset(1900),
  Offset(1901),   L5ME, 8,  // Offset(1901),
  Offset(1902),   L5MF, 8,  // Offset(1902),  Camera Module Name ASCII character 15
  Offset(1903),   L5DI, 8,  // Offset(1903),  Number of I2C devices
  Offset(1904),   L5BS, 8,  // Offset(1904),  I2C Serial Bus number
  Offset(1905),   L5A0, 16, // Offset(1905),  Address of I2C Device0 on Link5
  Offset(1907),   L5A1, 16, // Offset(1907),  Address of I2C Device1 on Link5
  Offset(1909),   L5A2, 16, // Offset(1909),  Address of I2C Device2 on Link5
  Offset(1911),   L5A3, 16, // Offset(1911),  Address of I2C Device3 on Link5
  Offset(1913),   L5A4, 16, // Offset(1913),  Address of I2C Device4 on Link5
  Offset(1915),   L5A5, 16, // Offset(1915),  Address of I2C Device5 on Link5
  Offset(1917),   L5A6, 16, // Offset(1917),  Address of I2C Device6 on Link5
  Offset(1919),   L5A7, 16, // Offset(1919),  Address of I2C Device7 on Link5
  Offset(1921),   L5A8, 16, // Offset(1921),  Address of I2C Device8 on Link5
  Offset(1923),   L5A9, 16, // Offset(1923),  Address of I2C Device9 on Link5
  Offset(1925),   L5AA, 16, // Offset(1925),  Address of I2C Device10 on Link5
  Offset(1927),   L5AB, 16, // Offset(1927),  Address of I2C Device11 on Link5
  Offset(1929),   L5D0, 8,  // Offset(1929),  Type of I2C Device0 on Link5
  Offset(1930),   L5D1, 8,  // Offset(1930),  Type of I2C Device1 on Link5
  Offset(1931),   L5D2, 8,  // Offset(1931),  Type of I2C Device2 on Link5
  Offset(1932),   L5D3, 8,  // Offset(1932),  Type of I2C Device3 on Link5
  Offset(1933),   L5D4, 8,  // Offset(1933),  Type of I2C Device4 on Link5
  Offset(1934),   L5D5, 8,  // Offset(1934),  Type of I2C Device5 on Link5
  Offset(1935),   L5D6, 8,  // Offset(1935),  Type of I2C Device6 on Link5
  Offset(1936),   L5D7, 8,  // Offset(1936),  Type of I2C Device7 on Link5
  Offset(1937),   L5D8, 8,  // Offset(1937),  Type of I2C Device8 on Link5
  Offset(1938),   L5D9, 8,  // Offset(1938),  Type of I2C Device9 on Link5
  Offset(1939),   L5DA, 8,  // Offset(1939),  Type of I2C Device10 on Link5
  Offset(1940),   L5DB, 8,  // Offset(1940),  Type of I2C Device11 on Link5
  Offset(1941),   L5DV, 8,  // Offset(1941),  Version of SSDB structure
  Offset(1942),   L5CV, 8,  // Offset(1942),  Version of CRD
  Offset(1943),   L5LU, 8,  // Offset(1943),  CSI2 Link used
  Offset(1944),   L5NL, 8,  // Offset(1944),  MIPI-CSI2 Data Lane
  Offset(1945),   L5EE, 8,  // Offset(1945),  EEPROM Type
  Offset(1946),   L5VC, 8,  // Offset(1946),  VCM Type
  Offset(1947),   L5FS, 8,  // Offset(1947),  Flash Support
  Offset(1948),   L5LE, 8,  // Offset(1948),  Privacy LED
  Offset(1949),   L5DG, 8,  // Offset(1949),  Degree
  Offset(1950),   L5CK, 32, // Offset(1950),  MCLK
  Offset(1954),   L5CL, 8,  // Offset(1954),  Control Logic
  Offset(1955),   L5PP, 8,  // Offset(1955),  PMIC Position
  Offset(1956),   L5VR, 8,  // Offset(1956),  Voltage Rail
  Offset(1957),   L5FD, 8,  // Offset(1957),  Flash Driver Selection
  Offset(1958),   F0FM, 8,  // Offset(1958),  Flash Driver Model
  Offset(1959),   F0MS, 8,  // Offset(1959),  Flash Mode Selection
  Offset(1960),   F0M0, 8,  // Offset(1960),  Flash Module Name ASCII character 0
  Offset(1961),   F0M1, 8,  // Offset(1961),
  Offset(1962),   F0M2, 8,  // Offset(1962),
  Offset(1963),   F0M3, 8,  // Offset(1963),
  Offset(1964),   F0M4, 8,  // Offset(1964),
  Offset(1965),   F0M5, 8,  // Offset(1965),
  Offset(1966),   F0M6, 8,  // Offset(1966),
  Offset(1967),   F0M7, 8,  // Offset(1967),
  Offset(1968),   F0M8, 8,  // Offset(1968),
  Offset(1969),   F0M9, 8,  // Offset(1969),
  Offset(1970),   F0MA, 8,  // Offset(1970),
  Offset(1971),   F0MB, 8,  // Offset(1971),
  Offset(1972),   F0MC, 8,  // Offset(1972),
  Offset(1973),   F0MD, 8,  // Offset(1973),
  Offset(1974),   F0ME, 8,  // Offset(1974),
  Offset(1975),   F0MF, 8,  // Offset(1975),  Flash Module Name ASCII character 15
  Offset(1976),   F0BS, 8,  // Offset(1976),  I2C Bus Number
  Offset(1977),   F0AB, 16, // Offset(1977),  I2C Peripheral Device Address
  Offset(1979),   F0GP, 8,  // Offset(1979),  GPIO Group Pad Number
  Offset(1980),   F0GG, 16, // Offset(1980),  GPIO Group Number
  Offset(1982),   F0AV, 8,  // Offset(1982),  GPIO Active Value
  Offset(1983),   F0IV, 8,  // Offset(1983),  GPIO Initial Value
  Offset(1984),   F0OM, 8,  // Offset(1984),  Flash Driver Operating Mode
  Offset(1985),   F1FM, 8,  // Offset(1985),  Flash Driver Model
  Offset(1986),   F1MS, 8,  // Offset(1986),  Flash Mode Selection
  Offset(1987),   F1M0, 8,  // Offset(1987),  Flash Module Name ASCII character 0
  Offset(1988),   F1M1, 8,  // Offset(1988),
  Offset(1989),   F1M2, 8,  // Offset(1989),
  Offset(1990),   F1M3, 8,  // Offset(1990),
  Offset(1991),   F1M4, 8,  // Offset(1991),
  Offset(1992),   F1M5, 8,  // Offset(1992),
  Offset(1993),   F1M6, 8,  // Offset(1993),
  Offset(1994),   F1M7, 8,  // Offset(1994),
  Offset(1995),   F1M8, 8,  // Offset(1995),
  Offset(1996),   F1M9, 8,  // Offset(1996),
  Offset(1997),   F1MA, 8,  // Offset(1997),
  Offset(1998),   F1MB, 8,  // Offset(1998),
  Offset(1999),   F1MC, 8,  // Offset(1999),
  Offset(2000),   F1MD, 8,  // Offset(2000),
  Offset(2001),   F1ME, 8,  // Offset(2001),
  Offset(2002),   F1MF, 8,  // Offset(2002),  Flash Module Name ASCII character 15
  Offset(2003),   F1BS, 8,  // Offset(2003),  I2C Bus Number
  Offset(2004),   F1AB, 16, // Offset(2004),  I2C Peripheral Device Address
  Offset(2006),   F1GP, 8,  // Offset(2006),  GPIO Group Pad Number
  Offset(2007),   F1GG, 16, // Offset(2007),  GPIO Group Number
  Offset(2009),   F1AV, 8,  // Offset(2009),  GPIO Active Value
  Offset(2010),   F1IV, 8,  // Offset(2010),  GPIO Initial Value
  Offset(2011),   F1OM, 8,  // Offset(2011),  Flash Driver Operating Mode
  Offset(2012),   F2FM, 8,  // Offset(2012),  Flash Driver Model
  Offset(2013),   F2MS, 8,  // Offset(2013),  Flash Mode Selection
  Offset(2014),   F2M0, 8,  // Offset(2014),  Flash Module Name ASCII character 0
  Offset(2015),   F2M1, 8,  // Offset(2015),
  Offset(2016),   F2M2, 8,  // Offset(2016),
  Offset(2017),   F2M3, 8,  // Offset(2017),
  Offset(2018),   F2M4, 8,  // Offset(2018),
  Offset(2019),   F2M5, 8,  // Offset(2019),
  Offset(2020),   F2M6, 8,  // Offset(2020),
  Offset(2021),   F2M7, 8,  // Offset(2021),
  Offset(2022),   F2M8, 8,  // Offset(2022),
  Offset(2023),   F2M9, 8,  // Offset(2023),
  Offset(2024),   F2MA, 8,  // Offset(2024),
  Offset(2025),   F2MB, 8,  // Offset(2025),
  Offset(2026),   F2MC, 8,  // Offset(2026),
  Offset(2027),   F2MD, 8,  // Offset(2027),
  Offset(2028),   F2ME, 8,  // Offset(2028),
  Offset(2029),   F2MF, 8,  // Offset(2029),  Flash Module Name ASCII character 15
  Offset(2030),   F2BS, 8,  // Offset(2030),  I2C Bus Number
  Offset(2031),   F2AB, 16, // Offset(2031),  I2C Peripheral Device Address
  Offset(2033),   F2GP, 8,  // Offset(2033),  GPIO Group Pad Number
  Offset(2034),   F2GG, 16, // Offset(2034),  GPIO Group Number
  Offset(2036),   F2AV, 8,  // Offset(2036),  GPIO Active Value
  Offset(2037),   F2IV, 8,  // Offset(2037),  GPIO Initial Value
  Offset(2038),   F2OM, 8,  // Offset(2038),  Flash Driver Operating Mode
  Offset(2039),   F3FM, 8,  // Offset(2039),  Flash Driver Model
  Offset(2040),   F3MS, 8,  // Offset(2040),  Flash Mode Selection
  Offset(2041),   F3M0, 8,  // Offset(2041),  Flash Module Name ASCII character 0
  Offset(2042),   F3M1, 8,  // Offset(2042),
  Offset(2043),   F3M2, 8,  // Offset(2043),
  Offset(2044),   F3M3, 8,  // Offset(2044),
  Offset(2045),   F3M4, 8,  // Offset(2045),
  Offset(2046),   F3M5, 8,  // Offset(2046),
  Offset(2047),   F3M6, 8,  // Offset(2047),
  Offset(2048),   F3M7, 8,  // Offset(2048),
  Offset(2049),   F3M8, 8,  // Offset(2049),
  Offset(2050),   F3M9, 8,  // Offset(2050),
  Offset(2051),   F3MA, 8,  // Offset(2051),
  Offset(2052),   F3MB, 8,  // Offset(2052),
  Offset(2053),   F3MC, 8,  // Offset(2053),
  Offset(2054),   F3MD, 8,  // Offset(2054),
  Offset(2055),   F3ME, 8,  // Offset(2055),
  Offset(2056),   F3MF, 8,  // Offset(2056),  Flash Module Name ASCII character 15
  Offset(2057),   F3BS, 8,  // Offset(2057),  I2C Bus Number
  Offset(2058),   F3AB, 16, // Offset(2058),  I2C Peripheral Device Address
  Offset(2060),   F3GP, 8,  // Offset(2060),  GPIO Group Pad Number
  Offset(2061),   F3GG, 16, // Offset(2061),  GPIO Group Number
  Offset(2063),   F3AV, 8,  // Offset(2063),  GPIO Active Value
  Offset(2064),   F3IV, 8,  // Offset(2064),  GPIO Initial Value
  Offset(2065),   F3OM, 8,  // Offset(2065),  Flash Driver Operating Mode
  Offset(2066),   F4FM, 8,  // Offset(2066),  Flash Driver Model
  Offset(2067),   F4MS, 8,  // Offset(2067),  Flash Mode Selection
  Offset(2068),   F4M0, 8,  // Offset(2068),  Flash Module Name ASCII character 0
  Offset(2069),   F4M1, 8,  // Offset(2069),
  Offset(2070),   F4M2, 8,  // Offset(2070),
  Offset(2071),   F4M3, 8,  // Offset(2071),
  Offset(2072),   F4M4, 8,  // Offset(2072),
  Offset(2073),   F4M5, 8,  // Offset(2073),
  Offset(2074),   F4M6, 8,  // Offset(2074),
  Offset(2075),   F4M7, 8,  // Offset(2075),
  Offset(2076),   F4M8, 8,  // Offset(2076),
  Offset(2077),   F4M9, 8,  // Offset(2077),
  Offset(2078),   F4MA, 8,  // Offset(2078),
  Offset(2079),   F4MB, 8,  // Offset(2079),
  Offset(2080),   F4MC, 8,  // Offset(2080),
  Offset(2081),   F4MD, 8,  // Offset(2081),
  Offset(2082),   F4ME, 8,  // Offset(2082),
  Offset(2083),   F4MF, 8,  // Offset(2083),  Flash Module Name ASCII character 15
  Offset(2084),   F4BS, 8,  // Offset(2084),  I2C Bus Number
  Offset(2085),   F4AB, 16, // Offset(2085),  I2C Peripheral Device Address
  Offset(2087),   F4GP, 8,  // Offset(2087),  GPIO Group Pad Number
  Offset(2088),   F4GG, 16, // Offset(2088),  GPIO Group Number
  Offset(2090),   F4AV, 8,  // Offset(2090),  GPIO Active Value
  Offset(2091),   F4IV, 8,  // Offset(2091),  GPIO Initial Value
  Offset(2092),   F4OM, 8,  // Offset(2092),  Flash Driver Operating Mode
  Offset(2093),   F5FM, 8,  // Offset(2093),  Flash Driver Model
  Offset(2094),   F5MS, 8,  // Offset(2094),  Flash Mode Selection
  Offset(2095),   F5M0, 8,  // Offset(2095),  Flash Module Name ASCII character 0
  Offset(2096),   F5M1, 8,  // Offset(2096),
  Offset(2097),   F5M2, 8,  // Offset(2097),
  Offset(2098),   F5M3, 8,  // Offset(2098),
  Offset(2099),   F5M4, 8,  // Offset(2099),
  Offset(2100),   F5M5, 8,  // Offset(2100),
  Offset(2101),   F5M6, 8,  // Offset(2101),
  Offset(2102),   F5M7, 8,  // Offset(2102),
  Offset(2103),   F5M8, 8,  // Offset(2103),
  Offset(2104),   F5M9, 8,  // Offset(2104),
  Offset(2105),   F5MA, 8,  // Offset(2105),
  Offset(2106),   F5MB, 8,  // Offset(2106),
  Offset(2107),   F5MC, 8,  // Offset(2107),
  Offset(2108),   F5MD, 8,  // Offset(2108),
  Offset(2109),   F5ME, 8,  // Offset(2109),
  Offset(2110),   F5MF, 8,  // Offset(2110),  Flash Module Name ASCII character 15
  Offset(2111),   F5BS, 8,  // Offset(2111),  I2C Bus Number
  Offset(2112),   F5AB, 16, // Offset(2112),  I2C Peripheral Device Address
  Offset(2114),   F5GP, 8,  // Offset(2114),  GPIO Group Pad Number
  Offset(2115),   F5GG, 16, // Offset(2115),  GPIO Group Number
  Offset(2117),   F5AV, 8,  // Offset(2117),  GPIO Active Value
  Offset(2118),   F5IV, 8,  // Offset(2118),  GPIO Initial Value
  Offset(2119),   F5OM, 8,  // Offset(2119),  Flash Driver Operating Mode
  Offset(2120),             // Offset(2120) : Offset(2119), Reserved bytes
  Offset(2120),   ECR1, 8,  // Offset(2120),
  Offset(2121),   I2SC, 8,  // Offset(2121),  HD Audio I2S Codec Selection
  Offset(2122),   I2SI, 32, // Offset(2122),  HD Audio I2S Codec Interrupt Pin
  Offset(2126),   I2SB, 8,  // Offset(2126),  HD Audio I2S Codec Connection to I2C bus controller instance (I2C[0-5])
  Offset(2127),   ODV0, 8,  // Offset(2127),  Intel(R) Dynamic Tuning Technology Oem Design Variables
  Offset(2128),   ODV1, 8,  // Offset(2128),  Intel(R) Dynamic Tuning Technology Oem Design Variables
  Offset(2129),   ODV2, 8,  // Offset(2129),  Intel(R) Dynamic Tuning Technology Oem Design Variables
  Offset(2130),   ODV3, 8,  // Offset(2130),  Intel(R) Dynamic Tuning Technology Oem Design Variables
  Offset(2131),   ODV4, 8,  // Offset(2131),  Intel(R) Dynamic Tuning Technology Oem Design Variables
  Offset(2132),   ODV5, 8,  // Offset(2132),  Intel(R) Dynamic Tuning Technology Oem Design Variables
  Offset(2133),   UBCB, 32, // Offset(2133),  USB Type C Opregion base address
  Offset(2137),             // Offset(2137) : Offset(2136), Reserved bytes
  Offset(2137),   WIFC, 8,  // Offset(2137),  WirelessCharging
  Offset(2144),             // Offset(2138) : Offset(2143), Reserved bytes
  Offset(2144),   ADPM, 32, // Offset(2144),  HD-Audio DSP Post-Processing Module Mask
  Offset(2148),   AG1L, 64, // Offset(2148),  HDA PP module custom GUID 1 - first 64bit  [0-63]
  Offset(2156),   AG1H, 64, // Offset(2156),  HDA PP module custom GUID 1 - second 64bit [64-127]
  Offset(2164),   AG2L, 64, // Offset(2164),  HDA PP module custom GUID 2 - first 64bit  [0-63]
  Offset(2172),   AG2H, 64, // Offset(2172),  HDA PP module custom GUID 2 - second 64bit [64-127]
  Offset(2180),   AG3L, 64, // Offset(2180),  HDA PP module custom GUID 3 - first 64bit  [0-63]
  Offset(2188),   AG3H, 64, // Offset(2188),  HDA PP module custom GUID 3 - second 64bit [64-127]
  Offset(2196),   HEFE, 8,  // Offset(2196),  HID Event Filter Driver enable
  Offset(2197),   XDCE, 8,  // Offset(2197),  XDCI Enable/Disable status
  Offset(2198),   STXE, 8,  // Offset(2198),  WrdsWiFiSarEnable
  Offset(2199),   ST10, 8,  // Offset(2199),  WrdsWiFiSarTxPowerSet1Limit1
  Offset(2200),   ST11, 8,  // Offset(2200),  WrdsWiFiSarTxPowerSet1Limit2
  Offset(2201),   ST12, 8,  // Offset(2201),  WrdsWiFiSarTxPowerSet1Limit3
  Offset(2202),   ST13, 8,  // Offset(2202),  WrdsWiFiSarTxPowerSet1Limit4
  Offset(2203),   ST14, 8,  // Offset(2203),  WrdsWiFiSarTxPowerSet1Limit5
  Offset(2204),   ST15, 8,  // Offset(2204),  WrdsWiFiSarTxPowerSet1Limit6
  Offset(2205),   ST16, 8,  // Offset(2205),  WrdsWiFiSarTxPowerSet1Limit7
  Offset(2206),   ST17, 8,  // Offset(2206),  WrdsWiFiSarTxPowerSet1Limit8
  Offset(2207),   ST18, 8,  // Offset(2207),  WrdsWiFiSarTxPowerSet1Limit9
  Offset(2208),   ST19, 8,  // Offset(2208),  WrdsWiFiSarTxPowerSet1Limit10
  Offset(2209),   ENVM, 8,  // Offset(2209),  Enable Voltage Margining
  Offset(2210),   DHSP, 16, // Offset(2210),  D-State for xHCI HS port(BIT0:USB HS Port0 ~ BIT15:USB HS Port15)
  Offset(2212),   DSSP, 16, // Offset(2212),  D-State for xHCI SS port(BIT0:USB SS Port0 ~ BIT15:USB SS Port15)
  Offset(2214),   DSTP, 8,  // Offset(2214),  D-State for SATA port(BIT0:SATA Port0 ~ BIT7:SATA Port7)
  Offset(2215),   STDE, 8,  // Offset(2215),  EwrdWiFiDynamicSarEnable
  Offset(2216),   STRS, 8,  // Offset(2216),  EwrdWiFiDynamicSarRangeSets
  Offset(2217),   ST20, 8,  // Offset(2217),  EwrdWiFiSarTxPowerSet2Limit1
  Offset(2218),   ST21, 8,  // Offset(2218),  EwrdWiFiSarTxPowerSet2Limit2
  Offset(2219),   ST22, 8,  // Offset(2219),  EwrdWiFiSarTxPowerSet2Limit3
  Offset(2220),   ST23, 8,  // Offset(2220),  EwrdWiFiSarTxPowerSet2Limit4
  Offset(2221),   ST24, 8,  // Offset(2221),  EwrdWiFiSarTxPowerSet2Limit5
  Offset(2222),   ST25, 8,  // Offset(2222),  EwrdWiFiSarTxPowerSet2Limit6
  Offset(2223),   ST26, 8,  // Offset(2223),  EwrdWiFiSarTxPowerSet2Limit7
  Offset(2224),   ST27, 8,  // Offset(2224),  EwrdWiFiSarTxPowerSet2Limit8
  Offset(2225),   ST28, 8,  // Offset(2225),  EwrdWiFiSarTxPowerSet2Limit9
  Offset(2226),   ST29, 8,  // Offset(2226),  EwrdWiFiSarTxPowerSet2Limit10
  Offset(2227),   ST30, 8,  // Offset(2227),  EwrdWiFiSarTxPowerSet3Limit1
  Offset(2228),   ST31, 8,  // Offset(2228),  EwrdWiFiSarTxPowerSet3Limit2
  Offset(2229),   ST32, 8,  // Offset(2229),  EwrdWiFiSarTxPowerSet3Limit3
  Offset(2230),   ST33, 8,  // Offset(2230),  EwrdWiFiSarTxPowerSet3Limit4
  Offset(2231),   ST34, 8,  // Offset(2231),  EwrdWiFiSarTxPowerSet3Limit5
  Offset(2232),   ST35, 8,  // Offset(2232),  EwrdWiFiSarTxPowerSet3Limit6
  Offset(2233),   ST36, 8,  // Offset(2233),  EwrdWiFiSarTxPowerSet3Limit7
  Offset(2234),   ST37, 8,  // Offset(2234),  EwrdWiFiSarTxPowerSet3Limit8
  Offset(2235),   ST38, 8,  // Offset(2235),  EwrdWiFiSarTxPowerSet3Limit9
  Offset(2236),   ST39, 8,  // Offset(2236),  EwrdWiFiSarTxPowerSet3Limit10
  Offset(2237),   ST40, 8,  // Offset(2237),  EwrdWiFiSarTxPowerSet4Limit1
  Offset(2238),   ST41, 8,  // Offset(2238),  EwrdWiFiSarTxPowerSet4Limit2
  Offset(2239),   ST42, 8,  // Offset(2239),  EwrdWiFiSarTxPowerSet4Limit3
  Offset(2240),   ST43, 8,  // Offset(2240),  EwrdWiFiSarTxPowerSet4Limit4
  Offset(2241),   ST44, 8,  // Offset(2241),  EwrdWiFiSarTxPowerSet4Limit5
  Offset(2242),   ST45, 8,  // Offset(2242),  EwrdWiFiSarTxPowerSet4Limit6
  Offset(2243),   ST46, 8,  // Offset(2243),  EwrdWiFiSarTxPowerSet4Limit7
  Offset(2244),   ST47, 8,  // Offset(2244),  EwrdWiFiSarTxPowerSet4Limit8
  Offset(2245),   ST48, 8,  // Offset(2245),  EwrdWiFiSarTxPowerSet4Limit9
  Offset(2246),   ST49, 8,  // Offset(2246),  EwrdWiFiSarTxPowerSet4Limit10
  Offset(2247),   SD11, 8,  // Offset(2247),  WgdsWiFiSarDeltaGroup1PowerMax1
  Offset(2248),   SD12, 8,  // Offset(2248),  WgdsWiFiSarDeltaGroup1PowerChainA1
  Offset(2249),   SD13, 8,  // Offset(2249),  WgdsWiFiSarDeltaGroup1PowerChainB1
  Offset(2250),   SD14, 8,  // Offset(2250),  WgdsWiFiSarDeltaGroup1PowerMax2
  Offset(2251),   SD15, 8,  // Offset(2251),  WgdsWiFiSarDeltaGroup1PowerChainA2
  Offset(2252),   SD16, 8,  // Offset(2252),  WgdsWiFiSarDeltaGroup1PowerChainB2
  Offset(2253),   SD21, 8,  // Offset(2253),  WgdsWiFiSarDeltaGroup2PowerMax1
  Offset(2254),   SD22, 8,  // Offset(2254),  WgdsWiFiSarDeltaGroup2PowerChainA1
  Offset(2255),   SD23, 8,  // Offset(2255),  WgdsWiFiSarDeltaGroup2PowerChainB1
  Offset(2256),   SD24, 8,  // Offset(2256),  WgdsWiFiSarDeltaGroup2PowerMax2
  Offset(2257),   SD25, 8,  // Offset(2257),  WgdsWiFiSarDeltaGroup2PowerChainA2
  Offset(2258),   SD26, 8,  // Offset(2258),  WgdsWiFiSarDeltaGroup2PowerChainB2
  Offset(2259),   SD31, 8,  // Offset(2259),  WgdsWiFiSarDeltaGroup3PowerMax1
  Offset(2260),   SD32, 8,  // Offset(2260),  WgdsWiFiSarDeltaGroup3PowerChainA1
  Offset(2261),   SD33, 8,  // Offset(2261),  WgdsWiFiSarDeltaGroup3PowerChainB1
  Offset(2262),   SD34, 8,  // Offset(2262),  WgdsWiFiSarDeltaGroup3PowerMax2
  Offset(2263),   SD35, 8,  // Offset(2263),  WgdsWiFiSarDeltaGroup3PowerChainA2
  Offset(2264),   SD36, 8,  // Offset(2264),  WgdsWiFiSarDeltaGroup3PowerChainB2
  Offset(2306),             // Offset(2265) : Offset(2305), Reserved bytes
  // Reserved for Groups 4 to 9, each needs 6 bytes and total 36 bytes reserved
  Offset(2306),   SDAA, 8,  // Offset(2306),  WiFiDynamicSarAntennaACurrentSet
  Offset(2307),   SDAB, 8,  // Offset(2307),  WiFiDynamicSarAntennaBCurrentSet
  Offset(2308),   BTSE, 8,  // Offset(2308),  BluetoothSar
  Offset(2309),   BTBR, 8,  // Offset(2309),  BluetoothSarBr
  Offset(2310),   BED2, 8,  // Offset(2310),  BluetoothSarEdr2
  Offset(2311),   BED3, 8,  // Offset(2311),  BluetoothSarEdr3
  Offset(2312),   BTLE, 8,  // Offset(2312),  BluetoothSarLe
  Offset(2313),   BTL2, 8,  // Offset(2313),  BluetoothSarLe2Mhz
  Offset(2314),   BTLL, 8,  // Offset(2314),  BluetoothSarLeLr
  Offset(2317),             // Offset(2315) : Offset(2316), Reserved bytes
  // Reserved for Bluetooth Sar future use
  Offset(2317),   ATDV, 8,  // Offset(2317),  AntennaDiversity
  Offset(2318),   COEM, 8,  // Offset(2318),  CoExistenceManager
  Offset(2319),   RTVM, 8,  // Offset(2319),  RunTime VM Control
  //
  //Feature Specific Data Bits
  //
  Offset(2320),   USTC, 8,  // Offset(2320),  USB Type C Supported
  Offset(2321),   HEB1, 32, // Offset(2321),  HebcValue
  Offset(2325),   BATP, 8,  // Offset(2325),  Battery Present - Bit0: Real Battery is supported on this platform. Bit1: Virtual Battery is supported on this platform.
  Offset(2326),   TSDB, 8,  // Offset(2326),  TS-on-DIMM temperature
  Offset(2327),   EPTU, 8,  // Offset(2327),  Enable PCIE tunnelling support over USB4 links.
  Offset(2329),             // Offset(2328) : Offset(2328), Reserved bytes
  Offset(2329),   RBY1, 8,  // Offset(2329),  Real Battery 1 Control
  Offset(2330),   RBY2, 8,  // Offset(2330),  Real Battery 2 Control
  Offset(2331),   SCSS, 8,  // Offset(2331),  Mipi Camera Sensor
  Offset(2332),   NCTC, 8,  // Offset(2332),  NCT6776F COM
  Offset(2333),   NCTI, 8,  // Offset(2333),  NCT6776F SIO
  Offset(2334),   NCTH, 8,  // Offset(2334),  NCT6776F HWMON
  Offset(2335),   HSIO, 8,  // Offset(2335),  H8S2113 SIO
  Offset(2336),   ZPOD, 8,  // Offset(2336),  ZPODD
  Offset(2337),   RGBC, 8,  // Offset(2337),  RGB Camera Address
  Offset(2338),   DPTC, 8,  // Offset(2338),  Depth Camera Addresy
  Offset(2339),   SRSP, 32, // Offset(2339),  SMC Runtime Sci Pin
  Offset(2343),   CEDS, 8,  // Offset(2343),  Convertable Dock Support
  Offset(2344),   EHK3, 8,  // Offset(2344),  Ec Hotkey F3 Support
  Offset(2345),   EHK4, 8,  // Offset(2345),  Ec Hotkey F4 Support
  Offset(2346),   EHK5, 8,  // Offset(2346),  Ec Hotkey F5 Support
  Offset(2347),   EHK6, 8,  // Offset(2347),  Ec Hotkey F6 Support
  Offset(2348),   EHK7, 8,  // Offset(2348),  Ec Hotkey F7 Support
  Offset(2349),   EHK8, 8,  // Offset(2349),  Ec Hotkey F8 Support
  Offset(2350),   VBVP, 8,  // Offset(2350),  Virtual Button Volume Up Support
  Offset(2351),   VBVD, 8,  // Offset(2351),  Virtual Button Volume Down Support
  Offset(2352),   VBHB, 8,  // Offset(2352),  Virtual Button Home Button Support
  Offset(2353),   VBRL, 8,  // Offset(2353),  Virtual Button Rotation Lock Support
  Offset(2354),   SMSS, 8,  // Offset(2354),  Slate Mode Switch Support
  Offset(2355),   VBST, 8,  // Offset(2355),  Virtual Button Support
  Offset(2356),   ADAS, 8,  // Offset(2356),  Ac Dc Auto Switch Support
  Offset(2357),   PPBG, 32, // Offset(2357),  Pm Power Button Gpio Pin
  Offset(2361),   AEAB, 8,  // Offset(2361),  Acpi Enable All Button Support
  Offset(2362),   AHDB, 8,  // Offset(2362),  Acpi Hid Driver Button Support
  Offset(2363),   ELPM, 32, // Offset(2363),  EcLowPowerModeGpioPin
  Offset(2367),   ELPS, 32, // Offset(2367),  EcSmiGpioPin
  //
  // UCMC setup option, GPIO Pad
  //
  Offset(2371),   UCMS, 8,  // Offset(2371),  Option to select UCSI/UCMC device
  Offset(2372),   UCG1, 32, // Offset(2372),  Gpio for UCMC Port 1 Interrupt
  Offset(2376),   UCG2, 32, // Offset(2376),  Gpio for UCMC Port 2 Interrupt
  Offset(2380),   UCG3, 32, // Offset(2380),  Gpio for UCMC Port 3 Interrupt
  Offset(2384),   UCG4, 32, // Offset(2384),  Gpio for UCMC Port 4 Interrupt
  Offset(2388),   UTCE, 8,  // Offset(2388),  USB Type C EC None EC PD
  Offset(2409),             // Offset(2389) : Offset(2408), Reserved bytes
  Offset(2409),   PCHE, 8,  // Offset(2409),  EnablePchFivrParticipant
  Offset(2413),             // Offset(2410) : Offset(2412), Reserved bytes
  Offset(2413),   UDGF, 8,  // Offset(2413),  Upstream Facing port or Downstream Facing port Global Flag from LPC EC
  Offset(2414),   UDUP, 8,  // Offset(2414),  Upstream Facing port or Downstream Facing port number from LPC EC
  Offset(2415),   DBGF, 8,  // Offset(2415),  Debug Mode Global Flag from LPC EC
  Offset(2416),   DBUP, 8,  // Offset(2416),  Debug Mode USB Port Number from LPC EC
  Offset(2417),   TTUP, 8,  // Offset(2417),  Total Number of type C ports that are supported by platform
  Offset(2418),   TP1T, 8,  // Offset(2418),  Type C Connector 1  Port mapping within the controller the port exposed
  Offset(2419),   TP1P, 8,  // Offset(2419),  Type C Connector 1  Port mapping within the PCH controller (If Split mode supported)
  Offset(2420),   TP1D, 8,  // Offset(2420),  Type C Connector 1  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  Offset(2421),   TP2T, 8,  // Offset(2421),  Type C Connector 2  Port mapping within the controller the port exposed
  Offset(2422),   TP2P, 8,  // Offset(2422),  Type C Connector 2  Port mapping within the PCH controller (If Split mode supported)
  Offset(2423),   TP2D, 8,  // Offset(2423),  Type C Connector 2  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  Offset(2424),   TP3T, 8,  // Offset(2424),  Type C Connector 3  Port mapping within the controller the port exposed
  Offset(2425),   TP3P, 8,  // Offset(2425),  Type C Connector 3  Port mapping within the PCH controller (If Split mode supported)
  Offset(2426),   TP3D, 8,  // Offset(2426),  Type C Connector 3  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  Offset(2427),   TP4T, 8,  // Offset(2427),  Type C Connector 4  Port mapping within the controller the port exposed
  Offset(2428),   TP4P, 8,  // Offset(2428),  Type C Connector 4  Port mapping within the PCH controller (If Split mode supported)
  Offset(2429),   TP4D, 8,  // Offset(2429),  Type C Connector 4  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  Offset(2430),   TP5T, 8,  // Offset(2430),  Type C Connector 5  Port mapping within the controller the port exposed
  Offset(2431),   TP5P, 8,  // Offset(2431),  Type C Connector 5  Port mapping within the PCH controller (If Split mode supported)
  Offset(2432),   TP5D, 8,  // Offset(2432),  Type C Connector 5  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  Offset(2433),   TP6T, 8,  // Offset(2433),  Type C Connector 6  Port mapping within the controller the port exposed
  Offset(2434),   TP6P, 8,  // Offset(2434),  Type C Connector 6  Port mapping within the PCH controller (If Split mode supported)
  Offset(2435),   TP6D, 8,  // Offset(2435),  Type C Connector 6  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  Offset(2436),   STAS, 8,  // Offset(2436),  Select source for System time and alarm
  Offset(2437),   WRTO, 8,  // Offset(2437),  WWAN RTD3 options
  Offset(2438),   PRST, 32, // Offset(2438),  WWAN PERST Gpio pin
  Offset(2442),   WPRP, 8,  // Offset(2442),  WWAN PERST Gpio polarity
  Offset(2443),   PUIS, 8,  // Offset(2443),  Power Up In Standby mode
  Offset(2444),   PSWP, 32, // Offset(2444),  Pcie Slot Wake Gpio pin
  Offset(2448),   RPNB, 8,  // Offset(2448),  Pcie Slot Root Port Number
  Offset(2449),   POME, 8,  // Offset(2449),  Enable PowerMeter
  Offset(2450),   PSW2, 32, // Offset(2450),  Pcie Slot 2 Wake Gpio pin
  Offset(2454),   RPN2, 8,  // Offset(2454),  Pcie Slot 2 Root Port Number
  Offset(2455),   WFCP, 32, // Offset(2455),  WWAN Full card power off gpio pin
  Offset(2459),   PFCP, 8,  // Offset(2459),  WWAN Full card power off gpio pin polarity
  Offset(2460),   WBRS, 32, // Offset(2460),  WWAN BBRST Gpio pin
  Offset(2464),   PBRS, 8,  // Offset(2464),  WWAN BBRST Gpio pin polarity
  Offset(2465),   WWKP, 32, // Offset(2465),  WWAN Wake Gpio pin
  Offset(2469),   GPLP, 32, // Offset(2469),  Gpio for touchPaneL 0 power enable
  Offset(2473),   GPLR, 32, // Offset(2473),  Gpio for touchPaneL 0 Reset
  Offset(2477),   GPI1, 32, // Offset(2477),  Gpio for touchPaneL 1 Interrupt
  Offset(2481),   TPP1, 32, // Offset(2481),  Gpio for touchPaneL 1 power enable
  Offset(2485),   TPR1, 32, // Offset(2485),  Gpio for touchPaneL 1 Reset
  Offset(2489),   PPDI, 8,  // Offset(2489),  TouchPaD Interrupt Gpio pin polarity
  Offset(2490),   PPLI, 8,  // Offset(2490),  TouchPaneL 0 Interrupt Gpio pin polarity
  Offset(2491),   PPLP, 8,  // Offset(2491),  TouchPaneL 0 power enable Gpio pin polarity
  Offset(2492),   PPLR, 8,  // Offset(2492),  TouchPaneL 0 Reset Gpio pin polarity
  Offset(2493),   PPI1, 8,  // Offset(2493),  TouchPaneL 1 Interrupt Gpio pin polarity
  Offset(2494),   PPP1, 8,  // Offset(2494),  TouchPaneL 1 power enable Gpio pin polarity
  Offset(2495),   PPR1, 8,  // Offset(2495),  TouchPaneL 1 Reset Gpio pin polarity
  Offset(2496),   PSPE, 32, // Offset(2496),  Pcie Slot 1 Power Enable Gpio pin
  Offset(2500),   PPSP, 8,  // Offset(2500),  Pcie Slot 1 Power Enable Gpio pin polarity
  Offset(2501),   PSPR, 32, // Offset(2501),  Pcie Slot 1 Rest Gpio pin
  Offset(2505),   PPSR, 8,  // Offset(2505),  Pcie Slot 1 Rest Gpio pin polarity
  Offset(2506),   PSP2, 32, // Offset(2506),  Pcie Slot 2 Power Enable Gpio pin
  Offset(2510),   PS2P, 8,  // Offset(2510),  Pcie Slot 2 Power Enable Gpio pin polarity
  Offset(2511),   PSR2, 32, // Offset(2511),  Pcie Slot 2 Rest Gpio pin
  Offset(2515),   SR2P, 8,  // Offset(2515),  Pcie Slot 2 Rest Gpio pin polarity
  Offset(2516),   WLWK, 32, // Offset(2516),  WLAN Wake Gpio pin
  Offset(2520),   WLRP, 8,  // Offset(2520),  WLAN Root Port Number
  Offset(2521),   SATP, 32, // Offset(2521),  Sata port Power Enable Gpio pin
  Offset(2525),   STPP, 8,  // Offset(2525),  Sata port Power Enable Gpio pin polarity
  Offset(2526),   SSDP, 32, // Offset(2526),  Pch M.2 SSD Power Enable Gpio pin
  Offset(2530),   SDPP, 8,  // Offset(2530),  Pch M.2 SSD Power Enable Gpio pin polarity
  Offset(2531),   SSDR, 32, // Offset(2531),  Pch M.2 SSD Reset Gpio pin
  Offset(2535),   SDRP, 8,  // Offset(2535),  Pch M.2 SSD Reset Gpio pin polarity
  Offset(2536),   SD2P, 32, // Offset(2536),  PCIe x4 M.2 SSD Power Enable Gpio pin
  Offset(2540),   SDP1, 8,  // Offset(2540),  PCIe x4 M.2 SSD Power Enable Gpio pin polarity
  Offset(2541),   SD2R, 32, // Offset(2541),  PCIe x4 M.2 SSD Reset Gpio pin
  Offset(2545),   SDR1, 8,  // Offset(2545),  PCIe x4 M.2 SSD Reset Gpio pin polarity
  Offset(2546),   SD5P, 32, // Offset(2546),  PCIe x4 M.2 SSD Power Enable Gpio pin
  Offset(2550),   SDP5, 8,  // Offset(2550),  PCIe x4 M.2 SSD Power Enable Gpio pin polarity
  Offset(2551),   SD5R, 32, // Offset(2551),  PCIe x4 M.2 SSD Reset Gpio pin
  Offset(2555),   SDR5, 8,  // Offset(2555),  PCIe x4 M.2 SSD Reset Gpio pin polarity
  Offset(2556),   DG2P, 32, // Offset(2556),  PCIe x5 M.2 Discrete Graphics Power Enable Gpio Pin
  Offset(2560),   DGP2, 8,  // Offset(2560),  PCIe x5 M.2 Discrete Graphics Power Enable Gpio Pin polarity
  Offset(2561),   DG2R, 32, // Offset(2561),  PCIe x5 M.2 Discrete Graphics Reset Gpio Pin
  Offset(2565),   DGR2, 8,  // Offset(2565),  PCIe x5 M.2 Discrete Graphics Reset Gpio Pin Polarity
  Offset(2566),   DGWP, 32, // Offset(2566),  PEG X8 DG/DG2 Wake Gpio pin
  Offset(2570),   SXI1, 8,  // Offset(2570),  SDEV xHCI Interface Number for device 1
  Offset(2571),   SXI2, 8,  // Offset(2571),  SDEV xHCI Interface Number for device 2
  Offset(2572),   SXP1, 8,  // Offset(2572),  SDEV xHCI Root Port Number for device 1
  Offset(2573),   SXP2, 8,  // Offset(2573),  SDEV xHCI Root Port Number for device 2
  Offset(2574),   TSD0, 8,  // Offset(2574),  TSN PCS device Enable
  Offset(2575),   WCLK, 8,  // Offset(2575),  WWAN Source Clock
  Offset(2576),   CWEF, 8,  // Offset(2576),  CPU_WAKE_EN value
  Offset(2577),   CECV, 32, // Offset(2577),  CNV external 32KHz Clock
  Offset(2581),   WWRP, 8,  // Offset(2581),  WWAN Root Port Nmuber
  Offset(2582),   WAGE, 8,  // Offset(2582),  Wifi Ant Gain Enable
  Offset(2583),   AGA1, 8,  // Offset(2583),  Ant Gain Table Chain A 2400
  Offset(2584),   AGA2, 8,  // Offset(2584),  Ant Gain Table Chain A 5150-5350
  Offset(2585),   AGA3, 8,  // Offset(2585),  Ant Gain Table Chain A 5350-5470
  Offset(2586),   AGA4, 8,  // Offset(2586),  Ant Gain Table Chain A 5470-5725
  Offset(2587),   AGA5, 8,  // Offset(2587),  Ant Gain Table Chain A 5725-5950
  Offset(2588),   AGB1, 8,  // Offset(2588),  Ant Gain Table Chain B 2400
  Offset(2589),   AGB2, 8,  // Offset(2589),  Ant Gain Table Chain B 5150-5350
  Offset(2590),   AGB3, 8,  // Offset(2590),  Ant Gain Table Chain B 5350-5470
  Offset(2591),   AGB4, 8,  // Offset(2591),  Ant Gain Table Chain B 5470-5725
  Offset(2592),   AGB5, 8,  // Offset(2592),  Ant Gain Table Chain B 5725-5950
  Offset(2593),   SGMM, 8,  // Offset(2593),  SAR GEO Mapping Mode    @deprecated.
  Offset(2594),   SG00, 8,  // Offset(2594),  0 - DEFAULT            @deprecated.
  Offset(2595),   SG01, 8,  // Offset(2595),  1 - FCC                @deprecated.
  Offset(2596),   SG02, 8,  // Offset(2596),  2 - TW and alike       @deprecated.
  Offset(2597),   SG03, 8,  // Offset(2597),  3 - Canada ISED        @deprecated.
  Offset(2598),   SG04, 8,  // Offset(2598),  4 - ETSI 5G8SRD        @deprecated.
  Offset(2599),   SG05, 8,  // Offset(2599),  5 - ETSI 5G8Med        @deprecated.
  Offset(2600),   SG06, 8,  // Offset(2600),  6 - Japan              @deprecated.
  Offset(2601),   SG07, 8,  // Offset(2601),  7 - Brazil             @deprecated.
  Offset(2602),   SG08, 8,  // Offset(2602),  8 - ETSI 5G8FCC        @deprecated.
  Offset(2603),   SG09, 8,  // Offset(2603),  9 - Indonesia          @deprecated.
  Offset(2604),   SG10, 8,  // Offset(2604),  10 - South Korea        @deprecated.
  Offset(2605),   SG11, 8,  // Offset(2605),  11 - Chile              @deprecated.
  Offset(2606),   SG12, 8,  // Offset(2606),  12 - ETSI 5G8Pass       @deprecated.
  Offset(2607),   SG13, 8,  // Offset(2607),  13 - Pakistan           @deprecated.
  Offset(2608),   SG14, 8,  // Offset(2608),  14 - Egypt              @deprecated.
  Offset(2609),   SG15, 8,  // Offset(2609),  15 - Tunisia            @deprecated.
  Offset(2610),   SG16, 8,  // Offset(2610),  16 - China BIOS         @deprecated.
  Offset(2611),   SG17, 8,  // Offset(2611),  17 - Russia             @deprecated.
  Offset(2612),   SG18, 8,  // Offset(2612),  18 - EU + ETSI + 5G8SRD @deprecated.
  Offset(2613),   ACSD, 8,  // Offset(2613),  SRD Active Channels Selection
  Offset(2614),   I5BS, 8,  // Offset(2614),  Indonesia 5.15-5.35 GHz Band Support Selection
  Offset(2615),   DGVR, 32, // Offset(2615),  DG1 VRAM Self Refresh Gpio pin
  Offset(2619),   LPMR, 32, // Offset(2619),  Low Power Mode required register Address
  Offset(2623),   SG19, 8,  // Offset(2623),  19 - USA Only           @deprecated.
  Offset(2624),   SG20, 8,  // Offset(2624),  20 - EU + ETSI + 5G8DFS @deprecated.
  Offset(2625),   SG21, 8,  // Offset(2625),  21 - Qatar              @deprecated.
  Offset(2626),   P1PE, 32, // Offset(2626),  PEG slot 1 Power Enable Gpio pin
  Offset(2630),   P1PP, 8,  // Offset(2630),  PEG slot 1 Power Enable Gpio pin polarity
  Offset(2631),   P1RE, 32, // Offset(2631),  PEG slot 1 Reset Gpio pin
  Offset(2635),   P1RP, 8,  // Offset(2635),  PEG slot 1 Reset Gpio pin polarity
  Offset(2636),   P1WP, 32, // Offset(2636),  PEG slot 1 Wake Gpio pin
  Offset(2640),   PRP1, 8,  // Offset(2640),  PEG slot 1 Root Port
  Offset(2641),   P2PE, 32, // Offset(2641),  PEG slot 2 Power Enable Gpio pin
  Offset(2645),   P2PP, 8,  // Offset(2645),  PEG slot 2 Power Enable Gpio pin polarity
  Offset(2646),   P2RE, 32, // Offset(2646),  PEG slot 2 Reset Gpio pin
  Offset(2650),   P2RP, 8,  // Offset(2650),  PEG slot 2 Reset Gpio pin polarity
  Offset(2651),   P2WP, 32, // Offset(2651),  PEG slot 2 Wake Gpio pin
  Offset(2655),   PRP2, 8,  // Offset(2655),  PEG slot 2 Root Port
  Offset(2656),   PSP3, 32, // Offset(2656),  Pcie Slot 3 Power Enable Gpio pin
  Offset(2660),   PS3P, 8,  // Offset(2660),  Pcie Slot 3 Power Enable Gpio pin polarity
  Offset(2661),   PSR3, 32, // Offset(2661),  Pcie Slot 3 Rest Gpio pin
  Offset(2665),   SR3P, 8,  // Offset(2665),  Pcie Slot 3 Rest Gpio pin polarity
  Offset(2666),   PSW3, 32, // Offset(2666),  Pcie Slot 3 Wake Gpio pin
  Offset(2670),   RPN3, 8,  // Offset(2670),  Pcie Slot 3 Root Port Number
  Offset(2671),   SD3P, 32, // Offset(2671),  Pch M.2 SSD2 Power Enable Gpio pin
  Offset(2675),   SDP3, 8,  // Offset(2675),  Pch M.2 SSD2 Power Enable Gpio pin polarity
  Offset(2676),   SD3R, 32, // Offset(2676),  Pch M.2 SSD2 Reset Gpio pin
  Offset(2680),   SDR3, 8,  // Offset(2680),  Pch M.2 SSD2 Reset Gpio pin polarity
  Offset(2681),   SD4P, 32, // Offset(2681),  Pch M.2 SSD3 Power Enable Gpio pin
  Offset(2685),   SDP4, 8,  // Offset(2685),  Pch M.2 SSD3 Power Enable Gpio pin polarity
  Offset(2686),   SD4R, 32, // Offset(2686),  Pch M.2 SSD3 Reset Gpio pin
  Offset(2690),   SDR4, 8,  // Offset(2690),  Pch M.2 SSD3 Reset Gpio pin polarity
  //
  // XTU SMI base address
  //
  Offset(2691),   XSMI, 32, // Offset(2691),  XTU SMI memory in ACPI NVS
  Offset(2695),   DUWS, 8,  // Offset(2695),  Deepest USB Sleep Wake Capability
  Offset(2696),   ST50, 8,  // Offset(2696),  WrdsWiFiSarTxPowerSet1Limit11
  Offset(2697),   ST51, 8,  // Offset(2697),  WrdsWiFiSarTxPowerSet1Limit12
  Offset(2698),   ST52, 8,  // Offset(2698),  WrdsWiFiSarTxPowerSet1Limit13
  Offset(2699),   ST53, 8,  // Offset(2699),  WrdsWiFiSarTxPowerSet1Limit14
  Offset(2700),   ST54, 8,  // Offset(2700),  WrdsWiFiSarTxPowerSet1Limit15
  Offset(2701),   ST55, 8,  // Offset(2701),  WrdsWiFiSarTxPowerSet1Limit16
  Offset(2702),   ST56, 8,  // Offset(2702),  WrdsWiFiSarTxPowerSet1Limit17
  Offset(2703),   ST57, 8,  // Offset(2703),  WrdsWiFiSarTxPowerSet1Limit18
  Offset(2704),   ST58, 8,  // Offset(2704),  WrdsWiFiSarTxPowerSet1Limit19
  Offset(2705),   ST59, 8,  // Offset(2705),  WrdsWiFiSarTxPowerSet1Limit20
  Offset(2706),   ST5A, 8,  // Offset(2706),  WrdsWiFiSarTxPowerSet1Limit21
  Offset(2707),   ST5B, 8,  // Offset(2707),  WrdsWiFiSarTxPowerSet1Limit22
  Offset(2708),   ST60, 8,  // Offset(2708),  EwrdWiFiSarTxPowerSet2Limit11
  Offset(2709),   ST61, 8,  // Offset(2709),  EwrdWiFiSarTxPowerSet2Limit12
  Offset(2710),   ST62, 8,  // Offset(2710),  EwrdWiFiSarTxPowerSet2Limit13
  Offset(2711),   ST63, 8,  // Offset(2711),  EwrdWiFiSarTxPowerSet2Limit14
  Offset(2712),   ST64, 8,  // Offset(2712),  EwrdWiFiSarTxPowerSet2Limit15
  Offset(2713),   ST65, 8,  // Offset(2713),  EwrdWiFiSarTxPowerSet2Limit16
  Offset(2714),   ST66, 8,  // Offset(2714),  EwrdWiFiSarTxPowerSet2Limit17
  Offset(2715),   ST67, 8,  // Offset(2715),  EwrdWiFiSarTxPowerSet2Limit18
  Offset(2716),   ST68, 8,  // Offset(2716),  EwrdWiFiSarTxPowerSet2Limit19
  Offset(2717),   ST69, 8,  // Offset(2717),  EwrdWiFiSarTxPowerSet2Limit20
  Offset(2718),   ST6A, 8,  // Offset(2718),  EwrdWiFiSarTxPowerSet2Limit21
  Offset(2719),   ST6B, 8,  // Offset(2719),  EwrdWiFiSarTxPowerSet2Limit22
  Offset(2720),   ST70, 8,  // Offset(2720),  EwrdWiFiSarTxPowerSet3Limit11
  Offset(2721),   ST71, 8,  // Offset(2721),  EwrdWiFiSarTxPowerSet3Limit12
  Offset(2722),   ST72, 8,  // Offset(2722),  EwrdWiFiSarTxPowerSet3Limit13
  Offset(2723),   ST73, 8,  // Offset(2723),  EwrdWiFiSarTxPowerSet3Limit14
  Offset(2724),   ST74, 8,  // Offset(2724),  EwrdWiFiSarTxPowerSet3Limit15
  Offset(2725),   ST75, 8,  // Offset(2725),  EwrdWiFiSarTxPowerSet3Limit16
  Offset(2726),   ST76, 8,  // Offset(2726),  EwrdWiFiSarTxPowerSet3Limit17
  Offset(2727),   ST77, 8,  // Offset(2727),  EwrdWiFiSarTxPowerSet3Limit18
  Offset(2728),   ST78, 8,  // Offset(2728),  EwrdWiFiSarTxPowerSet3Limit19
  Offset(2729),   ST79, 8,  // Offset(2729),  EwrdWiFiSarTxPowerSet3Limit20
  Offset(2730),   ST7A, 8,  // Offset(2730),  EwrdWiFiSarTxPowerSet3Limit21
  Offset(2731),   ST7B, 8,  // Offset(2731),  EwrdWiFiSarTxPowerSet3Limit22
  Offset(2732),   ST80, 8,  // Offset(2732),  EwrdWiFiSarTxPowerSet4Limit11
  Offset(2733),   ST81, 8,  // Offset(2733),  EwrdWiFiSarTxPowerSet4Limit12
  Offset(2734),   ST82, 8,  // Offset(2734),  EwrdWiFiSarTxPowerSet4Limit13
  Offset(2735),   ST83, 8,  // Offset(2735),  EwrdWiFiSarTxPowerSet4Limit14
  Offset(2736),   ST84, 8,  // Offset(2736),  EwrdWiFiSarTxPowerSet4Limit15
  Offset(2737),   ST85, 8,  // Offset(2737),  EwrdWiFiSarTxPowerSet4Limit16
  Offset(2738),   ST86, 8,  // Offset(2738),  EwrdWiFiSarTxPowerSet4Limit17
  Offset(2739),   ST87, 8,  // Offset(2739),  EwrdWiFiSarTxPowerSet4Limit18
  Offset(2740),   ST88, 8,  // Offset(2740),  EwrdWiFiSarTxPowerSet4Limit19
  Offset(2741),   ST89, 8,  // Offset(2741),  EwrdWiFiSarTxPowerSet4Limit20
  Offset(2742),   ST8A, 8,  // Offset(2742),  EwrdWiFiSarTxPowerSet4Limit21
  Offset(2743),   ST8B, 8,  // Offset(2743),  EwrdWiFiSarTxPowerSet4Limit22
  Offset(2744),   SD17, 8,  // Offset(2744),  WgdsWiFiSarDeltaGroup1PowerMax3
  Offset(2745),   SD18, 8,  // Offset(2745),  WgdsWiFiSarDeltaGroup1PowerChainA3
  Offset(2746),   SD19, 8,  // Offset(2746),  WgdsWiFiSarDeltaGroup1PowerChainB3
  Offset(2747),   SD27, 8,  // Offset(2747),  WgdsWiFiSarDeltaGroup2PowerMax3
  Offset(2748),   SD28, 8,  // Offset(2748),  WgdsWiFiSarDeltaGroup2PowerChainA3
  Offset(2749),   SD29, 8,  // Offset(2749),  WgdsWiFiSarDeltaGroup2PowerChainB3
  Offset(2750),   SD37, 8,  // Offset(2750),  WgdsWiFiSarDeltaGroup3PowerMax3
  Offset(2751),   SD38, 8,  // Offset(2751),  WgdsWiFiSarDeltaGroup3PowerChainA3
  Offset(2752),   SD39, 8,  // Offset(2752),  WgdsWiFiSarDeltaGroup3PowerChainB3
  Offset(2753),   AGA6, 8,  // Offset(2753),  Ant Gain Table Chain A 5945-6165git
  Offset(2754),   AGA7, 8,  // Offset(2754),  Ant Gain Table Chain A 6165-6405
  Offset(2755),   AGA8, 8,  // Offset(2755),  Ant Gain Table Chain A 6405-6525
  Offset(2756),   AGA9, 8,  // Offset(2756),  Ant Gain Table Chain A 6525-6705
  Offset(2757),   AGAA, 8,  // Offset(2757),  Ant Gain Table Chain A 6705-6865
  Offset(2758),   AGAB, 8,  // Offset(2758),  Ant Gain Table Chain A 6865-7105
  Offset(2759),   AGB6, 8,  // Offset(2759),  Ant Gain Table Chain B 5945-6165
  Offset(2760),   AGB7, 8,  // Offset(2760),  Ant Gain Table Chain B 6165-6405
  Offset(2761),   AGB8, 8,  // Offset(2761),  Ant Gain Table Chain B 6405-6525
  Offset(2762),   AGB9, 8,  // Offset(2762),  Ant Gain Table Chain B 6525-6705
  Offset(2763),   AGBA, 8,  // Offset(2763),  Ant Gain Table Chain B 6705-6865
  Offset(2764),   AGBB, 8,  // Offset(2764),  Ant Gain Table Chain B 6865-7105
  Offset(2765),   UHBS, 32, // Offset(2765),  WifiUltraHighBandSupport
  Offset(2769),   AXSU, 8,  // Offset(2769),  11AxSettingUkraine
  Offset(2770),   AXMU, 8,  // Offset(2770),  11AxModeUkraine
  Offset(2771),   AXSR, 8,  // Offset(2771),  11AxSettingRussia
  Offset(2772),   AXMR, 8,  // Offset(2772),  11AxModeRussia
  Offset(2773),   CD10, 8,  // Offset(2773),  WrdsCdbWiFiSarTxPowerSet1Limit1
  Offset(2774),   CD11, 8,  // Offset(2774),  WrdsCdbWiFiSarTxPowerSet1Limit2
  Offset(2775),   CD12, 8,  // Offset(2775),  WrdsCdbWiFiSarTxPowerSet1Limit3
  Offset(2776),   CD13, 8,  // Offset(2776),  WrdsCdbWiFiSarTxPowerSet1Limit4
  Offset(2777),   CD14, 8,  // Offset(2777),  WrdsCdbWiFiSarTxPowerSet1Limit5
  Offset(2778),   CD15, 8,  // Offset(2778),  WrdsCdbWiFiSarTxPowerSet1Limit6
  Offset(2779),   CD16, 8,  // Offset(2779),  WrdsCdbWiFiSarTxPowerSet1Limit7
  Offset(2780),   CD17, 8,  // Offset(2780),  WrdsCdbWiFiSarTxPowerSet1Limit8
  Offset(2781),   CD18, 8,  // Offset(2781),  WrdsCdbWiFiSarTxPowerSet1Limit9
  Offset(2782),   CD19, 8,  // Offset(2782),  WrdsCdbWiFiSarTxPowerSet1Limit10
  Offset(2783),   CD1A, 8,  // Offset(2783),  WrdsCdbWiFiSarTxPowerSet1Limit11
  Offset(2784),   CD20, 8,  // Offset(2784),  WrdsCdbWiFiSarTxPowerSet1Limit12
  Offset(2785),   CD21, 8,  // Offset(2785),  WrdsCdbWiFiSarTxPowerSet1Limit13
  Offset(2786),   CD22, 8,  // Offset(2786),  WrdsCdbWiFiSarTxPowerSet1Limit14
  Offset(2787),   CD23, 8,  // Offset(2787),  WrdsCdbWiFiSarTxPowerSet1Limit15
  Offset(2788),   CD24, 8,  // Offset(2788),  WrdsCdbWiFiSarTxPowerSet1Limit16
  Offset(2789),   CD25, 8,  // Offset(2789),  WrdsCdbWiFiSarTxPowerSet1Limit17
  Offset(2790),   CD26, 8,  // Offset(2790),  WrdsCdbWiFiSarTxPowerSet1Limit18
  Offset(2791),   CD27, 8,  // Offset(2791),  WrdsCdbWiFiSarTxPowerSet1Limit19
  Offset(2792),   CD28, 8,  // Offset(2792),  WrdsCdbWiFiSarTxPowerSet1Limit20
  Offset(2793),   CD29, 8,  // Offset(2793),  WrdsCdbWiFiSarTxPowerSet1Limit21
  Offset(2794),   CD2A, 8,  // Offset(2794),  WrdsCdbWiFiSarTxPowerSet1Limit22
  Offset(2795),   CD30, 8,  // Offset(2795),  EwrdCdbWiFiSarTxPowerSet2Limit1
  Offset(2796),   CD31, 8,  // Offset(2796),  EwrdCdbWiFiSarTxPowerSet2Limit2
  Offset(2797),   CD32, 8,  // Offset(2797),  EwrdCdbWiFiSarTxPowerSet2Limit3
  Offset(2798),   CD33, 8,  // Offset(2798),  EwrdCdbWiFiSarTxPowerSet2Limit4
  Offset(2799),   CD34, 8,  // Offset(2799),  EwrdCdbWiFiSarTxPowerSet2Limit5
  Offset(2800),   CD35, 8,  // Offset(2800),  EwrdCdbWiFiSarTxPowerSet2Limit6
  Offset(2801),   CD36, 8,  // Offset(2801),  EwrdCdbWiFiSarTxPowerSet2Limit7
  Offset(2802),   CD37, 8,  // Offset(2802),  EwrdCdbWiFiSarTxPowerSet2Limit8
  Offset(2803),   CD38, 8,  // Offset(2803),  EwrdCdbWiFiSarTxPowerSet2Limit9
  Offset(2804),   CD39, 8,  // Offset(2804),  EwrdCdbWiFiSarTxPowerSet2Limit10
  Offset(2805),   CD3A, 8,  // Offset(2805),  EwrdCdbWiFiSarTxPowerSet2Limit11
  Offset(2806),   CD3B, 8,  // Offset(2806),  EwrdCdbWiFiSarTxPowerSet2Limit12
  Offset(2807),   CD3C, 8,  // Offset(2807),  EwrdCdbWiFiSarTxPowerSet2Limit13
  Offset(2808),   CD3D, 8,  // Offset(2808),  EwrdCdbWiFiSarTxPowerSet2Limit14
  Offset(2809),   CD3E, 8,  // Offset(2809),  EwrdCdbWiFiSarTxPowerSet2Limit15
  Offset(2810),   CD3F, 8,  // Offset(2810),  EwrdCdbWiFiSarTxPowerSet2Limit16
  Offset(2811),   CD40, 8,  // Offset(2811),  EwrdCdbWiFiSarTxPowerSet2Limit17
  Offset(2812),   CD41, 8,  // Offset(2812),  EwrdCdbWiFiSarTxPowerSet2Limit18
  Offset(2813),   CD42, 8,  // Offset(2813),  EwrdCdbWiFiSarTxPowerSet2Limit19
  Offset(2814),   CD43, 8,  // Offset(2814),  EwrdCdbWiFiSarTxPowerSet2Limit20
  Offset(2815),   CD44, 8,  // Offset(2815),  EwrdCdbWiFiSarTxPowerSet2Limit21
  Offset(2816),   CD45, 8,  // Offset(2816),  EwrdCdbWiFiSarTxPowerSet2Limit22
  Offset(2817),   CD46, 8,  // Offset(2817),  EwrdCdbWiFiSarTxPowerSet3Limit1
  Offset(2818),   CD47, 8,  // Offset(2818),  EwrdCdbWiFiSarTxPowerSet3Limit2
  Offset(2819),   CD48, 8,  // Offset(2819),  EwrdCdbWiFiSarTxPowerSet3Limit3
  Offset(2820),   CD49, 8,  // Offset(2820),  EwrdCdbWiFiSarTxPowerSet3Limit4
  Offset(2821),   CD4A, 8,  // Offset(2821),  EwrdCdbWiFiSarTxPowerSet3Limit5
  Offset(2822),   CD4B, 8,  // Offset(2822),  EwrdCdbWiFiSarTxPowerSet3Limit6
  Offset(2823),   CD4C, 8,  // Offset(2823),  EwrdCdbWiFiSarTxPowerSet3Limit7
  Offset(2824),   CD4D, 8,  // Offset(2824),  EwrdCdbWiFiSarTxPowerSet3Limit8
  Offset(2825),   CD4E, 8,  // Offset(2825),  EwrdCdbWiFiSarTxPowerSet3Limit9
  Offset(2826),   CD4F, 8,  // Offset(2826),  EwrdCdbWiFiSarTxPowerSet3Limit10
  Offset(2827),   CD50, 8,  // Offset(2827),  EwrdCdbWiFiSarTxPowerSet3Limit11
  Offset(2828),   CD51, 8,  // Offset(2828),  EwrdCdbWiFiSarTxPowerSet3Limit12
  Offset(2829),   CD52, 8,  // Offset(2829),  EwrdCdbWiFiSarTxPowerSet3Limit13
  Offset(2830),   CD53, 8,  // Offset(2830),  EwrdCdbWiFiSarTxPowerSet3Limit14
  Offset(2831),   CD54, 8,  // Offset(2831),  EwrdCdbWiFiSarTxPowerSet3Limit15
  Offset(2832),   CD55, 8,  // Offset(2832),  EwrdCdbWiFiSarTxPowerSet3Limit16
  Offset(2833),   CD56, 8,  // Offset(2833),  EwrdCdbWiFiSarTxPowerSet3Limit17
  Offset(2834),   CD57, 8,  // Offset(2834),  EwrdCdbWiFiSarTxPowerSet3Limit18
  Offset(2835),   CD58, 8,  // Offset(2835),  EwrdCdbWiFiSarTxPowerSet3Limit19
  Offset(2836),   CD59, 8,  // Offset(2836),  EwrdCdbWiFiSarTxPowerSet3Limit20
  Offset(2837),   CD5A, 8,  // Offset(2837),  EwrdCdbWiFiSarTxPowerSet3Limit21
  Offset(2838),   CD5B, 8,  // Offset(2838),  EwrdCdbWiFiSarTxPowerSet3Limit22
  Offset(2839),   CD5C, 8,  // Offset(2839),  EwrdCdbWiFiSarTxPowerSet4Limit1
  Offset(2840),   CD5D, 8,  // Offset(2840),  EwrdCdbWiFiSarTxPowerSet4Limit2
  Offset(2841),   CD5E, 8,  // Offset(2841),  EwrdCdbWiFiSarTxPowerSet4Limit3
  Offset(2842),   CD5F, 8,  // Offset(2842),  EwrdCdbWiFiSarTxPowerSet4Limit4
  Offset(2843),   CD60, 8,  // Offset(2843),  EwrdCdbWiFiSarTxPowerSet4Limit5
  Offset(2844),   CD61, 8,  // Offset(2844),  EwrdCdbWiFiSarTxPowerSet4Limit6
  Offset(2845),   CD62, 8,  // Offset(2845),  EwrdCdbWiFiSarTxPowerSet4Limit7
  Offset(2846),   CD63, 8,  // Offset(2846),  EwrdCdbWiFiSarTxPowerSet4Limit8
  Offset(2847),   CD64, 8,  // Offset(2847),  EwrdCdbWiFiSarTxPowerSet4Limit9
  Offset(2848),   CD65, 8,  // Offset(2848),  EwrdCdbWiFiSarTxPowerSet4Limit10
  Offset(2849),   CD66, 8,  // Offset(2849),  EwrdCdbWiFiSarTxPowerSet4Limit11
  Offset(2850),   CD67, 8,  // Offset(2850),  EwrdCdbWiFiSarTxPowerSet4Limit12
  Offset(2851),   CD68, 8,  // Offset(2851),  EwrdCdbWiFiSarTxPowerSet4Limit13
  Offset(2852),   CD69, 8,  // Offset(2852),  EwrdCdbWiFiSarTxPowerSet4Limit14
  Offset(2853),   CD6A, 8,  // Offset(2853),  EwrdCdbWiFiSarTxPowerSet4Limit15
  Offset(2854),   CD6B, 8,  // Offset(2854),  EwrdCdbWiFiSarTxPowerSet4Limit16
  Offset(2855),   CD6C, 8,  // Offset(2855),  EwrdCdbWiFiSarTxPowerSet4Limit17
  Offset(2856),   CD6D, 8,  // Offset(2856),  EwrdCdbWiFiSarTxPowerSet4Limit18
  Offset(2857),   CD6E, 8,  // Offset(2857),  EwrdCdbWiFiSarTxPowerSet4Limit19
  Offset(2858),   CD6F, 8,  // Offset(2858),  EwrdCdbWiFiSarTxPowerSet4Limit20
  Offset(2859),   CD70, 8,  // Offset(2859),  EwrdCdbWiFiSarTxPowerSet4Limit21
  Offset(2860),   CD71, 8,  // Offset(2860),  EwrdCdbWiFiSarTxPowerSet4Limit22
  Offset(2861),             // Offset(2861) : Offset(2860), Reserved bytes
  Offset(2861),             // Offset(2861) : Offset(2860), Reserved bytes
  Offset(2861),   WPFA, 32, // Offset(2861),  Platform PHY Config Chain A  Deprecated
  Offset(2865),   WPFB, 32, // Offset(2865),  Platform PHY Config Chain B  Deprecated
  Offset(2869),   WPFC, 32, // Offset(2869),  Platform PHY Config Chain C  Deprecated
  Offset(2873),   WPFD, 32, // Offset(2873),  Platform PHY Config Chain D  Deprecated
  Offset(2877),   L0LC, 8,  // Offset(2877),  LanesClockDivision
  Offset(2878),   L1LC, 8,  // Offset(2878),  LanesClockDivision
  Offset(2879),   L2LC, 8,  // Offset(2879),  LanesClockDivision
  Offset(2880),   L3LC, 8,  // Offset(2880),  LanesClockDivision
  Offset(2881),   L4LC, 8,  // Offset(2881),  LanesClockDivision
  Offset(2882),   L5LC, 8,  // Offset(2882),  LanesClockDivision
  Offset(2883),   POVP, 32, // Offset(2883),  USBC_PSON_OVERRIDE_N Input pin
  Offset(2887),   PSG1, 32, // Offset(2887),  S0IX_EN_TRY_REQ Output pin
  Offset(2891),   PSG2, 32, // Offset(2891),  S0IX_EN_TRY_ACK Input pin
  Offset(2895),   PPOE, 32, // Offset(2895),  Option to enable/disable TCSS PD PS_ON
  Offset(2899),   FND2, 8,  // Offset(2899),  EnableFan2Device
  Offset(2900),   FND3, 8,  // Offset(2900),  EnableFan3Device
  Offset(2901),   S6DE, 8,  // Offset(2901),  EnableDgpuParticipant
  Offset(2902),   WTSE, 8,  // Offset(2902),  WifiTASSelection
  Offset(2903),   WTLE, 8,  // Offset(2903),  WifiTASListEntries
  Offset(2904),   BL01, 16, // Offset(2904),  WTASBlockedListEntry1
  Offset(2906),   BL02, 16, // Offset(2906),  WTASBlockedListEntry2
  Offset(2908),   BL03, 16, // Offset(2908),  WTASBlockedListEntry3
  Offset(2910),   BL04, 16, // Offset(2910),  WTASBlockedListEntry4
  Offset(2912),   BL05, 16, // Offset(2912),  WTASBlockedListEntry5
  Offset(2914),   BL06, 16, // Offset(2914),  WTASBlockedListEntry6
  Offset(2916),   BL07, 16, // Offset(2916),  WTASBlockedListEntry7
  Offset(2918),   BL08, 16, // Offset(2918),  WTASBlockedListEntry8
  Offset(2920),   BL09, 16, // Offset(2920),  WTASBlockedListEntry9
  Offset(2922),   BL10, 16, // Offset(2922),  WTASBlockedListEntry10
  Offset(2924),   BL11, 16, // Offset(2924),  WTASBlockedListEntry11
  Offset(2926),   BL12, 16, // Offset(2926),  WTASBlockedListEntry12
  Offset(2928),   BL13, 16, // Offset(2928),  WTASBlockedListEntry13
  Offset(2930),   BL14, 16, // Offset(2930),  WTASBlockedListEntry14
  Offset(2932),   BL15, 16, // Offset(2932),  WTASBlockedListEntry15
  Offset(2934),   BL16, 16, // Offset(2934),  WTASBlockedListEntry16
  Offset(2936),   CVFS, 8,  // Offset(2936),  To enable/disable Cloverfalls(CVF)
  Offset(2937),   CUPN, 8,  // Offset(2937),  CVF USB port number
  Offset(2938),   DGBA, 64, // Offset(2938),  DG PCIe Base Address
  Offset(2946),   DGOP, 32, // Offset(2946),  DG OpRegion Base Address
  Offset(2950),   TILE, 8,  // Offset(2950),  BT Tile Mode
  Offset(2951),   TIS0, 8,  // Offset(2951),  The activity of Tile in S0
  Offset(2952),   TS0X, 8,  // Offset(2952),  The activity of Tile in S0ix
  Offset(2953),   TIS4, 8,  // Offset(2953),  The activity of Tile in S4
  Offset(2954),   TIS5, 8,  // Offset(2954),  The activity of Tile in S5
  Offset(2955),   SLEC, 8,  // Offset(2955),  Special LED Config
  Offset(2956),   LEDU, 16, // Offset(2956),  LED Duration
  Offset(2958),   TAPM, 8,  // Offset(2958),  Tile Airplane Mode
  Offset(2959),   STD3, 8,  // Offset(2959),  Storage Runtime D3 Support
  Offset(2960),   PXDC, 8,  // Offset(2960),  PMAX Device
  Offset(2961),   PXAC, 8,  // Offset(2961),  PMAX Audio Codec
  Offset(2962),   PXWC, 8,  // Offset(2962),  PMAX WF Camera
  Offset(2963),   PXUC, 8,  // Offset(2963),  PMAX UF Camera
  Offset(2964),   PXFD, 8,  // Offset(2964),  PMAX Flash Device
  Offset(2965),       , 8,  // Offset(2965),  Reserved to remove Board Rework Option for ADLP
  Offset(2966),   WWEN, 8,  // Offset(2966),  WWAN Enable
  Offset(2967),   WFFD, 8,  // Offset(2967),  Enable WWAN Firmware Flash Device
  Offset(2968),   TN2B, 16, // Offset(2968),  FCPO# to BBRST# delay time during WWAN ON
  Offset(2970),   TB2R, 16, // Offset(2970),  BBRST# to PERST# delay time during WWAN ON
  Offset(2972),   TR2P, 16, // Offset(2972),  The delay between de-assertion of PERST# to change of PDS state from 0 to 1 during WWAN ON
  Offset(2974),   TB2F, 16, // Offset(2974),  BBRST# to FCPO# delay time during WWAN OFF
  Offset(2976),   TFDI, 16, // Offset(2976),  Rigorous shutdown time
  Offset(2978),   TBTG, 16, // Offset(2978),  The delay between assertion and de-assertion BBRST# during FLDR
  Offset(2980),   TBTP, 16, // Offset(2980),  The delay between de-assertion of BBRST# and change of PDS state from 0 to 1 after FLDR
  Offset(2982),   LSWP, 32, // Offset(2982),  Lid Switch Wake Gpio
  Offset(2986),   U4CM, 8,  // Offset(2986),  USB4 CM mode information in Pre-Boot
  Offset(2987),   CMSK, 8,  // Offset(2987),  Indicate enabled dTBT and iTBT for CM
  Offset(2988),   LP5E, 8,  // Offset(2988),  Closed Lid WoV LED Lighting Support Enable
  Offset(2989),   CLCN, 8,  // Offset(2989),  Closed Lid WoV LED Lighting I2C Controller Number
  Offset(2990),   CLSA, 8,  // Offset(2990),  Closed Lid WoV LED Lighting I2C Peripheral address
  // Type-C NVS variables for TCSS Port 7-10
  Offset(2991),   TP7T, 8,  // Offset(2991),  Type C Connector 7  Port mapping within the controller the port exposed
  Offset(2992),   TP7P, 8,  // Offset(2992),  Type C Connector 7  Port mapping within the PCH controller (If Split mode supported)
  Offset(2993),   TP7D, 8,  // Offset(2993),  Type C Connector 7  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  Offset(2994),   TP8T, 8,  // Offset(2994),  Type C Connector 8  Port mapping within the controller the port exposed
  Offset(2995),   TP8P, 8,  // Offset(2995),  Type C Connector 8  Port mapping within the PCH controller (If Split mode supported)
  Offset(2996),   TP8D, 8,  // Offset(2996),  Type C Connector 8  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  Offset(2997),   TP9T, 8,  // Offset(2997),  Type C Connector 9  Port mapping within the controller the port exposed
  Offset(2998),   TP9P, 8,  // Offset(2998),  Type C Connector 9  Port mapping within the PCH controller (If Split mode supported)
  Offset(2999),   TP9D, 8,  // Offset(2999),  Type C Connector 9  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  Offset(3000),   TPAT, 8,  // Offset(3000),  Type C Connector A  Port mapping within the controller the port exposed
  Offset(3001),   TPAP, 8,  // Offset(3001),  Type C Connector A  Port mapping within the PCH controller (If Split mode supported)
  Offset(3002),   TPAD, 8,  // Offset(3002),  Type C Connector A  Portperties Split Support/Controller(PCH/TBT/CPU)/Root port (vaild for TBT)
  // UCSI/UCMX Driver Support. 0: Force Disable, 1: UCSI Driver support, 2: UCMX Driver support.
  Offset(3003),   TP1U, 8,  // Offset(3003),  Type C Connector 1  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3004),   TP2U, 8,  // Offset(3004),  Type C Connector 2  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3005),   TP3U, 8,  // Offset(3005),  Type C Connector 3  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3006),   TP4U, 8,  // Offset(3006),  Type C Connector 4  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3007),   TP5U, 8,  // Offset(3007),  Type C Connector 5  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3008),   TP6U, 8,  // Offset(3008),  Type C Connector 6  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3009),   TP7U, 8,  // Offset(3009),  Type C Connector 7  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3010),   TP8U, 8,  // Offset(3010),  Type C Connector 8  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3011),   TP9U, 8,  // Offset(3011),  Type C Connector 9  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3012),   TPAU, 8,  // Offset(3012),  Type C Connector A  UCSI/UCMX Driver Support Enable/ Force Disable.
  Offset(3013),   FVWP, 32, // Offset(3013),  Foxville I225 Wake Gpio pin
  Offset(3017),   FVRE, 32, // Offset(3017),  Foxville I225 Reset Gpio pin
  Offset(3021),   FVRP, 8,  // Offset(3021),  Foxville I225 Reset Gpio pin polarity
  Offset(3022),   FVPE, 32, // Offset(3022),  Foxville I225 Disable N Gpio pin
  Offset(3026),   FVPP, 8,  // Offset(3026),  Foxville I225 Disable N Gpio pin polarity
  Offset(3027),   FVSP, 8,  // Offset(3027),  Foxville I225 support configuration
  Offset(3028),   RPFV, 8,  // Offset(3028),  Foxville I225 PCIe Root Port Number
  Offset(3029),   DPIW, 8,  // Offset(3029),  DPin Dynamic Switch
  Offset(3030),   DPG1, 32, // Offset(3030),  PcdDpMuxGpio
  //
  // Data Role Swap:
  //
  Offset(3034),   UDRS, 8,  // Offset(3034),  Usbc Data Role Swap
  Offset(3035),   U4SE, 8,  // Offset(3035),  USB4 CM mode switch is enabled/disabled
  //Flash ID support for discrete flash solution
  Offset(3036),   L0FI, 8,  // Offset(3036),  Flash ID for Link0
  Offset(3037),   L1FI, 8,  // Offset(3037),  Flash ID for Link1
  Offset(3038),   L2FI, 8,  // Offset(3038),  Flash ID for Link2
  Offset(3039),   L3FI, 8,  // Offset(3039),  Flash ID for Link3
  Offset(3040),   L4FI, 8,  // Offset(3040),  Flash ID for Link4
  Offset(3041),   L5FI, 8,  // Offset(3041),  Flash ID for Link5
  //I2C6 Support
  Offset(3042),   SSH6, 16, // Offset(3042),  SSCN-HIGH for I2C6
  Offset(3044),   SSL6, 16, // Offset(3044),  SSCN-LOW  for I2C6
  Offset(3046),   SSD6, 16, // Offset(3046),  SSCN-HOLD for I2C6
  Offset(3048),   FMH6, 16, // Offset(3048),  FMCN-HIGH for I2C6
  Offset(3050),   FML6, 16, // Offset(3050),  FMCN-LOW  for I2C6
  Offset(3052),   FMD6, 16, // Offset(3052),  FMCN-HOLD for I2C6
  Offset(3054),   FPH6, 16, // Offset(3054),  FPCN-HIGH for I2C6
  Offset(3056),   FPL6, 16, // Offset(3056),  FPCN-LOW  for I2C6
  Offset(3058),   FPD6, 16, // Offset(3058),  FPCN-HOLD for I2C6
  Offset(3060),   HSH6, 16, // Offset(3060),  HSCN-HIGH for I2C6
  Offset(3062),   HSL6, 16, // Offset(3062),  HSCN-LOW  for I2C6
  Offset(3064),   HSD6, 16, // Offset(3064),  HSCN-HOLD for I2C6
  Offset(3066),   M0CC, 16, // Offset(3066),  M0D3 for I2C6
  Offset(3068),   M1CC, 16, // Offset(3068),  M1D3 for I2C6
  //I2C7 Support
  Offset(3070),   SSH7, 16, // Offset(3070),  SSCN-HIGH for I2C7
  Offset(3072),   SSL7, 16, // Offset(3072),  SSCN-LOW  for I2C7
  Offset(3074),   SSD7, 16, // Offset(3074),  SSCN-HOLD for I2C7
  Offset(3076),   FMH7, 16, // Offset(3076),  FMCN-HIGH for I2C7
  Offset(3078),   FML7, 16, // Offset(3078),  FMCN-LOW  for I2C7
  Offset(3080),   FMD7, 16, // Offset(3080),  FMCN-HOLD for I2C7
  Offset(3082),   FPH7, 16, // Offset(3082),  FPCN-HIGH for I2C7
  Offset(3084),   FPL7, 16, // Offset(3084),  FPCN-LOW  for I2C7
  Offset(3086),   FPD7, 16, // Offset(3086),  FPCN-HOLD for I2C7
  Offset(3088),   HSH7, 16, // Offset(3088),  HSCN-HIGH for I2C7
  Offset(3090),   HSL7, 16, // Offset(3090),  HSCN-LOW  for I2C7
  Offset(3092),   HSD7, 16, // Offset(3092),  HSCN-HOLD for I2C7
  Offset(3094),   M0CD, 16, // Offset(3094),  M0D3 for I2C7
  Offset(3096),   M1CD, 16, // Offset(3096),  M1D3 for I2C7
  Offset(3098),   TR2B, 16, // Offset(3098),  PERST# to BBRST# delay time during WWAN OFF
  //ZPODD support
  Offset(3100),   ZPDA, 32, // Offset(3100),  ZPODD device attention gpio
  Offset(3104),   ZDPR, 32, // Offset(3104),  ZPODD device present gpio
  Offset(3108),   ZDPW, 32, // Offset(3108),  ZPODD device power gpio
  Offset(3112),   ZDPP, 8,  // Offset(3112),  ZPODD device power gpio polarity
  Offset(3113),   WSID, 16, // Offset(3113),  WWAN OEM SVID
  Offset(3115),   WSTO, 16, // Offset(3115),  WWAN SVID Timeout
  Offset(3117),   HUAR, 8,  // Offset(3117),  H8S2113 UAR
  Offset(3118),   BLEC, 8,  // Offset(3118),  BT LED Config
  Offset(3119),   BLPD, 8,  // Offset(3119),  BT LED Pulse Duration
  Offset(3120),   BLPI, 8,  // Offset(3120),  BT LED Pulse Interval
  Offset(3121),   WFRC, 32, // Offset(3121),  WiFi Regulatory Configurations
  Offset(3125),   WFUC, 32, // Offset(3125),  WiFi UART Configurations
  Offset(3129),   UNI4, 32, // Offset(3129),  WiFi UNII-4
  Offset(3133),   WFIC, 32, // Offset(3133),  WiFi Indoor Control
  Offset(3137),   ATSC, 8,  // Offset(3137),  Flag to indicate if TSC is linked to ART
  Offset(3138),   R8DC, 8,  // Offset(3138),  RootPort 08 D3 Cold Disable
  // Onboard MR support (for ADL S8 only)
  Offset(3139),   OMP1, 32, // Offset(3139),  Onboard MR 1 Power Enable Gpio pin
  Offset(3143),   OM1P, 8,  // Offset(3143),  Onboard MR 1 Power Enable Gpio pin polarity
  Offset(3144),   OMR1, 32, // Offset(3144),  Onboard MR 1 Rest Gpio pin
  Offset(3148),   MR1P, 8,  // Offset(3148),  Onboard MR 1 Rest Gpio pin polarity
  Offset(3149),   OMW1, 32, // Offset(3149),  Onboard MR 1 Wake Gpio pin
  Offset(3153),   RPO1, 8,  // Offset(3153),  Onboard MR 1 Root Port Number
  // Onboard MR support
  Offset(3154),   OMP2, 32, // Offset(3154),  Onboard MR 2 Power Enable Gpio pin
  Offset(3158),   OM2P, 8,  // Offset(3158),  Onboard MR 2 Power Enable Gpio pin polarity
  Offset(3159),   OMR2, 32, // Offset(3159),  Onboard MR 2 Rest Gpio pin
  Offset(3163),   MR2P, 8,  // Offset(3163),  Onboard MR 2 Rest Gpio pin polarity
  Offset(3164),   OMW2, 32, // Offset(3164),  Onboard MR 2 Wake Gpio pin
  Offset(3168),   RPO2, 8,  // Offset(3168),  Onboard MR 2 Root Port Number
  Offset(3169),   WCEN, 8,  // Offset(3169),  WCCD Enable
  Offset(3170),   R8DS, 8,  // Offset(3170),  RP08 D3Cold Support
  Offset(3171),   WLBI, 8,  // Offset(3171),  WLAN/WWAN Low Band Isolation
  Offset(3172),   WHBI, 8,  // Offset(3172),  WLAN/WWAN High Band Isolation
  Offset(3173),   SDGN, 8,  // Offset(3173),  WgdsWiFiSarDeltaGroupNumber
  Offset(3174),   SD41, 8,  // Offset(3174),  WgdsWiFiSarDeltaGroup4PowerMax1
  Offset(3175),   SD42, 8,  // Offset(3175),  WgdsWiFiSarDeltaGroup4PowerChainA1
  Offset(3176),   SD43, 8,  // Offset(3176),  WgdsWiFiSarDeltaGroup4PowerChainB1
  Offset(3177),   SD44, 8,  // Offset(3177),  WgdsWiFiSarDeltaGroup4PowerMax2
  Offset(3178),   SD45, 8,  // Offset(3178),  WgdsWiFiSarDeltaGroup4PowerChainA2
  Offset(3179),   SD46, 8,  // Offset(3179),  WgdsWiFiSarDeltaGroup4PowerChainB2
  Offset(3180),   SD47, 8,  // Offset(3180),  WgdsWiFiSarDeltaGroup4PowerMax3
  Offset(3181),   SD48, 8,  // Offset(3181),  WgdsWiFiSarDeltaGroup4PowerChainA3
  Offset(3182),   SD49, 8,  // Offset(3182),  WgdsWiFiSarDeltaGroup4PowerChainB3
  Offset(3183),   SD51, 8,  // Offset(3183),  WgdsWiFiSarDeltaGroup5PowerMax1
  Offset(3184),   SD52, 8,  // Offset(3184),  WgdsWiFiSarDeltaGroup5PowerChainA1
  Offset(3185),   SD53, 8,  // Offset(3185),  WgdsWiFiSarDeltaGroup5PowerChainB1
  Offset(3186),   SD54, 8,  // Offset(3186),  WgdsWiFiSarDeltaGroup5PowerMax2
  Offset(3187),   SD55, 8,  // Offset(3187),  WgdsWiFiSarDeltaGroup5PowerChainA2
  Offset(3188),   SD56, 8,  // Offset(3188),  WgdsWiFiSarDeltaGroup5PowerChainB2
  Offset(3189),   SD57, 8,  // Offset(3189),  WgdsWiFiSarDeltaGroup5PowerMax3
  Offset(3190),   SD58, 8,  // Offset(3190),  WgdsWiFiSarDeltaGroup5PowerChainA3
  Offset(3191),   SD59, 8,  // Offset(3191),  WgdsWiFiSarDeltaGroup5PowerChainB3
  Offset(3192),   SD61, 8,  // Offset(3192),  WgdsWiFiSarDeltaGroup6PowerMax1
  Offset(3193),   SD62, 8,  // Offset(3193),  WgdsWiFiSarDeltaGroup6PowerChainA1
  Offset(3194),   SD63, 8,  // Offset(3194),  WgdsWiFiSarDeltaGroup6PowerChainB1
  Offset(3195),   SD64, 8,  // Offset(3195),  WgdsWiFiSarDeltaGroup6PowerMax2
  Offset(3196),   SD65, 8,  // Offset(3196),  WgdsWiFiSarDeltaGroup6PowerChainA2
  Offset(3197),   SD66, 8,  // Offset(3197),  WgdsWiFiSarDeltaGroup6PowerChainB2
  Offset(3198),   SD67, 8,  // Offset(3198),  WgdsWiFiSarDeltaGroup6PowerMax3
  Offset(3199),   SD68, 8,  // Offset(3199),  WgdsWiFiSarDeltaGroup6PowerChainA3
  Offset(3200),   SD69, 8,  // Offset(3200),  WgdsWiFiSarDeltaGroup6PowerChainB3
  Offset(3201),   SD71, 8,  // Offset(3201),  WgdsWiFiSarDeltaGroup7PowerMax1
  Offset(3202),   SD72, 8,  // Offset(3202),  WgdsWiFiSarDeltaGroup7PowerChainA1
  Offset(3203),   SD73, 8,  // Offset(3203),  WgdsWiFiSarDeltaGroup7PowerChainB1
  Offset(3204),   SD74, 8,  // Offset(3204),  WgdsWiFiSarDeltaGroup7PowerMax2
  Offset(3205),   SD75, 8,  // Offset(3205),  WgdsWiFiSarDeltaGroup7PowerChainA2
  Offset(3206),   SD76, 8,  // Offset(3206),  WgdsWiFiSarDeltaGroup7PowerChainB2
  Offset(3207),   SD77, 8,  // Offset(3207),  WgdsWiFiSarDeltaGroup7PowerMax3
  Offset(3208),   SD78, 8,  // Offset(3208),  WgdsWiFiSarDeltaGroup7PowerChainA3
  Offset(3209),   SD79, 8,  // Offset(3209),  WgdsWiFiSarDeltaGroup7PowerChainB3
  Offset(3210),   SD81, 8,  // Offset(3210),  WgdsWiFiSarDeltaGroup8PowerMax1
  Offset(3211),   SD82, 8,  // Offset(3211),  WgdsWiFiSarDeltaGroup8PowerChainA1
  Offset(3212),   SD83, 8,  // Offset(3212),  WgdsWiFiSarDeltaGroup8PowerChainB1
  Offset(3213),   SD84, 8,  // Offset(3213),  WgdsWiFiSarDeltaGroup8PowerMax2
  Offset(3214),   SD85, 8,  // Offset(3214),  WgdsWiFiSarDeltaGroup8PowerChainA2
  Offset(3215),   SD86, 8,  // Offset(3215),  WgdsWiFiSarDeltaGroup8PowerChainB2
  Offset(3216),   SD87, 8,  // Offset(3216),  WgdsWiFiSarDeltaGroup8PowerMax3
  Offset(3217),   SD88, 8,  // Offset(3217),  WgdsWiFiSarDeltaGroup8PowerChainA3
  Offset(3218),   SD89, 8,  // Offset(3218),  WgdsWiFiSarDeltaGroup8PowerChainB3
  Offset(3219),   R8WR, 8,  // Offset(3219),  Rp08WakeRework support
  }
