
*** Running vivado
    with args -log fir.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/utils_1/imports/synth_1/fir.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/utils_1/imports/synth_1/fir.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fir -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2285468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2900.430 ; gain = 0.000 ; free physical = 102187 ; free virtual = 116385
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/sources_1/new/fir.v:2]
INFO: [Synth 8-6157] synthesizing module 'axi_lite_control' [/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/sources_1/new/axi_lite_control.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/sources_1/new/axi_lite_control.v:143]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_control' (0#1) [/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/sources_1/new/axi_lite_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'Xferloop' [/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/sources_1/new/Xferloop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Xferloop' (0#1) [/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/sources_1/new/Xferloop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/sources_1/new/fir.v:2]
WARNING: [Synth 8-7129] Port ss_tlast in module Xferloop is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2900.430 ; gain = 0.000 ; free physical = 103261 ; free virtual = 117460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2900.430 ; gain = 0.000 ; free physical = 103263 ; free virtual = 117462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2900.430 ; gain = 0.000 ; free physical = 103262 ; free virtual = 117461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2900.430 ; gain = 0.000 ; free physical = 103229 ; free virtual = 117428
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.461 ; gain = 0.000 ; free physical = 103194 ; free virtual = 117393
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.461 ; gain = 0.000 ; free physical = 103194 ; free virtual = 117393
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103261 ; free virtual = 117460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103261 ; free virtual = 117460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103261 ; free virtual = 117460
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_r_reg' in module 'axi_lite_control'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_r_reg' in module 'axi_lite_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_r_reg' using encoding 'one-hot' in module 'axi_lite_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  WRIDLE |                              010 |                               00
                  WRDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_r_reg' using encoding 'one-hot' in module 'axi_lite_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103247 ; free virtual = 117446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP genblk1.Xferloop_U0/mul, operation Mode is: A2*B.
DSP Report: register genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: operator genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: operator genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: Generating DSP genblk1.Xferloop_U0/mul, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register genblk1.Xferloop_U0/data_reg is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: operator genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: operator genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: Generating DSP genblk1.Xferloop_U0/mul, operation Mode is: A2*B2.
DSP Report: register genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: register genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: operator genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: operator genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: Generating DSP genblk1.Xferloop_U0/mul, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register genblk1.Xferloop_U0/data_reg is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: register genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: operator genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
DSP Report: operator genblk1.Xferloop_U0/mul is absorbed into DSP genblk1.Xferloop_U0/mul.
WARNING: [Synth 8-7129] Port ss_tlast in module fir is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (genblk1.axi_lite_control_U0/FSM_onehot_rstate_r_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (genblk1.axi_lite_control_U0/FSM_onehot_wstate_r_reg[0]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103233 ; free virtual = 117436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103090 ; free virtual = 117293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103075 ; free virtual = 117279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103075 ; free virtual = 117278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103072 ; free virtual = 117276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103072 ; free virtual = 117276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103072 ; free virtual = 117276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103072 ; free virtual = 117276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103072 ; free virtual = 117276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103072 ; free virtual = 117276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir         | genblk1.Xferloop_U0/data_11_d3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A'*B'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | A'*B'           | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | PCIN>>17+(A*B)' | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    35|
|3     |DSP48E1 |     3|
|5     |LUT1    |    47|
|6     |LUT2    |    27|
|7     |LUT3    |   117|
|8     |LUT4    |    19|
|9     |LUT5    |    15|
|10    |LUT6    |    67|
|11    |SRL16E  |     1|
|12    |FDCE    |    64|
|13    |FDPE    |     3|
|14    |FDRE    |   263|
|15    |IBUF    |   160|
|16    |OBUF    |   169|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103072 ; free virtual = 117276
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2964.461 ; gain = 0.000 ; free physical = 103137 ; free virtual = 117340
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103137 ; free virtual = 117340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2964.461 ; gain = 0.000 ; free physical = 103226 ; free virtual = 117430
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.461 ; gain = 0.000 ; free physical = 103170 ; free virtual = 117373
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 420636a9
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2964.461 ; gain = 64.031 ; free physical = 103384 ; free virtual = 117588
INFO: [Common 17-1381] The checkpoint '/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/project_1/project_1.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 12:45:37 2023...
