Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 15 23:10:50 2024
| Host         : ECEB-4022-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file JTEG_Test_File_control_sets_placed.rpt
| Design       : JTEG_Test_File
| Device       : xc7a75t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   295 |
|    Minimum number of control sets                        |   295 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   902 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   295 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |    60 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     3 |
| >= 16              |   123 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2060 |          642 |
| No           | No                    | Yes                    |             191 |           75 |
| No           | Yes                   | No                     |             504 |          220 |
| Yes          | No                    | No                     |            1704 |          586 |
| Yes          | No                    | Yes                    |             271 |           72 |
| Yes          | Yes                   | No                     |             720 |          242 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                  | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  CMV300_1/CVM300_CLK_IN                 | CMV300_1/SPI_1/SPI_IN_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~CVM300_CLK_OUT_IBUF_BUFG               | CMV300_1/IMG_FSM/pixel_cnt                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  CMV300_1/CVM300_CLK_IN                 | CMV300_1/SPI_1/RES_N_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
| ~CVM300_CLK_OUT_IBUF_BUFG               | CMV300_1/IMG_FSM/frame_req_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                  | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/PC_input/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                |                                                                                                                                                                                                                                                                                | CMV300_1/IMG_FSM/wr_rst                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/pc0/flag_enable                                                                                                                                                                                                                                 | CMV300_1/hostIF/core0/core0/a0/pc0/internal_reset                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CMV300_1/CVM300_CLK_IN                 | CMV300_1/SPI_1/SPI_EN_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                |                                                                                                                                                                                                                                                                                | CMV300_1/hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                        |                3 |              3 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  CVM300_CLK_OUT_IBUF_BUFG               |                                                                                                                                                                                                                                                                                | CMV300_1/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                       |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | CMV300_1/ClockGenerator1/ClkDiv[0]_i_1_n_0                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                |                                                                                                                                                                                                                                                                                | CMV300_1/hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                |                                                                                                                                                                                                                                                                                | CMV300_1/hostIF/core0/core0/a0/c0/l40d74558a9789e6c998b44ab9d6b8ab8_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/l90ce46b343647bab4d280b5afc506219                                                                                                                                                                                                               | CMV300_1/hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                        |                3 |              4 |         1.33 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/p_0_in0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/lb6baf4ff3bf7fd83f0e79fbcb46cd849[3]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/FSM_sequential_l8ff940a6bfc33211f22a7ff95e39fe60[3]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
| ~CVM300_CLK_OUT_IBUF_BUFG               |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  CMV300_1/CVM300_CLK_IN                 | CMV300_1/SPI_1/FSM_sequential_State[4]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/FSM_sequential_l6d7b501652de6ba8ba55082874707b2a[4]_i_1_n_0                                                                                                                                                                                        | CMV300_1/hostIF/okHC_0[38]                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  CMV300_1/hostIF/okHC[0]                |                                                                                                                                                                                                                                                                                | CMV300_1/hostIF/core0/core0/a0/pc0/internal_reset                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                3 |              6 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                   |                4 |              6 |         1.50 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381                                                                                                                                                                                                            | CMV300_1/hostIF/okHC_0[38]                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                  | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                       | ila_sample12/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                       | ila_sample12/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_2_n_0                                                                                                                                                                                                       | CMV300_1/hostIF/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_1_n_0                                                                                                                                                                |                2 |              7 |         3.50 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/Reg_Add/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                          |                2 |              7 |         3.50 |
|  CMV300_1/hostIF/okHC[0]                |                                                                                                                                                                                                                                                                                | CMV300_1/hostIF/core0/core0/a0/l770e51175fa898662b06f9e3b71c7bff[7]                                                                                                                                                                     |                3 |              8 |         2.67 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l350d3a095faafcfcc80a82d9f84ae4e0[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                  | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/lbe59f904be1e8440c2d6333521aaa29a[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/lbe9e64305a7a66df6a9cf6dc987a1803[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                                                  | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/la3c64aadb28b65d3d578c9e403522ecb                                                                                                                                                                                                                  | CMV300_1/hostIF/okHC_0[38]                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l9f43dc9d3787a4c1395542a254aee157[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
| ~CVM300_CLK_OUT_IBUF_BUFG               | CMV300_1/IMG_FSM/wr_data[7]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/Data_In/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l99ec1ebd2d898e73a64819e166db6b96[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  CMV300_1/CVM300_CLK_IN                 | CMV300_1/SPI_1/data_state                                                                                                                                                                                                                                                      | CMV300_1/SPI_1/data_state0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_100 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_12_psbram_and_n_1                        |                4 |              9 |         2.25 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_98  | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_11_psbram_and_n                          |                3 |              9 |         3.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_101 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_7_psbram_and_n_1                         |                5 |              9 |         1.80 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_105 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_11_psbram_and_n_2                        |                5 |              9 |         1.80 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_106 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_11_psbram_and_n_1                        |                4 |              9 |         2.25 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_12_psbram_and_n_3                        |                7 |              9 |         1.29 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_107 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_12_psbram_and_n_2                        |                3 |              9 |         3.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_109 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_7_psbram_and_n                           |                5 |              9 |         1.80 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_111 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_8_psbram_and_n                           |                5 |              9 |         1.80 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_114 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_9_psbram_and_n_1                         |                4 |              9 |         2.25 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_115 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_10_psbram_and_n_1                        |                4 |              9 |         2.25 |
| ~CVM300_CLK_OUT_IBUF_BUFG               | CMV300_1/IMG_FSM/pixel_cnt                                                                                                                                                                                                                                                     | CMV300_1/IMG_FSM/pixel_cnt[9]_i_1_n_0                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_121 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_9_psbram_and_n                           |                4 |              9 |         2.25 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                 | ila_sample12/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_118 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_5_psbram_and_n                           |                6 |              9 |         1.50 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_124 | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_10_psbram_and_n                          |                3 |              9 |         3.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_68  | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_psbram_and_n_1                          |                3 |              9 |         3.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_67  | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_psbram_and_n                            |                4 |              9 |         2.25 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_92  | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_8_psbram_and_n                            |                7 |              9 |         1.29 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99  | ila_sample12/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_12_psbram_and_n                          |                7 |              9 |         1.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
| ~CVM300_CLK_OUT_IBUF_BUFG               | CMV300_1/IMG_FSM/line_cnt0                                                                                                                                                                                                                                                     | CMV300_1/IMG_FSM/line_cnt[9]_i_1_n_0                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                4 |             11 |         2.75 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/pc0/WE                                                                                                                                                                                                                                          | CMV300_1/hostIF/core0/core0/a0/pc0/internal_reset                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en                                                                                                                                                                                              | CMV300_1/hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf                                                                                                                                                                        |                3 |             12 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |                6 |             12 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_rd_en                                                                                                                                                                                              | CMV300_1/hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf                                                                                                                                                                        |                2 |             12 |         6.00 |
|  CMV300_1/CVM300_CLK_IN                 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/mmcm0_locked                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             13 |         1.86 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_2_n_0                                                                                                                                                                                                      | CMV300_1/hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_1_n_0                                                                                                                                                               |                5 |             14 |         2.80 |
|  CVM300_CLK_OUT_IBUF_BUFG               |                                                                                                                                                                                                                                                                                | CMV300_1/IMG_FSM/wr_rst                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                9 |             15 |         1.67 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/pc0/WE                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/pc0/register_enable                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/pc0/spm_enable                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l436c8acfce09b790a2efb624a7c06514[15]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/lfa89f4c19946cfeedd23723568de9e12[15]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                      | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                             |                5 |             17 |         3.40 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                      | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                6 |             18 |         3.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                     | CMV300_1/IMG_FSM/wr_rst                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l4f8cd1ab062f5571ff66db47e3d281bf[19]_i_1_n_0                                                                                                                                                                                                      | CMV300_1/hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                        |                7 |             21 |         3.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/mmcm0_locked                                                                                                                                                                                                                                                   | CMV300_1/hostIF/core0/core0/l6f2981c23c5f98e0d9d0e1d5acd3307d[31]_i_1_n_0                                                                                                                                                               |                6 |             21 |         3.50 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CMV300_1/hostIF/okHC[0]                |                                                                                                                                                                                                                                                                                | CMV300_1/hostIF/okHC_0[38]                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CMV300_1/ILA_Clk_reg                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
| ~CVM300_CLK_OUT_IBUF_BUFG               | CMV300_1/IMG_FSM/enable_count[31]_i_2_n_0                                                                                                                                                                                                                                      | CMV300_1/IMG_FSM/enable_count[31]_i_1_n_0                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv_n_0                                                                                                                                                                                                   | CMV300_1/hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                        |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_2_n_0                                                                                                                                                                                                      | CMV300_1/hostIF/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_1_n_0                                                                                                                                                               |               11 |             32 |         2.91 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/Mode/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_2_n_0                                                                                                                                                                                                      | CMV300_1/hostIF/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_1_n_0                                                                                                                                                               |                9 |             32 |         3.56 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_2_n_0                                                                                                                                                                                                      | CMV300_1/hostIF/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_1_n_0                                                                                                                                                               |                9 |             32 |         3.56 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               11 |             34 |         3.09 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  CVM300_CLK_OUT_IBUF_BUFG               | CMV300_1/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                     | CMV300_1/IMG_FSM/wr_rst                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  CVM300_CLK_OUT_IBUF_BUFG               |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             40 |         4.44 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               20 |             41 |         2.05 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/le5e2e6110dd7478b8ed0143f21b04d30[56]_i_1_n_0                                                                                                                                                                                                      | CMV300_1/hostIF/okHC_0[38]                                                                                                                                                                                                              |               14 |             57 |         4.07 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             59 |         3.28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |             63 |         2.52 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |               33 |             66 |         2.00 |
|  CMV300_1/hostIF/okHC[0]                | CMV300_1/hostIF/core0/core0/la3961964bfb74e16d8f10c3007437f68[44]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               32 |             95 |         2.97 |
|  CMV300_1/ILA_Clk_reg                   | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               33 |            131 |         3.97 |
|  CMV300_1/hostIF/okHC[0]                |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               66 |            180 |         2.73 |
|  CMV300_1/ILA_Clk_reg                   |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |              534 |           1780 |         3.33 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


