

================================================================
== Synthesis Summary Report of 'resblock'
================================================================
+ General Information: 
    * Date:           Sat May 10 16:09:24 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        resblock
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+---------+----+------------+------------+-----+
    |                       Modules                      | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |         |    |            |            |     |
    |                       & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+---------+----+------------+------------+-----+
    |+ resblock                                          |    II|  0.00|   200720|  2.007e+06|         -|   200704|       -|    rewind|  2 (~0%)|   -|  1169 (~0%)|  1222 (~0%)|    -|
    | o VITIS_LOOP_15_1_VITIS_LOOP_16_2_VITIS_LOOP_17_3  |     -|  7.30|   200718|  2.007e+06|        16|        1|  200704|       yes|        -|   -|           -|           -|    -|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control_r | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control_r | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control_r | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | inout     | float*   |
| output   | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+--------------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                              |
+----------+-----------------+-----------+----------+--------------------------------------+
| input    | m_axi_gmem      | interface |          | channel=0                            |
| input    | s_axi_control_r | register  | offset   | name=input_r_1 offset=0x10 range=32  |
| input    | s_axi_control_r | register  | offset   | name=input_r_2 offset=0x14 range=32  |
| output   | m_axi_gmem      | interface |          | channel=0                            |
| output   | s_axi_control_r | register  | offset   | name=output_r_1 offset=0x1c range=32 |
| output   | s_axi_control_r | register  | offset   | name=output_r_2 offset=0x20 range=32 |
+----------+-----------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------------------------------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location                                           |
+--------------+-----------+--------+-------+-----------------+---------------------------------------------------------+
| m_axi_gmem   | write     | 200704 | 32    | VITIS_LOOP_15_1 | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15:19 |
| m_axi_gmem   | read      | 200704 | 32    | VITIS_LOOP_15_1 | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15:19 |
+--------------+-----------+--------+-------+-----------------+---------------------------------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------------------------------------------+-----------+--------------+--------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                                         | Direction | Burst Status | Length | Loop            | Loop Location                                           | Resolution | Problem                                                                                                 |
+--------------+----------+---------------------------------------------------------+-----------+--------------+--------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | output   | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19:18 | write     | Widen Fail   |        | VITIS_LOOP_17_3 | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:17:30 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19:20 | read      | Widen Fail   |        | VITIS_LOOP_17_3 | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:17:30 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output   | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19:18 | write     | Inferred     | 200704 | VITIS_LOOP_15_1 | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15:19 |            |                                                                                                         |
| m_axi_gmem   | input    | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:19:20 | read      | Inferred     | 200704 | VITIS_LOOP_15_1 | X:/Xilinx/workspace/resblock_hls/src/resblock.cpp:15:19 |            |                                                                                                         |
+--------------+----------+---------------------------------------------------------+-----------+--------------+--------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+-----------+-------+--------+---------+
| Name                  | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+-----------------------+-----+--------+-----------+-------+--------+---------+
| + resblock            | 0   |        |           |       |        |         |
|   add_ln15_fu_148_p2  |     |        | add_ln15  | add   | fabric | 0       |
|   icmp_ln15_fu_154_p2 |     |        | icmp_ln15 | seteq | auto   | 0       |
+-----------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |           |           |      |      |        |          |      |         | Banks            |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + resblock          |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U      | interface | m_axi     | 2    |      |        |          |      |         |                  |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------+----------------------------------------------------------------------+
| Type      | Options                                    | Location                                                             |
+-----------+--------------------------------------------+----------------------------------------------------------------------+
| interface | m_axi port=input offset=slave bundle=gmem  | ../../workspace/resblock_hls/src/resblock.cpp:10 in resblock, input  |
| interface | m_axi port=output offset=slave bundle=gmem | ../../workspace/resblock_hls/src/resblock.cpp:11 in resblock, output |
| interface | s_axilite port=return bundle=control       | ../../workspace/resblock_hls/src/resblock.cpp:12 in resblock, return |
| pipeline  | II=1                                       | ../../workspace/resblock_hls/src/resblock.cpp:18 in resblock         |
+-----------+--------------------------------------------+----------------------------------------------------------------------+


