Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 12:58:53 on Jul 25,2025
vlog "+incdir+/home/dreambigl/uvm_1.2/uvm-1.2/src" -sv -mfcu -work /home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/script/work "+define+VSIM" -timescale=1ns/100fs "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/sequence_item" "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/sequence" "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/config" "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/common" "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/interface" "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/agent" "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/scoreboard" "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/env" "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb" "+incdir+/home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/test/new_test" /home/dreambigl/uvm_1.2/uvm-1.2/src/uvm_pkg.sv /home/dreambigl/Project/DBS-Project/UVM/Q7/design/complex/complex_alu.sv /home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/interface/complex_inp_intf.sv /home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/interface/complex_out_intf.sv /home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/uvm_tb/package/complex_pkg.sv /home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/vlib/tb_complex_alu.sv -l /home/dreambigl/Project/DBS-Project/UVM/Q7/verif/complex/script/compile.log 
-- Compiling package uvm_pkg
** Warning: /home/dreambigl/uvm_1.2/uvm-1.2/src/seq/uvm_sequence_base.svh(1333): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
** Warning: /home/dreambigl/uvm_1.2/uvm-1.2/src/reg/uvm_mem_mam.svh(768): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
** Warning: /home/dreambigl/uvm_1.2/uvm-1.2/src/seq/uvm_sequence_library.svh(777): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
-- Compiling module complex_alu
-- Compiling interface complex_inp_intf
-- Compiling interface complex_out_intf
-- Compiling package complex_pkg
-- Importing package uvm_pkg
-- Compiling module tb_complex_alu
-- Importing package complex_pkg

Top level modules:
	tb_complex_alu
End time: 12:58:54 on Jul 25,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 3
