read -sv run_verilog_mid/adder_32b_8_90_fe3d49f75ab90410a45e600ff1d92d96.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_90_fe3d49f75ab90410a45e600ff1d92d96_yosys.v
