$date
	Sun Oct 23 06:04:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#221241
b10 !
1"
#221242
b10 &
b10 %
1$
#221243
0"
#221246
b1 &
1#
b1 %
#221250
b0 &
b0 %
0#
0$
#1286229
b11000 !
1"
#1286230
b11000 &
b11000 %
1$
#1286231
0"
#1286234
b1100 &
b1100 %
#1286238
b110 &
b110 %
#1286242
b11 &
b11 %
#1286246
b1010 &
b1010 %
#1286250
b101 &
b101 %
#1286254
b10000 &
b10000 %
#1286258
b1000 &
b1000 %
#1286262
b100 &
b100 %
#1286266
b10 &
b10 %
#1286270
b1 &
1#
b1 %
#1286274
b0 &
b0 %
0#
0$
#2310125
b10 !
1"
#2310126
b10 &
b10 %
1$
#2310127
0"
#2310130
b1 &
b1 %
1#
#2310134
b0 &
0#
b0 %
0$
#4500012
