<?xml version="1.0" encoding="UTF-8"?>
<!-- 
 /*******************************************************************************
 * Copyright (c) 2014 Elphel, Inc.
 * This file is a part of VDT plug-in.
 * VDT plug-in is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * VDT plug-in is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 * 
 *  Additional permission under GNU GPL version 3 section 7:
 * If you modify this Program, or any covered work, by linking or combining it
 * with Eclipse or Eclipse plugins (or a modified version of those libraries),
 * containing parts covered by the terms of EPL/CPL, the licensors of this
 * Program grant you additional permission to convey the resulting work.
 * {Corresponding Source for a non-source form of such a combination shall
 * include the source code for the parts of Eclipse or Eclipse plugins used
 * as well as that of the covered work.}
 *******************************************************************************/
 -->
<vdt-project>
	<interface name="VivadoSynthesisInterface" extends="VivadoInterface">
 		<syntax name="read_xdc_syntax" format="%(read_xdc -unmanaged %%ParamValue%|\n%)" />	
	    <typedef name="FlattenHierarchyType">
      		<paramtype kind= "enum" base="String">
      			<item value="rebuilt" label="Attempt to rebuild hierarchy after synthesis is completed"/>
      			<item value="full"    label="Flatten hierarchy of the design"/>
      			<item value="none"    label="Preserve hierarchy (prevents optimization)"/>
      		</paramtype>
    	</typedef>

	    <typedef name="GatedClockConversionType">
      		<paramtype kind= "enum" base="String">
      			<item value="off"    label="No conversion of the gated FF clocks"/>
      			<item value="on"     label="Convert gated clocks to use FF enables where possible"/>
      			<item value="auto"   label="Convert gated clocks to use FF enables where beneficial"/>
      		</paramtype>
    	</typedef>
	    <typedef name="DirectiveType">
      		<paramtype kind= "enum" base="String">
      			<item value="default"           label="Full optimization"/>
      			<item value="runtimeoptimized"  label="Some optimization skipped"/>
      		</paramtype>
    	</typedef>
	    <typedef name="ModeType">
      		<paramtype kind= "enum" base="String">
      			<item value="default"           label="Insert buffers around ImgP (imaginary property) modules"/>
      			<item value="out_of_context"    label="Mark ImgP (imaginary property) as OOC, do not insert buffers"/>
      		</paramtype>
    	</typedef>
	    <typedef name="FSMType">
      		<paramtype kind= "enum" base="String">
      			<item value="off"       label="No FSM extraction"/>
      			<item value="one_hot"   label="Extract one-hot FSM"/>
      			<item value="sequntial" label="Extract Sequential FSM"/>
      			<item value="johnson"   label="Extract Johnson FSM"/>
      			<item value="gray"      label="Extract Gray FSM"/>
      			<item value="auto"      label="Automatically decide on the FSM type to extract"/>
      		</paramtype>
    	</typedef>
	    <typedef name="ResourceSharingType">
      		<paramtype kind= "enum" base="String">
      			<item value="off"    label="No sharing of adders and such between different signals"/>
      			<item value="on"     label="Enable sharing of adders and such between different signals"/>
      			<item value="auto"   label="Automatically enable sharing of adders and such between different signals where beneficial"/>
      		</paramtype>
    	</typedef>
	</interface>

	<tool name="VivadoSynthesis" label="Load Source files to Vivado and Synthesize"
	    project="FPGA_project"
		interface="VivadoSynthesisInterface"
		package="FPGA_package"
		shell="/bin/bash"
		ignore="%VivadoIgnoreSource"
		description="Vivado Synthesis"
		result="SnapshotSynth"
		log-dir="VivadoLogDir"
		state-dir="VivadoLocalDir"
		restore="RestoreVivadoSynthesis"
		disable="DisableVivadoSynth"
		autosave="AutosaveVivadoSynthesis"
		save="SaveVivadoSynthesis"
		inherits="VivadoToolPrototype"
		top-file="%VivadoTopFile"
		define="%VivadoDefine"
		>
		
		<extensions-list>
			<extension mask="v" />
			<extension mask="tf" />
		</extensions-list>

		<action-menu>
			<action label="Synthesize with Vivado:" resource="%ImplementationTopFile"
			        check-extension="false" check-existence="true"  icon="Retort.png" />
			<action label="Check by Vivado Synthesis:" resource="%%SelectedFile"
			        check-extension="true" check-existence="true" icon="IconTestTube.png" />
		</action-menu>
<!--  TODO: find out, how to reset state and make a tool to depend on-->		
		<depends-list>
			<depends files="FilteredSourceListPar"/>
			<depends files="FilteredIncludesListPar"/>			
			<depends files="ConstraintsFiles"/>
		</depends-list>
 		
		<parameter id="VivadoTopFile"
			label="Synthesis top file" tooltip="Synthesis Verilog top file"
			default="%ImplementationTopFile"
			type="String" format="CopyValue" />

		<parameter id="VivadoDefine"
			label="Synthesis define" tooltip="`define specific to this tool"
			default="VIVADO_SYNTHESIS"
			type="String" format="CopyValue" />
 		
		<parameter id="ConstraintsFiles" type="Filelist" format="ParamListSyntax"
			default="" label="Constraints files" tooltip="Select constraint files to load to Vivado" readonly="false"
			visible="true" />
			
		<parameter id="SkipSnapshotSynth" label="Skip snapshot" tooltip="Do not create snapshot after synthesis"
		           default="false"
		           type= "Boolean" format="None"/>
		<parameter id="ResetProject" label="Reset project" tooltip="Reset project before loading source files"
		           default="true"
		           type= "Boolean" format="None"/>

		<parameter id="SkipPreSynth" label="Skip pre-synthesis" tooltip="Do not run pre-synthesis TCL commands"
		           default="false" type= "Boolean" format="None"/>
                   
		<parameter id="PreTCL" label="Pre-synthesis TCL commands" tooltip="TCL commands to run before synthesis"
			type="Stringlist" format="ProgramSyntax" default="" omit=""
			readonly="false" visible="true" />

		           
  
<!-- synth_design arguments -->  

        <parameter	id="directive"    label="Directive" tooltip= "Skip some of the optimization algorithms"
        			default="default" visible="true" omit="default" type="DirectiveType" format="Dash"/>
        <parameter 	id="name"   label="Design name" tooltip= "Design to open after synth"
         			default="" visible="true" omit="" type="String" format="Dash"/>
<!-- part is defined in "FPGA_project" -->         			
         <parameter	id="part_synth" outid="part"      label="Part (see Project)" tooltip= "Xilinx device to use (configured in 'project' dialog)"
         			default="%part" visible="true" readonly="true" omit="" type="String" format="Dash"/>
        <parameter	id="top" label="Design top module" tooltip= "Top module of the design, determined by the project top file"
        			default="%%TopModule" visible="true" omit="" readonly="true" type="String" format="Dash"/>
        <parameter	id="constrset"        label="Constraints set" tooltip= "Constraints set to use"
       				 default="" visible="true" omit="" type="String" format="Dash"/>
        <parameter	id="include_dirs"     label="Include directory" tooltip= "Include directories for Verilog `include"
        			default="" visible="true" omit="" type="Stringlist" format="DashListIndividual"/>
        <parameter	id="generic"          label="VHDL/Verilog parameters" tooltip= '"name=value" list of VHDL generic entity or Verilog parameter'
        			default="" visible="true" omit="" type="Stringlist" format="DashListIndividual"/>
        <parameter	id="verilog_define"   label="Verilog defines" tooltip= 'Verilog "macro=text" definitions'
        			default="" visible="true" omit="" type="Stringlist" format="DashListIndividual"/>
        <parameter	id="flatten_hierarchy" label="Flatten hierarchy" tooltip= "Flatten Hierarchy during LUT mapping"
        			default="rebuilt" visible="true" omit="rebuilt" type="FlattenHierarchyType" format="Dash"/>
        <parameter	id="gated_clock_conversion" label="Gated clock conversion" tooltip= "Conversion of gated clocks to FF CE where possible"
        			default="off" visible="true" omit="off" type="GatedClockConversionType" format="Dash"/>
        <parameter	id="rtl"          label="open RTL" tooltip= "Elaborate HDL source files and open RTL design"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
        <parameter	id="bufg"         label="BUFG maximal number" tooltip= "Maximum number of global buffers to use"
        			default="12"  visible="true" omit="12" type="Cardinal" format="Dash"/>
        <parameter	id="no_lc"        label="Disable LUT combining" tooltip= "Disable LUT combining feature"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
        <parameter	id="fanout_limit" label="Fanout limit" tooltip= "Maximum fanout applied during synthesis"
        			default="10000"  visible="true" omit="10000" type="Cardinal_1" format="Dash"/>
        <parameter	id="mode"       label="ImgP synthesis type" tooltip= "Imaginary property synthesis type"
        			default="default" visible="true" omit="default" type="ModeType" format="Dash"/>
        <parameter	id="fsm_extraction" label="FSM encoding" tooltip= "Finite State Machine encoding"
        			default="off" visible="true" omit="off" type="FSMType" format="Dash"/>
        <parameter	id="keep_equivalent_registers" label="Keep equivalent registers" tooltip= "Prevent merging of equivalent registers"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
        <parameter	id="resource_sharing" label="Resource sharing" tooltip= "Share resources (adders and such) between different signals"
        			default="auto" visible="true" omit="auto" type="ResourceSharingType" format="Dash"/>
        <parameter	id="control_set_opt_thershold" label="Control input threshold" tooltip= "Use dedicated FF control input if fanout exceeds this value"
        			default="4"  visible="true" omit="4" type="Cardinal_1" format="Dash"/>
        <parameter	id="quiet"    label="Quiet" tooltip= "Ignore errors, return TCL_OK in any case"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
        <parameter	id="verbose"   label="Verbose" tooltip= "Temporarily override message limits set with set_msg_config"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
                   	           
<!-- hidden (calculated) parameters -->			
<!--    <parameter id="FilteredSourceList" type="Filelist"
			format="FilteredSourceListSyntax" default="" readonly="true" visible="false" />  -->	

			
	<!-- Parameter read_xdc just copies parameter ConstraintsFiles, but they have different syntax (output representation) -->	
	
 		<parameter id="read_xdc" type="Filelist"
			 format="read_xdc_syntax" default="%ConstraintsFiles" visible="false" />
	    <parameter id="FilteredSourceListPar" type="Filelist" label="FilteredSourceListPar"
			 format="ParamListSyntax" default="%%FilteredSourceList" readonly="false" visible="true" />
	    <parameter id="FilteredIncludesListPar" type="Filelist" label="FilteredIncludesListPar"
			 format="ParamListSyntax" default="%%FilteredIncludesList" readonly="false" visible="true" />
   	    <parameter   id="VivadoSynthActionIndex" default="%%ChosenActionIndex"
					type="String" format="CopyValue" visible="false"  />
        			
<!-- parser parameters - will have different values than the base tool -->
        <parameter id="parsers_path"/>
        <parameter id="parser_name"/>
        <parameter id="PatternErrors"/>
        <parameter id="PatternWarnings"/>
        <parameter id="PatternInfo"/>
        <parameter id="InstanceCapture"/>
        <parameter id="InstanceSeparator"/>
        <parameter id="InstanceSuffix"/>
        <parameter id="parser_mode"/>
        <parameter id="NoFileProblem"/>
        <parameter id="Drc"/>
        <parameter id="Vivado_Tcl"/>
        <parameter id="Route"/>
        <parameter id="Memdata"/>
        <parameter id="Synth"/>
        <parameter id="Netlist"/>
        <parameter id="Opt"/>
        <parameter id="Project"/>
        <parameter id="Timing"/>
        <parameter id="Pwropt"/>
        <parameter id="OtherProblems"/>
        <parameter id="ShowWarnings"/>
        <parameter id="ShowInfo"/>
        <parameter id="PreGrepW"/>
        <parameter id="PreGrepI"/>
        <parameter id="GrepEWI"/>
        <parameter id="MaxMsg"/>
<!--  invisible/calculated parameters -->        			
        <parameter	id="AutosaveVivadoSynthesis" default="?%%ChosenActionIndex=0 ^ %SkipSnapshotSynth=false : true, false"
                    visible="false" type="Boolean" format="None"/>
        <parameter id="condConstraintsFiles" default="?%%ChosenActionIndex=0 : %ConstraintsFiles, "
                    visible="false" type="Filelist" format="None"/>			
			
		<input>
			<group name="General">
			    "VivadoTopFile"
			    "VivadoDefine"
			    "FilteredSourceListPar"
			    "FilteredIncludesListPar"
				"ConstraintsFiles"
				"SkipSnapshotSynth"
 				"SnapshotSynth" <!--  same as in project -->
				"ResetProject"
				"---"
				"SkipPreSynth"
				"PreTCL"
			</group>
			<group name="Synthesis">
		        "directive"
		        "---"
	 	        "top"
		        "name"
           <!-- "part" -->
		        "part_synth"
		        "constrset"
		        "include_dirs"
		        "generic"
		        "verilog_define"
		        "flatten_hierarchy"
		        "gated_clock_conversion"
		        "rtl"
		        "bufg"
		        "no_lc"
		        "fanout_limit"
		        "mode"
		        "fsm_extraction"
		        "keep_equivalent_registers"
		        "resource_sharing"
		        "control_set_opt_thershold"
		        "---"
		        "quiet"
		        "verbose"
			</group>
		</input>

		<output>
		<!-- mkdir -p vdt/npmtest -->
			<line name="vivado_copy_pre_synth">
				"-c"
				"ssh"
				"-oBatchMode=yes"
				"-l %RemoteUser %RemoteHost"
				"'"
				"mkdir -p"
				"%VivadoProjectRoot"
				"' ;"
				"rsync -avrR -e ssh"
				"%FilteredSourceListPar"
				"%FilteredIncludesListPar"
			    <if VivadoSynthActionIndex="0">
					"%ConstraintsFiles"
				</if>
				"%RemoteUser@%RemoteHost:%VivadoProjectRoot"
			</line>
<!-- TODO: Make it OK to use just strings, not parameters in dest (for console names) -->			
			<line name="vivado_run_synth"
			      dest="VivadoConsole"
			      mark="``" 
			      sep=" "
			      prompt="@@FINISH@@"
			      success="synth_design completed successfully"
			      log=""
			      stdout="parser_Vivado">
			      <!-- synth_design completed successfully reset_project -quiet (quiet - will not complain if nothing opened)-->
			      "cd ~/%VivadoProjectRoot\n"
			      "set outputDir ~/%VivadoProjectRoot/%VivadoRemoteDir\n"
			      <if ResetProject="true"> 
			          "close_project -quiet\n"
			      </if>
			      <!-- Increase number of warning lines, filter them separately. TODO: add configuration parameter -->
                  "set_msg_config -severity WARNING -limit 10000\n"			      
			      "file mkdir $outputDir\n"
			      "read_verilog "
			      "%FilteredSourceListPar\n"
			      <if VivadoSynthActionIndex="0">
				      <if ConstraintsFiles="">
				          "puts \"No constraints files specified, skipping read_xdc command\";\n"
				      </if>
				      <if-not ConstraintsFiles="">
	                     "%read_xdc\n"
				      </if-not>
			      </if>
		          <!-- Run pre-synthesis TCL commands (if specified) -->
			      <if SkipPreSynth="false">
				      <if-not PreTCL="">
				      		"%PreTCL\n"
				      </if-not>
				      <if PreTCL="">
				      		"puts \"No pre-synthesis TCL commands specified\"\n"'
				      </if>
			      </if>
			      "%MaxMsg\n"
			      "synth_design"
		          "%top"
			      <if VivadoSynthActionIndex="0">
		 		      "%name"
			          <!-- "%part"  -->
			          "%part_synth"
			          "%constrset"
			          "%include_dirs"
			          "%generic"
			          "%verilog_define"
			          "%flatten_hierarchy"
			          "%gated_clock_conversion"
			          "%directive"
			          "%rtl"
			          "%bufg"
			          "%no_lc"
			          "%fanout_limit"
			          "%mode"
			          "%fsm_extraction"
			          "%keep_equivalent_registers"
			          "%resource_sharing"
			          "%control_set_opt_thershold"
		          </if>
		          "%quiet"
		          "%verbose"
			      "\n"
				"puts \"@@FINISH@@\"\n"
			</line>
		</output>
	</tool>
	
	<!--  Restore tool for VivadoSynthesis -->
	<tool name="RestoreVivadoSynthesis"
		project="FPGA_project"
		interface="VivadoInterface"
		package="FPGA_package"
		inherits="RestoreVivado"/>
	<!--  Save tool for VivadoSynthesis -->

	<tool name="SaveVivadoSynthesis"
		project="FPGA_project"
		interface="VivadoInterface"
		package="FPGA_package"
		inherits="SaveVivado"/>
</vdt-project>
