
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.55

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.49    0.01    0.08    0.08 v rx_done$_SDFFE_PN0P_/Q (DFF_X1)
                                         rx_done (net)
                  0.01    0.00    0.08 v _154_/A1 (NAND2_X1)
     1    1.75    0.01    0.01    0.09 ^ _154_/ZN (NAND2_X1)
                                         _051_ (net)
                  0.01    0.00    0.09 ^ _155_/B2 (AOI21_X1)
     1    1.24    0.01    0.01    0.11 v _155_/ZN (AOI21_X1)
                                         _021_ (net)
                  0.01    0.00    0.11 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.80    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _173_/A (BUF_X4)
     9   19.70    0.01    0.03    0.23 ^ _173_/Z (BUF_X4)
                                         _061_ (net)
                  0.01    0.00    0.23 ^ _192_/A1 (AND4_X4)
     1    6.69    0.01    0.05    0.27 ^ _192_/ZN (AND4_X4)
                                         _077_ (net)
                  0.01    0.00    0.27 ^ _193_/A (BUF_X8)
    10   25.58    0.01    0.03    0.30 ^ _193_/Z (BUF_X8)
                                         _078_ (net)
                  0.01    0.00    0.30 ^ _194_/A (AOI21_X4)
     5   18.00    0.01    0.02    0.32 v _194_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.01    0.00    0.32 v _202_/A3 (OR3_X4)
     1    3.01    0.01    0.07    0.39 v _202_/ZN (OR3_X4)
                                         _085_ (net)
                  0.01    0.00    0.39 v _203_/B2 (AOI21_X2)
     1    1.19    0.02    0.03    0.41 ^ _203_/ZN (AOI21_X2)
                                         _007_ (net)
                  0.02    0.00    0.41 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.80    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _173_/A (BUF_X4)
     9   19.70    0.01    0.03    0.23 ^ _173_/Z (BUF_X4)
                                         _061_ (net)
                  0.01    0.00    0.23 ^ _192_/A1 (AND4_X4)
     1    6.69    0.01    0.05    0.27 ^ _192_/ZN (AND4_X4)
                                         _077_ (net)
                  0.01    0.00    0.27 ^ _193_/A (BUF_X8)
    10   25.58    0.01    0.03    0.30 ^ _193_/Z (BUF_X8)
                                         _078_ (net)
                  0.01    0.00    0.30 ^ _194_/A (AOI21_X4)
     5   18.00    0.01    0.02    0.32 v _194_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.01    0.00    0.32 v _202_/A3 (OR3_X4)
     1    3.01    0.01    0.07    0.39 v _202_/ZN (OR3_X4)
                                         _085_ (net)
                  0.01    0.00    0.39 v _203_/B2 (AOI21_X2)
     1    1.19    0.02    0.03    0.41 ^ _203_/ZN (AOI21_X2)
                                         _007_ (net)
                  0.02    0.00    0.41 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.93e-04   4.20e-06   2.14e-06   1.99e-04  82.9%
Combinational          2.00e-05   1.84e-05   2.85e-06   4.12e-05  17.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.13e-04   2.26e-05   5.00e-06   2.40e-04 100.0%
                          88.5%       9.4%       2.1%
