{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/ArithmeticLogicUnit/ALU.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/CPU16.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/ClockPrescaler/ClockPrescaler.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/ClockPrescaler/gowin_rom16/rom16_clk.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/DoubleDabbler/DoubleDabbler.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/FrameTimingUnit/FrameTimingUnit.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/Memory/RAM.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/Memory/gowin_dpb/dp_bsram8.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/MillisecondTimer/TimerMS.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/Opcodes&Microcode/Microcode.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/Opcodes&Microcode/MicrocodePackage.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/Opcodes&Microcode/OpcodePackage.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/Opcodes&Microcode/Opcodes.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/CPU/ProgramCounter/PC.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/DisplayTransmissionControlUnit/DTCU.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/FloatingPoint/FP_FP2int/FP_FP2int.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/FloatingPoint/FP_FP2int/gowin_rom16/rom16_fp2i.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/FloatingPoint/FP_Input_Pipe.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/FloatingPoint/FP_Int2fp/FP_Int2fp.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/FloatingPoint/FP_Int2fp/gowin_rom16/rom16_i2fp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/FloatingPoint/FP_Output_Pipe.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/FrameBuffer/FrameBuffer.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/FrameBuffer/gowin_dpb/dp_bsram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/GPU16.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/I2C/I2C_Controller.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/IntegerMaths/IM_Log16.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/IntegerMaths/IM_Log18.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/LineDrawerUnit/LDU.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/MatrixAccelerationUnit/MAU.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/MatrixAccelerationUnit/MAU4.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/MatrixAccelerationUnit/MAU_Adder.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/MatrixAccelerationUnit/MAU_Multiplier.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/MatrixAccelerationUnit/MatRAM_Lane_Controller.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/MatrixAccelerationUnit/gowin_dpb/dp_bsram16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/MatrixAccelerationUnit/gowin_mult/mult18.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/Opcodes&Microcode/GPU_Microcode.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/Opcodes&Microcode/GPU_MicrocodePackage.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/Opcodes&Microcode/GPU_OpcodePackage.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/Opcodes&Microcode/GPU_Opcodes.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/PC/GPU_PC.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/VRAM/VRAM.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/stanr/Documents/16bitComputer/GPU/VRAM/gowin_dpb/dp_bsram16v.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/stanr/Documents/TangNano/SR-1_SoC/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}