/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Nov 14 03:20:38 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_UART0_PER_H__
#define BCHP_UART0_PER_H__

/***************************************************************************
 *UART0_PER - UART 0 Interface / Control Registers PER
 ***************************************************************************/
#define BCHP_UART0_PER_CONTROL                   0x14e00500 /* Uart Control Register */
#define BCHP_UART0_PER_BAUDWORD                  0x14e00504 /* BAUDWORD Register */
#define BCHP_UART0_PER_MISC_CTL                  0x14e00508 /* Uart Miscellaneous Control Register */
#define BCHP_UART0_PER_EXT_INPUT                 0x14e0050c /* External Input Configuration Register */
#define BCHP_UART0_PER_INTSTATUSMASK             0x14e00510 /* Interrupt Mask/Status Register */
#define BCHP_UART0_PER_UARTFIFO                  0x14e00514 /* Uart Fifo Register */

/***************************************************************************
 *CONTROL - Uart Control Register
 ***************************************************************************/
/* UART0_PER :: CONTROL :: reserved0 [31:24] */
#define BCHP_UART0_PER_CONTROL_reserved0_MASK                      0xff000000
#define BCHP_UART0_PER_CONTROL_reserved0_SHIFT                     24

/* UART0_PER :: CONTROL :: BRGEN [23:23] */
#define BCHP_UART0_PER_CONTROL_BRGEN_MASK                          0x00800000
#define BCHP_UART0_PER_CONTROL_BRGEN_SHIFT                         23
#define BCHP_UART0_PER_CONTROL_BRGEN_DEFAULT                       0x00000000

/* UART0_PER :: CONTROL :: TXEN [22:22] */
#define BCHP_UART0_PER_CONTROL_TXEN_MASK                           0x00400000
#define BCHP_UART0_PER_CONTROL_TXEN_SHIFT                          22
#define BCHP_UART0_PER_CONTROL_TXEN_DEFAULT                        0x00000000

/* UART0_PER :: CONTROL :: RXEN [21:21] */
#define BCHP_UART0_PER_CONTROL_RXEN_MASK                           0x00200000
#define BCHP_UART0_PER_CONTROL_RXEN_SHIFT                          21
#define BCHP_UART0_PER_CONTROL_RXEN_DEFAULT                        0x00000000

/* UART0_PER :: CONTROL :: LOOPBK [20:20] */
#define BCHP_UART0_PER_CONTROL_LOOPBK_MASK                         0x00100000
#define BCHP_UART0_PER_CONTROL_LOOPBK_SHIFT                        20
#define BCHP_UART0_PER_CONTROL_LOOPBK_DEFAULT                      0x00000000

/* UART0_PER :: CONTROL :: TXPARITYEN [19:19] */
#define BCHP_UART0_PER_CONTROL_TXPARITYEN_MASK                     0x00080000
#define BCHP_UART0_PER_CONTROL_TXPARITYEN_SHIFT                    19
#define BCHP_UART0_PER_CONTROL_TXPARITYEN_DEFAULT                  0x00000000

/* UART0_PER :: CONTROL :: TXPARITYEVEN [18:18] */
#define BCHP_UART0_PER_CONTROL_TXPARITYEVEN_MASK                   0x00040000
#define BCHP_UART0_PER_CONTROL_TXPARITYEVEN_SHIFT                  18
#define BCHP_UART0_PER_CONTROL_TXPARITYEVEN_DEFAULT                0x00000000

/* UART0_PER :: CONTROL :: RXPARITYEN [17:17] */
#define BCHP_UART0_PER_CONTROL_RXPARITYEN_MASK                     0x00020000
#define BCHP_UART0_PER_CONTROL_RXPARITYEN_SHIFT                    17
#define BCHP_UART0_PER_CONTROL_RXPARITYEN_DEFAULT                  0x00000000

/* UART0_PER :: CONTROL :: RXPARITYEVEN [16:16] */
#define BCHP_UART0_PER_CONTROL_RXPARITYEVEN_MASK                   0x00010000
#define BCHP_UART0_PER_CONTROL_RXPARITYEVEN_SHIFT                  16
#define BCHP_UART0_PER_CONTROL_RXPARITYEVEN_DEFAULT                0x00000000

/* UART0_PER :: CONTROL :: reserved1 [15:15] */
#define BCHP_UART0_PER_CONTROL_reserved1_MASK                      0x00008000
#define BCHP_UART0_PER_CONTROL_reserved1_SHIFT                     15

/* UART0_PER :: CONTROL :: XMITBREAK [14:14] */
#define BCHP_UART0_PER_CONTROL_XMITBREAK_MASK                      0x00004000
#define BCHP_UART0_PER_CONTROL_XMITBREAK_SHIFT                     14
#define BCHP_UART0_PER_CONTROL_XMITBREAK_DEFAULT                   0x00000000

/* UART0_PER :: CONTROL :: BITSSYM [13:12] */
#define BCHP_UART0_PER_CONTROL_BITSSYM_MASK                        0x00003000
#define BCHP_UART0_PER_CONTROL_BITSSYM_SHIFT                       12
#define BCHP_UART0_PER_CONTROL_BITSSYM_DEFAULT                     0x00000000

/* UART0_PER :: CONTROL :: STOPBITS [11:08] */
#define BCHP_UART0_PER_CONTROL_STOPBITS_MASK                       0x00000f00
#define BCHP_UART0_PER_CONTROL_STOPBITS_SHIFT                      8
#define BCHP_UART0_PER_CONTROL_STOPBITS_DEFAULT                    0x00000000

/* UART0_PER :: CONTROL :: RSTTXFIFOS [07:07] */
#define BCHP_UART0_PER_CONTROL_RSTTXFIFOS_MASK                     0x00000080
#define BCHP_UART0_PER_CONTROL_RSTTXFIFOS_SHIFT                    7
#define BCHP_UART0_PER_CONTROL_RSTTXFIFOS_DEFAULT                  0x00000000

/* UART0_PER :: CONTROL :: RSTRXFIFOS [06:06] */
#define BCHP_UART0_PER_CONTROL_RSTRXFIFOS_MASK                     0x00000040
#define BCHP_UART0_PER_CONTROL_RSTRXFIFOS_SHIFT                    6
#define BCHP_UART0_PER_CONTROL_RSTRXFIFOS_DEFAULT                  0x00000000

/* UART0_PER :: CONTROL :: RSTTXDN [05:05] */
#define BCHP_UART0_PER_CONTROL_RSTTXDN_MASK                        0x00000020
#define BCHP_UART0_PER_CONTROL_RSTTXDN_SHIFT                       5
#define BCHP_UART0_PER_CONTROL_RSTTXDN_DEFAULT                     0x00000000

/* UART0_PER :: CONTROL :: RXTIMEOUTCNT [04:00] */
#define BCHP_UART0_PER_CONTROL_RXTIMEOUTCNT_MASK                   0x0000001f
#define BCHP_UART0_PER_CONTROL_RXTIMEOUTCNT_SHIFT                  0
#define BCHP_UART0_PER_CONTROL_RXTIMEOUTCNT_DEFAULT                0x00000000

/***************************************************************************
 *BAUDWORD - BAUDWORD Register
 ***************************************************************************/
/* UART0_PER :: BAUDWORD :: BAUDWORD [31:00] */
#define BCHP_UART0_PER_BAUDWORD_BAUDWORD_MASK                      0xffffffff
#define BCHP_UART0_PER_BAUDWORD_BAUDWORD_SHIFT                     0
#define BCHP_UART0_PER_BAUDWORD_BAUDWORD_DEFAULT                   0x00000000

/***************************************************************************
 *MISC_CTL - Uart Miscellaneous Control Register
 ***************************************************************************/
/* UART0_PER :: MISC_CTL :: reserved0 [31:29] */
#define BCHP_UART0_PER_MISC_CTL_reserved0_MASK                     0xe0000000
#define BCHP_UART0_PER_MISC_CTL_reserved0_SHIFT                    29

/* UART0_PER :: MISC_CTL :: TxFifoFillLevel [28:24] */
#define BCHP_UART0_PER_MISC_CTL_TxFifoFillLevel_MASK               0x1f000000
#define BCHP_UART0_PER_MISC_CTL_TxFifoFillLevel_SHIFT              24
#define BCHP_UART0_PER_MISC_CTL_TxFifoFillLevel_DEFAULT            0x00000000

/* UART0_PER :: MISC_CTL :: reserved1 [23:21] */
#define BCHP_UART0_PER_MISC_CTL_reserved1_MASK                     0x00e00000
#define BCHP_UART0_PER_MISC_CTL_reserved1_SHIFT                    21

/* UART0_PER :: MISC_CTL :: RxFifoFillLevel [20:16] */
#define BCHP_UART0_PER_MISC_CTL_RxFifoFillLevel_MASK               0x001f0000
#define BCHP_UART0_PER_MISC_CTL_RxFifoFillLevel_SHIFT              16
#define BCHP_UART0_PER_MISC_CTL_RxFifoFillLevel_DEFAULT            0x00000000

/* UART0_PER :: MISC_CTL :: TxFifoThreshold [15:12] */
#define BCHP_UART0_PER_MISC_CTL_TxFifoThreshold_MASK               0x0000f000
#define BCHP_UART0_PER_MISC_CTL_TxFifoThreshold_SHIFT              12
#define BCHP_UART0_PER_MISC_CTL_TxFifoThreshold_DEFAULT            0x00000008

/* UART0_PER :: MISC_CTL :: RxFifoThreshold [11:08] */
#define BCHP_UART0_PER_MISC_CTL_RxFifoThreshold_MASK               0x00000f00
#define BCHP_UART0_PER_MISC_CTL_RxFifoThreshold_SHIFT              8
#define BCHP_UART0_PER_MISC_CTL_RxFifoThreshold_DEFAULT            0x00000008

/* UART0_PER :: MISC_CTL :: reserved2 [07:02] */
#define BCHP_UART0_PER_MISC_CTL_reserved2_MASK                     0x000000fc
#define BCHP_UART0_PER_MISC_CTL_reserved2_SHIFT                    2

/* UART0_PER :: MISC_CTL :: UART_RTS_OUT [01:01] */
#define BCHP_UART0_PER_MISC_CTL_UART_RTS_OUT_MASK                  0x00000002
#define BCHP_UART0_PER_MISC_CTL_UART_RTS_OUT_SHIFT                 1
#define BCHP_UART0_PER_MISC_CTL_UART_RTS_OUT_DEFAULT               0x00000000

/* UART0_PER :: MISC_CTL :: UART_DTR_OUT [00:00] */
#define BCHP_UART0_PER_MISC_CTL_UART_DTR_OUT_MASK                  0x00000001
#define BCHP_UART0_PER_MISC_CTL_UART_DTR_OUT_SHIFT                 0
#define BCHP_UART0_PER_MISC_CTL_UART_DTR_OUT_DEFAULT               0x00000000

/***************************************************************************
 *EXT_INPUT - External Input Configuration Register
 ***************************************************************************/
/* UART0_PER :: EXT_INPUT :: reserved0 [31:20] */
#define BCHP_UART0_PER_EXT_INPUT_reserved0_MASK                    0xfff00000
#define BCHP_UART0_PER_EXT_INPUT_reserved0_SHIFT                   20

/* UART0_PER :: EXT_INPUT :: DSRNoSense [19:19] */
#define BCHP_UART0_PER_EXT_INPUT_DSRNoSense_MASK                   0x00080000
#define BCHP_UART0_PER_EXT_INPUT_DSRNoSense_SHIFT                  19
#define BCHP_UART0_PER_EXT_INPUT_DSRNoSense_DEFAULT                0x00000000

/* UART0_PER :: EXT_INPUT :: DCDNoSense [18:18] */
#define BCHP_UART0_PER_EXT_INPUT_DCDNoSense_MASK                   0x00040000
#define BCHP_UART0_PER_EXT_INPUT_DCDNoSense_SHIFT                  18
#define BCHP_UART0_PER_EXT_INPUT_DCDNoSense_DEFAULT                0x00000000

/* UART0_PER :: EXT_INPUT :: CTSNoSense [17:17] */
#define BCHP_UART0_PER_EXT_INPUT_CTSNoSense_MASK                   0x00020000
#define BCHP_UART0_PER_EXT_INPUT_CTSNoSense_SHIFT                  17
#define BCHP_UART0_PER_EXT_INPUT_CTSNoSense_DEFAULT                0x00000000

/* UART0_PER :: EXT_INPUT :: RINoSense [16:16] */
#define BCHP_UART0_PER_EXT_INPUT_RINoSense_MASK                    0x00010000
#define BCHP_UART0_PER_EXT_INPUT_RINoSense_SHIFT                   16
#define BCHP_UART0_PER_EXT_INPUT_RINoSense_DEFAULT                 0x00000000

/* UART0_PER :: EXT_INPUT :: DSREdg [15:15] */
#define BCHP_UART0_PER_EXT_INPUT_DSREdg_MASK                       0x00008000
#define BCHP_UART0_PER_EXT_INPUT_DSREdg_SHIFT                      15
#define BCHP_UART0_PER_EXT_INPUT_DSREdg_DEFAULT                    0x00000000

/* UART0_PER :: EXT_INPUT :: DCDEdg [14:14] */
#define BCHP_UART0_PER_EXT_INPUT_DCDEdg_MASK                       0x00004000
#define BCHP_UART0_PER_EXT_INPUT_DCDEdg_SHIFT                      14
#define BCHP_UART0_PER_EXT_INPUT_DCDEdg_DEFAULT                    0x00000000

/* UART0_PER :: EXT_INPUT :: CTSEdg [13:13] */
#define BCHP_UART0_PER_EXT_INPUT_CTSEdg_MASK                       0x00002000
#define BCHP_UART0_PER_EXT_INPUT_CTSEdg_SHIFT                      13
#define BCHP_UART0_PER_EXT_INPUT_CTSEdg_DEFAULT                    0x00000000

/* UART0_PER :: EXT_INPUT :: RIEdg [12:12] */
#define BCHP_UART0_PER_EXT_INPUT_RIEdg_MASK                        0x00001000
#define BCHP_UART0_PER_EXT_INPUT_RIEdg_SHIFT                       12
#define BCHP_UART0_PER_EXT_INPUT_RIEdg_DEFAULT                     0x00000000

/* UART0_PER :: EXT_INPUT :: DSRMsk [11:11] */
#define BCHP_UART0_PER_EXT_INPUT_DSRMsk_MASK                       0x00000800
#define BCHP_UART0_PER_EXT_INPUT_DSRMsk_SHIFT                      11
#define BCHP_UART0_PER_EXT_INPUT_DSRMsk_DEFAULT                    0x00000000

/* UART0_PER :: EXT_INPUT :: DCDMsk [10:10] */
#define BCHP_UART0_PER_EXT_INPUT_DCDMsk_MASK                       0x00000400
#define BCHP_UART0_PER_EXT_INPUT_DCDMsk_SHIFT                      10
#define BCHP_UART0_PER_EXT_INPUT_DCDMsk_DEFAULT                    0x00000000

/* UART0_PER :: EXT_INPUT :: CTSMsk [09:09] */
#define BCHP_UART0_PER_EXT_INPUT_CTSMsk_MASK                       0x00000200
#define BCHP_UART0_PER_EXT_INPUT_CTSMsk_SHIFT                      9
#define BCHP_UART0_PER_EXT_INPUT_CTSMsk_DEFAULT                    0x00000000

/* UART0_PER :: EXT_INPUT :: RIMsk [08:08] */
#define BCHP_UART0_PER_EXT_INPUT_RIMsk_MASK                        0x00000100
#define BCHP_UART0_PER_EXT_INPUT_RIMsk_SHIFT                       8
#define BCHP_UART0_PER_EXT_INPUT_RIMsk_DEFAULT                     0x00000000

/* UART0_PER :: EXT_INPUT :: DELTA_DSR [07:07] */
#define BCHP_UART0_PER_EXT_INPUT_DELTA_DSR_MASK                    0x00000080
#define BCHP_UART0_PER_EXT_INPUT_DELTA_DSR_SHIFT                   7
#define BCHP_UART0_PER_EXT_INPUT_DELTA_DSR_DEFAULT                 0x00000000

/* UART0_PER :: EXT_INPUT :: DELTA_DCD [06:06] */
#define BCHP_UART0_PER_EXT_INPUT_DELTA_DCD_MASK                    0x00000040
#define BCHP_UART0_PER_EXT_INPUT_DELTA_DCD_SHIFT                   6
#define BCHP_UART0_PER_EXT_INPUT_DELTA_DCD_DEFAULT                 0x00000000

/* UART0_PER :: EXT_INPUT :: DELTA_CTS [05:05] */
#define BCHP_UART0_PER_EXT_INPUT_DELTA_CTS_MASK                    0x00000020
#define BCHP_UART0_PER_EXT_INPUT_DELTA_CTS_SHIFT                   5
#define BCHP_UART0_PER_EXT_INPUT_DELTA_CTS_DEFAULT                 0x00000000

/* UART0_PER :: EXT_INPUT :: DELTA_RI [04:04] */
#define BCHP_UART0_PER_EXT_INPUT_DELTA_RI_MASK                     0x00000010
#define BCHP_UART0_PER_EXT_INPUT_DELTA_RI_SHIFT                    4
#define BCHP_UART0_PER_EXT_INPUT_DELTA_RI_DEFAULT                  0x00000000

/* UART0_PER :: EXT_INPUT :: DSR [03:03] */
#define BCHP_UART0_PER_EXT_INPUT_DSR_MASK                          0x00000008
#define BCHP_UART0_PER_EXT_INPUT_DSR_SHIFT                         3
#define BCHP_UART0_PER_EXT_INPUT_DSR_DEFAULT                       0x00000000

/* UART0_PER :: EXT_INPUT :: DCD [02:02] */
#define BCHP_UART0_PER_EXT_INPUT_DCD_MASK                          0x00000004
#define BCHP_UART0_PER_EXT_INPUT_DCD_SHIFT                         2
#define BCHP_UART0_PER_EXT_INPUT_DCD_DEFAULT                       0x00000000

/* UART0_PER :: EXT_INPUT :: CTS [01:01] */
#define BCHP_UART0_PER_EXT_INPUT_CTS_MASK                          0x00000002
#define BCHP_UART0_PER_EXT_INPUT_CTS_SHIFT                         1
#define BCHP_UART0_PER_EXT_INPUT_CTS_DEFAULT                       0x00000000

/* UART0_PER :: EXT_INPUT :: RI [00:00] */
#define BCHP_UART0_PER_EXT_INPUT_RI_MASK                           0x00000001
#define BCHP_UART0_PER_EXT_INPUT_RI_SHIFT                          0
#define BCHP_UART0_PER_EXT_INPUT_RI_DEFAULT                        0x00000000

/***************************************************************************
 *INTSTATUSMASK - Interrupt Mask/Status Register
 ***************************************************************************/
/* UART0_PER :: INTSTATUSMASK :: TXCHARDONEMSK [31:31] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXCHARDONEMSK_MASK            0x80000000
#define BCHP_UART0_PER_INTSTATUSMASK_TXCHARDONEMSK_SHIFT           31

/* UART0_PER :: INTSTATUSMASK :: RXBRKMSK [30:30] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXBRKMSK_MASK                 0x40000000
#define BCHP_UART0_PER_INTSTATUSMASK_RXBRKMSK_SHIFT                30

/* UART0_PER :: INTSTATUSMASK :: RXPARERRMSK [29:29] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXPARERRMSK_MASK              0x20000000
#define BCHP_UART0_PER_INTSTATUSMASK_RXPARERRMSK_SHIFT             29

/* UART0_PER :: INTSTATUSMASK :: RXFRAMERRMSK [28:28] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXFRAMERRMSK_MASK             0x10000000
#define BCHP_UART0_PER_INTSTATUSMASK_RXFRAMERRMSK_SHIFT            28

/* UART0_PER :: INTSTATUSMASK :: RXFIFONEMSK [27:27] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFONEMSK_MASK              0x08000000
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFONEMSK_SHIFT             27

/* UART0_PER :: INTSTATUSMASK :: RXFIFOTHOLDMSK [26:26] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFOTHOLDMSK_MASK           0x04000000
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFOTHOLDMSK_SHIFT          26

/* UART0_PER :: INTSTATUSMASK :: RXFIFOFULLMSK [25:25] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFOFULLMSK_MASK            0x02000000
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFOFULLMSK_SHIFT           25

/* UART0_PER :: INTSTATUSMASK :: RXTIMEOUTMSK [24:24] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXTIMEOUTMSK_MASK             0x01000000
#define BCHP_UART0_PER_INTSTATUSMASK_RXTIMEOUTMSK_SHIFT            24

/* UART0_PER :: INTSTATUSMASK :: RXOVFERRMSK [23:23] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXOVFERRMSK_MASK              0x00800000
#define BCHP_UART0_PER_INTSTATUSMASK_RXOVFERRMSK_SHIFT             23

/* UART0_PER :: INTSTATUSMASK :: RXUNDERRMSK [22:22] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXUNDERRMSK_MASK              0x00400000
#define BCHP_UART0_PER_INTSTATUSMASK_RXUNDERRMSK_SHIFT             22

/* UART0_PER :: INTSTATUSMASK :: TXFIFOEMTMSK [21:21] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXFIFOEMTMSK_MASK             0x00200000
#define BCHP_UART0_PER_INTSTATUSMASK_TXFIFOEMTMSK_SHIFT            21

/* UART0_PER :: INTSTATUSMASK :: TXREADLATCHMSK [20:20] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXREADLATCHMSK_MASK           0x00100000
#define BCHP_UART0_PER_INTSTATUSMASK_TXREADLATCHMSK_SHIFT          20

/* UART0_PER :: INTSTATUSMASK :: TXFIFOTHOLDMSK [19:19] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXFIFOTHOLDMSK_MASK           0x00080000
#define BCHP_UART0_PER_INTSTATUSMASK_TXFIFOTHOLDMSK_SHIFT          19

/* UART0_PER :: INTSTATUSMASK :: TXOVFERRMSK [18:18] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXOVFERRMSK_MASK              0x00040000
#define BCHP_UART0_PER_INTSTATUSMASK_TXOVFERRMSK_SHIFT             18

/* UART0_PER :: INTSTATUSMASK :: TXUNDERRMSK [17:17] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXUNDERRMSK_MASK              0x00020000
#define BCHP_UART0_PER_INTSTATUSMASK_TXUNDERRMSK_SHIFT             17

/* UART0_PER :: INTSTATUSMASK :: DELTAIPMSK [16:16] */
#define BCHP_UART0_PER_INTSTATUSMASK_DELTAIPMSK_MASK               0x00010000
#define BCHP_UART0_PER_INTSTATUSMASK_DELTAIPMSK_SHIFT              16

/* UART0_PER :: INTSTATUSMASK :: TXCHARDONE [15:15] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXCHARDONE_MASK               0x00008000
#define BCHP_UART0_PER_INTSTATUSMASK_TXCHARDONE_SHIFT              15

/* UART0_PER :: INTSTATUSMASK :: RXBRK [14:14] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXBRK_MASK                    0x00004000
#define BCHP_UART0_PER_INTSTATUSMASK_RXBRK_SHIFT                   14

/* UART0_PER :: INTSTATUSMASK :: RXPARERR [13:13] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXPARERR_MASK                 0x00002000
#define BCHP_UART0_PER_INTSTATUSMASK_RXPARERR_SHIFT                13

/* UART0_PER :: INTSTATUSMASK :: RXFRAMERR [12:12] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXFRAMERR_MASK                0x00001000
#define BCHP_UART0_PER_INTSTATUSMASK_RXFRAMERR_SHIFT               12

/* UART0_PER :: INTSTATUSMASK :: RXFIFONE [11:11] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFONE_MASK                 0x00000800
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFONE_SHIFT                11

/* UART0_PER :: INTSTATUSMASK :: RXFIFOTHOLD [10:10] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFOTHOLD_MASK              0x00000400
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFOTHOLD_SHIFT             10

/* UART0_PER :: INTSTATUSMASK :: RXFIFOFULL [09:09] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFOFULL_MASK               0x00000200
#define BCHP_UART0_PER_INTSTATUSMASK_RXFIFOFULL_SHIFT              9

/* UART0_PER :: INTSTATUSMASK :: RXTIMEOUT [08:08] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXTIMEOUT_MASK                0x00000100
#define BCHP_UART0_PER_INTSTATUSMASK_RXTIMEOUT_SHIFT               8

/* UART0_PER :: INTSTATUSMASK :: RXOVFERR [07:07] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXOVFERR_MASK                 0x00000080
#define BCHP_UART0_PER_INTSTATUSMASK_RXOVFERR_SHIFT                7

/* UART0_PER :: INTSTATUSMASK :: RXUNDERR [06:06] */
#define BCHP_UART0_PER_INTSTATUSMASK_RXUNDERR_MASK                 0x00000040
#define BCHP_UART0_PER_INTSTATUSMASK_RXUNDERR_SHIFT                6

/* UART0_PER :: INTSTATUSMASK :: TXFIFOEMT [05:05] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXFIFOEMT_MASK                0x00000020
#define BCHP_UART0_PER_INTSTATUSMASK_TXFIFOEMT_SHIFT               5

/* UART0_PER :: INTSTATUSMASK :: TXREADLATCH [04:04] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXREADLATCH_MASK              0x00000010
#define BCHP_UART0_PER_INTSTATUSMASK_TXREADLATCH_SHIFT             4

/* UART0_PER :: INTSTATUSMASK :: TXFIFOTHOLD [03:03] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXFIFOTHOLD_MASK              0x00000008
#define BCHP_UART0_PER_INTSTATUSMASK_TXFIFOTHOLD_SHIFT             3

/* UART0_PER :: INTSTATUSMASK :: TXOVFERR [02:02] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXOVFERR_MASK                 0x00000004
#define BCHP_UART0_PER_INTSTATUSMASK_TXOVFERR_SHIFT                2

/* UART0_PER :: INTSTATUSMASK :: TXUNDERR [01:01] */
#define BCHP_UART0_PER_INTSTATUSMASK_TXUNDERR_MASK                 0x00000002
#define BCHP_UART0_PER_INTSTATUSMASK_TXUNDERR_SHIFT                1

/* UART0_PER :: INTSTATUSMASK :: DELTAIP [00:00] */
#define BCHP_UART0_PER_INTSTATUSMASK_DELTAIP_MASK                  0x00000001
#define BCHP_UART0_PER_INTSTATUSMASK_DELTAIP_SHIFT                 0
#define BCHP_UART0_PER_INTSTATUSMASK_DELTAIP_DEFAULT               0x00000000

/***************************************************************************
 *UARTFIFO - Uart Fifo Register
 ***************************************************************************/
/* UART0_PER :: UARTFIFO :: reserved0 [31:11] */
#define BCHP_UART0_PER_UARTFIFO_reserved0_MASK                     0xfffff800
#define BCHP_UART0_PER_UARTFIFO_reserved0_SHIFT                    11

/* UART0_PER :: UARTFIFO :: BrkDet [10:10] */
#define BCHP_UART0_PER_UARTFIFO_BrkDet_MASK                        0x00000400
#define BCHP_UART0_PER_UARTFIFO_BrkDet_SHIFT                       10
#define BCHP_UART0_PER_UARTFIFO_BrkDet_DEFAULT                     0x00000000

/* UART0_PER :: UARTFIFO :: ParErr [09:09] */
#define BCHP_UART0_PER_UARTFIFO_ParErr_MASK                        0x00000200
#define BCHP_UART0_PER_UARTFIFO_ParErr_SHIFT                       9
#define BCHP_UART0_PER_UARTFIFO_ParErr_DEFAULT                     0x00000000

/* UART0_PER :: UARTFIFO :: FrmErr [08:08] */
#define BCHP_UART0_PER_UARTFIFO_FrmErr_MASK                        0x00000100
#define BCHP_UART0_PER_UARTFIFO_FrmErr_SHIFT                       8
#define BCHP_UART0_PER_UARTFIFO_FrmErr_DEFAULT                     0x00000000

/* UART0_PER :: UARTFIFO :: Data [07:00] */
#define BCHP_UART0_PER_UARTFIFO_Data_MASK                          0x000000ff
#define BCHP_UART0_PER_UARTFIFO_Data_SHIFT                         0
#define BCHP_UART0_PER_UARTFIFO_Data_DEFAULT                       0x00000000

#endif /* #ifndef BCHP_UART0_PER_H__ */

/* End of File */
