--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf OExp01.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4816 paths analyzed, 473 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.044ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_22/P7SEG/sh_clk (SLICE_X47Y115.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_22/P7SEG/sh_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 0)
  Clock Path Skew:      -0.512ns (0.990 - 1.502)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_22/P7SEG/sh_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y33.AQ     Tcko                  0.223   rst
                                                       XLXI_2/rst
    SLICE_X47Y115.SR     net (fanout=228)      4.062   rst
    SLICE_X47Y115.CLK    Trck                  0.212   XLXI_22/P7SEG/sh_clk
                                                       XLXI_22/P7SEG/sh_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (0.435ns logic, 4.062ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/clkdiv_16 (SLICE_X48Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_5/clkdiv_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 0)
  Clock Path Skew:      -0.341ns (0.989 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_5/clkdiv_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y33.AQ     Tcko                  0.223   rst
                                                       XLXI_2/rst
    SLICE_X48Y87.SR      net (fanout=228)      3.407   rst
    SLICE_X48Y87.CLK     Trck                  0.212   XLXI_5/clkdiv<19>
                                                       XLXI_5/clkdiv_16
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (0.435ns logic, 3.407ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/clkdiv_17 (SLICE_X48Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_5/clkdiv_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 0)
  Clock Path Skew:      -0.341ns (0.989 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_5/clkdiv_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y33.AQ     Tcko                  0.223   rst
                                                       XLXI_2/rst
    SLICE_X48Y87.SR      net (fanout=228)      3.407   rst
    SLICE_X48Y87.CLK     Trck                  0.212   XLXI_5/clkdiv<19>
                                                       XLXI_5/clkdiv_17
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (0.435ns logic, 3.407ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_22/P7SEG/sh_clk_1 (SLICE_X43Y76.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_22/P7SEG/Go_1 (FF)
  Destination:          XLXI_22/P7SEG/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_22/P7SEG/Go_1 to XLXI_22/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.CQ      Tcko                  0.118   XLXI_22/P7SEG/Go<1>
                                                       XLXI_22/P7SEG/Go_1
    SLICE_X43Y76.A6      net (fanout=4)        0.061   XLXI_22/P7SEG/Go<1>
    SLICE_X43Y76.CLK     Tah         (-Th)     0.032   XLXI_22/P7SEG/sh_clk_1
                                                       XLXI_22/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       XLXI_22/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.086ns logic, 0.061ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_22/P7SEG/S_0_1 (SLICE_X40Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_22/P7SEG/state_FSM_FFd1 (FF)
  Destination:          XLXI_22/P7SEG/S_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_22/P7SEG/state_FSM_FFd1 to XLXI_22/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y73.AQ      Tcko                  0.118   XLXI_22/P7SEG/state_FSM_FFd1
                                                       XLXI_22/P7SEG/state_FSM_FFd1
    SLICE_X40Y72.A6      net (fanout=5)        0.128   XLXI_22/P7SEG/state_FSM_FFd1
    SLICE_X40Y72.CLK     Tah         (-Th)     0.059   SEGEN_OBUF
                                                       XLXI_22/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       XLXI_22/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.059ns logic, 0.128ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_22/P7SEG/sh_clk_1 (SLICE_X43Y76.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_22/P7SEG/sh_clk_1 (FF)
  Destination:          XLXI_22/P7SEG/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_22/P7SEG/sh_clk_1 to XLXI_22/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.AQ      Tcko                  0.100   XLXI_22/P7SEG/sh_clk_1
                                                       XLXI_22/P7SEG/sh_clk_1
    SLICE_X43Y76.A3      net (fanout=1)        0.129   XLXI_22/P7SEG/sh_clk_1
    SLICE_X43Y76.CLK     Tah         (-Th)     0.032   XLXI_22/P7SEG/sh_clk_1
                                                       XLXI_22/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       XLXI_22/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.197ns (0.068ns logic, 0.129ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.044|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4816 paths, 0 nets, and 625 connections

Design statistics:
   Minimum period:   5.044ns{1}   (Maximum frequency: 198.255MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 17 10:19:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 791 MB



