ARM W+RWC+dmb.st+addr+dmb
"DMB.STdWW Rfe DpAddrdR Fre DMBdWR Fre"
Cycle=Rfe DpAddrdR Fre DMBdWR Fre DMB.STdWW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Rf Fr Fr
Orig=DMB.STdWW Rfe DpAddrdR Fre DMBdWR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0           | P1              | P2           ;
 MOV R0,#1    | LDR R0,[%y1]    | MOV R0,#1    ;
 STR R0,[%x0] | EOR R1,R0,R0    | STR R0,[%z2] ;
 DMB ST       | LDR R2,[R1,%z1] | DMB          ;
 MOV R1,#1    |                 | LDR R1,[%x2] ;
 STR R1,[%y0] |                 |              ;
exists
(1:R0=1 /\ 1:R2=0 /\ 2:R1=0)
