Using Verilog to implement FXP adder and multiplier
Also implement FLP adder and multiplier
Lastly, implement pipelined FLP adder and multiplier
