name: vcu118
manufacturer: Xilinx
fpga: xcvu9p-flga2104-2L-e-es1
backend_target: vivado
sources: []
constraints: []
provides:
  - qsfp0
  - qsfp1
pins:
  sys_clk_p:
    loc: G31
    iostd: DIFF_SSTL12
  sys_clk_n:
    loc: F31
    iostd: DIFF_SSTL12
  refclk125_p:
    iostd: LVDS
    loc:  AY24
  refclk125_n:
    iostd: LVDS
    loc: AY23
  userclk570_p:
    iostd: LVDS
    loc: AW23
  userclk570_n:
    iostd: LVDS
    loc: AW22
  userclk156_p:
    iostd: LVDS
    loc: H32
  userclk156_n:
    iostd: LVDS
    loc: G32
  qsfpclk156_p:
    loc: W9
  qsfpclk156_n:
    loc: W8
  miso:
    loc: B17
    iostd: LVCMOS12
  mosi:
    loc: G16
    iostd: LVCMOS12
  sclk:
    loc: J16
    iostd: LVCMOS12
  cs_n:
    loc: D21
    iostd: LVCMOS12
  led:
    iostd: LVCMOS12
    loc:
      - AT32
      - AV34
      - AY30
      - BB32
      - BF32
      - AU37
      - AV36
      - BA37
  gbe_phy_mdio:
    iostd: LVCMOS18
    loc: AR23
  gbe_phy_mdc:
    iostd: LVCMOS18
    loc: AV23
  gbe_phy_power_down_n:
    iostd: LVCMOS18
    loc: AR24
  gbe_phy_sgmii_in_n:
    iostd: DIFF_HSTL_I_18
    loc: AV21
  gbe_phy_sgmii_in_p:
    iostd: DIFF_HSTL_I_18
    loc: AU21
  gbe_phy_sgmii_out_n:
    iostd: DIFF_HSTL_I_18
    loc: AV24
  gbe_phy_sgmii_out_p:
    iostd: DIFF_HSTL_I_18
    loc: AU24
  gbe_phy_sgmii_clk_n:
    iostd: DIFF_HSTL_I_18
    loc: AU22
  gbe_phy_sgmii_clk_p:
    iostd: DIFF_HSTL_I_18
    loc: AT22
  gbe_phy_rst_n:
    iostd: LVCMOS18
    loc: BA21
  gbe_phy_gpio:
    iostd: LVCMOS18
    loc: AR22
  gbe_phy_clk_out:
    iostd: LVCMOS18
    loc: AU23
  eth_clk_p: 
    loc: 
      - CLKOUT1_P
  eth_clk_n:
    loc: 
      - CLKOUT1_N    
  mgt_tx_p:
    loc:
      - TX1P
      - TX2P
      - TX3P
      - TX4P
  mgt_tx_n:
    loc:
      - TX1N
      - TX2N
      - TX3N
      - TX4N
  mgt_rx_p:
    loc:
      - RX1P
      - RX2P
      - RX3P
      - RX4P
  mgt_rx_n:
    loc:
      - RX1N
      - RX2N
      - RX3N
      - RX4N
