// Seed: 3113672198
module module_0 (
    input tri id_0,
    output wor id_1,
    output wor id_2,
    input wire id_3,
    input wor id_4,
    output wor id_5,
    output supply1 id_6,
    output wor id_7,
    input tri1 id_8
);
  assign id_1 = 1;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    input supply0 id_4,
    output uwire id_5,
    input wand id_6,
    output supply0 id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    input tri id_11,
    input supply1 id_12,
    input tri id_13,
    input tri1 id_14,
    output tri id_15,
    input wire id_16,
    input tri1 id_17
);
  assign id_7 = id_9 - id_17;
  module_0 modCall_1 (
      id_4,
      id_15,
      id_5,
      id_2,
      id_2,
      id_5,
      id_5,
      id_7,
      id_11
  );
  assign modCall_1.id_5 = 0;
endmodule
