Port
pad_dq_ch0[0];3
pad_dq_ch0[1];3
pad_dq_ch0[2];3
pad_dq_ch0[3];3
pad_dq_ch0[4];3
pad_dq_ch0[5];3
pad_dq_ch0[6];3
pad_dq_ch0[7];3
pad_dq_ch0[8];3
pad_dq_ch0[9];3
pad_dq_ch0[10];3
pad_dq_ch0[11];3
pad_dq_ch0[12];3
pad_dq_ch0[13];3
pad_dq_ch0[14];3
pad_dq_ch0[15];3
pad_dqs_ch0[0];3
pad_dqs_ch0[1];3
pad_dqsn_ch0[0];3
pad_dqsn_ch0[1];3
ddr_init_done;2
ddrphy_rst_done;2
ds0;2
ds1;2
ds2;2
ds3;2
ds4;2
ds5;2
pad_addr_ch0[0];2
pad_addr_ch0[1];2
pad_addr_ch0[2];2
pad_addr_ch0[3];2
pad_addr_ch0[4];2
pad_addr_ch0[5];2
pad_addr_ch0[6];2
pad_addr_ch0[7];2
pad_addr_ch0[8];2
pad_addr_ch0[9];2
pad_addr_ch0[10];2
pad_addr_ch0[11];2
pad_addr_ch0[12];2
pad_addr_ch0[13];2
pad_addr_ch0[14];2
pad_addr_ch0[15];2
pad_ba_ch0[0];2
pad_ba_ch0[1];2
pad_ba_ch0[2];2
pad_casn_ch0;2
pad_cke_ch0;2
pad_csn_ch0;2
pad_ddr_clk_w;2
pad_ddr_clkn_w;2
pad_dm_rdqs_ch0[0];2
pad_dm_rdqs_ch0[1];2
pad_loop_out;2
pad_loop_out_h;2
pad_odt_ch0;2
pad_rasn_ch0;2
pad_rstn_ch0;2
pad_wen_ch0;2
pll_lock;2
shcp;2
shcp1;2
stcp;2
stcp1;2
tmds_clk_n;2
tmds_clk_p;2
tmds_data_n[0];2
tmds_data_n[1];2
tmds_data_n[2];2
tmds_data_p[0];2
tmds_data_p[1];2
tmds_data_p[2];2
de_input;1
hs_input;1
pad_loop_in;1
pad_loop_in_h;1
pclk_mod_in;1
rgb_b[0];1
rgb_b[1];1
rgb_b[2];1
rgb_b[3];1
rgb_b[4];1
rgb_b[5];1
rgb_b[6];1
rgb_b[7];1
rgb_g[0];1
rgb_g[1];1
rgb_g[2];1
rgb_g[3];1
rgb_g[4];1
rgb_g[5];1
rgb_g[6];1
rgb_g[7];1
rgb_r[0];1
rgb_r[1];1
rgb_r[2];1
rgb_r[3];1
rgb_r[4];1
rgb_r[5];1
rgb_r[6];1
rgb_r[7];1
rst_n;1
sys_clk;1
uart_rx;1
vs_input;1

Inst
BKCL_auto_0;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_1;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_2;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_3;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_4;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_5;gopBKCL
Pin
CAL_ACT_N;1

Inst
GRS_INST/grs;gopGRS
Pin
GRS_N;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/N0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/gamma_fix_2_2_rom/data_valid_i_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/gamma_fix_2_2_rom/data_valid_i_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
fifo_led/u_WS2812/N209_3_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N12.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
fifo_led/u_WS2812/N1039_mux48_46/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_video_pixel_counter/N60_mux2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_video_pixel_counter/N60_mux3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_mux_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N967/gopapm;gopAPM2
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1

Inst
block_mean_cal/u_block_mean/N973_mux7_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N973_mux7_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/n1d[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N983.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_block_mean/N983.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_block_mean/N983.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_block_mean/N983.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_block_mean/N984[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N984[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N984[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N984[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N984[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N984[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1048_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1099_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1254/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1017_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[20][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1066_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[10][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1022_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1359/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[22][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1264/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6604/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[3][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[36][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[6][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1100_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1163_1_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1163_51/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/sending_over/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1164_57[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_57[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_57[2]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_57[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_57[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_57[5]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_57[6]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_57[7]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_57[8]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_61[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_61[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_61[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_61[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_61[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_61[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_61[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_61[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_61[8]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_67[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_67[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_67[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_67[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_67[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_67[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_67[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_67[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_67[8]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_69[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_69[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_69[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_69[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_69[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_69[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_69[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_69[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_69[8]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/N1164_84[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_84[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_84[2]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_84[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_84[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_84[5]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_84[6]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_84[7]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
block_mean_cal/u_block_mean/N1164_84[8]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N6591/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[23][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1274/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1309/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[1][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[4][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[8][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[3][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
dvi_encoder_m0/encr/N245_3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[15][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1279/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[7][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[7][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[13][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1259/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[2][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[29][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[26][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/vs_d[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[13][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[23][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[29][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/N43_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1319/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[19][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[24][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1379/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1389/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/read_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1354/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1339/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[33][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[32][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1294/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1414/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[37][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[8][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/block_mean_temp[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/block_mean_temp[1]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/block_mean_temp[2]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/block_mean_temp[3]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/block_mean_temp[4]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/block_mean_temp[6]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/block_mean_temp[7]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/block_mean_temp[8]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
block_mean_cal/u_block_mean/block_y_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/block_y_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/block_y_d[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/block_y_d[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/block_y_d[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/block_y_d[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/data_vaild/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/de_d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[0][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[0][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[0][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[0][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[0][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[0][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[0][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[0][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[1][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[1][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[1][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[1][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[1][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[1][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[1][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[12][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[2][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[2][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[2][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[2][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[2][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[2][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[2][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[3][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[3][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[3][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[3][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[3][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[3][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[3][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[37][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[4][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[4][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[4][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[4][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[4][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[4][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[4][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1289/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[5][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[5][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[5][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[5][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[5][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[5][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[5][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[12][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[6][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[6][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[6][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[6][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[6][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[6][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[6][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dvi_encoder_m0/encr/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[7][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[7][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[7][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[7][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[7][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[7][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[7][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1099_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[8][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[8][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[8][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[8][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[8][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[8][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[8][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1424/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[9][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[9][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[9][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[9][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[9][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[9][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[9][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[9][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[10][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[10][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[10][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[10][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[10][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[10][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[10][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1299/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[11][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[11][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[11][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[11][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[11][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[11][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[11][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1269/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[12][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[12][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[12][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[12][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[12][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[12][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[12][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_data_tx/N169/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[13][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[13][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[13][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[13][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[13][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[13][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[13][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
write_data_1[31]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[14][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[14][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[14][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[14][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[14][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[14][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[14][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_data_tx/N158/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[15][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[15][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[15][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[15][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[15][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[15][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[15][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N911_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[16][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[16][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[16][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[16][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[16][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[16][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[16][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[30][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[17][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[17][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[17][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[17][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[17][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[17][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[17][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N19_mux15_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[18][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[18][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[18][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[18][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[18][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[18][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[18][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[18][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[19][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[19][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[19][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[19][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[19][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[19][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[19][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1334/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[20][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[20][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[20][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[20][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[20][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[20][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[20][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[5][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[21][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[21][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[21][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[21][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[21][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[21][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[21][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[25][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[22][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[22][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[22][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[22][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[22][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[22][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[22][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[5][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[23][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[23][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[23][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[23][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[23][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[23][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[23][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1399/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[24][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[24][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[24][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[24][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[24][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[24][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[24][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N297_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[25][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[25][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[25][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[25][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[25][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[25][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[25][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[30][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[26][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[26][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[26][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[26][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[26][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[26][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[26][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N6564_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[27][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[27][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[27][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[27][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[27][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[27][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[6][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[28][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[28][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[28][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[28][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[28][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[28][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[28][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N677_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[29][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[29][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[29][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[29][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[29][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[29][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[29][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
write_data_1[30]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[30][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[30][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[30][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[30][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[30][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[30][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[30][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N18_mux6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[31][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[31][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[31][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[31][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[31][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[31][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[31][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[31][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[32][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[32][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[32][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[32][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[32][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[32][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[32][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1429/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[33][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[33][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[33][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[33][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[33][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[33][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[33][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[34][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[34][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[34][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[34][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[34][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[34][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[34][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[34][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[34][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[35][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[35][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[35][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[35][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[35][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[35][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[35][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[39][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[36][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[36][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[36][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[36][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[36][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[36][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[36][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[35][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[37][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[37][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[37][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[37][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[37][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[37][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[37][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[38][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[38][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[38][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[38][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[38][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[38][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[38][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[38][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[38][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[39][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[39][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[39][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[39][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[39][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[39][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[39][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
write_data_1[26]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/hs_d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/send_all_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/send_all_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/send_all_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/send_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/send_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/send_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N6937_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N157/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[0][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[0][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[0][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[0][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[0][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[0][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[0][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[39][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[1][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[1][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[1][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[1][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[1][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[1][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[1][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[2][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[2][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[2][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[2][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[2][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[2][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[2][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[2][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[3][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[3][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[3][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[3][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[3][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[3][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[3][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[27][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[4][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[4][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[4][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[4][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[4][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[4][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[4][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[14][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[5][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[5][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[5][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[5][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[5][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[5][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[5][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N209_mux_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[6][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[6][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[6][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[6][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[6][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[6][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[6][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N6877_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[7][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[7][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[7][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[7][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[7][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[7][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[7][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1147/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[8][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[8][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[8][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[8][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[8][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[8][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[8][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[14][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[9][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[9][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[9][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[9][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[9][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[9][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[9][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[35][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[10][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[10][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[10][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[10][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[10][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[10][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[10][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[1][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[11][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[11][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[11][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[11][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[11][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[11][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[11][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[11][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[12][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[12][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[12][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[12][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[12][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[12][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[12][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N224_40[2]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
block_mean_cal/u_block_mean/v_reg[13][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[13][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[13][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[13][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[13][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[13][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[13][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N224_40[4]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
block_mean_cal/u_block_mean/v_reg[14][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[14][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[14][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[14][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[14][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[14][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[14][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[15][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[15][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[15][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[15][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[15][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[15][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[15][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
dvi_encoder_m0/encr/N245_3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[16][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[16][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[16][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[16][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[16][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[16][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[16][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[17][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[17][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[17][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[17][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[17][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[17][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[17][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[18][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[18][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[18][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[18][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[18][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[18][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[18][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[19][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[19][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[19][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[19][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[19][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[19][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[19][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[19][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[20][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[20][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[20][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[20][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[20][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[20][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[20][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[20][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[21][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[21][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[21][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[21][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[21][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[21][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[21][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[22][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[22][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[22][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[22][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[22][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[22][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[22][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N6757_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[23][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[23][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[23][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[23][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[23][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[23][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[23][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[28][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[24][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[24][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[24][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[24][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[24][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[24][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[24][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[24][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[25][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[25][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[25][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[25][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[25][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[25][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[25][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[25][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[26][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[26][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[26][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[26][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[26][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[26][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[26][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N18_mux6_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[27][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[27][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[27][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[27][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[27][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[27][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[27][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N322_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[28][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[28][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[28][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[28][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[28][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[28][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[28][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N1039_mux11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[29][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[29][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[29][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[29][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[29][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[29][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[29][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1349/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[30][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[30][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[30][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[30][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[30][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[30][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[30][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N677_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[31][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[31][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[31][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[31][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[31][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[31][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[31][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[31][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[32][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[32][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[32][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[32][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[32][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[32][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[32][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1137/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[33][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[33][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[33][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[33][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[33][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[33][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[33][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[9][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[34][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[34][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[34][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[34][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[34][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[34][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[34][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[0][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[35][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[35][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[35][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[35][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[35][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[35][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[35][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N6595/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[36][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[36][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[36][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[36][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[36][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[36][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[36][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[36][13]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[37][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[37][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[37][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[37][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[37][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[37][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[37][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N6598/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[38][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[38][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[38][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[38][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[38][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[38][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[38][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N6594/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[39][0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[39][2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[39][4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[39][6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[39][8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[39][10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[39][12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1163_11_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/vs_d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/N7/gopapm;gopAPM2
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1

Inst
block_mean_cal/u_rgb_to_gray/N12/gopapm;gopAPM2
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1

Inst
block_mean_cal/u_rgb_to_gray/N16/gopapm;gopAPM2
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1

Inst
block_mean_cal/u_rgb_to_gray/N22_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N22_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N22_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N22_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N22_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N22_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N22_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N22_16/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
block_mean_cal/u_rgb_to_gray/N23_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N23_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N23_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/N23_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/b_temp[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/de_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/de_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/de_d[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/g_temp[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_d[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_d[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_d[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_d[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_d[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_d[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_0[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_0[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_0[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_0[15]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_1[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_1[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/gray_temp_1[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/N1409/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_rgb_to_gray/hs_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/r_temp[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/N677_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_rgb_to_gray/vs_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/vs_d[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/N1054_mux9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_video_pixel_counter/N45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1045_mux9_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1045_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_video_pixel_counter/N11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_video_pixel_counter/cnt_32[5]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[22][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/block_h_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/block_h_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/block_h_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/block_v_cnt[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/block_v_cnt[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/block_v_cnt[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/cnt_32[0]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/cnt_32[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/cnt_32[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1046_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_video_pixel_counter/cnt_36[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/cnt_36[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/cnt_36[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/cnt_36[6]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/de_d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/inblock_line_cnt[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/inblock_line_cnt[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/inblock_line_cnt[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
brightness[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
brightness[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
brightness[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
brightness[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
brightness[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
brightness[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
brightness[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
brightness[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
clkbufg_3/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_4/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_5/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_6/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
cmos_pclkbufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
cmos_write_req_gen_m0/cmos_vsync_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N209_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
ddr_init_done_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ddr_init_done_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ddrphy_rst_done_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ddrphy_rst_done_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
de_input_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
de_input_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
ds0_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ds0_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ds1_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ds1_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ds2_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ds2_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ds3_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ds3_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ds4_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ds4_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ds5_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ds5_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
dvi_encoder_m0/encb/N368_sum0_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N351_sum0_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N94.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/N172_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N97.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/N99.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N125_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/N125_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N245_3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N243_7[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N243_4[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N243_7[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N243_5.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/N243_5.fsub_5/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/N68/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N243_7[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[33][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
dvi_encoder_m0/encb/N243_8_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/N243_8_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/N243_8_5/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
dvi_encoder_m0/encb/N245_3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N135_sum3_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N245_3[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/N245_3[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/N245_5[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/N245_5[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/N245_5[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/N245_5_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/N245_5_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N245_7[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/N245_7[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/N245_7[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/N245_8.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encb/N245_8.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/N77/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N354_sum0_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/n0q_m[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/dout[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N374_ab0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N374_sum0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N368_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/c0_q/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/c0_reg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/c1_q/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/c1_reg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/dout[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N245_5_5/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
dvi_encoder_m0/encb/de_q/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/de_reg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/din_q[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/din_q[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/din_q[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/din_q[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/din_q[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/din_q[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/din_q[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/din_q[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/dout[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/q_m_reg[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/n1d[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/n0q_m[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/n1q_m[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/dout[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/n1d[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/q_m_reg[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/n1q_m[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N95/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1419/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/q_m_reg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/q_m_reg[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/q_m_reg[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/q_m_reg[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/q_m_reg[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N243_4[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/q_m_reg[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N368_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N351_sum0_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N94.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N172_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N97.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N99.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N125_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N125_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N229/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
dvi_encoder_m0/encg/N245_3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N243_7[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N243_4[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N243_7[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/q_m_reg[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N243_5.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
video_timing_data_m0/vout_data_r[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N243_4[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N243_7[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N243_4[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N243_8_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N243_8_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N243_8_5/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
dvi_encoder_m0/encg/N95/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N245_3[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encg/N245_3[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encg/N245_5[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encg/N245_5[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encg/N245_5[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encg/N245_5_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N245_5_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
block_mean_cal/u_block_mean/N984[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N245_7[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encg/N245_7[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encg/N245_7[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encg/N245_8.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N245_8.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N354_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N354_sum0_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N21_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/n1d[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N368_sum0_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N374_ab0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N14_1_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N973_mux7_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N984[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/din_q[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encg/din_q[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encg/din_q[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encg/din_q[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encg/din_q[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encg/din_q[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encg/din_q[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encg/din_q[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/N1142/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/dout[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/dout[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/dout[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/dout[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N944_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/dout[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/dout[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N365_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/n1q_m[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/n0q_m[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/n1d[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/n1d[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/n1d[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/q_m_reg[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/n1q_m[2]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/q_m_reg[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/q_m_reg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N944_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N74_1_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/q_m_reg[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/q_m_reg[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/q_m_reg[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N351_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N21_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N368_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N351_sum0_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N94.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N243_7[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N97.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N99.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N125_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N125_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N229/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N6817_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N14_1_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N365_maj0_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N243_7[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N243_7[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N243_5.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N243_5.fsub_5/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
dvi_encoder_m0/encr/N243_4[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N243_4[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/n0q_m[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/N243_8_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N243_8_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N243_8_5/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
dvi_encoder_m0/encr/N135_sum3_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N234_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N245_3[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encr/N245_3[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encr/N245_5[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encr/N245_5[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encr/N245_5[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encr/N245_5_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N245_5_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N172_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N245_7[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encr/N245_7[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encr/N245_7[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
dvi_encoder_m0/encr/N245_8.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encr/N245_8.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
dvi_encoder_m0/encg/N245_3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N354_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N354_sum0_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N351_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N360_ab0/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/n1d[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/n1d[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N234_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N374_sum0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/N368_sum0_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/N245_5_5/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
video_timing_data_m0/vout_data_r[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/din_q[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encr/din_q[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encr/din_q[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encr/din_q[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encr/din_q[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encr/din_q[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encr/din_q[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encr/din_q[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encb/N243_4[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N351_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N360_ab0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/q_m_reg[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N101_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/n0q_m[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/n1q_m[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/n1d[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/n1d[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/q_m_reg[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/n1q_m[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/n0q_m[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/q_m_reg[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/q_m_reg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/N74_1_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/q_m_reg[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/dout[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/q_m_reg[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/q_m_reg[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N135_sum3_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[17][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/N86/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N286_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/q_m_reg[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/n0q_m[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_bps/N4_mux5_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N101/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N973_mux7_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/N245_5_5/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
block_mean_cal/u_block_mean/h_reg[32][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/q_m_reg[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1404/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N14_1_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N74_1_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL;gopOGDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1

Inst
fifo_led/u_WS2812/LED0/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED1/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED2/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED3/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED4/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED5/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED6/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED7/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED8/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED9/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED10/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED11/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED12/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED13/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED14/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED15/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED16/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED17/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED18/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED19/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED20/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED21/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED22/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED23/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED24/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED25/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED26/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED27/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED28/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED29/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED30/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED31/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED32/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED33/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED34/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED35/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED36/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED37/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED38/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/LED39/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N1.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
fifo_led/u_WS2812/N6545_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1039_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1039_mux8_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N204_16[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_16[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_16[2]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_16[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_16[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_16[5]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_16[6]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_16[7]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_23[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N204_23[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N204_23[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N204_23[3]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N204_23[4]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N204_23[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N204_23[6]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N204_23[7]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N204_38[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_38[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_38[2]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_38[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_38[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_38[5]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_38[6]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_WS2812/N204_38[7]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
fifo_led/u_data_tx/N172/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N204_40[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N182/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N184/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N204_40[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N204_40[6]/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N224_40[1]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
fifo_led/u_WS2812/N207.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
fifo_led/u_WS2812/N207.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
fifo_led/u_WS2812/N207.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
fifo_led/u_WS2812/N207.fsub_11/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
fifo_led/u_WS2812/N211_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_3_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_1_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_1_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_1_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_mux_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_1_52/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N224_40[7]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
fifo_led/u_WS2812/N209_mux_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_2_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_or_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N211_1_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_1_38/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_1_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_1_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_1_40/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_data_tx/N180/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N204_40[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_1_54/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_1_47/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N211_1_48/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N211_1_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N204_40[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_1_46/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_23/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N211_24_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_3_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N224_8[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_8[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_8[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_8[3]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_8[4]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_8[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_8[6]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_8[7]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_11[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_11[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_11[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_11[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_11[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_11[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_11[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_11[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_18[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_18[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_18[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_18[3]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_18[4]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_18[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_18[6]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_18[7]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_27[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_27[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_27[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_27[3]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_27[4]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_27[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_27[6]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_27[7]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_30[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_30[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_30[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_30[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_30[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_30[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_30[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_30[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_38[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_38[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_38[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_38[3]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_38[4]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_38[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_38[6]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N224_38[7]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N209_3_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N224_40[3]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
fifo_led/u_data_tx/N156/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N151/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N186/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N204_40[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N224_40[6]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
fifo_led/u_WS2812/N231_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_3_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_1_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_1_40/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N231_1_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_1_46/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_1_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N211_1_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_1_47/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N231_1_48/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N231_1_54/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N224_40[0]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
fifo_led/u_WS2812/N211_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N231_1_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6569_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6566_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[26][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
fifo_led/u_WS2812/N1039_mux48_38/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/led_state/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N1039_mux48_69/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1039_mux48_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N12.eq_2/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
fifo_led/u_WS2812/N1.eq_2/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N1039_mux48_58/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N1039_mux48/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1039_mux48_70/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1054_mux3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6564_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6564_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N911/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6639/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1039_mux48_50/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1045_mux9_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6609_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6609_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6590/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6581_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_or_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_3_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6615/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6614/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7177_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6997_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_hc595/ds2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N7657_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7117_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7237_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7297_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7357_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7897_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7417_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7477_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7537_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7717_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N209_mux_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/symbol/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N7597_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7777_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6609/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6697_1_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/N224_40[5]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
dvi_encoder_m0/encr/N95/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6592/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6593/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6602/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6596/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6597/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6608/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_hc595/N155/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/q_m_reg[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_hc595/N143/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6610/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6600/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/q_m_reg[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N7837_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N6607/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encr/n0q_m[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N6603/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/RGB[0][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[0][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[0][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[0][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[0][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[0][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[0][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[0][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[1][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[1][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[1][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[1][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[1][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[1][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[1][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[1][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[2][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[2][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[2][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[2][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[2][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[2][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[2][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[2][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[3][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[3][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[3][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[3][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[3][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[3][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[3][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[3][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[4][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[4][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[4][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[4][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[4][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[4][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[4][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[4][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[5][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[5][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[5][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[5][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[5][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[5][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[5][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[5][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[6][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[6][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[6][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[6][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[6][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[6][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[6][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[6][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[7][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[7][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[7][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[7][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[7][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[7][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[7][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[7][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[8][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[8][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[8][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[8][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[8][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[8][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[8][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[8][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[9][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[9][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[9][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[9][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[9][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[9][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[9][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[9][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[10][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[10][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[10][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[10][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[10][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[10][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[10][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[10][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[11][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[11][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[11][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[11][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[11][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[11][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[11][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[11][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[12][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[12][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[12][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[12][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[12][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[12][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[12][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[12][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[13][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[13][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[13][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[13][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[13][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[13][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[13][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[13][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[14][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[14][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[14][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[14][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[14][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[14][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[14][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[14][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[15][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[15][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[15][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[15][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[15][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[15][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[15][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[15][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[16][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[16][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[16][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[16][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[16][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[16][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[16][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[16][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[17][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[17][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[17][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[17][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[17][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[17][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[17][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[17][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[18][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[18][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[18][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[18][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[18][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[18][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[18][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[18][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[19][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[19][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[19][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[19][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[19][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[19][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[19][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[19][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[20][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[20][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[20][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[20][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[20][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[20][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[20][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[20][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[21][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[21][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[21][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[21][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[21][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[21][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[21][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[21][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[22][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[22][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[22][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[22][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[22][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[22][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[22][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[22][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[23][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[23][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[23][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[23][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[23][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[23][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[23][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[23][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[24][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[24][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[24][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[24][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[24][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[24][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[24][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[24][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[25][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[25][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[25][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[25][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[25][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[25][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[25][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[25][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[26][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[26][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[26][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[26][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[26][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[26][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[26][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[26][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[27][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[27][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[27][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[27][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[27][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[27][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[27][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[27][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[28][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[28][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[28][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[28][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[28][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[28][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[28][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[28][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[29][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[29][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[29][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[29][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[29][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[29][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[29][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[29][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[30][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[30][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[30][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[30][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[30][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[30][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[30][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[30][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[31][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[31][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[31][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[31][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[31][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[31][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[31][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[31][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[32][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[32][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[32][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[32][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[32][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[32][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[32][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[32][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[33][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[33][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[33][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[33][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[33][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[33][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[33][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[33][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[34][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[34][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[34][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[34][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[34][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[34][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[34][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[34][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[35][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[35][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[35][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[35][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[35][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[35][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[35][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[35][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[36][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[36][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[36][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[36][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[36][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[36][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[36][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[36][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[37][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[37][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[37][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[37][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[37][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[37][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[37][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[37][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[38][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[38][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[38][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[38][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[38][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[38][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[38][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[38][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[39][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[39][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[39][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[39][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[39][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[39][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[39][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB[39][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/RZ1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ4/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ5/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ6/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ7/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ8/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ9/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ10/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ11/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ12/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ13/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ14/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ15/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ16/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ17/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ18/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ19/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_WS2812/RZ21/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ22/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ23/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ24/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ25/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ26/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ27/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ28/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ29/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ30/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ31/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ32/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ33/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ34/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ35/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ36/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ37/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ38/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/RZ39/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/data_cnt_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/data_cnt_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/data_cnt_r[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/data_cnt_r[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/data_cnt_r[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_WS2812/i[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/i[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/i[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/i[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/led_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/led_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/N1039_mux48_66/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[15]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[17]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[19]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[21]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[23]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[25]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[27]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[29]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[31]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[33]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[35]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[37]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[39]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[41]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[43]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[45]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[47]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_WS2812/sys_cnt[49]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_data_tx/N153/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_data_tx/N151_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N155/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N204_40[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N161/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N151_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N159/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N160/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N167/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N163/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N154/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N164/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N374_sum0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N165/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N166/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N365_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N162/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encg/N360_ab0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N170/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N171/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N168/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N173/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N175/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N176/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N178/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N177/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N179/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N174/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_data_tx/N181/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N190/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N151_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N185/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N187/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_data_tx/N188/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N189/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_data_tx/N191_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/N183/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_data_tx/cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_data_tx/cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_data_tx/cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_data_tx/data0[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[35]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[36]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[37]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[38]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[40]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[48]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[49]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[51]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[52]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[53]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[54]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[55]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[56]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[57]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[58]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[59]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[60]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[61]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[62]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[63]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[64]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[65]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[66]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[67]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[68]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[69]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[70]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[71]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[72]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[73]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[74]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[75]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[76]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[77]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[78]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[79]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[80]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[81]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[82]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[83]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[84]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[85]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[86]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[87]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[88]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[89]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[90]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[91]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[92]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[93]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[94]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[95]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[96]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[97]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[98]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[99]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[100]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[101]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[102]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[103]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[104]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[105]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[106]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[107]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[108]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[109]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[110]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[111]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[112]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[113]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[114]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[115]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[116]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[117]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[118]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[119]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[120]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[121]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[122]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[123]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[124]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[125]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[126]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[127]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[128]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[129]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[130]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[131]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[132]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[133]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[134]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[135]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[136]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[137]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[138]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[139]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[140]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[141]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[142]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[143]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[144]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[145]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[146]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[147]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[148]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[149]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[150]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[151]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[152]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[153]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[154]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[155]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[156]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[157]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[158]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[159]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[160]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[161]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[162]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[163]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[164]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[165]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[166]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[167]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[168]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[169]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[170]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[171]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[172]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[173]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[174]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[175]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[176]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[177]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[178]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[179]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[180]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[181]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[182]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[183]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[184]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[185]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[186]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[187]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[188]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[189]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[190]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[191]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[192]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[193]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[194]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[195]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[196]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[197]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[198]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[199]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[200]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[201]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[202]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[203]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[204]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[205]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[206]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[207]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[208]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[209]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[210]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[211]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[212]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[213]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[214]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[215]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[216]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[217]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[218]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[219]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[220]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[221]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[222]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[223]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[224]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[225]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[226]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[227]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[228]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[229]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[230]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[231]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[232]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[233]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[234]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[235]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[236]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[237]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[238]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[239]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[240]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[241]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[242]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[243]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[244]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[245]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[246]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[247]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[248]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[249]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[250]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[251]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[252]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[253]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[254]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[255]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[256]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[257]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[258]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[259]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[260]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[261]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[262]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[263]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[264]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[265]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[266]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[267]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[268]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[269]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[270]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[271]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[272]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[273]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[274]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[275]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[276]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[277]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[278]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[279]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[280]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[281]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[282]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[283]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[284]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[285]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[286]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[287]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[288]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[289]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[290]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[291]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[292]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[293]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[294]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[295]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[296]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[297]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[298]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[299]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[300]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[301]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[302]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[303]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[304]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[305]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[306]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[307]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[308]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[309]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[310]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[311]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[312]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[313]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[314]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[315]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[316]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[317]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[318]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data0[319]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/data_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_data_tx/data_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_data_tx/data_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_data_tx/empty_r/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_data_tx/rd_start/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/N123_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_hc595/N125/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_hc595/N125_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N101/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_hc595/N140_2[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_hc595/N140_2[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
fifo_led/u_hc595/N118_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_hc595/N154_10_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_hc595/N168/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_hc595/ds0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_hc595/N123_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_hc595/ds1/opit_0_MUX8TO1Q;gopMUX8TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
RS;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_hc595/ds5/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_hc595/ds3/opit_0_MUX8TO1Q;gopMUX8TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
RS;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_hc595/ds4/opit_0_MUX8TO1Q;gopMUX8TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
RS;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
fifo_led/u_WS2812/N6605/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_hc595/rdata[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[18]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[20]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[21]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[22]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[23]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[24]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[25]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[26]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[27]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[28]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[29]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[30]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[31]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[32]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[33]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[34]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[35]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[36]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[37]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[38]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/rdata[39]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_hc595/shcp/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_hc595/shcp_edge_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_hc595/shcp_edge_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_hc595/shcp_edge_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_hc595/stcp/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
fifo_led/u_port_in/N5_mux5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/wr_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N24_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N29_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N34_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N24_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N29_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N258_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N157.eq_4/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N258_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N3[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N80[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/encb/N21_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N116_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N101_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N111_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N101_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N101_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N121_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N101_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N101_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N157.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N157.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
fifo_led/u_port_in/N5_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N160.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N160.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
fifo_led/u_port_in/rd_en/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N281/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N73_mux7_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N34_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_17/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_19/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_21/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_23/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_17/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_19/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_21/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_23/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N93_25/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N100.lt_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N100.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N100.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N100.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N100.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N100.lt_12/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
block_mean_cal/u_block_mean/h_reg[21][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N185_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N119_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/state_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N248_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N185_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/state_5/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[16]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[17]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[18]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[19]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[20]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[21]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[22]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N375_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N252/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1344/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1171/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1324/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N90_25/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[28][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/state_0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/state_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1329/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N185_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/state_6/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1374/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/wait_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/wait_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/wait_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/wait_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/wait_cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/wait_cnt[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/wait_cnt[15]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_17/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_19/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_21/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_23/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N78_25/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_17/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_19/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_21/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_23/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N81_25/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N89.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N89.lt_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N89.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N89.lt_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N89.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N166_1_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/state_3/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/state_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N353_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_video_pixel_counter/N68/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/state_0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/state_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/state_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/state_5/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[16][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[16]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[17]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[18]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[19]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[20]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[21]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[22]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N228_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N94[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N353_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1009_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1314/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1030_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_req_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_req_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
fifo_led/u_WS2812/N1039_mux48_54/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N355/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N73_mux4_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N212_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N212_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N1039_mux48_62/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N39_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N34_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.eq_4/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N54_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N248_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N126_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N106_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N111_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_0/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N287_7.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N136_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N166_1_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N450/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N141_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[4][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N34_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N182.eq_6/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N44_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N34_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N49_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N232/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[31]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1304/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1062_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N116_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N182.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N182.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N182.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
hs_input_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
hs_input_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
iolotcmp_6;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
iolotcmp_7;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
pclk_mod_in_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
pclk_mod_in_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
pll_lock_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
pll_lock_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
rgb_b_ibuf[0]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_b_ibuf[0]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_b_ibuf[1]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_b_ibuf[1]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_b_ibuf[2]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_b_ibuf[2]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_b_ibuf[3]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_b_ibuf[3]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_b_ibuf[4]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_b_ibuf[4]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_b_ibuf[5]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_b_ibuf[5]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_b_ibuf[6]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_b_ibuf[6]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_b_ibuf[7]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_b_ibuf[7]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_g_ibuf[0]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_g_ibuf[0]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_g_ibuf[1]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_g_ibuf[1]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_g_ibuf[2]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_g_ibuf[2]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_g_ibuf[3]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_g_ibuf[3]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_g_ibuf[4]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_g_ibuf[4]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_g_ibuf[5]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_g_ibuf[5]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_g_ibuf[6]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_g_ibuf[6]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_g_ibuf[7]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_g_ibuf[7]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_r_ibuf[0]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_r_ibuf[0]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_r_ibuf[1]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_r_ibuf[1]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_r_ibuf[2]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_r_ibuf[2]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_r_ibuf[3]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_r_ibuf[3]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_r_ibuf[4]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_r_ibuf[4]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_r_ibuf[5]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_r_ibuf[5]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_r_ibuf[6]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_r_ibuf[6]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rgb_r_ibuf[7]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rgb_r_ibuf[7]/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
rst_n_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
rst_n_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
shcp1_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
shcp1_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
shcp_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
shcp_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
stcp1_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
stcp1_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
stcp_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
stcp_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
sys_clk_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
sys_clk_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
sys_clkbufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
u_CORES/u_GTP_SCANCHAIN_PG/scanchain;gopSCANCHAIN
Pin
CAPDR;2
FLG_USER;2
JCLK;2
JRTI;2
RST;2
SHFTDR;2
TCK_USER;2
TDI_USER;2
TMS_USER;2
UPDR;2
TDO_USER;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_10_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N354_maj0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_1_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[12]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/N229/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_start/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_start_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_16/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N417/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/N100_22_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/resetn/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/rstn_i_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/start_d3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N368_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N368_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N421/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N413/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/trig0_d1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d1[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[16]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/trig0_d2[17]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N118_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N535[7]_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt_3_4_0_0_0/gateop_perm[1:0];gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_0_1_0_0_0/gateop_perm[22:20];gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N1259/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N40/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N944_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[11][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1284/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1152/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N249_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[10][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N249_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N220_8_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N220_24_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N220_40_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N220_56_muxf8;gopMUX32TO1
Pin
F;2
L6OUTA;2
L6OUTB;2
L7;2
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N220_57/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N249_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N318_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_220/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N227_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N227_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N227_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N227_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N227_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N227_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N246.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N246.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N246.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N246.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N246.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N246.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N248_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N253_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N253_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N253_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N253_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N253_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N432/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N290_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N290_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N290_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N290_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N290_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N290_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N368_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/N114/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wren/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N430_2[0]_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N430_2[0]_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_214[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_214[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_214[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N117_ac1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N253_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N430_2[0]_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N145_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/N429_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_207[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_214[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/position_p_214[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_5/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_14/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1/gateop_perm[22:20];gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N194_8_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N194_19_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N194_20/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N260_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N75_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N220_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N375[3]_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N695[11]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N356_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N362/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt_3_4_0_0_0_0_0/gateop_perm[1:0];gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N335[2]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20];gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N150_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N140_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N140_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N815[14]_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N415[4]_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/N162_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N141_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/rd_first_data/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N495[6]_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N2_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_1_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N169/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_1_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_1_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_3_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_5_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N326_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N80/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_1_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N76_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N76_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N76_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N76_6/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N76_8/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N76_15/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_1_9/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_1_10/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_1_11/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_1_15/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_1_16/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N334/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N78_19_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N70/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N142_11_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_4_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N335/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N60/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N744/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N38_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u0_trig_unit/N615[9]_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N155_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N74_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/u_hub_data_decode/N216_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/N491/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_jtag_hub/N100_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[14]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N23.eq_15/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_7/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_12/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_18/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_CORES/u_jtag_hub/shift/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_CORES/u_jtag_hub/shift_dr_d/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/N6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N513/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N23.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N23.eq_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N23.eq_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N23.eq_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N23.eq_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N23.eq_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N23.eq_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N5_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/rd_fifo_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/N166_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N110.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N110.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N110.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N110.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_16/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_18/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_20/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_22/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_24/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_26/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_28/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_30/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N126_32/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_aq_axi_master/N488_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N639_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N251_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_16/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_18/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_20/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_22/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_24/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_26/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_28/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_30/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N251_32/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_aq_axi_master/N256.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N256.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N256.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/N256.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_aq_axi_master/reg_wr_adrs[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N329_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N353_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N353_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N353_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N649/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N375_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N594_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_read_m0/N176_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N488_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N143_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_wvalid/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_video_pixel_counter/N88/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/wr_state_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_w_len[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/rd_state_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/rd_state_fsm_3_0_0_0/gateop_perm[2:0];gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N583/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N644/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_r_last/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[17]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[21]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/N559/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_w_len[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/rd_state_0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/rd_state_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/rd_state_2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/rd_state_3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/rd_state_5/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_r_len[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N594_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
cmos_write_req_gen_m0/N6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_r_len[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_r_len[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_r_len[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N242[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_r_len[6]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_aq_axi_master/reg_r_len[7]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_aq_axi_master/reg_rd_adrs[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N375_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/N375_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N315_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_rd_len[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[28]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_rd_len[30]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N61_mux7_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N554/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_w_len[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_w_len[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
write_data_1[28]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_w_len[6]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_aq_axi_master/reg_w_len[7]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_aq_axi_master/reg_w_len[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_adrs[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1394/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_wr_len[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[9]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[28]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_aq_axi_master/reg_wr_len[30]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1026_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/wr_state_5/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/wr_state_0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/wr_state_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/wr_state_2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/wr_state_3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/N329_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/wr_state_6/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_w_last/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N49/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[30]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_0/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_34/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_33/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_21/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_aq_axi_master/reg_wr_adrs[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[25]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[13]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[24]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[20]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[31]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[26]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[17]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_24/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[28]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_41/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[12]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_39/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[29]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[19]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/N329_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[15]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[27]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N73/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_r_len[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_8/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_35/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[18]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_38/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_aq_axi_master/reg_rd_adrs[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_aq_axi_master/reg_r_len[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_36/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_19/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_10/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_23/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_aq_axi_master/N488_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_9/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_3/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_2/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_3/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_1/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[16]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_4/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_5/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_4/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
block_mean_cal/u_block_mean/N1364/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_6/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_6/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_20/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[21]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_13/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_42/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_40/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_37/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[23]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_32/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[19]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[22]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[7]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N262_mux6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N24_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N262_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/penable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
frame_read_write_m0/frame_fifo_write_m0/write_cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N115_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_iorst_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N357/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[18][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[27][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_aq_axi_master/N594_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N23_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N267_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N286_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N267_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N267_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N267_20/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
video_timing_data_m0/color_bar_m0/N93_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_2/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_25/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_ack/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/rst_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N283_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N267_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N322_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_iol_rst/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/N80_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
write_data_1[24]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N280/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N254_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N76_mux1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N17.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N17.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N360_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N297_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N297_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N363/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.fsub_7/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N38_8/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N40.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N40.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N42.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N42.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N90_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N61_mux7_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N315_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_rd_len[31]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N90_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N78_mux7_3/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N321_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N321_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N277/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/h_reg[17][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N19_mux15_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N267_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/N1369/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N78_mux7_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N19_mux15_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N19_mux15_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N373/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N379/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N421/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N61_mux7_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N78_mux7_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
block_mean_cal/u_block_mean/v_reg[21][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N59_mux1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
block_mean_cal/u_block_mean/N1384/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N393_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/I_GTP_DLL_copy/gopdll;gopDLL
Pin
CTRL_CODE[0];2
CTRL_CODE[1];2
CTRL_CODE[2];2
CTRL_CODE[3];2
CTRL_CODE[4];2
CTRL_CODE[5];2
CTRL_CODE[6];2
CTRL_CODE[7];2
LOCK;2
CLK;1
PWD;1
RST;1
UPDATE_N;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll;gopDLL
Pin
CTRL_CODE[0];2
CTRL_CODE[1];2
CTRL_CODE[2];2
CTRL_CODE[3];2
CTRL_CODE[4];2
CTRL_CODE[5];2
CTRL_CODE[6];2
CTRL_CODE[7];2
LOCK;2
CLK;1
PWD;1
RST;1
UPDATE_N;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O;gopIOMDDR
Pin
DO_OUT;2
INCK;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O;gopIOMDDR
Pin
DO_OUT;2
INCK;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_00_dut/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_00_dut/opit_0_iol;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_1;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_2;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/opit_1;gopIOBUFIOL
Pin
DO_OUT;2
INCK;2
MIPI_OUT;2
MO;2
O;2
OUT;2
T;2
TO_OUT;2
I;1
IN;1
MI;1
MIPI_IN;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_38_dut/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_38_dut/opit_0_iol;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/opit_1;gopOBUFTIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
TO_OUT;2
IN;1
MI;1
TS;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate;gopCLKGATE
Pin
OUT;2
CLK;1
DIN;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate;gopCLKGATE
Pin
OUT;2
CLK;1
DIN;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv;gopCLKDIV
Pin
CLKDIV;2
CLK;1
RSTN;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC;gopDDRCPHY
Pin
ARPOISON_INTR_0;2
ARPOISON_INTR_1;2
ARPOISON_INTR_2;2
ARREADY_0;2
ARREADY_1;2
ARREADY_2;2
AWPOISON_INTR_0;2
AWPOISON_INTR_1;2
AWPOISON_INTR_2;2
AWREADY_0;2
AWREADY_1;2
AWREADY_2;2
BID_0[0];2
BID_0[1];2
BID_0[2];2
BID_0[3];2
BID_0[4];2
BID_0[5];2
BID_0[6];2
BID_0[7];2
BID_1[0];2
BID_1[1];2
BID_1[2];2
BID_1[3];2
BID_1[4];2
BID_1[5];2
BID_1[6];2
BID_1[7];2
BID_2[0];2
BID_2[1];2
BID_2[2];2
BID_2[3];2
BID_2[4];2
BID_2[5];2
BID_2[6];2
BID_2[7];2
BRESP_0[0];2
BRESP_0[1];2
BRESP_1[0];2
BRESP_1[1];2
BRESP_2[0];2
BRESP_2[1];2
BVALID_0;2
BVALID_1;2
BVALID_2;2
CACTIVE_0;2
CACTIVE_1;2
CACTIVE_2;2
CACTIVE_DDRC;2
CSYSACK_0;2
CSYSACK_1;2
CSYSACK_2;2
CSYSACK_DDRC;2
DDRPHY_ADDR[0];2
DDRPHY_ADDR[1];2
DDRPHY_ADDR[2];2
DDRPHY_ADDR[3];2
DDRPHY_ADDR[4];2
DDRPHY_ADDR[5];2
DDRPHY_ADDR[6];2
DDRPHY_ADDR[7];2
DDRPHY_ADDR[8];2
DDRPHY_ADDR[9];2
DDRPHY_ADDR[10];2
DDRPHY_ADDR[11];2
DDRPHY_ADDR[12];2
DDRPHY_ADDR[13];2
DDRPHY_ADDR[14];2
DDRPHY_ADDR[15];2
DDRPHY_ADDR[16];2
DDRPHY_ADDR[17];2
DDRPHY_ADDR[18];2
DDRPHY_ADDR[19];2
DDRPHY_ADDR[20];2
DDRPHY_ADDR[21];2
DDRPHY_ADDR[22];2
DDRPHY_ADDR[23];2
DDRPHY_ADDR[24];2
DDRPHY_ADDR[25];2
DDRPHY_ADDR[26];2
DDRPHY_ADDR[27];2
DDRPHY_ADDR[28];2
DDRPHY_ADDR[29];2
DDRPHY_ADDR[30];2
DDRPHY_ADDR[31];2
DDRPHY_ADDR[32];2
DDRPHY_ADDR[33];2
DDRPHY_ADDR[34];2
DDRPHY_ADDR[35];2
DDRPHY_ADDR[36];2
DDRPHY_ADDR[37];2
DDRPHY_ADDR[38];2
DDRPHY_ADDR[39];2
DDRPHY_ADDR[40];2
DDRPHY_ADDR[41];2
DDRPHY_ADDR[42];2
DDRPHY_ADDR[43];2
DDRPHY_ADDR[44];2
DDRPHY_ADDR[45];2
DDRPHY_ADDR[46];2
DDRPHY_ADDR[47];2
DDRPHY_ADDR[48];2
DDRPHY_ADDR[49];2
DDRPHY_ADDR[50];2
DDRPHY_ADDR[51];2
DDRPHY_ADDR[52];2
DDRPHY_ADDR[53];2
DDRPHY_ADDR[54];2
DDRPHY_ADDR[55];2
DDRPHY_ADDR[56];2
DDRPHY_ADDR[57];2
DDRPHY_ADDR[58];2
DDRPHY_ADDR[59];2
DDRPHY_ADDR[60];2
DDRPHY_ADDR[61];2
DDRPHY_ADDR[62];2
DDRPHY_ADDR[63];2
DDRPHY_BA[0];2
DDRPHY_BA[1];2
DDRPHY_BA[2];2
DDRPHY_BA[3];2
DDRPHY_BA[4];2
DDRPHY_BA[5];2
DDRPHY_BA[6];2
DDRPHY_BA[7];2
DDRPHY_BA[8];2
DDRPHY_BA[9];2
DDRPHY_BA[10];2
DDRPHY_BA[11];2
DDRPHY_CAS_N[0];2
DDRPHY_CAS_N[1];2
DDRPHY_CAS_N[2];2
DDRPHY_CAS_N[3];2
DDRPHY_CA_EN[0];2
DDRPHY_CA_EN[1];2
DDRPHY_CA_EN[2];2
DDRPHY_CA_EN[3];2
DDRPHY_CA_EN[4];2
DDRPHY_CA_EN[5];2
DDRPHY_CA_EN[6];2
DDRPHY_CA_EN[7];2
DDRPHY_CA_EN[8];2
DDRPHY_CA_EN[9];2
DDRPHY_CA_EN[10];2
DDRPHY_CA_EN[11];2
DDRPHY_CA_EN[12];2
DDRPHY_CA_EN[13];2
DDRPHY_CA_EN[14];2
DDRPHY_CA_EN[15];2
DDRPHY_CA_EN[16];2
DDRPHY_CA_EN[17];2
DDRPHY_CA_EN[18];2
DDRPHY_CA_EN[19];2
DDRPHY_CA_EN[20];2
DDRPHY_CA_EN[21];2
DDRPHY_CA_EN[22];2
DDRPHY_CA_EN[23];2
DDRPHY_CA_EN[24];2
DDRPHY_CA_EN[25];2
DDRPHY_CA_EN[26];2
DDRPHY_CA_EN[27];2
DDRPHY_CA_EN[28];2
DDRPHY_CA_EN[29];2
DDRPHY_CA_EN[30];2
DDRPHY_CA_EN[31];2
DDRPHY_CA_EN[32];2
DDRPHY_CA_EN[33];2
DDRPHY_CA_EN[34];2
DDRPHY_CA_EN[35];2
DDRPHY_CA_EN[36];2
DDRPHY_CA_EN[37];2
DDRPHY_CA_EN[38];2
DDRPHY_CA_EN[39];2
DDRPHY_CA_EN[40];2
DDRPHY_CA_EN[41];2
DDRPHY_CA_EN[42];2
DDRPHY_CA_EN[43];2
DDRPHY_CA_EN[44];2
DDRPHY_CA_EN[45];2
DDRPHY_CA_EN[46];2
DDRPHY_CA_EN[47];2
DDRPHY_CA_EN[48];2
DDRPHY_CA_EN[49];2
DDRPHY_CA_EN[50];2
DDRPHY_CA_EN[51];2
DDRPHY_CA_EN[52];2
DDRPHY_CA_EN[53];2
DDRPHY_CA_EN[54];2
DDRPHY_CA_EN[55];2
DDRPHY_CK[0];2
DDRPHY_CK[1];2
DDRPHY_CK[2];2
DDRPHY_CK[3];2
DDRPHY_CKE[0];2
DDRPHY_CKE[1];2
DDRPHY_CKE[2];2
DDRPHY_CKE[3];2
DDRPHY_CS_N[0];2
DDRPHY_CS_N[1];2
DDRPHY_CS_N[2];2
DDRPHY_CS_N[3];2
DDRPHY_DBG[0];2
DDRPHY_DBG[1];2
DDRPHY_DBG[2];2
DDRPHY_DBG[3];2
DDRPHY_DBG[4];2
DDRPHY_DBG[5];2
DDRPHY_DBG[6];2
DDRPHY_DBG[7];2
DDRPHY_DBG[8];2
DDRPHY_DBG[9];2
DDRPHY_DBG[10];2
DDRPHY_DBG[11];2
DDRPHY_DBG[12];2
DDRPHY_DBG[13];2
DDRPHY_DBG[14];2
DDRPHY_DBG[15];2
DDRPHY_DBG[16];2
DDRPHY_DBG[17];2
DDRPHY_DBG[18];2
DDRPHY_DBG[19];2
DDRPHY_DBG[20];2
DDRPHY_DBG[21];2
DDRPHY_DBG[22];2
DDRPHY_DBG[23];2
DDRPHY_DBG[24];2
DDRPHY_DBG[25];2
DDRPHY_DBG[26];2
DDRPHY_DBG[27];2
DDRPHY_DBG[28];2
DDRPHY_DBG[29];2
DDRPHY_DBG[30];2
DDRPHY_DBG[31];2
DDRPHY_DBG[32];2
DDRPHY_DBG[33];2
DDRPHY_DBG[34];2
DDRPHY_DBG[35];2
DDRPHY_DBG[36];2
DDRPHY_DBG[37];2
DDRPHY_DBG[38];2
DDRPHY_DBG[39];2
DDRPHY_DBG[40];2
DDRPHY_DBG[41];2
DDRPHY_DBG[42];2
DDRPHY_DBG[43];2
DDRPHY_DBG[44];2
DDRPHY_DBG[45];2
DDRPHY_DBG[46];2
DDRPHY_DBG[47];2
DDRPHY_DBG[48];2
DDRPHY_DBG[49];2
DDRPHY_DBG[50];2
DDRPHY_DBG[51];2
DDRPHY_DBG[52];2
DDRPHY_DBG[53];2
DDRPHY_DBG[54];2
DDRPHY_DBG[55];2
DDRPHY_DBG[56];2
DDRPHY_DBG[57];2
DDRPHY_DBG[58];2
DDRPHY_DBG[59];2
DDRPHY_DBG[60];2
DDRPHY_DBG[61];2
DDRPHY_DBG[62];2
DDRPHY_DBG[63];2
DDRPHY_DBG[64];2
DDRPHY_DBG[65];2
DDRPHY_DBG[66];2
DDRPHY_DBG[67];2
DDRPHY_DBG[68];2
DDRPHY_DBG[69];2
DDRPHY_DBG[70];2
DDRPHY_DBG[71];2
DDRPHY_DBG[72];2
DDRPHY_DBG[73];2
DDRPHY_DBG[74];2
DDRPHY_DBG[75];2
DDRPHY_DBG[76];2
DDRPHY_DBG[77];2
DDRPHY_DBG[78];2
DDRPHY_DBG[79];2
DDRPHY_DBG[80];2
DDRPHY_DBG[81];2
DDRPHY_DBG[82];2
DDRPHY_DBG[83];2
DDRPHY_DBG[84];2
DDRPHY_DBG[85];2
DDRPHY_DBG[86];2
DDRPHY_DBG[87];2
DDRPHY_DBG[88];2
DDRPHY_DBG[89];2
DDRPHY_DBG[90];2
DDRPHY_DBG[91];2
DDRPHY_DBG[92];2
DDRPHY_DBG[93];2
DDRPHY_DBG[94];2
DDRPHY_DBG[95];2
DDRPHY_DBG[96];2
DDRPHY_DBG[97];2
DDRPHY_DBG[98];2
DDRPHY_DBG[99];2
DDRPHY_DBG[100];2
DDRPHY_DBG[101];2
DDRPHY_DBG[102];2
DDRPHY_DBG[103];2
DDRPHY_DBG[104];2
DDRPHY_DBG[105];2
DDRPHY_DBG[106];2
DDRPHY_DBG[107];2
DDRPHY_DBG[108];2
DDRPHY_DBG[109];2
DDRPHY_DBG[110];2
DDRPHY_DBG[111];2
DDRPHY_DBG[112];2
DDRPHY_DBG[113];2
DDRPHY_DBG[114];2
DDRPHY_DBG[115];2
DDRPHY_DBG[116];2
DDRPHY_DBG[117];2
DDRPHY_DBG[118];2
DDRPHY_DBG[119];2
DDRPHY_DBG[120];2
DDRPHY_DBG[121];2
DDRPHY_DBG[122];2
DDRPHY_DBG[123];2
DDRPHY_DBG[124];2
DDRPHY_DBG[125];2
DDRPHY_DBG[126];2
DDRPHY_DBG[127];2
DDRPHY_DBG[128];2
DDRPHY_DBG[129];2
DDRPHY_DBG[130];2
DDRPHY_DBG[131];2
DDRPHY_DBG[132];2
DDRPHY_DBG[133];2
DDRPHY_DBG[134];2
DDRPHY_DBG[135];2
DDRPHY_DBG[136];2
DDRPHY_DBG[137];2
DDRPHY_DBG[138];2
DDRPHY_DBG[139];2
DDRPHY_DBG[140];2
DDRPHY_DBG[141];2
DDRPHY_DBG[142];2
DDRPHY_DBG[143];2
DDRPHY_DM_H[0];2
DDRPHY_DM_H[1];2
DDRPHY_DM_H[2];2
DDRPHY_DM_H[3];2
DDRPHY_DM_L[0];2
DDRPHY_DM_L[1];2
DDRPHY_DM_L[2];2
DDRPHY_DM_L[3];2
DDRPHY_DQS_GATE_CTRL_H[0];2
DDRPHY_DQS_GATE_CTRL_H[1];2
DDRPHY_DQS_GATE_CTRL_L[0];2
DDRPHY_DQS_GATE_CTRL_L[1];2
DDRPHY_GATEI_H;2
DDRPHY_GATEI_L;2
DDRPHY_MEM_RST;2
DDRPHY_ODT[0];2
DDRPHY_ODT[1];2
DDRPHY_ODT[2];2
DDRPHY_ODT[3];2
DDRPHY_RAS_N[0];2
DDRPHY_RAS_N[1];2
DDRPHY_RAS_N[2];2
DDRPHY_RAS_N[3];2
DDRPHY_RDQS_STEP_H[0];2
DDRPHY_RDQS_STEP_H[1];2
DDRPHY_RDQS_STEP_H[2];2
DDRPHY_RDQS_STEP_L[0];2
DDRPHY_RDQS_STEP_L[1];2
DDRPHY_RDQS_STEP_L[2];2
DDRPHY_READ_CLK_CTRL_H[0];2
DDRPHY_READ_CLK_CTRL_H[1];2
DDRPHY_READ_CLK_CTRL_H[2];2
DDRPHY_READ_CLK_CTRL_L[0];2
DDRPHY_READ_CLK_CTRL_L[1];2
DDRPHY_READ_CLK_CTRL_L[2];2
DDRPHY_RST_REQ;2
DDRPHY_UPDATE_DONE;2
DDRPHY_WDATA_H[0];2
DDRPHY_WDATA_H[1];2
DDRPHY_WDATA_H[2];2
DDRPHY_WDATA_H[3];2
DDRPHY_WDATA_H[4];2
DDRPHY_WDATA_H[5];2
DDRPHY_WDATA_H[6];2
DDRPHY_WDATA_H[7];2
DDRPHY_WDATA_H[8];2
DDRPHY_WDATA_H[9];2
DDRPHY_WDATA_H[10];2
DDRPHY_WDATA_H[11];2
DDRPHY_WDATA_H[12];2
DDRPHY_WDATA_H[13];2
DDRPHY_WDATA_H[14];2
DDRPHY_WDATA_H[15];2
DDRPHY_WDATA_H[16];2
DDRPHY_WDATA_H[17];2
DDRPHY_WDATA_H[18];2
DDRPHY_WDATA_H[19];2
DDRPHY_WDATA_H[20];2
DDRPHY_WDATA_H[21];2
DDRPHY_WDATA_H[22];2
DDRPHY_WDATA_H[23];2
DDRPHY_WDATA_H[24];2
DDRPHY_WDATA_H[25];2
DDRPHY_WDATA_H[26];2
DDRPHY_WDATA_H[27];2
DDRPHY_WDATA_H[28];2
DDRPHY_WDATA_H[29];2
DDRPHY_WDATA_H[30];2
DDRPHY_WDATA_H[31];2
DDRPHY_WDATA_L[0];2
DDRPHY_WDATA_L[1];2
DDRPHY_WDATA_L[2];2
DDRPHY_WDATA_L[3];2
DDRPHY_WDATA_L[4];2
DDRPHY_WDATA_L[5];2
DDRPHY_WDATA_L[6];2
DDRPHY_WDATA_L[7];2
DDRPHY_WDATA_L[8];2
DDRPHY_WDATA_L[9];2
DDRPHY_WDATA_L[10];2
DDRPHY_WDATA_L[11];2
DDRPHY_WDATA_L[12];2
DDRPHY_WDATA_L[13];2
DDRPHY_WDATA_L[14];2
DDRPHY_WDATA_L[15];2
DDRPHY_WDATA_L[16];2
DDRPHY_WDATA_L[17];2
DDRPHY_WDATA_L[18];2
DDRPHY_WDATA_L[19];2
DDRPHY_WDATA_L[20];2
DDRPHY_WDATA_L[21];2
DDRPHY_WDATA_L[22];2
DDRPHY_WDATA_L[23];2
DDRPHY_WDATA_L[24];2
DDRPHY_WDATA_L[25];2
DDRPHY_WDATA_L[26];2
DDRPHY_WDATA_L[27];2
DDRPHY_WDATA_L[28];2
DDRPHY_WDATA_L[29];2
DDRPHY_WDATA_L[30];2
DDRPHY_WDATA_L[31];2
DDRPHY_WDQS_EN_H[0];2
DDRPHY_WDQS_EN_H[1];2
DDRPHY_WDQS_EN_L[0];2
DDRPHY_WDQS_EN_L[1];2
DDRPHY_WDQS_H[0];2
DDRPHY_WDQS_H[1];2
DDRPHY_WDQS_H[2];2
DDRPHY_WDQS_H[3];2
DDRPHY_WDQS_L[0];2
DDRPHY_WDQS_L[1];2
DDRPHY_WDQS_L[2];2
DDRPHY_WDQS_L[3];2
DDRPHY_WEN_H[0];2
DDRPHY_WEN_H[1];2
DDRPHY_WEN_H[2];2
DDRPHY_WEN_H[3];2
DDRPHY_WEN_H[4];2
DDRPHY_WEN_H[5];2
DDRPHY_WEN_H[6];2
DDRPHY_WEN_H[7];2
DDRPHY_WEN_H[8];2
DDRPHY_WEN_H[9];2
DDRPHY_WEN_H[10];2
DDRPHY_WEN_H[11];2
DDRPHY_WEN_H[12];2
DDRPHY_WEN_H[13];2
DDRPHY_WEN_H[14];2
DDRPHY_WEN_H[15];2
DDRPHY_WEN_L[0];2
DDRPHY_WEN_L[1];2
DDRPHY_WEN_L[2];2
DDRPHY_WEN_L[3];2
DDRPHY_WEN_L[4];2
DDRPHY_WEN_L[5];2
DDRPHY_WEN_L[6];2
DDRPHY_WEN_L[7];2
DDRPHY_WEN_L[8];2
DDRPHY_WEN_L[9];2
DDRPHY_WEN_L[10];2
DDRPHY_WEN_L[11];2
DDRPHY_WEN_L[12];2
DDRPHY_WEN_L[13];2
DDRPHY_WEN_L[14];2
DDRPHY_WEN_L[15];2
DDRPHY_WE_N[0];2
DDRPHY_WE_N[1];2
DDRPHY_WE_N[2];2
DDRPHY_WE_N[3];2
DDRPHY_WL_CTRL_H[0];2
DDRPHY_WL_CTRL_H[1];2
DDRPHY_WL_CTRL_H[2];2
DDRPHY_WL_CTRL_L[0];2
DDRPHY_WL_CTRL_L[1];2
DDRPHY_WL_CTRL_L[2];2
DDRPHY_WL_STEP_H[0];2
DDRPHY_WL_STEP_H[1];2
DDRPHY_WL_STEP_H[2];2
DDRPHY_WL_STEP_H[3];2
DDRPHY_WL_STEP_H[4];2
DDRPHY_WL_STEP_H[5];2
DDRPHY_WL_STEP_H[6];2
DDRPHY_WL_STEP_H[7];2
DDRPHY_WL_STEP_L[0];2
DDRPHY_WL_STEP_L[1];2
DDRPHY_WL_STEP_L[2];2
DDRPHY_WL_STEP_L[3];2
DDRPHY_WL_STEP_L[4];2
DDRPHY_WL_STEP_L[5];2
DDRPHY_WL_STEP_L[6];2
DDRPHY_WL_STEP_L[7];2
DFI_CTRLUPD_ACK;2
DFI_ERROR;2
DFI_ERROR_INFO[0];2
DFI_ERROR_INFO[1];2
DFI_ERROR_INFO[2];2
DFI_LP_ACK;2
DFI_PHYUPD_REQ;2
DFI_PHYUPD_TYPE[0];2
DFI_PHYUPD_TYPE[1];2
DFI_RDDATA[0];2
DFI_RDDATA[1];2
DFI_RDDATA[2];2
DFI_RDDATA[3];2
DFI_RDDATA[4];2
DFI_RDDATA[5];2
DFI_RDDATA[6];2
DFI_RDDATA[7];2
DFI_RDDATA[8];2
DFI_RDDATA[9];2
DFI_RDDATA[10];2
DFI_RDDATA[11];2
DFI_RDDATA[12];2
DFI_RDDATA[13];2
DFI_RDDATA[14];2
DFI_RDDATA[15];2
DFI_RDDATA[16];2
DFI_RDDATA[17];2
DFI_RDDATA[18];2
DFI_RDDATA[19];2
DFI_RDDATA[20];2
DFI_RDDATA[21];2
DFI_RDDATA[22];2
DFI_RDDATA[23];2
DFI_RDDATA[24];2
DFI_RDDATA[25];2
DFI_RDDATA[26];2
DFI_RDDATA[27];2
DFI_RDDATA[28];2
DFI_RDDATA[29];2
DFI_RDDATA[30];2
DFI_RDDATA[31];2
DFI_RDDATA[32];2
DFI_RDDATA[33];2
DFI_RDDATA[34];2
DFI_RDDATA[35];2
DFI_RDDATA[36];2
DFI_RDDATA[37];2
DFI_RDDATA[38];2
DFI_RDDATA[39];2
DFI_RDDATA[40];2
DFI_RDDATA[41];2
DFI_RDDATA[42];2
DFI_RDDATA[43];2
DFI_RDDATA[44];2
DFI_RDDATA[45];2
DFI_RDDATA[46];2
DFI_RDDATA[47];2
DFI_RDDATA[48];2
DFI_RDDATA[49];2
DFI_RDDATA[50];2
DFI_RDDATA[51];2
DFI_RDDATA[52];2
DFI_RDDATA[53];2
DFI_RDDATA[54];2
DFI_RDDATA[55];2
DFI_RDDATA[56];2
DFI_RDDATA[57];2
DFI_RDDATA[58];2
DFI_RDDATA[59];2
DFI_RDDATA[60];2
DFI_RDDATA[61];2
DFI_RDDATA[62];2
DFI_RDDATA[63];2
DFI_RDDATA_VALID[0];2
DFI_RDDATA_VALID[1];2
DFI_RDDATA_VALID[2];2
DFI_RDDATA_VALID[3];2
DIAG_SCAN_OUT;2
DLL_CLK_INPUT;2
DLL_FREEZE;2
DLL_UPDATE_REQ;2
DQS_CLK_REGIONAL[0];2
DQS_CLK_REGIONAL[1];2
DQS_CLK_REGIONAL[2];2
DQS_CLK_REGIONAL[3];2
DQS_CLK_REGIONAL[4];2
DQS_DQS_GATE_CTRL[0];2
DQS_DQS_GATE_CTRL[1];2
DQS_DQS_GATE_CTRL[2];2
DQS_DQS_GATE_CTRL[3];2
DQS_DQS_GATE_CTRL[4];2
DQS_DQS_GATE_CTRL[5];2
DQS_DQS_GATE_CTRL[6];2
DQS_DQS_GATE_CTRL[7];2
DQS_DQS_GATE_CTRL[8];2
DQS_DQS_GATE_CTRL[9];2
DQS_DQS_GATE_CTRL[10];2
DQS_DQS_GATE_CTRL[11];2
DQS_DQS_GATE_CTRL_TF2[0];2
DQS_DQS_GATE_CTRL_TF2[1];2
DQS_DQS_GATE_CTRL_TF2[2];2
DQS_DQS_GATE_CTRL_TF2[3];2
DQS_GATEI[0];2
DQS_GATEI[1];2
DQS_GATEI[2];2
DQS_RDEL_CTRL[0];2
DQS_RDEL_CTRL[1];2
DQS_RDEL_CTRL[2];2
DQS_RDEL_CTRL[3];2
DQS_RDEL_CTRL[4];2
DQS_RDEL_CTRL[5];2
DQS_RDEL_CTRL[6];2
DQS_RDEL_CTRL[7];2
DQS_RDEL_CTRL[8];2
DQS_READ_CLK_CTRL[0];2
DQS_READ_CLK_CTRL[1];2
DQS_READ_CLK_CTRL[2];2
DQS_READ_CLK_CTRL[3];2
DQS_READ_CLK_CTRL[4];2
DQS_READ_CLK_CTRL[5];2
DQS_READ_CLK_CTRL[6];2
DQS_READ_CLK_CTRL[7];2
DQS_READ_CLK_CTRL[8];2
DQS_RST[0];2
DQS_RST[1];2
DQS_RST[2];2
DQS_RST[3];2
DQS_RST[4];2
DQS_RST_TRAINING_N[0];2
DQS_RST_TRAINING_N[1];2
DQS_RST_TRAINING_N[2];2
DQS_RST_TRAINING_N[3];2
DQS_RST_TRAINING_N[4];2
DQS_WL_CTRL[0];2
DQS_WL_CTRL[1];2
DQS_WL_CTRL[2];2
DQS_WL_CTRL[3];2
DQS_WL_CTRL[4];2
DQS_WL_CTRL[5];2
DQS_WL_CTRL[6];2
DQS_WL_CTRL[7];2
DQS_WL_CTRL[8];2
DQS_WL_STEP[0];2
DQS_WL_STEP[1];2
DQS_WL_STEP[2];2
DQS_WL_STEP[3];2
DQS_WL_STEP[4];2
DQS_WL_STEP[5];2
DQS_WL_STEP[6];2
DQS_WL_STEP[7];2
DQS_WL_STEP[8];2
DQS_WL_STEP[9];2
DQS_WL_STEP[10];2
DQS_WL_STEP[11];2
DQS_WL_STEP[12];2
DQS_WL_STEP[13];2
DQS_WL_STEP[14];2
DQS_WL_STEP[15];2
DQS_WL_STEP[16];2
DQS_WL_STEP[17];2
DQS_WL_STEP[18];2
DQS_WL_STEP[19];2
DQS_WL_STEP[20];2
DQS_WL_STEP[21];2
DQS_WL_STEP[22];2
DQS_WL_STEP[23];2
FAIL_H;2
HPR_CREDIT_CNT[0];2
HPR_CREDIT_CNT[1];2
HPR_CREDIT_CNT[2];2
HPR_CREDIT_CNT[3];2
HPR_CREDIT_CNT[4];2
HPR_CREDIT_CNT[5];2
HPR_CREDIT_CNT[6];2
IOL_CE[0];2
IOL_CE[1];2
IOL_CE[2];2
IOL_CE[3];2
IOL_CE[4];2
IOL_CE[5];2
IOL_CE[6];2
IOL_CE[7];2
IOL_CE[8];2
IOL_CE[9];2
IOL_CE[10];2
IOL_CE[11];2
IOL_CE[12];2
IOL_CE[13];2
IOL_CE[14];2
IOL_CE[15];2
IOL_CE[16];2
IOL_CE[17];2
IOL_CE[18];2
IOL_CE[19];2
IOL_CE[20];2
IOL_CE[21];2
IOL_CE[22];2
IOL_CE[23];2
IOL_CE[24];2
IOL_CE[25];2
IOL_CE[26];2
IOL_CE[27];2
IOL_CE[28];2
IOL_CE[29];2
IOL_CE[30];2
IOL_CE[31];2
IOL_CE[32];2
IOL_CE[33];2
IOL_CE[34];2
IOL_CE[35];2
IOL_CE[36];2
IOL_CE[37];2
IOL_CE[38];2
IOL_CE[39];2
IOL_CE[40];2
IOL_CE[41];2
IOL_CE[42];2
IOL_CE[43];2
IOL_CE[44];2
IOL_CE[45];2
IOL_CE[46];2
IOL_CE[47];2
IOL_CE[48];2
IOL_CE[49];2
IOL_CE[50];2
IOL_CE[51];2
IOL_CE[52];2
IOL_CE[53];2
IOL_CE[54];2
IOL_CE[55];2
IOL_CE[56];2
IOL_CE[57];2
IOL_CE[58];2
IOL_CE[59];2
IOL_CLK_SYS[0];2
IOL_CLK_SYS[1];2
IOL_CLK_SYS[2];2
IOL_CLK_SYS[3];2
IOL_CLK_SYS[4];2
IOL_CLK_SYS[5];2
IOL_CLK_SYS[6];2
IOL_CLK_SYS[7];2
IOL_CLK_SYS[8];2
IOL_CLK_SYS[9];2
IOL_CLK_SYS[10];2
IOL_CLK_SYS[11];2
IOL_CLK_SYS[12];2
IOL_CLK_SYS[13];2
IOL_CLK_SYS[14];2
IOL_CLK_SYS[15];2
IOL_CLK_SYS[16];2
IOL_CLK_SYS[17];2
IOL_CLK_SYS[18];2
IOL_CLK_SYS[19];2
IOL_CLK_SYS[20];2
IOL_CLK_SYS[21];2
IOL_CLK_SYS[22];2
IOL_CLK_SYS[23];2
IOL_CLK_SYS[24];2
IOL_CLK_SYS[25];2
IOL_CLK_SYS[26];2
IOL_CLK_SYS[27];2
IOL_CLK_SYS[28];2
IOL_CLK_SYS[29];2
IOL_CLK_SYS[30];2
IOL_CLK_SYS[31];2
IOL_CLK_SYS[32];2
IOL_CLK_SYS[33];2
IOL_CLK_SYS[34];2
IOL_CLK_SYS[35];2
IOL_CLK_SYS[36];2
IOL_CLK_SYS[37];2
IOL_CLK_SYS[38];2
IOL_CLK_SYS[39];2
IOL_CLK_SYS[40];2
IOL_CLK_SYS[41];2
IOL_CLK_SYS[42];2
IOL_CLK_SYS[43];2
IOL_CLK_SYS[44];2
IOL_CLK_SYS[45];2
IOL_CLK_SYS[46];2
IOL_CLK_SYS[47];2
IOL_CLK_SYS[48];2
IOL_CLK_SYS[49];2
IOL_CLK_SYS[50];2
IOL_CLK_SYS[51];2
IOL_CLK_SYS[52];2
IOL_CLK_SYS[53];2
IOL_CLK_SYS[54];2
IOL_CLK_SYS[55];2
IOL_CLK_SYS[56];2
IOL_CLK_SYS[57];2
IOL_CLK_SYS[58];2
IOL_CLK_SYS[59];2
IOL_IODLY_CTRL[0];2
IOL_IODLY_CTRL[1];2
IOL_IODLY_CTRL[2];2
IOL_IODLY_CTRL[3];2
IOL_IODLY_CTRL[4];2
IOL_IODLY_CTRL[5];2
IOL_IODLY_CTRL[6];2
IOL_IODLY_CTRL[7];2
IOL_IODLY_CTRL[8];2
IOL_IODLY_CTRL[9];2
IOL_IODLY_CTRL[10];2
IOL_IODLY_CTRL[11];2
IOL_IODLY_CTRL[12];2
IOL_IODLY_CTRL[13];2
IOL_IODLY_CTRL[14];2
IOL_IODLY_CTRL[15];2
IOL_IODLY_CTRL[16];2
IOL_IODLY_CTRL[17];2
IOL_IODLY_CTRL[18];2
IOL_IODLY_CTRL[19];2
IOL_IODLY_CTRL[20];2
IOL_IODLY_CTRL[21];2
IOL_IODLY_CTRL[22];2
IOL_IODLY_CTRL[23];2
IOL_IODLY_CTRL[24];2
IOL_IODLY_CTRL[25];2
IOL_IODLY_CTRL[26];2
IOL_IODLY_CTRL[27];2
IOL_IODLY_CTRL[28];2
IOL_IODLY_CTRL[29];2
IOL_IODLY_CTRL[30];2
IOL_IODLY_CTRL[31];2
IOL_IODLY_CTRL[32];2
IOL_IODLY_CTRL[33];2
IOL_IODLY_CTRL[34];2
IOL_IODLY_CTRL[35];2
IOL_IODLY_CTRL[36];2
IOL_IODLY_CTRL[37];2
IOL_IODLY_CTRL[38];2
IOL_IODLY_CTRL[39];2
IOL_IODLY_CTRL[40];2
IOL_IODLY_CTRL[41];2
IOL_IODLY_CTRL[42];2
IOL_IODLY_CTRL[43];2
IOL_IODLY_CTRL[44];2
IOL_IODLY_CTRL[45];2
IOL_IODLY_CTRL[46];2
IOL_IODLY_CTRL[47];2
IOL_IODLY_CTRL[48];2
IOL_IODLY_CTRL[49];2
IOL_IODLY_CTRL[50];2
IOL_IODLY_CTRL[51];2
IOL_IODLY_CTRL[52];2
IOL_IODLY_CTRL[53];2
IOL_IODLY_CTRL[54];2
IOL_IODLY_CTRL[55];2
IOL_IODLY_CTRL[56];2
IOL_IODLY_CTRL[57];2
IOL_IODLY_CTRL[58];2
IOL_IODLY_CTRL[59];2
IOL_IODLY_CTRL[60];2
IOL_IODLY_CTRL[61];2
IOL_IODLY_CTRL[62];2
IOL_IODLY_CTRL[63];2
IOL_IODLY_CTRL[64];2
IOL_IODLY_CTRL[65];2
IOL_IODLY_CTRL[66];2
IOL_IODLY_CTRL[67];2
IOL_IODLY_CTRL[68];2
IOL_IODLY_CTRL[69];2
IOL_IODLY_CTRL[70];2
IOL_IODLY_CTRL[71];2
IOL_IODLY_CTRL[72];2
IOL_IODLY_CTRL[73];2
IOL_IODLY_CTRL[74];2
IOL_IODLY_CTRL[75];2
IOL_IODLY_CTRL[76];2
IOL_IODLY_CTRL[77];2
IOL_IODLY_CTRL[78];2
IOL_IODLY_CTRL[79];2
IOL_IODLY_CTRL[80];2
IOL_IODLY_CTRL[81];2
IOL_IODLY_CTRL[82];2
IOL_IODLY_CTRL[83];2
IOL_IODLY_CTRL[84];2
IOL_IODLY_CTRL[85];2
IOL_IODLY_CTRL[86];2
IOL_IODLY_CTRL[87];2
IOL_IODLY_CTRL[88];2
IOL_IODLY_CTRL[89];2
IOL_IODLY_CTRL[90];2
IOL_IODLY_CTRL[91];2
IOL_IODLY_CTRL[92];2
IOL_IODLY_CTRL[93];2
IOL_IODLY_CTRL[94];2
IOL_IODLY_CTRL[95];2
IOL_IODLY_CTRL[96];2
IOL_IODLY_CTRL[97];2
IOL_IODLY_CTRL[98];2
IOL_IODLY_CTRL[99];2
IOL_IODLY_CTRL[100];2
IOL_IODLY_CTRL[101];2
IOL_IODLY_CTRL[102];2
IOL_IODLY_CTRL[103];2
IOL_IODLY_CTRL[104];2
IOL_IODLY_CTRL[105];2
IOL_IODLY_CTRL[106];2
IOL_IODLY_CTRL[107];2
IOL_IODLY_CTRL[108];2
IOL_IODLY_CTRL[109];2
IOL_IODLY_CTRL[110];2
IOL_IODLY_CTRL[111];2
IOL_IODLY_CTRL[112];2
IOL_IODLY_CTRL[113];2
IOL_IODLY_CTRL[114];2
IOL_IODLY_CTRL[115];2
IOL_IODLY_CTRL[116];2
IOL_IODLY_CTRL[117];2
IOL_IODLY_CTRL[118];2
IOL_IODLY_CTRL[119];2
IOL_IODLY_CTRL[120];2
IOL_IODLY_CTRL[121];2
IOL_IODLY_CTRL[122];2
IOL_IODLY_CTRL[123];2
IOL_IODLY_CTRL[124];2
IOL_IODLY_CTRL[125];2
IOL_IODLY_CTRL[126];2
IOL_IODLY_CTRL[127];2
IOL_IODLY_CTRL[128];2
IOL_IODLY_CTRL[129];2
IOL_IODLY_CTRL[130];2
IOL_IODLY_CTRL[131];2
IOL_IODLY_CTRL[132];2
IOL_IODLY_CTRL[133];2
IOL_IODLY_CTRL[134];2
IOL_IODLY_CTRL[135];2
IOL_IODLY_CTRL[136];2
IOL_IODLY_CTRL[137];2
IOL_IODLY_CTRL[138];2
IOL_IODLY_CTRL[139];2
IOL_IODLY_CTRL[140];2
IOL_IODLY_CTRL[141];2
IOL_IODLY_CTRL[142];2
IOL_IODLY_CTRL[143];2
IOL_IODLY_CTRL[144];2
IOL_IODLY_CTRL[145];2
IOL_IODLY_CTRL[146];2
IOL_IODLY_CTRL[147];2
IOL_IODLY_CTRL[148];2
IOL_IODLY_CTRL[149];2
IOL_IODLY_CTRL[150];2
IOL_IODLY_CTRL[151];2
IOL_IODLY_CTRL[152];2
IOL_IODLY_CTRL[153];2
IOL_IODLY_CTRL[154];2
IOL_IODLY_CTRL[155];2
IOL_IODLY_CTRL[156];2
IOL_IODLY_CTRL[157];2
IOL_IODLY_CTRL[158];2
IOL_IODLY_CTRL[159];2
IOL_IODLY_CTRL[160];2
IOL_IODLY_CTRL[161];2
IOL_IODLY_CTRL[162];2
IOL_IODLY_CTRL[163];2
IOL_IODLY_CTRL[164];2
IOL_IODLY_CTRL[165];2
IOL_IODLY_CTRL[166];2
IOL_IODLY_CTRL[167];2
IOL_IODLY_CTRL[168];2
IOL_IODLY_CTRL[169];2
IOL_IODLY_CTRL[170];2
IOL_IODLY_CTRL[171];2
IOL_IODLY_CTRL[172];2
IOL_IODLY_CTRL[173];2
IOL_IODLY_CTRL[174];2
IOL_IODLY_CTRL[175];2
IOL_IODLY_CTRL[176];2
IOL_IODLY_CTRL[177];2
IOL_IODLY_CTRL[178];2
IOL_IODLY_CTRL[179];2
IOL_LRS[0];2
IOL_LRS[1];2
IOL_LRS[2];2
IOL_LRS[3];2
IOL_LRS[4];2
IOL_LRS[5];2
IOL_LRS[6];2
IOL_LRS[7];2
IOL_LRS[8];2
IOL_LRS[9];2
IOL_LRS[10];2
IOL_LRS[11];2
IOL_LRS[12];2
IOL_LRS[13];2
IOL_LRS[14];2
IOL_LRS[15];2
IOL_LRS[16];2
IOL_LRS[17];2
IOL_LRS[18];2
IOL_LRS[19];2
IOL_LRS[20];2
IOL_LRS[21];2
IOL_LRS[22];2
IOL_LRS[23];2
IOL_LRS[24];2
IOL_LRS[25];2
IOL_LRS[26];2
IOL_LRS[27];2
IOL_LRS[28];2
IOL_LRS[29];2
IOL_LRS[30];2
IOL_LRS[31];2
IOL_LRS[32];2
IOL_LRS[33];2
IOL_LRS[34];2
IOL_LRS[35];2
IOL_LRS[36];2
IOL_LRS[37];2
IOL_LRS[38];2
IOL_LRS[39];2
IOL_LRS[40];2
IOL_LRS[41];2
IOL_LRS[42];2
IOL_LRS[43];2
IOL_LRS[44];2
IOL_LRS[45];2
IOL_LRS[46];2
IOL_LRS[47];2
IOL_LRS[48];2
IOL_LRS[49];2
IOL_LRS[50];2
IOL_LRS[51];2
IOL_LRS[52];2
IOL_LRS[53];2
IOL_LRS[54];2
IOL_LRS[55];2
IOL_LRS[56];2
IOL_LRS[57];2
IOL_LRS[58];2
IOL_LRS[59];2
IOL_MIPI_SW_DYN_I[0];2
IOL_MIPI_SW_DYN_I[1];2
IOL_MIPI_SW_DYN_I[2];2
IOL_MIPI_SW_DYN_I[3];2
IOL_MIPI_SW_DYN_I[4];2
IOL_MIPI_SW_DYN_I[5];2
IOL_MIPI_SW_DYN_I[6];2
IOL_MIPI_SW_DYN_I[7];2
IOL_MIPI_SW_DYN_I[8];2
IOL_MIPI_SW_DYN_I[9];2
IOL_MIPI_SW_DYN_I[10];2
IOL_MIPI_SW_DYN_I[11];2
IOL_MIPI_SW_DYN_I[12];2
IOL_MIPI_SW_DYN_I[13];2
IOL_MIPI_SW_DYN_I[14];2
IOL_MIPI_SW_DYN_I[15];2
IOL_MIPI_SW_DYN_I[16];2
IOL_MIPI_SW_DYN_I[17];2
IOL_MIPI_SW_DYN_I[18];2
IOL_MIPI_SW_DYN_I[19];2
IOL_MIPI_SW_DYN_I[20];2
IOL_MIPI_SW_DYN_I[21];2
IOL_MIPI_SW_DYN_I[22];2
IOL_MIPI_SW_DYN_I[23];2
IOL_MIPI_SW_DYN_I[24];2
IOL_MIPI_SW_DYN_I[25];2
IOL_MIPI_SW_DYN_I[26];2
IOL_MIPI_SW_DYN_I[27];2
IOL_MIPI_SW_DYN_I[28];2
IOL_MIPI_SW_DYN_I[29];2
IOL_MIPI_SW_DYN_I[30];2
IOL_MIPI_SW_DYN_I[31];2
IOL_MIPI_SW_DYN_I[32];2
IOL_MIPI_SW_DYN_I[33];2
IOL_MIPI_SW_DYN_I[34];2
IOL_MIPI_SW_DYN_I[35];2
IOL_MIPI_SW_DYN_I[36];2
IOL_MIPI_SW_DYN_I[37];2
IOL_MIPI_SW_DYN_I[38];2
IOL_MIPI_SW_DYN_I[39];2
IOL_MIPI_SW_DYN_I[40];2
IOL_MIPI_SW_DYN_I[41];2
IOL_MIPI_SW_DYN_I[42];2
IOL_MIPI_SW_DYN_I[43];2
IOL_MIPI_SW_DYN_I[44];2
IOL_MIPI_SW_DYN_I[45];2
IOL_MIPI_SW_DYN_I[46];2
IOL_MIPI_SW_DYN_I[47];2
IOL_MIPI_SW_DYN_I[48];2
IOL_MIPI_SW_DYN_I[49];2
IOL_MIPI_SW_DYN_I[50];2
IOL_MIPI_SW_DYN_I[51];2
IOL_MIPI_SW_DYN_I[52];2
IOL_MIPI_SW_DYN_I[53];2
IOL_MIPI_SW_DYN_I[54];2
IOL_MIPI_SW_DYN_I[55];2
IOL_MIPI_SW_DYN_I[56];2
IOL_MIPI_SW_DYN_I[57];2
IOL_MIPI_SW_DYN_I[58];2
IOL_MIPI_SW_DYN_I[59];2
IOL_TS_CTRL_TF2[0];2
IOL_TS_CTRL_TF2[1];2
IOL_TS_CTRL_TF2[2];2
IOL_TS_CTRL_TF2[3];2
IOL_TS_CTRL_TF2[4];2
IOL_TS_CTRL_TF2[5];2
IOL_TS_CTRL_TF2[6];2
IOL_TS_CTRL_TF2[7];2
IOL_TS_CTRL_TF2[8];2
IOL_TS_CTRL_TF2[9];2
IOL_TS_CTRL_TF2[10];2
IOL_TS_CTRL_TF2[11];2
IOL_TS_CTRL_TF2[12];2
IOL_TS_CTRL_TF2[13];2
IOL_TS_CTRL_TF2[14];2
IOL_TS_CTRL_TF2[15];2
IOL_TS_CTRL_TF2[16];2
IOL_TS_CTRL_TF2[17];2
IOL_TS_CTRL_TF2[18];2
IOL_TS_CTRL_TF2[19];2
IOL_TS_CTRL_TF2[20];2
IOL_TS_CTRL_TF2[21];2
IOL_TS_CTRL_TF2[22];2
IOL_TS_CTRL_TF2[23];2
IOL_TS_CTRL_TF2[24];2
IOL_TS_CTRL_TF2[25];2
IOL_TS_CTRL_TF2[26];2
IOL_TS_CTRL_TF2[27];2
IOL_TS_CTRL_TF2[28];2
IOL_TS_CTRL_TF2[29];2
IOL_TS_CTRL_TF2[30];2
IOL_TS_CTRL_TF2[31];2
IOL_TS_CTRL_TF2[32];2
IOL_TS_CTRL_TF2[33];2
IOL_TS_CTRL_TF2[34];2
IOL_TS_CTRL_TF2[35];2
IOL_TS_CTRL_TF2[36];2
IOL_TS_CTRL_TF2[37];2
IOL_TS_CTRL_TF2[38];2
IOL_TS_CTRL_TF2[39];2
IOL_TS_CTRL_TF2[40];2
IOL_TS_CTRL_TF2[41];2
IOL_TS_CTRL_TF2[42];2
IOL_TS_CTRL_TF2[43];2
IOL_TS_CTRL_TF2[44];2
IOL_TS_CTRL_TF2[45];2
IOL_TS_CTRL_TF2[46];2
IOL_TS_CTRL_TF2[47];2
IOL_TS_CTRL_TF2[48];2
IOL_TS_CTRL_TF2[49];2
IOL_TS_CTRL_TF2[50];2
IOL_TS_CTRL_TF2[51];2
IOL_TS_CTRL_TF2[52];2
IOL_TS_CTRL_TF2[53];2
IOL_TS_CTRL_TF2[54];2
IOL_TS_CTRL_TF2[55];2
IOL_TS_CTRL_TF2[56];2
IOL_TS_CTRL_TF2[57];2
IOL_TS_CTRL_TF2[58];2
IOL_TS_CTRL_TF2[59];2
IOL_TS_CTRL_TF2[60];2
IOL_TS_CTRL_TF2[61];2
IOL_TS_CTRL_TF2[62];2
IOL_TS_CTRL_TF2[63];2
IOL_TS_CTRL_TF2[64];2
IOL_TS_CTRL_TF2[65];2
IOL_TS_CTRL_TF2[66];2
IOL_TS_CTRL_TF2[67];2
IOL_TS_CTRL_TF2[68];2
IOL_TS_CTRL_TF2[69];2
IOL_TS_CTRL_TF2[70];2
IOL_TS_CTRL_TF2[71];2
IOL_TS_CTRL_TF2[72];2
IOL_TS_CTRL_TF2[73];2
IOL_TS_CTRL_TF2[74];2
IOL_TS_CTRL_TF2[75];2
IOL_TS_CTRL_TF2[76];2
IOL_TS_CTRL_TF2[77];2
IOL_TS_CTRL_TF2[78];2
IOL_TS_CTRL_TF2[79];2
IOL_TS_CTRL_TF2[80];2
IOL_TS_CTRL_TF2[81];2
IOL_TS_CTRL_TF2[82];2
IOL_TS_CTRL_TF2[83];2
IOL_TS_CTRL_TF2[84];2
IOL_TS_CTRL_TF2[85];2
IOL_TS_CTRL_TF2[86];2
IOL_TS_CTRL_TF2[87];2
IOL_TS_CTRL_TF2[88];2
IOL_TS_CTRL_TF2[89];2
IOL_TS_CTRL_TF2[90];2
IOL_TS_CTRL_TF2[91];2
IOL_TS_CTRL_TF3[0];2
IOL_TS_CTRL_TF3[1];2
IOL_TS_CTRL_TF3[2];2
IOL_TS_CTRL_TF4[0];2
IOL_TS_CTRL_TF4[1];2
IOL_TS_CTRL_TF4[2];2
IOL_TS_CTRL_TF4[3];2
IOL_TS_CTRL_TF4[4];2
IOL_TS_CTRL_TF4[5];2
IOL_TS_CTRL_TF4[6];2
IOL_TS_CTRL_TF4[7];2
IOL_TS_CTRL_TF4[8];2
IOL_TS_CTRL_TF4[9];2
IOL_TS_CTRL_TF4[10];2
IOL_TS_CTRL_TF4[11];2
IOL_TS_CTRL_TF4[12];2
IOL_TS_CTRL_TF4[13];2
IOL_TS_CTRL_TF4[14];2
IOL_TS_CTRL_TF4[15];2
IOL_TS_CTRL_TF4[16];2
IOL_TS_CTRL_TF4[17];2
IOL_TS_CTRL_TF4[18];2
IOL_TS_CTRL_TF4[19];2
IOL_TS_CTRL_TF4[20];2
IOL_TS_CTRL_TF4[21];2
IOL_TS_CTRL_TF4[22];2
IOL_TS_CTRL_TF4[23];2
IOL_TS_CTRL_TF4[24];2
IOL_TS_CTRL_TF4[25];2
IOL_TS_CTRL_TF4[26];2
IOL_TS_CTRL_TF4[27];2
IOL_TS_CTRL_TF4[28];2
IOL_TS_CTRL_TF4[29];2
IOL_TS_CTRL_TF4[30];2
IOL_TS_CTRL_TF4[31];2
IOL_TS_CTRL_TF4[32];2
IOL_TS_CTRL_TF4[33];2
IOL_TS_CTRL_TF4[34];2
IOL_TS_CTRL_TF4[35];2
IOL_TS_CTRL_TF4[36];2
IOL_TS_CTRL_TF4[37];2
IOL_TS_CTRL_TF4[38];2
IOL_TS_CTRL_TF4[39];2
IOL_TS_CTRL_TF4[40];2
IOL_TS_CTRL_TF4[41];2
IOL_TS_CTRL_TF4[42];2
IOL_TS_CTRL_TF4[43];2
IOL_TS_CTRL_TF4[44];2
IOL_TS_CTRL_TF4[45];2
IOL_TS_CTRL_TF4[46];2
IOL_TS_CTRL_TF4[47];2
IOL_TS_CTRL_TF4[48];2
IOL_TS_CTRL_TF4[49];2
IOL_TS_CTRL_TF4[50];2
IOL_TS_CTRL_TF4[51];2
IOL_TX_DATA_TF4[0];2
IOL_TX_DATA_TF4[1];2
IOL_TX_DATA_TF4[2];2
IOL_TX_DATA_TF4[3];2
IOL_TX_DATA_TF4[4];2
IOL_TX_DATA_TF4[5];2
IOL_TX_DATA_TF4[6];2
IOL_TX_DATA_TF4[7];2
IOL_TX_DATA_TF4[8];2
IOL_TX_DATA_TF4[9];2
IOL_TX_DATA_TF4[10];2
IOL_TX_DATA_TF4[11];2
IOL_TX_DATA_TF4[12];2
IOL_TX_DATA_TF4[13];2
IOL_TX_DATA_TF4[14];2
IOL_TX_DATA_TF4[15];2
IOL_TX_DATA_TF4[16];2
IOL_TX_DATA_TF4[17];2
IOL_TX_DATA_TF4[18];2
IOL_TX_DATA_TF4[19];2
IOL_TX_DATA_TF4[20];2
IOL_TX_DATA_TF4[21];2
IOL_TX_DATA_TF4[22];2
IOL_TX_DATA_TF4[23];2
IOL_TX_DATA_TF4[24];2
IOL_TX_DATA_TF4[25];2
IOL_TX_DATA_TF4[26];2
IOL_TX_DATA_TF4[27];2
IOL_TX_DATA_TF4[28];2
IOL_TX_DATA_TF4[29];2
IOL_TX_DATA_TF4[30];2
IOL_TX_DATA_TF4[31];2
IOL_TX_DATA_TF4[32];2
IOL_TX_DATA_TF4[33];2
IOL_TX_DATA_TF4[34];2
IOL_TX_DATA_TF4[35];2
IOL_TX_DATA_TF4[36];2
IOL_TX_DATA_TF4[37];2
IOL_TX_DATA_TF4[38];2
IOL_TX_DATA_TF4[39];2
IOL_TX_DATA_TF4[40];2
IOL_TX_DATA_TF4[41];2
IOL_TX_DATA_TF4[42];2
IOL_TX_DATA_TF4[43];2
IOL_TX_DATA_TF4[44];2
IOL_TX_DATA_TF4[45];2
IOL_TX_DATA_TF4[46];2
IOL_TX_DATA_TF4[47];2
IOL_TX_DATA_TF4[48];2
IOL_TX_DATA_TF4[49];2
IOL_TX_DATA_TF4[50];2
IOL_TX_DATA_TF4[51];2
IOL_TX_DATA_TF4[52];2
IOL_TX_DATA_TF4[53];2
IOL_TX_DATA_TF4[54];2
IOL_TX_DATA_TF4[55];2
IOL_TX_DATA_TF4[56];2
IOL_TX_DATA_TF4[57];2
IOL_TX_DATA_TF4[58];2
IOL_TX_DATA_TF4[59];2
IOL_TX_DATA_TF4[60];2
IOL_TX_DATA_TF4[61];2
IOL_TX_DATA_TF4[62];2
IOL_TX_DATA_TF4[63];2
IOL_TX_DATA_TF4[64];2
IOL_TX_DATA_TF4[65];2
IOL_TX_DATA_TF4[66];2
IOL_TX_DATA_TF4[67];2
IOL_TX_DATA_TF4[68];2
IOL_TX_DATA_TF4[69];2
IOL_TX_DATA_TF4[70];2
IOL_TX_DATA_TF4[71];2
IOL_TX_DATA_TF4[72];2
IOL_TX_DATA_TF4[73];2
IOL_TX_DATA_TF4[74];2
IOL_TX_DATA_TF4[75];2
IOL_TX_DATA_TF4[76];2
IOL_TX_DATA_TF4[77];2
IOL_TX_DATA_TF4[78];2
IOL_TX_DATA_TF4[79];2
IOL_TX_DATA_TF4[80];2
IOL_TX_DATA_TF4[81];2
IOL_TX_DATA_TF4[82];2
IOL_TX_DATA_TF4[83];2
IOL_TX_DATA_TF4[84];2
IOL_TX_DATA_TF4[85];2
IOL_TX_DATA_TF4[86];2
IOL_TX_DATA_TF4[87];2
IOL_TX_DATA_TF4[88];2
IOL_TX_DATA_TF4[89];2
IOL_TX_DATA_TF4[90];2
IOL_TX_DATA_TF4[91];2
IOL_TX_DATA_TF4[92];2
IOL_TX_DATA_TF4[93];2
IOL_TX_DATA_TF4[94];2
IOL_TX_DATA_TF4[95];2
IOL_TX_DATA_TF4[96];2
IOL_TX_DATA_TF4[97];2
IOL_TX_DATA_TF4[98];2
IOL_TX_DATA_TF4[99];2
IOL_TX_DATA_TF4[100];2
IOL_TX_DATA_TF4[101];2
IOL_TX_DATA_TF4[102];2
IOL_TX_DATA_TF4[103];2
IOL_TX_DATA_TF4[104];2
IOL_TX_DATA_TF4[105];2
IOL_TX_DATA_TF4[106];2
IOL_TX_DATA_TF4[107];2
IOL_TX_DATA_TF4[108];2
IOL_TX_DATA_TF4[109];2
IOL_TX_DATA_TF4[110];2
IOL_TX_DATA_TF4[111];2
IOL_TX_DATA_TF4[112];2
IOL_TX_DATA_TF4[113];2
IOL_TX_DATA_TF4[114];2
IOL_TX_DATA_TF4[115];2
IOL_TX_DATA_TF4[116];2
IOL_TX_DATA_TF4[117];2
IOL_TX_DATA_TF4[118];2
IOL_TX_DATA_TF4[119];2
IOL_TX_DATA_TF4[120];2
IOL_TX_DATA_TF4[121];2
IOL_TX_DATA_TF4[122];2
IOL_TX_DATA_TF4[123];2
IOL_TX_DATA_TF4[124];2
IOL_TX_DATA_TF4[125];2
IOL_TX_DATA_TF4[126];2
IOL_TX_DATA_TF4[127];2
IOL_TX_DATA_TF4[128];2
IOL_TX_DATA_TF4[129];2
IOL_TX_DATA_TF4[130];2
IOL_TX_DATA_TF4[131];2
IOL_TX_DATA_TF4[132];2
IOL_TX_DATA_TF4[133];2
IOL_TX_DATA_TF4[134];2
IOL_TX_DATA_TF4[135];2
IOL_TX_DATA_TF4[136];2
IOL_TX_DATA_TF4[137];2
IOL_TX_DATA_TF4[138];2
IOL_TX_DATA_TF4[139];2
IOL_TX_DATA_TF4[140];2
IOL_TX_DATA_TF4[141];2
IOL_TX_DATA_TF4[142];2
IOL_TX_DATA_TF4[143];2
IOL_TX_DATA_TF4[144];2
IOL_TX_DATA_TF4[145];2
IOL_TX_DATA_TF4[146];2
IOL_TX_DATA_TF4[147];2
IOL_TX_DATA_TF4[148];2
IOL_TX_DATA_TF4[149];2
IOL_TX_DATA_TF4[150];2
IOL_TX_DATA_TF4[151];2
IOL_TX_DATA_TF4[152];2
IOL_TX_DATA_TF4[153];2
IOL_TX_DATA_TF4[154];2
IOL_TX_DATA_TF4[155];2
IOL_TX_DATA_TF4[156];2
IOL_TX_DATA_TF4[157];2
IOL_TX_DATA_TF4[158];2
IOL_TX_DATA_TF4[159];2
IOL_TX_DATA_TF4[160];2
IOL_TX_DATA_TF4[161];2
IOL_TX_DATA_TF4[162];2
IOL_TX_DATA_TF4[163];2
IOL_TX_DATA_TF4[164];2
IOL_TX_DATA_TF4[165];2
IOL_TX_DATA_TF4[166];2
IOL_TX_DATA_TF4[167];2
IOL_TX_DATA_TF4[168];2
IOL_TX_DATA_TF4[169];2
IOL_TX_DATA_TF4[170];2
IOL_TX_DATA_TF4[171];2
IOL_TX_DATA_TF4[172];2
IOL_TX_DATA_TF4[173];2
IOL_TX_DATA_TF4[174];2
IOL_TX_DATA_TF4[175];2
IOL_TX_DATA_TF4[176];2
IOL_TX_DATA_TF4[177];2
IOL_TX_DATA_TF4[178];2
IOL_TX_DATA_TF4[179];2
IOL_TX_DATA_TF4[180];2
IOL_TX_DATA_TF4[181];2
IOL_TX_DATA_TF4[182];2
IOL_TX_DATA_TF4[183];2
IOL_TX_DATA_TF7[0];2
IOL_TX_DATA_TF7[1];2
IOL_TX_DATA_TF7[2];2
IOL_TX_DATA_TF7[3];2
IOL_TX_DATA_TF7[4];2
IOL_TX_DATA_TF7[5];2
IOL_TX_DATA_TF7[6];2
IOL_TX_DATA_TF8[0];2
IOL_TX_DATA_TF8[1];2
IOL_TX_DATA_TF8[2];2
IOL_TX_DATA_TF8[3];2
IOL_TX_DATA_TF8[4];2
IOL_TX_DATA_TF8[5];2
IOL_TX_DATA_TF8[6];2
IOL_TX_DATA_TF8[7];2
IOL_TX_DATA_TF8[8];2
IOL_TX_DATA_TF8[9];2
IOL_TX_DATA_TF8[10];2
IOL_TX_DATA_TF8[11];2
IOL_TX_DATA_TF8[12];2
IOL_TX_DATA_TF8[13];2
IOL_TX_DATA_TF8[14];2
IOL_TX_DATA_TF8[15];2
IOL_TX_DATA_TF8[16];2
IOL_TX_DATA_TF8[17];2
IOL_TX_DATA_TF8[18];2
IOL_TX_DATA_TF8[19];2
IOL_TX_DATA_TF8[20];2
IOL_TX_DATA_TF8[21];2
IOL_TX_DATA_TF8[22];2
IOL_TX_DATA_TF8[23];2
IOL_TX_DATA_TF8[24];2
IOL_TX_DATA_TF8[25];2
IOL_TX_DATA_TF8[26];2
IOL_TX_DATA_TF8[27];2
IOL_TX_DATA_TF8[28];2
IOL_TX_DATA_TF8[29];2
IOL_TX_DATA_TF8[30];2
IOL_TX_DATA_TF8[31];2
IOL_TX_DATA_TF8[32];2
IOL_TX_DATA_TF8[33];2
IOL_TX_DATA_TF8[34];2
IOL_TX_DATA_TF8[35];2
IOL_TX_DATA_TF8[36];2
IOL_TX_DATA_TF8[37];2
IOL_TX_DATA_TF8[38];2
IOL_TX_DATA_TF8[39];2
IOL_TX_DATA_TF8[40];2
IOL_TX_DATA_TF8[41];2
IOL_TX_DATA_TF8[42];2
IOL_TX_DATA_TF8[43];2
IOL_TX_DATA_TF8[44];2
IOL_TX_DATA_TF8[45];2
IOL_TX_DATA_TF8[46];2
IOL_TX_DATA_TF8[47];2
IOL_TX_DATA_TF8[48];2
IOL_TX_DATA_TF8[49];2
IOL_TX_DATA_TF8[50];2
IOL_TX_DATA_TF8[51];2
IOL_TX_DATA_TF8[52];2
IOL_TX_DATA_TF8[53];2
IOL_TX_DATA_TF8[54];2
IOL_TX_DATA_TF8[55];2
IOL_TX_DATA_TF8[56];2
IOL_TX_DATA_TF8[57];2
IOL_TX_DATA_TF8[58];2
IOL_TX_DATA_TF8[59];2
IOL_TX_DATA_TF8[60];2
IOL_TX_DATA_TF8[61];2
IOL_TX_DATA_TF8[62];2
IOL_TX_DATA_TF8[63];2
IOL_TX_DATA_TF8[64];2
IOL_TX_DATA_TF8[65];2
IOL_TX_DATA_TF8[66];2
IOL_TX_DATA_TF8[67];2
IOL_TX_DATA_TF8[68];2
IOL_TX_DATA_TF8[69];2
IOL_TX_DATA_TF8[70];2
IOL_TX_DATA_TF8[71];2
IOL_TX_DATA_TF8[72];2
IOL_TX_DATA_TF8[73];2
IOL_TX_DATA_TF8[74];2
IOL_TX_DATA_TF8[75];2
IOL_TX_DATA_TF8[76];2
IOL_TX_DATA_TF8[77];2
IOL_TX_DATA_TF8[78];2
IOL_TX_DATA_TF8[79];2
IOL_TX_DATA_TF8[80];2
IOL_TX_DATA_TF8[81];2
IOL_TX_DATA_TF8[82];2
IOL_TX_DATA_TF8[83];2
IOL_TX_DATA_TF8[84];2
IOL_TX_DATA_TF8[85];2
IOL_TX_DATA_TF8[86];2
IOL_TX_DATA_TF8[87];2
IOL_TX_DATA_TF8[88];2
IOL_TX_DATA_TF8[89];2
IOL_TX_DATA_TF8[90];2
IOL_TX_DATA_TF8[91];2
IOL_TX_DATA_TF8[92];2
IOL_TX_DATA_TF8[93];2
IOL_TX_DATA_TF8[94];2
IOL_TX_DATA_TF8[95];2
IOL_TX_DATA_TF8[96];2
IOL_TX_DATA_TF8[97];2
IOL_TX_DATA_TF8[98];2
IOL_TX_DATA_TF8[99];2
IOL_TX_DATA_TF8[100];2
IOL_TX_DATA_TF8[101];2
IOL_TX_DATA_TF8[102];2
IOL_TX_DATA_TF8[103];2
LPR_CREDIT_CNT[0];2
LPR_CREDIT_CNT[1];2
LPR_CREDIT_CNT[2];2
LPR_CREDIT_CNT[3];2
LPR_CREDIT_CNT[4];2
LPR_CREDIT_CNT[5];2
LPR_CREDIT_CNT[6];2
MEM_RST_EN;2
PERF_BANK[0];2
PERF_BANK[1];2
PERF_BANK[2];2
PERF_DFI_RD_DATA_CYCLES;2
PERF_DFI_WR_DATA_CYCLES;2
PERF_HIF_HI_PRI_RD;2
PERF_HIF_RD;2
PERF_HIF_RD_OR_WR;2
PERF_HIF_RMW;2
PERF_HIF_WR;2
PERF_HPR_REQ_WITH_NOCREDIT;2
PERF_HPR_XACT_WHEN_CRITICAL;2
PERF_LPR_REQ_WITH_NOCREDIT;2
PERF_LPR_XACT_WHEN_CRITICAL;2
PERF_OP_IS_ACTIVATE;2
PERF_OP_IS_ENTER_DEEPPOWERDOWN;2
PERF_OP_IS_ENTER_POWERDOWN;2
PERF_OP_IS_ENTER_SELFREF;2
PERF_OP_IS_LOAD_MODE;2
PERF_OP_IS_PRECHARGE;2
PERF_OP_IS_RD;2
PERF_OP_IS_RD_ACTIVATE;2
PERF_OP_IS_RD_OR_WR;2
PERF_OP_IS_REFRESH;2
PERF_OP_IS_WR;2
PERF_OP_IS_ZQCL;2
PERF_OP_IS_ZQCS;2
PERF_PRECHARGE_FOR_OTHER;2
PERF_PRECHARGE_FOR_RDWR;2
PERF_RAW_HAZARD;2
PERF_RDWR_TRANSITIONS;2
PERF_SELFREF_MODE;2
PERF_WAR_HAZARD;2
PERF_WAW_HAZARD;2
PERF_WRITE_COMBINE;2
PERF_WR_XACT_WHEN_CRITICAL;2
PRDATA[0];2
PRDATA[1];2
PRDATA[2];2
PRDATA[3];2
PRDATA[4];2
PRDATA[5];2
PRDATA[6];2
PRDATA[7];2
PRDATA[8];2
PRDATA[9];2
PRDATA[10];2
PRDATA[11];2
PRDATA[12];2
PRDATA[13];2
PRDATA[14];2
PRDATA[15];2
PRDATA[16];2
PRDATA[17];2
PRDATA[18];2
PRDATA[19];2
PRDATA[20];2
PRDATA[21];2
PRDATA[22];2
PRDATA[23];2
PRDATA[24];2
PRDATA[25];2
PRDATA[26];2
PRDATA[27];2
PRDATA[28];2
PRDATA[29];2
PRDATA[30];2
PRDATA[31];2
PRDATA_C[0];2
PRDATA_C[1];2
PRDATA_C[2];2
PRDATA_C[3];2
PRDATA_C[4];2
PRDATA_C[5];2
PRDATA_C[6];2
PRDATA_C[7];2
PRDATA_C[8];2
PRDATA_C[9];2
PRDATA_C[10];2
PRDATA_C[11];2
PRDATA_C[12];2
PRDATA_C[13];2
PRDATA_C[14];2
PRDATA_C[15];2
PRDATA_C[16];2
PRDATA_C[17];2
PRDATA_C[18];2
PRDATA_C[19];2
PRDATA_C[20];2
PRDATA_C[21];2
PRDATA_C[22];2
PRDATA_C[23];2
PRDATA_C[24];2
PRDATA_C[25];2
PRDATA_C[26];2
PRDATA_C[27];2
PRDATA_C[28];2
PRDATA_C[29];2
PRDATA_C[30];2
PRDATA_C[31];2
PREADY;2
PREADY_C;2
PSLVERR;2
RAQ_POP_0;2
RAQ_POP_1;2
RAQ_POP_2;2
RAQ_PUSH_0;2
RAQ_PUSH_1;2
RAQ_PUSH_2;2
RAQ_SPLIT_0;2
RAQ_SPLIT_1;2
RAQ_SPLIT_2;2
RAQ_WCOUNT_0[0];2
RAQ_WCOUNT_0[1];2
RAQ_WCOUNT_0[2];2
RAQ_WCOUNT_1[0];2
RAQ_WCOUNT_1[1];2
RAQ_WCOUNT_1[2];2
RAQ_WCOUNT_2[0];2
RAQ_WCOUNT_2[1];2
RAQ_WCOUNT_2[2];2
RDATA_0[0];2
RDATA_0[1];2
RDATA_0[2];2
RDATA_0[3];2
RDATA_0[4];2
RDATA_0[5];2
RDATA_0[6];2
RDATA_0[7];2
RDATA_0[8];2
RDATA_0[9];2
RDATA_0[10];2
RDATA_0[11];2
RDATA_0[12];2
RDATA_0[13];2
RDATA_0[14];2
RDATA_0[15];2
RDATA_0[16];2
RDATA_0[17];2
RDATA_0[18];2
RDATA_0[19];2
RDATA_0[20];2
RDATA_0[21];2
RDATA_0[22];2
RDATA_0[23];2
RDATA_0[24];2
RDATA_0[25];2
RDATA_0[26];2
RDATA_0[27];2
RDATA_0[28];2
RDATA_0[29];2
RDATA_0[30];2
RDATA_0[31];2
RDATA_0[32];2
RDATA_0[33];2
RDATA_0[34];2
RDATA_0[35];2
RDATA_0[36];2
RDATA_0[37];2
RDATA_0[38];2
RDATA_0[39];2
RDATA_0[40];2
RDATA_0[41];2
RDATA_0[42];2
RDATA_0[43];2
RDATA_0[44];2
RDATA_0[45];2
RDATA_0[46];2
RDATA_0[47];2
RDATA_0[48];2
RDATA_0[49];2
RDATA_0[50];2
RDATA_0[51];2
RDATA_0[52];2
RDATA_0[53];2
RDATA_0[54];2
RDATA_0[55];2
RDATA_0[56];2
RDATA_0[57];2
RDATA_0[58];2
RDATA_0[59];2
RDATA_0[60];2
RDATA_0[61];2
RDATA_0[62];2
RDATA_0[63];2
RDATA_0[64];2
RDATA_0[65];2
RDATA_0[66];2
RDATA_0[67];2
RDATA_0[68];2
RDATA_0[69];2
RDATA_0[70];2
RDATA_0[71];2
RDATA_0[72];2
RDATA_0[73];2
RDATA_0[74];2
RDATA_0[75];2
RDATA_0[76];2
RDATA_0[77];2
RDATA_0[78];2
RDATA_0[79];2
RDATA_0[80];2
RDATA_0[81];2
RDATA_0[82];2
RDATA_0[83];2
RDATA_0[84];2
RDATA_0[85];2
RDATA_0[86];2
RDATA_0[87];2
RDATA_0[88];2
RDATA_0[89];2
RDATA_0[90];2
RDATA_0[91];2
RDATA_0[92];2
RDATA_0[93];2
RDATA_0[94];2
RDATA_0[95];2
RDATA_0[96];2
RDATA_0[97];2
RDATA_0[98];2
RDATA_0[99];2
RDATA_0[100];2
RDATA_0[101];2
RDATA_0[102];2
RDATA_0[103];2
RDATA_0[104];2
RDATA_0[105];2
RDATA_0[106];2
RDATA_0[107];2
RDATA_0[108];2
RDATA_0[109];2
RDATA_0[110];2
RDATA_0[111];2
RDATA_0[112];2
RDATA_0[113];2
RDATA_0[114];2
RDATA_0[115];2
RDATA_0[116];2
RDATA_0[117];2
RDATA_0[118];2
RDATA_0[119];2
RDATA_0[120];2
RDATA_0[121];2
RDATA_0[122];2
RDATA_0[123];2
RDATA_0[124];2
RDATA_0[125];2
RDATA_0[126];2
RDATA_0[127];2
RDATA_1[0];2
RDATA_1[1];2
RDATA_1[2];2
RDATA_1[3];2
RDATA_1[4];2
RDATA_1[5];2
RDATA_1[6];2
RDATA_1[7];2
RDATA_1[8];2
RDATA_1[9];2
RDATA_1[10];2
RDATA_1[11];2
RDATA_1[12];2
RDATA_1[13];2
RDATA_1[14];2
RDATA_1[15];2
RDATA_1[16];2
RDATA_1[17];2
RDATA_1[18];2
RDATA_1[19];2
RDATA_1[20];2
RDATA_1[21];2
RDATA_1[22];2
RDATA_1[23];2
RDATA_1[24];2
RDATA_1[25];2
RDATA_1[26];2
RDATA_1[27];2
RDATA_1[28];2
RDATA_1[29];2
RDATA_1[30];2
RDATA_1[31];2
RDATA_1[32];2
RDATA_1[33];2
RDATA_1[34];2
RDATA_1[35];2
RDATA_1[36];2
RDATA_1[37];2
RDATA_1[38];2
RDATA_1[39];2
RDATA_1[40];2
RDATA_1[41];2
RDATA_1[42];2
RDATA_1[43];2
RDATA_1[44];2
RDATA_1[45];2
RDATA_1[46];2
RDATA_1[47];2
RDATA_1[48];2
RDATA_1[49];2
RDATA_1[50];2
RDATA_1[51];2
RDATA_1[52];2
RDATA_1[53];2
RDATA_1[54];2
RDATA_1[55];2
RDATA_1[56];2
RDATA_1[57];2
RDATA_1[58];2
RDATA_1[59];2
RDATA_1[60];2
RDATA_1[61];2
RDATA_1[62];2
RDATA_1[63];2
RDATA_2[0];2
RDATA_2[1];2
RDATA_2[2];2
RDATA_2[3];2
RDATA_2[4];2
RDATA_2[5];2
RDATA_2[6];2
RDATA_2[7];2
RDATA_2[8];2
RDATA_2[9];2
RDATA_2[10];2
RDATA_2[11];2
RDATA_2[12];2
RDATA_2[13];2
RDATA_2[14];2
RDATA_2[15];2
RDATA_2[16];2
RDATA_2[17];2
RDATA_2[18];2
RDATA_2[19];2
RDATA_2[20];2
RDATA_2[21];2
RDATA_2[22];2
RDATA_2[23];2
RDATA_2[24];2
RDATA_2[25];2
RDATA_2[26];2
RDATA_2[27];2
RDATA_2[28];2
RDATA_2[29];2
RDATA_2[30];2
RDATA_2[31];2
RDATA_2[32];2
RDATA_2[33];2
RDATA_2[34];2
RDATA_2[35];2
RDATA_2[36];2
RDATA_2[37];2
RDATA_2[38];2
RDATA_2[39];2
RDATA_2[40];2
RDATA_2[41];2
RDATA_2[42];2
RDATA_2[43];2
RDATA_2[44];2
RDATA_2[45];2
RDATA_2[46];2
RDATA_2[47];2
RDATA_2[48];2
RDATA_2[49];2
RDATA_2[50];2
RDATA_2[51];2
RDATA_2[52];2
RDATA_2[53];2
RDATA_2[54];2
RDATA_2[55];2
RDATA_2[56];2
RDATA_2[57];2
RDATA_2[58];2
RDATA_2[59];2
RDATA_2[60];2
RDATA_2[61];2
RDATA_2[62];2
RDATA_2[63];2
RESTART_H;2
RID_0[0];2
RID_0[1];2
RID_0[2];2
RID_0[3];2
RID_0[4];2
RID_0[5];2
RID_0[6];2
RID_0[7];2
RID_1[0];2
RID_1[1];2
RID_1[2];2
RID_1[3];2
RID_1[4];2
RID_1[5];2
RID_1[6];2
RID_1[7];2
RID_2[0];2
RID_2[1];2
RID_2[2];2
RID_2[3];2
RID_2[4];2
RID_2[5];2
RID_2[6];2
RID_2[7];2
RLAST_0;2
RLAST_1;2
RLAST_2;2
RRESP_0[0];2
RRESP_0[1];2
RRESP_1[0];2
RRESP_1[1];2
RRESP_2[0];2
RRESP_2[1];2
RST_DLL;2
RVALID_0;2
RVALID_1;2
RVALID_2;2
STAT_DDRC_REG_SELFREF_TYPE[0];2
STAT_DDRC_REG_SELFREF_TYPE[1];2
TST_DONE;2
UPDATE_N;2
WAQ_POP_0;2
WAQ_POP_1;2
WAQ_POP_2;2
WAQ_PUSH_0;2
WAQ_PUSH_1;2
WAQ_PUSH_2;2
WAQ_SPLIT_0;2
WAQ_SPLIT_1;2
WAQ_SPLIT_2;2
WAQ_WCOUNT_0[0];2
WAQ_WCOUNT_0[1];2
WAQ_WCOUNT_0[2];2
WAQ_WCOUNT_1[0];2
WAQ_WCOUNT_1[1];2
WAQ_WCOUNT_1[2];2
WAQ_WCOUNT_2[0];2
WAQ_WCOUNT_2[1];2
WAQ_WCOUNT_2[2];2
WREADY_0;2
WREADY_1;2
WREADY_2;2
WR_CREDIT_CNT[0];2
WR_CREDIT_CNT[1];2
WR_CREDIT_CNT[2];2
WR_CREDIT_CNT[3];2
WR_CREDIT_CNT[4];2
WR_CREDIT_CNT[5];2
WR_CREDIT_CNT[6];2
ACLK_0;1
ACLK_1;1
ACLK_2;1
ARADDR_0[0];1
ARADDR_0[1];1
ARADDR_0[2];1
ARADDR_0[3];1
ARADDR_0[4];1
ARADDR_0[5];1
ARADDR_0[6];1
ARADDR_0[7];1
ARADDR_0[8];1
ARADDR_0[9];1
ARADDR_0[10];1
ARADDR_0[11];1
ARADDR_0[12];1
ARADDR_0[13];1
ARADDR_0[14];1
ARADDR_0[15];1
ARADDR_0[16];1
ARADDR_0[17];1
ARADDR_0[18];1
ARADDR_0[19];1
ARADDR_0[20];1
ARADDR_0[21];1
ARADDR_0[22];1
ARADDR_0[23];1
ARADDR_0[24];1
ARADDR_0[25];1
ARADDR_0[26];1
ARADDR_0[27];1
ARADDR_0[28];1
ARADDR_0[29];1
ARADDR_0[30];1
ARADDR_0[31];1
ARADDR_1[0];1
ARADDR_1[1];1
ARADDR_1[2];1
ARADDR_1[3];1
ARADDR_1[4];1
ARADDR_1[5];1
ARADDR_1[6];1
ARADDR_1[7];1
ARADDR_1[8];1
ARADDR_1[9];1
ARADDR_1[10];1
ARADDR_1[11];1
ARADDR_1[12];1
ARADDR_1[13];1
ARADDR_1[14];1
ARADDR_1[15];1
ARADDR_1[16];1
ARADDR_1[17];1
ARADDR_1[18];1
ARADDR_1[19];1
ARADDR_1[20];1
ARADDR_1[21];1
ARADDR_1[22];1
ARADDR_1[23];1
ARADDR_1[24];1
ARADDR_1[25];1
ARADDR_1[26];1
ARADDR_1[27];1
ARADDR_1[28];1
ARADDR_1[29];1
ARADDR_1[30];1
ARADDR_1[31];1
ARADDR_2[0];1
ARADDR_2[1];1
ARADDR_2[2];1
ARADDR_2[3];1
ARADDR_2[4];1
ARADDR_2[5];1
ARADDR_2[6];1
ARADDR_2[7];1
ARADDR_2[8];1
ARADDR_2[9];1
ARADDR_2[10];1
ARADDR_2[11];1
ARADDR_2[12];1
ARADDR_2[13];1
ARADDR_2[14];1
ARADDR_2[15];1
ARADDR_2[16];1
ARADDR_2[17];1
ARADDR_2[18];1
ARADDR_2[19];1
ARADDR_2[20];1
ARADDR_2[21];1
ARADDR_2[22];1
ARADDR_2[23];1
ARADDR_2[24];1
ARADDR_2[25];1
ARADDR_2[26];1
ARADDR_2[27];1
ARADDR_2[28];1
ARADDR_2[29];1
ARADDR_2[30];1
ARADDR_2[31];1
ARBURST_0[0];1
ARBURST_0[1];1
ARBURST_1[0];1
ARBURST_1[1];1
ARBURST_2[0];1
ARBURST_2[1];1
ARESET_0;1
ARESET_1;1
ARESET_2;1
ARID_0[0];1
ARID_0[1];1
ARID_0[2];1
ARID_0[3];1
ARID_0[4];1
ARID_0[5];1
ARID_0[6];1
ARID_0[7];1
ARID_1[0];1
ARID_1[1];1
ARID_1[2];1
ARID_1[3];1
ARID_1[4];1
ARID_1[5];1
ARID_1[6];1
ARID_1[7];1
ARID_2[0];1
ARID_2[1];1
ARID_2[2];1
ARID_2[3];1
ARID_2[4];1
ARID_2[5];1
ARID_2[6];1
ARID_2[7];1
ARLEN_0[0];1
ARLEN_0[1];1
ARLEN_0[2];1
ARLEN_0[3];1
ARLEN_0[4];1
ARLEN_0[5];1
ARLEN_0[6];1
ARLEN_0[7];1
ARLEN_1[0];1
ARLEN_1[1];1
ARLEN_1[2];1
ARLEN_1[3];1
ARLEN_1[4];1
ARLEN_1[5];1
ARLEN_1[6];1
ARLEN_1[7];1
ARLEN_2[0];1
ARLEN_2[1];1
ARLEN_2[2];1
ARLEN_2[3];1
ARLEN_2[4];1
ARLEN_2[5];1
ARLEN_2[6];1
ARLEN_2[7];1
ARLOCK_0;1
ARLOCK_1;1
ARLOCK_2;1
ARPOISON_0;1
ARPOISON_1;1
ARPOISON_2;1
ARQOS_0[0];1
ARQOS_0[1];1
ARQOS_0[2];1
ARQOS_0[3];1
ARQOS_1[0];1
ARQOS_1[1];1
ARQOS_1[2];1
ARQOS_1[3];1
ARQOS_2[0];1
ARQOS_2[1];1
ARQOS_2[2];1
ARQOS_2[3];1
ARSIZE_0[0];1
ARSIZE_0[1];1
ARSIZE_0[2];1
ARSIZE_1[0];1
ARSIZE_1[1];1
ARSIZE_1[2];1
ARSIZE_2[0];1
ARSIZE_2[1];1
ARSIZE_2[2];1
ARURGENT_0;1
ARURGENT_1;1
ARURGENT_2;1
ARVALID_0;1
ARVALID_1;1
ARVALID_2;1
AWADDR_0[0];1
AWADDR_0[1];1
AWADDR_0[2];1
AWADDR_0[3];1
AWADDR_0[4];1
AWADDR_0[5];1
AWADDR_0[6];1
AWADDR_0[7];1
AWADDR_0[8];1
AWADDR_0[9];1
AWADDR_0[10];1
AWADDR_0[11];1
AWADDR_0[12];1
AWADDR_0[13];1
AWADDR_0[14];1
AWADDR_0[15];1
AWADDR_0[16];1
AWADDR_0[17];1
AWADDR_0[18];1
AWADDR_0[19];1
AWADDR_0[20];1
AWADDR_0[21];1
AWADDR_0[22];1
AWADDR_0[23];1
AWADDR_0[24];1
AWADDR_0[25];1
AWADDR_0[26];1
AWADDR_0[27];1
AWADDR_0[28];1
AWADDR_0[29];1
AWADDR_0[30];1
AWADDR_0[31];1
AWADDR_1[0];1
AWADDR_1[1];1
AWADDR_1[2];1
AWADDR_1[3];1
AWADDR_1[4];1
AWADDR_1[5];1
AWADDR_1[6];1
AWADDR_1[7];1
AWADDR_1[8];1
AWADDR_1[9];1
AWADDR_1[10];1
AWADDR_1[11];1
AWADDR_1[12];1
AWADDR_1[13];1
AWADDR_1[14];1
AWADDR_1[15];1
AWADDR_1[16];1
AWADDR_1[17];1
AWADDR_1[18];1
AWADDR_1[19];1
AWADDR_1[20];1
AWADDR_1[21];1
AWADDR_1[22];1
AWADDR_1[23];1
AWADDR_1[24];1
AWADDR_1[25];1
AWADDR_1[26];1
AWADDR_1[27];1
AWADDR_1[28];1
AWADDR_1[29];1
AWADDR_1[30];1
AWADDR_1[31];1
AWADDR_2[0];1
AWADDR_2[1];1
AWADDR_2[2];1
AWADDR_2[3];1
AWADDR_2[4];1
AWADDR_2[5];1
AWADDR_2[6];1
AWADDR_2[7];1
AWADDR_2[8];1
AWADDR_2[9];1
AWADDR_2[10];1
AWADDR_2[11];1
AWADDR_2[12];1
AWADDR_2[13];1
AWADDR_2[14];1
AWADDR_2[15];1
AWADDR_2[16];1
AWADDR_2[17];1
AWADDR_2[18];1
AWADDR_2[19];1
AWADDR_2[20];1
AWADDR_2[21];1
AWADDR_2[22];1
AWADDR_2[23];1
AWADDR_2[24];1
AWADDR_2[25];1
AWADDR_2[26];1
AWADDR_2[27];1
AWADDR_2[28];1
AWADDR_2[29];1
AWADDR_2[30];1
AWADDR_2[31];1
AWBURST_0[0];1
AWBURST_0[1];1
AWBURST_1[0];1
AWBURST_1[1];1
AWBURST_2[0];1
AWBURST_2[1];1
AWID_0[0];1
AWID_0[1];1
AWID_0[2];1
AWID_0[3];1
AWID_0[4];1
AWID_0[5];1
AWID_0[6];1
AWID_0[7];1
AWID_1[0];1
AWID_1[1];1
AWID_1[2];1
AWID_1[3];1
AWID_1[4];1
AWID_1[5];1
AWID_1[6];1
AWID_1[7];1
AWID_2[0];1
AWID_2[1];1
AWID_2[2];1
AWID_2[3];1
AWID_2[4];1
AWID_2[5];1
AWID_2[6];1
AWID_2[7];1
AWLEN_0[0];1
AWLEN_0[1];1
AWLEN_0[2];1
AWLEN_0[3];1
AWLEN_0[4];1
AWLEN_0[5];1
AWLEN_0[6];1
AWLEN_0[7];1
AWLEN_1[0];1
AWLEN_1[1];1
AWLEN_1[2];1
AWLEN_1[3];1
AWLEN_1[4];1
AWLEN_1[5];1
AWLEN_1[6];1
AWLEN_1[7];1
AWLEN_2[0];1
AWLEN_2[1];1
AWLEN_2[2];1
AWLEN_2[3];1
AWLEN_2[4];1
AWLEN_2[5];1
AWLEN_2[6];1
AWLEN_2[7];1
AWLOCK_0;1
AWLOCK_1;1
AWLOCK_2;1
AWPOISON_0;1
AWPOISON_1;1
AWPOISON_2;1
AWQOS_0[0];1
AWQOS_0[1];1
AWQOS_0[2];1
AWQOS_0[3];1
AWQOS_1[0];1
AWQOS_1[1];1
AWQOS_1[2];1
AWQOS_1[3];1
AWQOS_2[0];1
AWQOS_2[1];1
AWQOS_2[2];1
AWQOS_2[3];1
AWSIZE_0[0];1
AWSIZE_0[1];1
AWSIZE_0[2];1
AWSIZE_1[0];1
AWSIZE_1[1];1
AWSIZE_1[2];1
AWSIZE_2[0];1
AWSIZE_2[1];1
AWSIZE_2[2];1
AWURGENT_0;1
AWURGENT_1;1
AWURGENT_2;1
AWVALID_0;1
AWVALID_1;1
AWVALID_2;1
BIST_CLK;1
BREADY_0;1
BREADY_1;1
BREADY_2;1
CORE_DDRC_RST;1
CSYSREQ_0;1
CSYSREQ_1;1
CSYSREQ_2;1
CSYSREQ_DDRC;1
DDRPHY_CLKIN;1
DDRPHY_DGTS_H;1
DDRPHY_DGTS_L;1
DDRPHY_DLL_STEP[0];1
DDRPHY_DLL_STEP[1];1
DDRPHY_DLL_STEP[2];1
DDRPHY_DLL_STEP[3];1
DDRPHY_DLL_STEP[4];1
DDRPHY_DLL_STEP[5];1
DDRPHY_DLL_STEP[6];1
DDRPHY_DLL_STEP[7];1
DDRPHY_DQ_H[0];1
DDRPHY_DQ_H[1];1
DDRPHY_DQ_H[2];1
DDRPHY_DQ_H[3];1
DDRPHY_DQ_H[4];1
DDRPHY_DQ_H[5];1
DDRPHY_DQ_H[6];1
DDRPHY_DQ_H[7];1
DDRPHY_DQ_L[0];1
DDRPHY_DQ_L[1];1
DDRPHY_DQ_L[2];1
DDRPHY_DQ_L[3];1
DDRPHY_DQ_L[4];1
DDRPHY_DQ_L[5];1
DDRPHY_DQ_L[6];1
DDRPHY_DQ_L[7];1
DDRPHY_RDATA_H[0];1
DDRPHY_RDATA_H[1];1
DDRPHY_RDATA_H[2];1
DDRPHY_RDATA_H[3];1
DDRPHY_RDATA_H[4];1
DDRPHY_RDATA_H[5];1
DDRPHY_RDATA_H[6];1
DDRPHY_RDATA_H[7];1
DDRPHY_RDATA_H[8];1
DDRPHY_RDATA_H[9];1
DDRPHY_RDATA_H[10];1
DDRPHY_RDATA_H[11];1
DDRPHY_RDATA_H[12];1
DDRPHY_RDATA_H[13];1
DDRPHY_RDATA_H[14];1
DDRPHY_RDATA_H[15];1
DDRPHY_RDATA_H[16];1
DDRPHY_RDATA_H[17];1
DDRPHY_RDATA_H[18];1
DDRPHY_RDATA_H[19];1
DDRPHY_RDATA_H[20];1
DDRPHY_RDATA_H[21];1
DDRPHY_RDATA_H[22];1
DDRPHY_RDATA_H[23];1
DDRPHY_RDATA_H[24];1
DDRPHY_RDATA_H[25];1
DDRPHY_RDATA_H[26];1
DDRPHY_RDATA_H[27];1
DDRPHY_RDATA_H[28];1
DDRPHY_RDATA_H[29];1
DDRPHY_RDATA_H[30];1
DDRPHY_RDATA_H[31];1
DDRPHY_RDATA_L[0];1
DDRPHY_RDATA_L[1];1
DDRPHY_RDATA_L[2];1
DDRPHY_RDATA_L[3];1
DDRPHY_RDATA_L[4];1
DDRPHY_RDATA_L[5];1
DDRPHY_RDATA_L[6];1
DDRPHY_RDATA_L[7];1
DDRPHY_RDATA_L[8];1
DDRPHY_RDATA_L[9];1
DDRPHY_RDATA_L[10];1
DDRPHY_RDATA_L[11];1
DDRPHY_RDATA_L[12];1
DDRPHY_RDATA_L[13];1
DDRPHY_RDATA_L[14];1
DDRPHY_RDATA_L[15];1
DDRPHY_RDATA_L[16];1
DDRPHY_RDATA_L[17];1
DDRPHY_RDATA_L[18];1
DDRPHY_RDATA_L[19];1
DDRPHY_RDATA_L[20];1
DDRPHY_RDATA_L[21];1
DDRPHY_RDATA_L[22];1
DDRPHY_RDATA_L[23];1
DDRPHY_RDATA_L[24];1
DDRPHY_RDATA_L[25];1
DDRPHY_RDATA_L[26];1
DDRPHY_RDATA_L[27];1
DDRPHY_RDATA_L[28];1
DDRPHY_RDATA_L[29];1
DDRPHY_RDATA_L[30];1
DDRPHY_RDATA_L[31];1
DDRPHY_RDEL_OV_H;1
DDRPHY_RDEL_OV_L;1
DDRPHY_READ_VALID_H;1
DDRPHY_READ_VALID_L;1
DDRPHY_RST;1
DDRPHY_RST_ACK;1
DDRPHY_UPDATE;1
DDRPHY_UPDATE_COMP_DIR_H;1
DDRPHY_UPDATE_COMP_DIR_L;1
DDRPHY_UPDATE_COMP_VAL_H[0];1
DDRPHY_UPDATE_COMP_VAL_H[1];1
DDRPHY_UPDATE_COMP_VAL_L[0];1
DDRPHY_UPDATE_COMP_VAL_L[1];1
DDRPHY_UPDATE_TYPE[0];1
DDRPHY_UPDATE_TYPE[1];1
DDRPHY_WL_OV_H;1
DDRPHY_WL_OV_L;1
DEBUGZ;1
DIAG_CLK;1
DLL_UPDATE_ACK;1
DLL_UPDATE_N;1
HOLD_L;1
MODE_SEL_DBG;1
PADDR[0];1
PADDR[1];1
PADDR[2];1
PADDR[3];1
PADDR[4];1
PADDR[5];1
PADDR[6];1
PADDR[7];1
PADDR[8];1
PADDR[9];1
PADDR[10];1
PADDR[11];1
PA_RMASK[0];1
PA_RMASK[1];1
PA_RMASK[2];1
PA_WMASK[0];1
PA_WMASK[1];1
PA_WMASK[2];1
PCLK;1
PENABLE;1
PRESET;1
PSEL;1
PSEL_C;1
PWDATA[0];1
PWDATA[1];1
PWDATA[2];1
PWDATA[3];1
PWDATA[4];1
PWDATA[5];1
PWDATA[6];1
PWDATA[7];1
PWDATA[8];1
PWDATA[9];1
PWDATA[10];1
PWDATA[11];1
PWDATA[12];1
PWDATA[13];1
PWDATA[14];1
PWDATA[15];1
PWDATA[16];1
PWDATA[17];1
PWDATA[18];1
PWDATA[19];1
PWDATA[20];1
PWDATA[21];1
PWDATA[22];1
PWDATA[23];1
PWDATA[24];1
PWDATA[25];1
PWDATA[26];1
PWDATA[27];1
PWDATA[28];1
PWDATA[29];1
PWDATA[30];1
PWDATA[31];1
PWRITE;1
RREADY_0;1
RREADY_1;1
RREADY_2;1
RST_L;1
SCANMODE_N;1
SCAN_EN;1
SCAN_RESET;1
SRB_CORE_CLK;1
SRB_DLL_FREEZE;1
SRB_DQS_RST;1
SRB_DQS_RST_TRAINING;1
SRB_IOL_RST;1
SRB_RST_DLL;1
TEST_H;1
WDATA_0[0];1
WDATA_0[1];1
WDATA_0[2];1
WDATA_0[3];1
WDATA_0[4];1
WDATA_0[5];1
WDATA_0[6];1
WDATA_0[7];1
WDATA_0[8];1
WDATA_0[9];1
WDATA_0[10];1
WDATA_0[11];1
WDATA_0[12];1
WDATA_0[13];1
WDATA_0[14];1
WDATA_0[15];1
WDATA_0[16];1
WDATA_0[17];1
WDATA_0[18];1
WDATA_0[19];1
WDATA_0[20];1
WDATA_0[21];1
WDATA_0[22];1
WDATA_0[23];1
WDATA_0[24];1
WDATA_0[25];1
WDATA_0[26];1
WDATA_0[27];1
WDATA_0[28];1
WDATA_0[29];1
WDATA_0[30];1
WDATA_0[31];1
WDATA_0[32];1
WDATA_0[33];1
WDATA_0[34];1
WDATA_0[35];1
WDATA_0[36];1
WDATA_0[37];1
WDATA_0[38];1
WDATA_0[39];1
WDATA_0[40];1
WDATA_0[41];1
WDATA_0[42];1
WDATA_0[43];1
WDATA_0[44];1
WDATA_0[45];1
WDATA_0[46];1
WDATA_0[47];1
WDATA_0[48];1
WDATA_0[49];1
WDATA_0[50];1
WDATA_0[51];1
WDATA_0[52];1
WDATA_0[53];1
WDATA_0[54];1
WDATA_0[55];1
WDATA_0[56];1
WDATA_0[57];1
WDATA_0[58];1
WDATA_0[59];1
WDATA_0[60];1
WDATA_0[61];1
WDATA_0[62];1
WDATA_0[63];1
WDATA_0[64];1
WDATA_0[65];1
WDATA_0[66];1
WDATA_0[67];1
WDATA_0[68];1
WDATA_0[69];1
WDATA_0[70];1
WDATA_0[71];1
WDATA_0[72];1
WDATA_0[73];1
WDATA_0[74];1
WDATA_0[75];1
WDATA_0[76];1
WDATA_0[77];1
WDATA_0[78];1
WDATA_0[79];1
WDATA_0[80];1
WDATA_0[81];1
WDATA_0[82];1
WDATA_0[83];1
WDATA_0[84];1
WDATA_0[85];1
WDATA_0[86];1
WDATA_0[87];1
WDATA_0[88];1
WDATA_0[89];1
WDATA_0[90];1
WDATA_0[91];1
WDATA_0[92];1
WDATA_0[93];1
WDATA_0[94];1
WDATA_0[95];1
WDATA_0[96];1
WDATA_0[97];1
WDATA_0[98];1
WDATA_0[99];1
WDATA_0[100];1
WDATA_0[101];1
WDATA_0[102];1
WDATA_0[103];1
WDATA_0[104];1
WDATA_0[105];1
WDATA_0[106];1
WDATA_0[107];1
WDATA_0[108];1
WDATA_0[109];1
WDATA_0[110];1
WDATA_0[111];1
WDATA_0[112];1
WDATA_0[113];1
WDATA_0[114];1
WDATA_0[115];1
WDATA_0[116];1
WDATA_0[117];1
WDATA_0[118];1
WDATA_0[119];1
WDATA_0[120];1
WDATA_0[121];1
WDATA_0[122];1
WDATA_0[123];1
WDATA_0[124];1
WDATA_0[125];1
WDATA_0[126];1
WDATA_0[127];1
WDATA_1[0];1
WDATA_1[1];1
WDATA_1[2];1
WDATA_1[3];1
WDATA_1[4];1
WDATA_1[5];1
WDATA_1[6];1
WDATA_1[7];1
WDATA_1[8];1
WDATA_1[9];1
WDATA_1[10];1
WDATA_1[11];1
WDATA_1[12];1
WDATA_1[13];1
WDATA_1[14];1
WDATA_1[15];1
WDATA_1[16];1
WDATA_1[17];1
WDATA_1[18];1
WDATA_1[19];1
WDATA_1[20];1
WDATA_1[21];1
WDATA_1[22];1
WDATA_1[23];1
WDATA_1[24];1
WDATA_1[25];1
WDATA_1[26];1
WDATA_1[27];1
WDATA_1[28];1
WDATA_1[29];1
WDATA_1[30];1
WDATA_1[31];1
WDATA_1[32];1
WDATA_1[33];1
WDATA_1[34];1
WDATA_1[35];1
WDATA_1[36];1
WDATA_1[37];1
WDATA_1[38];1
WDATA_1[39];1
WDATA_1[40];1
WDATA_1[41];1
WDATA_1[42];1
WDATA_1[43];1
WDATA_1[44];1
WDATA_1[45];1
WDATA_1[46];1
WDATA_1[47];1
WDATA_1[48];1
WDATA_1[49];1
WDATA_1[50];1
WDATA_1[51];1
WDATA_1[52];1
WDATA_1[53];1
WDATA_1[54];1
WDATA_1[55];1
WDATA_1[56];1
WDATA_1[57];1
WDATA_1[58];1
WDATA_1[59];1
WDATA_1[60];1
WDATA_1[61];1
WDATA_1[62];1
WDATA_1[63];1
WDATA_2[0];1
WDATA_2[1];1
WDATA_2[2];1
WDATA_2[3];1
WDATA_2[4];1
WDATA_2[5];1
WDATA_2[6];1
WDATA_2[7];1
WDATA_2[8];1
WDATA_2[9];1
WDATA_2[10];1
WDATA_2[11];1
WDATA_2[12];1
WDATA_2[13];1
WDATA_2[14];1
WDATA_2[15];1
WDATA_2[16];1
WDATA_2[17];1
WDATA_2[18];1
WDATA_2[19];1
WDATA_2[20];1
WDATA_2[21];1
WDATA_2[22];1
WDATA_2[23];1
WDATA_2[24];1
WDATA_2[25];1
WDATA_2[26];1
WDATA_2[27];1
WDATA_2[28];1
WDATA_2[29];1
WDATA_2[30];1
WDATA_2[31];1
WDATA_2[32];1
WDATA_2[33];1
WDATA_2[34];1
WDATA_2[35];1
WDATA_2[36];1
WDATA_2[37];1
WDATA_2[38];1
WDATA_2[39];1
WDATA_2[40];1
WDATA_2[41];1
WDATA_2[42];1
WDATA_2[43];1
WDATA_2[44];1
WDATA_2[45];1
WDATA_2[46];1
WDATA_2[47];1
WDATA_2[48];1
WDATA_2[49];1
WDATA_2[50];1
WDATA_2[51];1
WDATA_2[52];1
WDATA_2[53];1
WDATA_2[54];1
WDATA_2[55];1
WDATA_2[56];1
WDATA_2[57];1
WDATA_2[58];1
WDATA_2[59];1
WDATA_2[60];1
WDATA_2[61];1
WDATA_2[62];1
WDATA_2[63];1
WLAST_0;1
WLAST_1;1
WLAST_2;1
WSTRB_0[0];1
WSTRB_0[1];1
WSTRB_0[2];1
WSTRB_0[3];1
WSTRB_0[4];1
WSTRB_0[5];1
WSTRB_0[6];1
WSTRB_0[7];1
WSTRB_0[8];1
WSTRB_0[9];1
WSTRB_0[10];1
WSTRB_0[11];1
WSTRB_0[12];1
WSTRB_0[13];1
WSTRB_0[14];1
WSTRB_0[15];1
WSTRB_1[0];1
WSTRB_1[1];1
WSTRB_1[2];1
WSTRB_1[3];1
WSTRB_1[4];1
WSTRB_1[5];1
WSTRB_1[6];1
WSTRB_1[7];1
WSTRB_2[0];1
WSTRB_2[1];1
WSTRB_2[2];1
WSTRB_2[3];1
WSTRB_2[4];1
WSTRB_2[5];1
WSTRB_2[6];1
WSTRB_2[7];1
WVALID_0;1
WVALID_1;1
WVALID_2;1

Inst
u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll;gopPLL
Pin
CLKOUT0;2
CLKOUT0_EXT;2
CLKOUT0_WL;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
CLKOUT4;2
CLKOUT5;2
CLKSWITCH_FLAG;2
CLK_INT_FB;2
LOCK;2
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKIN_SEL_EN;1
CLKOUT0_EXT_SYN;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CPHASE0[0];1
CPHASE0[1];1
CPHASE0[2];1
CPHASE0[3];1
CPHASE0[4];1
CPHASE0[5];1
CPHASE0[6];1
CPHASE0[7];1
CPHASE0[8];1
CPHASE0[9];1
CPHASE1[0];1
CPHASE1[1];1
CPHASE1[2];1
CPHASE1[3];1
CPHASE1[4];1
CPHASE1[5];1
CPHASE1[6];1
CPHASE1[7];1
CPHASE1[8];1
CPHASE1[9];1
CPHASE2[0];1
CPHASE2[1];1
CPHASE2[2];1
CPHASE2[3];1
CPHASE2[4];1
CPHASE2[5];1
CPHASE2[6];1
CPHASE2[7];1
CPHASE2[8];1
CPHASE2[9];1
CPHASE3[0];1
CPHASE3[1];1
CPHASE3[2];1
CPHASE3[3];1
CPHASE3[4];1
CPHASE3[5];1
CPHASE3[6];1
CPHASE3[7];1
CPHASE3[8];1
CPHASE3[9];1
CPHASE4[0];1
CPHASE4[1];1
CPHASE4[2];1
CPHASE4[3];1
CPHASE4[4];1
CPHASE4[5];1
CPHASE4[6];1
CPHASE4[7];1
CPHASE4[8];1
CPHASE4[9];1
CPHASEF[0];1
CPHASEF[1];1
CPHASEF[2];1
CPHASEF[3];1
CPHASEF[4];1
CPHASEF[5];1
CPHASEF[6];1
CPHASEF[7];1
CPHASEF[8];1
CPHASEF[9];1
DUTY0[0];1
DUTY0[1];1
DUTY0[2];1
DUTY0[3];1
DUTY0[4];1
DUTY0[5];1
DUTY0[6];1
DUTY0[7];1
DUTY0[8];1
DUTY0[9];1
DUTY1[0];1
DUTY1[1];1
DUTY1[2];1
DUTY1[3];1
DUTY1[4];1
DUTY1[5];1
DUTY1[6];1
DUTY1[7];1
DUTY1[8];1
DUTY1[9];1
DUTY2[0];1
DUTY2[1];1
DUTY2[2];1
DUTY2[3];1
DUTY2[4];1
DUTY2[5];1
DUTY2[6];1
DUTY2[7];1
DUTY2[8];1
DUTY2[9];1
DUTY3[0];1
DUTY3[1];1
DUTY3[2];1
DUTY3[3];1
DUTY3[4];1
DUTY3[5];1
DUTY3[6];1
DUTY3[7];1
DUTY3[8];1
DUTY3[9];1
DUTY4[0];1
DUTY4[1];1
DUTY4[2];1
DUTY4[3];1
DUTY4[4];1
DUTY4[5];1
DUTY4[6];1
DUTY4[7];1
DUTY4[8];1
DUTY4[9];1
DUTYF[0];1
DUTYF[1];1
DUTYF[2];1
DUTYF[3];1
DUTYF[4];1
DUTYF[5];1
DUTYF[6];1
DUTYF[7];1
DUTYF[8];1
DUTYF[9];1
PFDEN;1
PHASE0[0];1
PHASE0[1];1
PHASE0[2];1
PHASE1[0];1
PHASE1[1];1
PHASE1[2];1
PHASE2[0];1
PHASE2[1];1
PHASE2[2];1
PHASE3[0];1
PHASE3[1];1
PHASE3[2];1
PHASE4[0];1
PHASE4[1];1
PHASE4[2];1
PHASEF[0];1
PHASEF[1];1
PHASEF[2];1
PLL_PWD;1
RATIO0[0];1
RATIO0[1];1
RATIO0[2];1
RATIO0[3];1
RATIO0[4];1
RATIO0[5];1
RATIO0[6];1
RATIO0[7];1
RATIO0[8];1
RATIO0[9];1
RATIO1[0];1
RATIO1[1];1
RATIO1[2];1
RATIO1[3];1
RATIO1[4];1
RATIO1[5];1
RATIO1[6];1
RATIO1[7];1
RATIO1[8];1
RATIO1[9];1
RATIO2[0];1
RATIO2[1];1
RATIO2[2];1
RATIO2[3];1
RATIO2[4];1
RATIO2[5];1
RATIO2[6];1
RATIO2[7];1
RATIO2[8];1
RATIO2[9];1
RATIO3[0];1
RATIO3[1];1
RATIO3[2];1
RATIO3[3];1
RATIO3[4];1
RATIO3[5];1
RATIO3[6];1
RATIO3[7];1
RATIO3[8];1
RATIO3[9];1
RATIO4[0];1
RATIO4[1];1
RATIO4[2];1
RATIO4[3];1
RATIO4[4];1
RATIO4[5];1
RATIO4[6];1
RATIO4[7];1
RATIO4[8];1
RATIO4[9];1
RATIOF[0];1
RATIOF[1];1
RATIOF[2];1
RATIOF[3];1
RATIOF[4];1
RATIOF[5];1
RATIOF[6];1
RATIOF[7];1
RATIOF[8];1
RATIOF[9];1
RATIOI[0];1
RATIOI[1];1
RATIOI[2];1
RATIOI[3];1
RATIOI[4];1
RATIOI[5];1
RATIOI[6];1
RATIOI[7];1
RATIOI[8];1
RATIOI[9];1
RST;1
RSTODIV_PHASE;1

Inst
u_top_uart_cmd_resolve/u_m_bps/N4_mux9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_bps/N4_mux8_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_bps/N29_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_bps/N29_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_bps/o_bps_done/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_bps/N35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/N60/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/N59/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/state_c_3/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N141.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N141.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N258_40/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N258_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N258_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/N102_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N258_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N258_37/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_bps/N4_mux5_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N258_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/byte1[3][0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/byte1[3][2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/byte1[3][3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/byte1[3][4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/byte1[3][5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/byte1[3][6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/byte1[3][7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/o_para_list[24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/o_para_list[26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/o_para_list[27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/o_para_list[28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/o_para_list[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/o_para_list[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/o_para_list[31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/state_c_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/state_c_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/state_c_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N189_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/state_c_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/state_d[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/state_d[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/r_cmd_vaild/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/state_d[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/N10_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_bps_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/N98_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/N102_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_rx_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/N7_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/N95_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N258_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_decoder/N48_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_rx_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
uart_rx_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
video_clk5xbufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
video_clkbufg/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
video_pll_m0/u_pll_e1/goppll;gopPLL
Pin
CLKOUT0;2
CLKOUT0_EXT;2
CLKOUT0_WL;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
CLKOUT4;2
CLKOUT5;2
CLKSWITCH_FLAG;2
CLK_INT_FB;2
LOCK;2
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKIN_SEL_EN;1
CLKOUT0_EXT_SYN;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CPHASE0[0];1
CPHASE0[1];1
CPHASE0[2];1
CPHASE0[3];1
CPHASE0[4];1
CPHASE0[5];1
CPHASE0[6];1
CPHASE0[7];1
CPHASE0[8];1
CPHASE0[9];1
CPHASE1[0];1
CPHASE1[1];1
CPHASE1[2];1
CPHASE1[3];1
CPHASE1[4];1
CPHASE1[5];1
CPHASE1[6];1
CPHASE1[7];1
CPHASE1[8];1
CPHASE1[9];1
CPHASE2[0];1
CPHASE2[1];1
CPHASE2[2];1
CPHASE2[3];1
CPHASE2[4];1
CPHASE2[5];1
CPHASE2[6];1
CPHASE2[7];1
CPHASE2[8];1
CPHASE2[9];1
CPHASE3[0];1
CPHASE3[1];1
CPHASE3[2];1
CPHASE3[3];1
CPHASE3[4];1
CPHASE3[5];1
CPHASE3[6];1
CPHASE3[7];1
CPHASE3[8];1
CPHASE3[9];1
CPHASE4[0];1
CPHASE4[1];1
CPHASE4[2];1
CPHASE4[3];1
CPHASE4[4];1
CPHASE4[5];1
CPHASE4[6];1
CPHASE4[7];1
CPHASE4[8];1
CPHASE4[9];1
CPHASEF[0];1
CPHASEF[1];1
CPHASEF[2];1
CPHASEF[3];1
CPHASEF[4];1
CPHASEF[5];1
CPHASEF[6];1
CPHASEF[7];1
CPHASEF[8];1
CPHASEF[9];1
DUTY0[0];1
DUTY0[1];1
DUTY0[2];1
DUTY0[3];1
DUTY0[4];1
DUTY0[5];1
DUTY0[6];1
DUTY0[7];1
DUTY0[8];1
DUTY0[9];1
DUTY1[0];1
DUTY1[1];1
DUTY1[2];1
DUTY1[3];1
DUTY1[4];1
DUTY1[5];1
DUTY1[6];1
DUTY1[7];1
DUTY1[8];1
DUTY1[9];1
DUTY2[0];1
DUTY2[1];1
DUTY2[2];1
DUTY2[3];1
DUTY2[4];1
DUTY2[5];1
DUTY2[6];1
DUTY2[7];1
DUTY2[8];1
DUTY2[9];1
DUTY3[0];1
DUTY3[1];1
DUTY3[2];1
DUTY3[3];1
DUTY3[4];1
DUTY3[5];1
DUTY3[6];1
DUTY3[7];1
DUTY3[8];1
DUTY3[9];1
DUTY4[0];1
DUTY4[1];1
DUTY4[2];1
DUTY4[3];1
DUTY4[4];1
DUTY4[5];1
DUTY4[6];1
DUTY4[7];1
DUTY4[8];1
DUTY4[9];1
DUTYF[0];1
DUTYF[1];1
DUTYF[2];1
DUTYF[3];1
DUTYF[4];1
DUTYF[5];1
DUTYF[6];1
DUTYF[7];1
DUTYF[8];1
DUTYF[9];1
PFDEN;1
PHASE0[0];1
PHASE0[1];1
PHASE0[2];1
PHASE1[0];1
PHASE1[1];1
PHASE1[2];1
PHASE2[0];1
PHASE2[1];1
PHASE2[2];1
PHASE3[0];1
PHASE3[1];1
PHASE3[2];1
PHASE4[0];1
PHASE4[1];1
PHASE4[2];1
PHASEF[0];1
PHASEF[1];1
PHASEF[2];1
PLL_PWD;1
RATIO0[0];1
RATIO0[1];1
RATIO0[2];1
RATIO0[3];1
RATIO0[4];1
RATIO0[5];1
RATIO0[6];1
RATIO0[7];1
RATIO0[8];1
RATIO0[9];1
RATIO1[0];1
RATIO1[1];1
RATIO1[2];1
RATIO1[3];1
RATIO1[4];1
RATIO1[5];1
RATIO1[6];1
RATIO1[7];1
RATIO1[8];1
RATIO1[9];1
RATIO2[0];1
RATIO2[1];1
RATIO2[2];1
RATIO2[3];1
RATIO2[4];1
RATIO2[5];1
RATIO2[6];1
RATIO2[7];1
RATIO2[8];1
RATIO2[9];1
RATIO3[0];1
RATIO3[1];1
RATIO3[2];1
RATIO3[3];1
RATIO3[4];1
RATIO3[5];1
RATIO3[6];1
RATIO3[7];1
RATIO3[8];1
RATIO3[9];1
RATIO4[0];1
RATIO4[1];1
RATIO4[2];1
RATIO4[3];1
RATIO4[4];1
RATIO4[5];1
RATIO4[6];1
RATIO4[7];1
RATIO4[8];1
RATIO4[9];1
RATIOF[0];1
RATIOF[1];1
RATIOF[2];1
RATIOF[3];1
RATIOF[4];1
RATIOF[5];1
RATIOF[6];1
RATIOF[7];1
RATIOF[8];1
RATIOF[9];1
RATIOI[0];1
RATIOI[1];1
RATIOI[2];1
RATIOI[3];1
RATIOI[4];1
RATIOI[5];1
RATIOI[6];1
RATIOI[7];1
RATIOI[8];1
RATIOI[9];1
RST;1
RSTODIV_PHASE;1

Inst
video_timing_data_m0/color_bar_m0/N254_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N254_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N124/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N254_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/v_active/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/N245_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N245_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N248_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_1_1/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
video_timing_data_m0/color_bar_m0/N248_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N258_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N248_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N258_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/h_active/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/N80_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N282/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N258_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/N242_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_8/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
video_timing_data_m0/color_bar_m0/hs_reg/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/h_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/h_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/h_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/h_cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/hs_reg_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/N111_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/v_cnt[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/v_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/v_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/v_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
video_timing_data_m0/color_bar_m0/v_cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N29_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/color_bar_m0/vs_reg/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
video_timing_data_m0/color_bar_m0/vs_reg_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
block_mean_cal/u_block_mean/v_reg[16][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
video_timing_data_m0/video_de_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
video_timing_data_m0/video_de_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
video_timing_data_m0/video_hs_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
video_timing_data_m0/video_hs_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
video_timing_data_m0/video_vs_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
video_timing_data_m0/video_vs_d1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
video_timing_data_m0/vout_data_r[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encb/n1d[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/N243_4[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
dvi_encoder_m0/encr/N374_ab0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
video_timing_data_m0/vout_data_r[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
video_timing_data_m0/vout_data_r[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
vs_input_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
vs_input_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
write_data_1[25]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N260_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
write_data_1[27]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
fifo_led/u_WS2812/N7057_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
write_data_1[29]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
block_mean_cal/u_block_mean/h_reg[15][13]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
block_mean_cal/u_block_mean/N1167/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
CLKROUTE_0;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_1;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_2;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_3;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_4;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
BUFROUTE_0;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
BUFROUTE_1;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
BUFROUTE_2;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Inst
BUFROUTE_3;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Net
L7OUT0;
_N0;
_N1;
_N2;
_N3;
_N4;
_N5;
_N6;
_N7;
_N8;
_N9;
_N10;
_N11;
_N12;
_N13;
_N14;
_N15;
_N16;
_N17;
_N18;
_N19;
block_mean_cal/cnt_de_o;
block_mean_cal/data_vaild;
block_mean_cal/g_de_o;
block_mean_cal/g_hs_o;
block_mean_cal/g_vs_o;
block_mean_cal/u_block_mean/N1137;
block_mean_cal/u_block_mean/N1142;
block_mean_cal/u_block_mean/N1147;
block_mean_cal/u_block_mean/N1152;
block_mean_cal/u_block_mean/N1163;
block_mean_cal/u_block_mean/N1167;
block_mean_cal/u_block_mean/N1171;
block_mean_cal/u_block_mean/N1254;
block_mean_cal/u_block_mean/N1259;
block_mean_cal/u_block_mean/N1264;
block_mean_cal/u_block_mean/N1269;
block_mean_cal/u_block_mean/N1274;
block_mean_cal/u_block_mean/N1279;
block_mean_cal/u_block_mean/N1284;
block_mean_cal/u_block_mean/N1289;
block_mean_cal/u_block_mean/N1294;
block_mean_cal/u_block_mean/N1299;
block_mean_cal/u_block_mean/N1304;
block_mean_cal/u_block_mean/N1309;
block_mean_cal/u_block_mean/N1314;
block_mean_cal/u_block_mean/N1319;
block_mean_cal/u_block_mean/N1324;
block_mean_cal/u_block_mean/N1329;
block_mean_cal/u_block_mean/N1334;
block_mean_cal/u_block_mean/N1339;
block_mean_cal/u_block_mean/N1344;
block_mean_cal/u_block_mean/N1349;
block_mean_cal/u_block_mean/N1354;
block_mean_cal/u_block_mean/N1359;
block_mean_cal/u_block_mean/N1364;
block_mean_cal/u_block_mean/N1369;
block_mean_cal/u_block_mean/N1374;
block_mean_cal/u_block_mean/N1379;
block_mean_cal/u_block_mean/N1384;
block_mean_cal/u_block_mean/N1389;
block_mean_cal/u_block_mean/N1394;
block_mean_cal/u_block_mean/N1399;
block_mean_cal/u_block_mean/N1404;
block_mean_cal/u_block_mean/N1409;
block_mean_cal/u_block_mean/N1414;
block_mean_cal/u_block_mean/N1419;
block_mean_cal/u_block_mean/N1424;
block_mean_cal/u_block_mean/N1429;
block_mean_cal/u_block_mean/_N817;
block_mean_cal/u_block_mean/_N819;
block_mean_cal/u_block_mean/_N821;
block_mean_cal/u_block_mean/_N823;
block_mean_cal/u_block_mean/_N825;
block_mean_cal/u_block_mean/_N827;
block_mean_cal/u_block_mean/_N829;
block_mean_cal/u_block_mean/_N832;
block_mean_cal/u_block_mean/_N834;
block_mean_cal/u_block_mean/_N836;
block_mean_cal/u_block_mean/_N838;
block_mean_cal/u_block_mean/_N840;
block_mean_cal/u_block_mean/_N842;
block_mean_cal/u_block_mean/_N844;
block_mean_cal/u_block_mean/_N847;
block_mean_cal/u_block_mean/_N849;
block_mean_cal/u_block_mean/_N851;
block_mean_cal/u_block_mean/_N853;
block_mean_cal/u_block_mean/_N855;
block_mean_cal/u_block_mean/_N857;
block_mean_cal/u_block_mean/_N859;
block_mean_cal/u_block_mean/_N862;
block_mean_cal/u_block_mean/_N864;
block_mean_cal/u_block_mean/_N866;
block_mean_cal/u_block_mean/_N868;
block_mean_cal/u_block_mean/_N870;
block_mean_cal/u_block_mean/_N872;
block_mean_cal/u_block_mean/_N874;
block_mean_cal/u_block_mean/_N877;
block_mean_cal/u_block_mean/_N879;
block_mean_cal/u_block_mean/_N881;
block_mean_cal/u_block_mean/_N883;
block_mean_cal/u_block_mean/_N885;
block_mean_cal/u_block_mean/_N887;
block_mean_cal/u_block_mean/_N889;
block_mean_cal/u_block_mean/_N892;
block_mean_cal/u_block_mean/_N894;
block_mean_cal/u_block_mean/_N896;
block_mean_cal/u_block_mean/_N898;
block_mean_cal/u_block_mean/_N900;
block_mean_cal/u_block_mean/_N902;
block_mean_cal/u_block_mean/_N904;
block_mean_cal/u_block_mean/_N907;
block_mean_cal/u_block_mean/_N909;
block_mean_cal/u_block_mean/_N911;
block_mean_cal/u_block_mean/_N913;
block_mean_cal/u_block_mean/_N915;
block_mean_cal/u_block_mean/_N917;
block_mean_cal/u_block_mean/_N919;
block_mean_cal/u_block_mean/_N922;
block_mean_cal/u_block_mean/_N924;
block_mean_cal/u_block_mean/_N926;
block_mean_cal/u_block_mean/_N928;
block_mean_cal/u_block_mean/_N930;
block_mean_cal/u_block_mean/_N932;
block_mean_cal/u_block_mean/_N934;
block_mean_cal/u_block_mean/_N937;
block_mean_cal/u_block_mean/_N939;
block_mean_cal/u_block_mean/_N941;
block_mean_cal/u_block_mean/_N943;
block_mean_cal/u_block_mean/_N945;
block_mean_cal/u_block_mean/_N947;
block_mean_cal/u_block_mean/_N949;
block_mean_cal/u_block_mean/_N952;
block_mean_cal/u_block_mean/_N954;
block_mean_cal/u_block_mean/_N956;
block_mean_cal/u_block_mean/_N958;
block_mean_cal/u_block_mean/_N960;
block_mean_cal/u_block_mean/_N962;
block_mean_cal/u_block_mean/_N964;
block_mean_cal/u_block_mean/_N967;
block_mean_cal/u_block_mean/_N969;
block_mean_cal/u_block_mean/_N971;
block_mean_cal/u_block_mean/_N973;
block_mean_cal/u_block_mean/_N975;
block_mean_cal/u_block_mean/_N977;
block_mean_cal/u_block_mean/_N979;
block_mean_cal/u_block_mean/_N982;
block_mean_cal/u_block_mean/_N984;
block_mean_cal/u_block_mean/_N986;
block_mean_cal/u_block_mean/_N988;
block_mean_cal/u_block_mean/_N990;
block_mean_cal/u_block_mean/_N992;
block_mean_cal/u_block_mean/_N994;
block_mean_cal/u_block_mean/_N997;
block_mean_cal/u_block_mean/_N999;
block_mean_cal/u_block_mean/_N1001;
block_mean_cal/u_block_mean/_N1003;
block_mean_cal/u_block_mean/_N1005;
block_mean_cal/u_block_mean/_N1007;
block_mean_cal/u_block_mean/_N1009;
block_mean_cal/u_block_mean/_N1012;
block_mean_cal/u_block_mean/_N1014;
block_mean_cal/u_block_mean/_N1016;
block_mean_cal/u_block_mean/_N1018;
block_mean_cal/u_block_mean/_N1020;
block_mean_cal/u_block_mean/_N1022;
block_mean_cal/u_block_mean/_N1024;
block_mean_cal/u_block_mean/_N1027;
block_mean_cal/u_block_mean/_N1029;
block_mean_cal/u_block_mean/_N1031;
block_mean_cal/u_block_mean/_N1033;
block_mean_cal/u_block_mean/_N1035;
block_mean_cal/u_block_mean/_N1037;
block_mean_cal/u_block_mean/_N1039;
block_mean_cal/u_block_mean/_N1042;
block_mean_cal/u_block_mean/_N1044;
block_mean_cal/u_block_mean/_N1046;
block_mean_cal/u_block_mean/_N1048;
block_mean_cal/u_block_mean/_N1050;
block_mean_cal/u_block_mean/_N1052;
block_mean_cal/u_block_mean/_N1054;
block_mean_cal/u_block_mean/_N1057;
block_mean_cal/u_block_mean/_N1059;
block_mean_cal/u_block_mean/_N1061;
block_mean_cal/u_block_mean/_N1063;
block_mean_cal/u_block_mean/_N1065;
block_mean_cal/u_block_mean/_N1067;
block_mean_cal/u_block_mean/_N1069;
block_mean_cal/u_block_mean/_N1072;
block_mean_cal/u_block_mean/_N1074;
block_mean_cal/u_block_mean/_N1076;
block_mean_cal/u_block_mean/_N1078;
block_mean_cal/u_block_mean/_N1080;
block_mean_cal/u_block_mean/_N1082;
block_mean_cal/u_block_mean/_N1084;
block_mean_cal/u_block_mean/_N1087;
block_mean_cal/u_block_mean/_N1089;
block_mean_cal/u_block_mean/_N1091;
block_mean_cal/u_block_mean/_N1093;
block_mean_cal/u_block_mean/_N1095;
block_mean_cal/u_block_mean/_N1097;
block_mean_cal/u_block_mean/_N1099;
block_mean_cal/u_block_mean/_N1102;
block_mean_cal/u_block_mean/_N1104;
block_mean_cal/u_block_mean/_N1106;
block_mean_cal/u_block_mean/_N1108;
block_mean_cal/u_block_mean/_N1110;
block_mean_cal/u_block_mean/_N1112;
block_mean_cal/u_block_mean/_N1114;
block_mean_cal/u_block_mean/_N1117;
block_mean_cal/u_block_mean/_N1119;
block_mean_cal/u_block_mean/_N1121;
block_mean_cal/u_block_mean/_N1123;
block_mean_cal/u_block_mean/_N1125;
block_mean_cal/u_block_mean/_N1127;
block_mean_cal/u_block_mean/_N1129;
block_mean_cal/u_block_mean/_N1132;
block_mean_cal/u_block_mean/_N1134;
block_mean_cal/u_block_mean/_N1136;
block_mean_cal/u_block_mean/_N1138;
block_mean_cal/u_block_mean/_N1140;
block_mean_cal/u_block_mean/_N1142;
block_mean_cal/u_block_mean/_N1144;
block_mean_cal/u_block_mean/_N1147;
block_mean_cal/u_block_mean/_N1149;
block_mean_cal/u_block_mean/_N1151;
block_mean_cal/u_block_mean/_N1153;
block_mean_cal/u_block_mean/_N1155;
block_mean_cal/u_block_mean/_N1157;
block_mean_cal/u_block_mean/_N1159;
block_mean_cal/u_block_mean/_N1162;
block_mean_cal/u_block_mean/_N1164;
block_mean_cal/u_block_mean/_N1166;
block_mean_cal/u_block_mean/_N1168;
block_mean_cal/u_block_mean/_N1170;
block_mean_cal/u_block_mean/_N1172;
block_mean_cal/u_block_mean/_N1174;
block_mean_cal/u_block_mean/_N1177;
block_mean_cal/u_block_mean/_N1179;
block_mean_cal/u_block_mean/_N1181;
block_mean_cal/u_block_mean/_N1183;
block_mean_cal/u_block_mean/_N1185;
block_mean_cal/u_block_mean/_N1187;
block_mean_cal/u_block_mean/_N1189;
block_mean_cal/u_block_mean/_N1192;
block_mean_cal/u_block_mean/_N1194;
block_mean_cal/u_block_mean/_N1196;
block_mean_cal/u_block_mean/_N1198;
block_mean_cal/u_block_mean/_N1200;
block_mean_cal/u_block_mean/_N1202;
block_mean_cal/u_block_mean/_N1204;
block_mean_cal/u_block_mean/_N1207;
block_mean_cal/u_block_mean/_N1209;
block_mean_cal/u_block_mean/_N1211;
block_mean_cal/u_block_mean/_N1213;
block_mean_cal/u_block_mean/_N1215;
block_mean_cal/u_block_mean/_N1217;
block_mean_cal/u_block_mean/_N1219;
block_mean_cal/u_block_mean/_N1222;
block_mean_cal/u_block_mean/_N1224;
block_mean_cal/u_block_mean/_N1226;
block_mean_cal/u_block_mean/_N1228;
block_mean_cal/u_block_mean/_N1230;
block_mean_cal/u_block_mean/_N1232;
block_mean_cal/u_block_mean/_N1234;
block_mean_cal/u_block_mean/_N1237;
block_mean_cal/u_block_mean/_N1239;
block_mean_cal/u_block_mean/_N1241;
block_mean_cal/u_block_mean/_N1243;
block_mean_cal/u_block_mean/_N1245;
block_mean_cal/u_block_mean/_N1247;
block_mean_cal/u_block_mean/_N1249;
block_mean_cal/u_block_mean/_N1252;
block_mean_cal/u_block_mean/_N1254;
block_mean_cal/u_block_mean/_N1256;
block_mean_cal/u_block_mean/_N1258;
block_mean_cal/u_block_mean/_N1260;
block_mean_cal/u_block_mean/_N1262;
block_mean_cal/u_block_mean/_N1264;
block_mean_cal/u_block_mean/_N1267;
block_mean_cal/u_block_mean/_N1269;
block_mean_cal/u_block_mean/_N1271;
block_mean_cal/u_block_mean/_N1273;
block_mean_cal/u_block_mean/_N1275;
block_mean_cal/u_block_mean/_N1277;
block_mean_cal/u_block_mean/_N1279;
block_mean_cal/u_block_mean/_N1282;
block_mean_cal/u_block_mean/_N1284;
block_mean_cal/u_block_mean/_N1286;
block_mean_cal/u_block_mean/_N1288;
block_mean_cal/u_block_mean/_N1290;
block_mean_cal/u_block_mean/_N1292;
block_mean_cal/u_block_mean/_N1294;
block_mean_cal/u_block_mean/_N1297;
block_mean_cal/u_block_mean/_N1299;
block_mean_cal/u_block_mean/_N1301;
block_mean_cal/u_block_mean/_N1303;
block_mean_cal/u_block_mean/_N1305;
block_mean_cal/u_block_mean/_N1307;
block_mean_cal/u_block_mean/_N1309;
block_mean_cal/u_block_mean/_N1312;
block_mean_cal/u_block_mean/_N1314;
block_mean_cal/u_block_mean/_N1316;
block_mean_cal/u_block_mean/_N1318;
block_mean_cal/u_block_mean/_N1320;
block_mean_cal/u_block_mean/_N1322;
block_mean_cal/u_block_mean/_N1324;
block_mean_cal/u_block_mean/_N1327;
block_mean_cal/u_block_mean/_N1329;
block_mean_cal/u_block_mean/_N1331;
block_mean_cal/u_block_mean/_N1333;
block_mean_cal/u_block_mean/_N1335;
block_mean_cal/u_block_mean/_N1337;
block_mean_cal/u_block_mean/_N1339;
block_mean_cal/u_block_mean/_N1342;
block_mean_cal/u_block_mean/_N1344;
block_mean_cal/u_block_mean/_N1346;
block_mean_cal/u_block_mean/_N1348;
block_mean_cal/u_block_mean/_N1350;
block_mean_cal/u_block_mean/_N1352;
block_mean_cal/u_block_mean/_N1354;
block_mean_cal/u_block_mean/_N1357;
block_mean_cal/u_block_mean/_N1359;
block_mean_cal/u_block_mean/_N1361;
block_mean_cal/u_block_mean/_N1363;
block_mean_cal/u_block_mean/_N1365;
block_mean_cal/u_block_mean/_N1367;
block_mean_cal/u_block_mean/_N1369;
block_mean_cal/u_block_mean/_N1372;
block_mean_cal/u_block_mean/_N1374;
block_mean_cal/u_block_mean/_N1376;
block_mean_cal/u_block_mean/_N1378;
block_mean_cal/u_block_mean/_N1380;
block_mean_cal/u_block_mean/_N1382;
block_mean_cal/u_block_mean/_N1384;
block_mean_cal/u_block_mean/_N1387;
block_mean_cal/u_block_mean/_N1389;
block_mean_cal/u_block_mean/_N1391;
block_mean_cal/u_block_mean/_N1393;
block_mean_cal/u_block_mean/_N1395;
block_mean_cal/u_block_mean/_N1397;
block_mean_cal/u_block_mean/_N1399;
block_mean_cal/u_block_mean/_N1402;
block_mean_cal/u_block_mean/_N1404;
block_mean_cal/u_block_mean/_N1406;
block_mean_cal/u_block_mean/_N1408;
block_mean_cal/u_block_mean/_N1410;
block_mean_cal/u_block_mean/_N1412;
block_mean_cal/u_block_mean/_N1414;
block_mean_cal/u_block_mean/_N1417;
block_mean_cal/u_block_mean/_N1419;
block_mean_cal/u_block_mean/_N1421;
block_mean_cal/u_block_mean/_N1423;
block_mean_cal/u_block_mean/_N1425;
block_mean_cal/u_block_mean/_N1427;
block_mean_cal/u_block_mean/_N1429;
block_mean_cal/u_block_mean/_N1432;
block_mean_cal/u_block_mean/_N1434;
block_mean_cal/u_block_mean/_N1436;
block_mean_cal/u_block_mean/_N1438;
block_mean_cal/u_block_mean/_N1440;
block_mean_cal/u_block_mean/_N1442;
block_mean_cal/u_block_mean/_N1444;
block_mean_cal/u_block_mean/_N1447;
block_mean_cal/u_block_mean/_N1449;
block_mean_cal/u_block_mean/_N1451;
block_mean_cal/u_block_mean/_N1453;
block_mean_cal/u_block_mean/_N1455;
block_mean_cal/u_block_mean/_N1457;
block_mean_cal/u_block_mean/_N1459;
block_mean_cal/u_block_mean/_N1462;
block_mean_cal/u_block_mean/_N1464;
block_mean_cal/u_block_mean/_N1466;
block_mean_cal/u_block_mean/_N1468;
block_mean_cal/u_block_mean/_N1470;
block_mean_cal/u_block_mean/_N1472;
block_mean_cal/u_block_mean/_N1474;
block_mean_cal/u_block_mean/_N1477;
block_mean_cal/u_block_mean/_N1479;
block_mean_cal/u_block_mean/_N1481;
block_mean_cal/u_block_mean/_N1483;
block_mean_cal/u_block_mean/_N1485;
block_mean_cal/u_block_mean/_N1487;
block_mean_cal/u_block_mean/_N1489;
block_mean_cal/u_block_mean/_N1492;
block_mean_cal/u_block_mean/_N1494;
block_mean_cal/u_block_mean/_N1496;
block_mean_cal/u_block_mean/_N1498;
block_mean_cal/u_block_mean/_N1500;
block_mean_cal/u_block_mean/_N1502;
block_mean_cal/u_block_mean/_N1504;
block_mean_cal/u_block_mean/_N1507;
block_mean_cal/u_block_mean/_N1509;
block_mean_cal/u_block_mean/_N1511;
block_mean_cal/u_block_mean/_N1513;
block_mean_cal/u_block_mean/_N1515;
block_mean_cal/u_block_mean/_N1517;
block_mean_cal/u_block_mean/_N1519;
block_mean_cal/u_block_mean/_N1522;
block_mean_cal/u_block_mean/_N1524;
block_mean_cal/u_block_mean/_N1526;
block_mean_cal/u_block_mean/_N1528;
block_mean_cal/u_block_mean/_N1530;
block_mean_cal/u_block_mean/_N1532;
block_mean_cal/u_block_mean/_N1534;
block_mean_cal/u_block_mean/_N1537;
block_mean_cal/u_block_mean/_N1539;
block_mean_cal/u_block_mean/_N1541;
block_mean_cal/u_block_mean/_N1543;
block_mean_cal/u_block_mean/_N1545;
block_mean_cal/u_block_mean/_N1547;
block_mean_cal/u_block_mean/_N1549;
block_mean_cal/u_block_mean/_N1552;
block_mean_cal/u_block_mean/_N1554;
block_mean_cal/u_block_mean/_N1556;
block_mean_cal/u_block_mean/_N1558;
block_mean_cal/u_block_mean/_N1560;
block_mean_cal/u_block_mean/_N1562;
block_mean_cal/u_block_mean/_N1564;
block_mean_cal/u_block_mean/_N1567;
block_mean_cal/u_block_mean/_N1569;
block_mean_cal/u_block_mean/_N1571;
block_mean_cal/u_block_mean/_N1573;
block_mean_cal/u_block_mean/_N1575;
block_mean_cal/u_block_mean/_N1577;
block_mean_cal/u_block_mean/_N1579;
block_mean_cal/u_block_mean/_N1582;
block_mean_cal/u_block_mean/_N1584;
block_mean_cal/u_block_mean/_N1586;
block_mean_cal/u_block_mean/_N1588;
block_mean_cal/u_block_mean/_N1590;
block_mean_cal/u_block_mean/_N1592;
block_mean_cal/u_block_mean/_N1594;
block_mean_cal/u_block_mean/_N1597;
block_mean_cal/u_block_mean/_N1599;
block_mean_cal/u_block_mean/_N1601;
block_mean_cal/u_block_mean/_N1603;
block_mean_cal/u_block_mean/_N1605;
block_mean_cal/u_block_mean/_N1607;
block_mean_cal/u_block_mean/_N1609;
block_mean_cal/u_block_mean/_N1612;
block_mean_cal/u_block_mean/_N1614;
block_mean_cal/u_block_mean/_N1616;
block_mean_cal/u_block_mean/_N1618;
block_mean_cal/u_block_mean/_N1620;
block_mean_cal/u_block_mean/_N1622;
block_mean_cal/u_block_mean/_N1624;
block_mean_cal/u_block_mean/_N1627;
block_mean_cal/u_block_mean/_N1629;
block_mean_cal/u_block_mean/_N1631;
block_mean_cal/u_block_mean/_N1633;
block_mean_cal/u_block_mean/_N1635;
block_mean_cal/u_block_mean/_N1637;
block_mean_cal/u_block_mean/_N1639;
block_mean_cal/u_block_mean/_N1642;
block_mean_cal/u_block_mean/_N1644;
block_mean_cal/u_block_mean/_N1646;
block_mean_cal/u_block_mean/_N1648;
block_mean_cal/u_block_mean/_N1650;
block_mean_cal/u_block_mean/_N1652;
block_mean_cal/u_block_mean/_N1654;
block_mean_cal/u_block_mean/_N1657;
block_mean_cal/u_block_mean/_N1659;
block_mean_cal/u_block_mean/_N1661;
block_mean_cal/u_block_mean/_N1663;
block_mean_cal/u_block_mean/_N1665;
block_mean_cal/u_block_mean/_N1667;
block_mean_cal/u_block_mean/_N1669;
block_mean_cal/u_block_mean/_N1672;
block_mean_cal/u_block_mean/_N1674;
block_mean_cal/u_block_mean/_N1676;
block_mean_cal/u_block_mean/_N1678;
block_mean_cal/u_block_mean/_N1680;
block_mean_cal/u_block_mean/_N1682;
block_mean_cal/u_block_mean/_N1684;
block_mean_cal/u_block_mean/_N1687;
block_mean_cal/u_block_mean/_N1689;
block_mean_cal/u_block_mean/_N1691;
block_mean_cal/u_block_mean/_N1693;
block_mean_cal/u_block_mean/_N1695;
block_mean_cal/u_block_mean/_N1697;
block_mean_cal/u_block_mean/_N1699;
block_mean_cal/u_block_mean/_N1702;
block_mean_cal/u_block_mean/_N1704;
block_mean_cal/u_block_mean/_N1706;
block_mean_cal/u_block_mean/_N1708;
block_mean_cal/u_block_mean/_N1710;
block_mean_cal/u_block_mean/_N1712;
block_mean_cal/u_block_mean/_N1714;
block_mean_cal/u_block_mean/_N1717;
block_mean_cal/u_block_mean/_N1719;
block_mean_cal/u_block_mean/_N1721;
block_mean_cal/u_block_mean/_N1723;
block_mean_cal/u_block_mean/_N1725;
block_mean_cal/u_block_mean/_N1727;
block_mean_cal/u_block_mean/_N1729;
block_mean_cal/u_block_mean/_N1732;
block_mean_cal/u_block_mean/_N1734;
block_mean_cal/u_block_mean/_N1736;
block_mean_cal/u_block_mean/_N1738;
block_mean_cal/u_block_mean/_N1740;
block_mean_cal/u_block_mean/_N1742;
block_mean_cal/u_block_mean/_N1744;
block_mean_cal/u_block_mean/_N1747;
block_mean_cal/u_block_mean/_N1749;
block_mean_cal/u_block_mean/_N1751;
block_mean_cal/u_block_mean/_N1753;
block_mean_cal/u_block_mean/_N1755;
block_mean_cal/u_block_mean/_N1757;
block_mean_cal/u_block_mean/_N1759;
block_mean_cal/u_block_mean/_N1762;
block_mean_cal/u_block_mean/_N1764;
block_mean_cal/u_block_mean/_N1766;
block_mean_cal/u_block_mean/_N1768;
block_mean_cal/u_block_mean/_N1770;
block_mean_cal/u_block_mean/_N1772;
block_mean_cal/u_block_mean/_N1774;
block_mean_cal/u_block_mean/_N1777;
block_mean_cal/u_block_mean/_N1779;
block_mean_cal/u_block_mean/_N1781;
block_mean_cal/u_block_mean/_N1783;
block_mean_cal/u_block_mean/_N1785;
block_mean_cal/u_block_mean/_N1787;
block_mean_cal/u_block_mean/_N1789;
block_mean_cal/u_block_mean/_N1792;
block_mean_cal/u_block_mean/_N1794;
block_mean_cal/u_block_mean/_N1796;
block_mean_cal/u_block_mean/_N1798;
block_mean_cal/u_block_mean/_N1800;
block_mean_cal/u_block_mean/_N1802;
block_mean_cal/u_block_mean/_N1804;
block_mean_cal/u_block_mean/_N1807;
block_mean_cal/u_block_mean/_N1809;
block_mean_cal/u_block_mean/_N1811;
block_mean_cal/u_block_mean/_N1813;
block_mean_cal/u_block_mean/_N1815;
block_mean_cal/u_block_mean/_N1817;
block_mean_cal/u_block_mean/_N1819;
block_mean_cal/u_block_mean/_N1822;
block_mean_cal/u_block_mean/_N1824;
block_mean_cal/u_block_mean/_N1826;
block_mean_cal/u_block_mean/_N1828;
block_mean_cal/u_block_mean/_N1830;
block_mean_cal/u_block_mean/_N1832;
block_mean_cal/u_block_mean/_N1834;
block_mean_cal/u_block_mean/_N1837;
block_mean_cal/u_block_mean/_N1839;
block_mean_cal/u_block_mean/_N1841;
block_mean_cal/u_block_mean/_N1843;
block_mean_cal/u_block_mean/_N1845;
block_mean_cal/u_block_mean/_N1847;
block_mean_cal/u_block_mean/_N1849;
block_mean_cal/u_block_mean/_N1852;
block_mean_cal/u_block_mean/_N1854;
block_mean_cal/u_block_mean/_N1856;
block_mean_cal/u_block_mean/_N1858;
block_mean_cal/u_block_mean/_N1860;
block_mean_cal/u_block_mean/_N1862;
block_mean_cal/u_block_mean/_N1864;
block_mean_cal/u_block_mean/_N1867;
block_mean_cal/u_block_mean/_N1869;
block_mean_cal/u_block_mean/_N1871;
block_mean_cal/u_block_mean/_N1873;
block_mean_cal/u_block_mean/_N1875;
block_mean_cal/u_block_mean/_N1877;
block_mean_cal/u_block_mean/_N1879;
block_mean_cal/u_block_mean/_N1882;
block_mean_cal/u_block_mean/_N1884;
block_mean_cal/u_block_mean/_N1886;
block_mean_cal/u_block_mean/_N1888;
block_mean_cal/u_block_mean/_N1890;
block_mean_cal/u_block_mean/_N1892;
block_mean_cal/u_block_mean/_N1894;
block_mean_cal/u_block_mean/_N1897;
block_mean_cal/u_block_mean/_N1899;
block_mean_cal/u_block_mean/_N1901;
block_mean_cal/u_block_mean/_N1903;
block_mean_cal/u_block_mean/_N1905;
block_mean_cal/u_block_mean/_N1907;
block_mean_cal/u_block_mean/_N1909;
block_mean_cal/u_block_mean/_N1912;
block_mean_cal/u_block_mean/_N1914;
block_mean_cal/u_block_mean/_N1916;
block_mean_cal/u_block_mean/_N1918;
block_mean_cal/u_block_mean/_N1920;
block_mean_cal/u_block_mean/_N1922;
block_mean_cal/u_block_mean/_N1924;
block_mean_cal/u_block_mean/_N1927;
block_mean_cal/u_block_mean/_N1929;
block_mean_cal/u_block_mean/_N1931;
block_mean_cal/u_block_mean/_N1933;
block_mean_cal/u_block_mean/_N1935;
block_mean_cal/u_block_mean/_N1937;
block_mean_cal/u_block_mean/_N1939;
block_mean_cal/u_block_mean/_N1942;
block_mean_cal/u_block_mean/_N1944;
block_mean_cal/u_block_mean/_N1946;
block_mean_cal/u_block_mean/_N1948;
block_mean_cal/u_block_mean/_N1950;
block_mean_cal/u_block_mean/_N1952;
block_mean_cal/u_block_mean/_N1954;
block_mean_cal/u_block_mean/_N1957;
block_mean_cal/u_block_mean/_N1959;
block_mean_cal/u_block_mean/_N1961;
block_mean_cal/u_block_mean/_N1963;
block_mean_cal/u_block_mean/_N1965;
block_mean_cal/u_block_mean/_N1967;
block_mean_cal/u_block_mean/_N1969;
block_mean_cal/u_block_mean/_N1972;
block_mean_cal/u_block_mean/_N1974;
block_mean_cal/u_block_mean/_N1976;
block_mean_cal/u_block_mean/_N1978;
block_mean_cal/u_block_mean/_N1980;
block_mean_cal/u_block_mean/_N1982;
block_mean_cal/u_block_mean/_N1984;
block_mean_cal/u_block_mean/_N1987;
block_mean_cal/u_block_mean/_N1989;
block_mean_cal/u_block_mean/_N1991;
block_mean_cal/u_block_mean/_N1993;
block_mean_cal/u_block_mean/_N1995;
block_mean_cal/u_block_mean/_N1997;
block_mean_cal/u_block_mean/_N1999;
block_mean_cal/u_block_mean/_N2002;
block_mean_cal/u_block_mean/_N2004;
block_mean_cal/u_block_mean/_N2006;
block_mean_cal/u_block_mean/_N2008;
block_mean_cal/u_block_mean/_N2010;
block_mean_cal/u_block_mean/_N2012;
block_mean_cal/u_block_mean/_N2014;
block_mean_cal/u_block_mean/_N2026;
block_mean_cal/u_block_mean/_N2028;
block_mean_cal/u_block_mean/_N2077;
block_mean_cal/u_block_mean/_N2079;
block_mean_cal/u_block_mean/_N5087;
block_mean_cal/u_block_mean/_N5088;
block_mean_cal/u_block_mean/_N5089;
block_mean_cal/u_block_mean/_N5090;
block_mean_cal/u_block_mean/_N5091;
block_mean_cal/u_block_mean/_N5092;
block_mean_cal/u_block_mean/_N5093;
block_mean_cal/u_block_mean/_N5094;
block_mean_cal/u_block_mean/_N5095;
block_mean_cal/u_block_mean/_N5123;
block_mean_cal/u_block_mean/_N5124;
block_mean_cal/u_block_mean/_N5125;
block_mean_cal/u_block_mean/_N5126;
block_mean_cal/u_block_mean/_N5127;
block_mean_cal/u_block_mean/_N5128;
block_mean_cal/u_block_mean/_N5129;
block_mean_cal/u_block_mean/_N5130;
block_mean_cal/u_block_mean/_N5131;
block_mean_cal/u_block_mean/_N5177;
block_mean_cal/u_block_mean/_N5178;
block_mean_cal/u_block_mean/_N5179;
block_mean_cal/u_block_mean/_N5180;
block_mean_cal/u_block_mean/_N5181;
block_mean_cal/u_block_mean/_N5182;
block_mean_cal/u_block_mean/_N5183;
block_mean_cal/u_block_mean/_N5184;
block_mean_cal/u_block_mean/_N5185;
block_mean_cal/u_block_mean/_N5195;
block_mean_cal/u_block_mean/_N5196;
block_mean_cal/u_block_mean/_N5197;
block_mean_cal/u_block_mean/_N5198;
block_mean_cal/u_block_mean/_N5199;
block_mean_cal/u_block_mean/_N5200;
block_mean_cal/u_block_mean/_N5201;
block_mean_cal/u_block_mean/_N5202;
block_mean_cal/u_block_mean/_N5203;
block_mean_cal/u_block_mean/_N5330;
block_mean_cal/u_block_mean/_N5331;
block_mean_cal/u_block_mean/_N5332;
block_mean_cal/u_block_mean/_N5333;
block_mean_cal/u_block_mean/_N5334;
block_mean_cal/u_block_mean/_N5335;
block_mean_cal/u_block_mean/_N5336;
block_mean_cal/u_block_mean/_N5337;
block_mean_cal/u_block_mean/_N5338;
block_mean_cal/u_block_mean/_N5366;
block_mean_cal/u_block_mean/_N5368;
block_mean_cal/u_block_mean/_N5370;
block_mean_cal/u_block_mean/_N5371;
block_mean_cal/u_block_mean/_N6486;
block_mean_cal/u_block_mean/_N7275;
block_mean_cal/u_block_mean/_N7279;
block_mean_cal/u_block_mean/_N7452;
block_mean_cal/u_block_mean/_N7508;
block_mean_cal/u_block_mean/_N7509;
block_mean_cal/u_block_mean/_N7523;
block_mean_cal/u_block_mean/_N7524;
block_mean_cal/u_block_mean/_N7525;
block_mean_cal/u_block_mean/_N7526;
block_mean_cal/u_block_mean/_N7527;
block_mean_cal/u_block_mean/_N7528;
block_mean_cal/u_block_mean/_N7529;
block_mean_cal/u_block_mean/_N7530;
block_mean_cal/u_block_mean/_N12800;
block_mean_cal/u_block_mean/_N12815;
block_mean_cal/u_block_mean/_N12817;
block_mean_cal/u_block_mean/de_d;
block_mean_cal/u_block_mean/hs_d;
block_mean_cal/u_block_mean/hs_rise;
block_mean_cal/u_block_mean/sending_over;
block_mean_cal/u_block_mean/vs_d;
block_mean_cal/u_rgb_to_gray/_N2084;
block_mean_cal/u_rgb_to_gray/_N2086;
block_mean_cal/u_rgb_to_gray/_N2088;
block_mean_cal/u_rgb_to_gray/_N2090;
block_mean_cal/u_rgb_to_gray/_N2092;
block_mean_cal/u_rgb_to_gray/_N2094;
block_mean_cal/u_rgb_to_gray/_N2096;
block_mean_cal/u_rgb_to_gray/_N2100;
block_mean_cal/u_rgb_to_gray/_N2102;
block_mean_cal/u_rgb_to_gray/_N2104;
block_mean_cal/u_rgb_to_gray/_N2106;
block_mean_cal/u_rgb_to_gray/_N2108;
block_mean_cal/u_rgb_to_gray/_N2110;
block_mean_cal/u_rgb_to_gray/_N2112;
block_mean_cal/u_video_pixel_counter/N11;
block_mean_cal/u_video_pixel_counter/N43;
block_mean_cal/u_video_pixel_counter/N45;
block_mean_cal/u_video_pixel_counter/N60;
block_mean_cal/u_video_pixel_counter/N68;
block_mean_cal/u_video_pixel_counter/N88;
block_mean_cal/u_video_pixel_counter/_N2117;
block_mean_cal/u_video_pixel_counter/_N2119;
block_mean_cal/u_video_pixel_counter/_N2121;
block_mean_cal/u_video_pixel_counter/_N2125;
block_mean_cal/u_video_pixel_counter/_N2127;
block_mean_cal/u_video_pixel_counter/_N2144;
block_mean_cal/u_video_pixel_counter/_N2146;
block_mean_cal/u_video_pixel_counter/_N2150;
block_mean_cal/u_video_pixel_counter/_N2152;
block_mean_cal/u_video_pixel_counter/_N2154;
block_mean_cal/u_video_pixel_counter/_N2167;
block_mean_cal/u_video_pixel_counter/_N2169;
block_mean_cal/u_video_pixel_counter/_N3412;
clkout0_wl_0;
cmd_vaild;
cmos_write_req_gen_m0/N6;
cmos_write_req_gen_m0/cmos_vsync_d0;
cmos_write_req_gen_m0/cmos_vsync_d1;
data_vaild;
ddr_init_done;
ddr_init_done_obuf/ntO;
ddrphy_rst_done;
ddrphy_rst_done_obuf/ntO;
de_input;
de_input_ibuf/ntD;
ds0;
ds0_obuf/ntO;
ds1;
ds1_obuf/ntO;
ds2;
ds2_obuf/ntO;
ds3;
ds3_obuf/ntO;
ds4;
ds4_obuf/ntO;
ds5;
ds5_obuf/ntO;
dvi_encoder_m0/encb/N229;
dvi_encoder_m0/encb/_N508;
dvi_encoder_m0/encb/_N520;
dvi_encoder_m0/encb/_N561;
dvi_encoder_m0/encb/_N577;
dvi_encoder_m0/encb/_N812;
dvi_encoder_m0/encb/_N3100;
dvi_encoder_m0/encb/_N3105;
dvi_encoder_m0/encb/_N3107;
dvi_encoder_m0/encb/_N3111;
dvi_encoder_m0/encb/_N3113;
dvi_encoder_m0/encb/_N12660;
dvi_encoder_m0/encb/_N12724;
dvi_encoder_m0/encb/c0_q;
dvi_encoder_m0/encb/c0_reg;
dvi_encoder_m0/encb/c1_q;
dvi_encoder_m0/encb/c1_reg;
dvi_encoder_m0/encb/de_q;
dvi_encoder_m0/encb/de_reg;
dvi_encoder_m0/encb/decision1;
dvi_encoder_m0/encb/decision2;
dvi_encoder_m0/encb/decision3;
dvi_encoder_m0/encg/N229;
dvi_encoder_m0/encg/_N588;
dvi_encoder_m0/encg/_N600;
dvi_encoder_m0/encg/_N641;
dvi_encoder_m0/encg/_N657;
dvi_encoder_m0/encg/_N808;
dvi_encoder_m0/encg/_N3125;
dvi_encoder_m0/encg/_N3130;
dvi_encoder_m0/encg/_N3132;
dvi_encoder_m0/encg/_N3136;
dvi_encoder_m0/encg/_N3138;
dvi_encoder_m0/encg/_N5461;
dvi_encoder_m0/encg/_N12652;
dvi_encoder_m0/encg/_N12713;
dvi_encoder_m0/encg/decision1;
dvi_encoder_m0/encg/decision2;
dvi_encoder_m0/encr/N229;
dvi_encoder_m0/encr/_N668;
dvi_encoder_m0/encr/_N680;
dvi_encoder_m0/encr/_N721;
dvi_encoder_m0/encr/_N737;
dvi_encoder_m0/encr/_N804;
dvi_encoder_m0/encr/_N3150;
dvi_encoder_m0/encr/_N3155;
dvi_encoder_m0/encr/_N3157;
dvi_encoder_m0/encr/_N3161;
dvi_encoder_m0/encr/_N3163;
dvi_encoder_m0/encr/_N5428;
dvi_encoder_m0/encr/_N12741;
dvi_encoder_m0/encr/_N12758;
dvi_encoder_m0/encr/decision1;
dvi_encoder_m0/encr/decision2;
dvi_encoder_m0/serdes_4b_10to1_m0/N59;
dvi_encoder_m0/serdes_4b_10to1_m0/N60;
dvi_encoder_m0/serdes_4b_10to1_m0/N68;
dvi_encoder_m0/serdes_4b_10to1_m0/N69;
dvi_encoder_m0/serdes_4b_10to1_m0/N77;
dvi_encoder_m0/serdes_4b_10to1_m0/N78;
dvi_encoder_m0/serdes_4b_10to1_m0/N86;
dvi_encoder_m0/serdes_4b_10to1_m0/N87;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/ntO;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/ntT;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntT;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/ntO;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/ntT;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/ntO;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/ntT;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/ntO;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/ntT;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntT;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntT;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/ntO;
dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/ntT;
fifo_led/LED0;
fifo_led/LED1;
fifo_led/LED2;
fifo_led/LED3;
fifo_led/LED4;
fifo_led/LED5;
fifo_led/LED6;
fifo_led/LED7;
fifo_led/LED8;
fifo_led/LED9;
fifo_led/LED10;
fifo_led/LED11;
fifo_led/LED12;
fifo_led/LED13;
fifo_led/LED14;
fifo_led/LED15;
fifo_led/LED16;
fifo_led/LED17;
fifo_led/LED18;
fifo_led/LED19;
fifo_led/LED20;
fifo_led/LED21;
fifo_led/LED22;
fifo_led/LED23;
fifo_led/LED24;
fifo_led/LED25;
fifo_led/LED26;
fifo_led/LED27;
fifo_led/LED28;
fifo_led/LED29;
fifo_led/LED30;
fifo_led/LED31;
fifo_led/LED32;
fifo_led/LED33;
fifo_led/LED34;
fifo_led/LED35;
fifo_led/LED36;
fifo_led/LED37;
fifo_led/LED38;
fifo_led/LED39;
fifo_led/empty;
fifo_led/rd_start;
fifo_led/u_WS2812/N911;
fifo_led/u_WS2812/N1039;
fifo_led/u_WS2812/N1054;
fifo_led/u_WS2812/N6545;
fifo_led/u_WS2812/N6564;
fifo_led/u_WS2812/N6590;
fifo_led/u_WS2812/N6591;
fifo_led/u_WS2812/N6592;
fifo_led/u_WS2812/N6593;
fifo_led/u_WS2812/N6594;
fifo_led/u_WS2812/N6595;
fifo_led/u_WS2812/N6596;
fifo_led/u_WS2812/N6597;
fifo_led/u_WS2812/N6598;
fifo_led/u_WS2812/N6600;
fifo_led/u_WS2812/N6602;
fifo_led/u_WS2812/N6603;
fifo_led/u_WS2812/N6604;
fifo_led/u_WS2812/N6605;
fifo_led/u_WS2812/N6607;
fifo_led/u_WS2812/N6608;
fifo_led/u_WS2812/N6609;
fifo_led/u_WS2812/N6610;
fifo_led/u_WS2812/N6614;
fifo_led/u_WS2812/N6615;
fifo_led/u_WS2812/N6639;
fifo_led/u_WS2812/N6697;
fifo_led/u_WS2812/N6757;
fifo_led/u_WS2812/N6758;
fifo_led/u_WS2812/N6817;
fifo_led/u_WS2812/N6877;
fifo_led/u_WS2812/N6937;
fifo_led/u_WS2812/N6997;
fifo_led/u_WS2812/N7057;
fifo_led/u_WS2812/N7117;
fifo_led/u_WS2812/N7177;
fifo_led/u_WS2812/N7237;
fifo_led/u_WS2812/N7297;
fifo_led/u_WS2812/N7357;
fifo_led/u_WS2812/N7417;
fifo_led/u_WS2812/N7477;
fifo_led/u_WS2812/N7537;
fifo_led/u_WS2812/N7597;
fifo_led/u_WS2812/N7657;
fifo_led/u_WS2812/N7717;
fifo_led/u_WS2812/N7777;
fifo_led/u_WS2812/N7837;
fifo_led/u_WS2812/N7897;
fifo_led/u_WS2812/N7958;
fifo_led/u_WS2812/RGB_RZ;
fifo_led/u_WS2812/RZ1;
fifo_led/u_WS2812/RZ2;
fifo_led/u_WS2812/RZ3;
fifo_led/u_WS2812/RZ4;
fifo_led/u_WS2812/RZ5;
fifo_led/u_WS2812/RZ6;
fifo_led/u_WS2812/RZ7;
fifo_led/u_WS2812/RZ8;
fifo_led/u_WS2812/RZ9;
fifo_led/u_WS2812/RZ10;
fifo_led/u_WS2812/RZ11;
fifo_led/u_WS2812/RZ12;
fifo_led/u_WS2812/RZ13;
fifo_led/u_WS2812/RZ14;
fifo_led/u_WS2812/RZ15;
fifo_led/u_WS2812/RZ16;
fifo_led/u_WS2812/RZ17;
fifo_led/u_WS2812/RZ18;
fifo_led/u_WS2812/RZ19;
fifo_led/u_WS2812/RZ20;
fifo_led/u_WS2812/RZ21;
fifo_led/u_WS2812/RZ22;
fifo_led/u_WS2812/RZ23;
fifo_led/u_WS2812/RZ24;
fifo_led/u_WS2812/RZ25;
fifo_led/u_WS2812/RZ26;
fifo_led/u_WS2812/RZ27;
fifo_led/u_WS2812/RZ28;
fifo_led/u_WS2812/RZ29;
fifo_led/u_WS2812/RZ30;
fifo_led/u_WS2812/RZ31;
fifo_led/u_WS2812/RZ32;
fifo_led/u_WS2812/RZ33;
fifo_led/u_WS2812/RZ34;
fifo_led/u_WS2812/RZ35;
fifo_led/u_WS2812/RZ36;
fifo_led/u_WS2812/RZ37;
fifo_led/u_WS2812/RZ38;
fifo_led/u_WS2812/RZ39;
fifo_led/u_WS2812/_N2207;
fifo_led/u_WS2812/_N2209;
fifo_led/u_WS2812/_N2211;
fifo_led/u_WS2812/_N2213;
fifo_led/u_WS2812/_N2215;
fifo_led/u_WS2812/_N2217;
fifo_led/u_WS2812/_N2219;
fifo_led/u_WS2812/_N2221;
fifo_led/u_WS2812/_N2223;
fifo_led/u_WS2812/_N2225;
fifo_led/u_WS2812/_N2227;
fifo_led/u_WS2812/_N2229;
fifo_led/u_WS2812/_N2231;
fifo_led/u_WS2812/_N2233;
fifo_led/u_WS2812/_N2235;
fifo_led/u_WS2812/_N2237;
fifo_led/u_WS2812/_N2239;
fifo_led/u_WS2812/_N2241;
fifo_led/u_WS2812/_N2243;
fifo_led/u_WS2812/_N2245;
fifo_led/u_WS2812/_N2247;
fifo_led/u_WS2812/_N2249;
fifo_led/u_WS2812/_N2251;
fifo_led/u_WS2812/_N2253;
fifo_led/u_WS2812/_N2352;
fifo_led/u_WS2812/_N2354;
fifo_led/u_WS2812/_N2356;
fifo_led/u_WS2812/_N2358;
fifo_led/u_WS2812/_N2363;
fifo_led/u_WS2812/_N2365;
fifo_led/u_WS2812/_N2374;
fifo_led/u_WS2812/_N2376;
fifo_led/u_WS2812/_N2378;
fifo_led/u_WS2812/_N2380;
fifo_led/u_WS2812/_N2383;
fifo_led/u_WS2812/_N3339;
fifo_led/u_WS2812/_N3350;
fifo_led/u_WS2812/_N3426;
fifo_led/u_WS2812/_N3427;
fifo_led/u_WS2812/_N3428;
fifo_led/u_WS2812/_N3429;
fifo_led/u_WS2812/_N3430;
fifo_led/u_WS2812/_N3431;
fifo_led/u_WS2812/_N3432;
fifo_led/u_WS2812/_N3453;
fifo_led/u_WS2812/_N3490;
fifo_led/u_WS2812/_N3510;
fifo_led/u_WS2812/_N3546;
fifo_led/u_WS2812/_N3631;
fifo_led/u_WS2812/_N3946;
fifo_led/u_WS2812/_N3947;
fifo_led/u_WS2812/_N3948;
fifo_led/u_WS2812/_N3949;
fifo_led/u_WS2812/_N3950;
fifo_led/u_WS2812/_N3951;
fifo_led/u_WS2812/_N3952;
fifo_led/u_WS2812/_N3953;
fifo_led/u_WS2812/_N4002;
fifo_led/u_WS2812/_N4003;
fifo_led/u_WS2812/_N4004;
fifo_led/u_WS2812/_N4005;
fifo_led/u_WS2812/_N4006;
fifo_led/u_WS2812/_N4007;
fifo_led/u_WS2812/_N4008;
fifo_led/u_WS2812/_N4009;
fifo_led/u_WS2812/_N4122;
fifo_led/u_WS2812/_N4123;
fifo_led/u_WS2812/_N4124;
fifo_led/u_WS2812/_N4125;
fifo_led/u_WS2812/_N4126;
fifo_led/u_WS2812/_N4127;
fifo_led/u_WS2812/_N4128;
fifo_led/u_WS2812/_N4129;
fifo_led/u_WS2812/_N4194;
fifo_led/u_WS2812/_N4195;
fifo_led/u_WS2812/_N4196;
fifo_led/u_WS2812/_N4197;
fifo_led/u_WS2812/_N4198;
fifo_led/u_WS2812/_N4199;
fifo_led/u_WS2812/_N4200;
fifo_led/u_WS2812/_N4201;
fifo_led/u_WS2812/_N4218;
fifo_led/u_WS2812/_N4219;
fifo_led/u_WS2812/_N4220;
fifo_led/u_WS2812/_N4221;
fifo_led/u_WS2812/_N4222;
fifo_led/u_WS2812/_N4223;
fifo_led/u_WS2812/_N4224;
fifo_led/u_WS2812/_N4225;
fifo_led/u_WS2812/_N4274;
fifo_led/u_WS2812/_N4275;
fifo_led/u_WS2812/_N4276;
fifo_led/u_WS2812/_N4277;
fifo_led/u_WS2812/_N4278;
fifo_led/u_WS2812/_N4279;
fifo_led/u_WS2812/_N4280;
fifo_led/u_WS2812/_N4281;
fifo_led/u_WS2812/_N4346;
fifo_led/u_WS2812/_N4347;
fifo_led/u_WS2812/_N4348;
fifo_led/u_WS2812/_N4349;
fifo_led/u_WS2812/_N4350;
fifo_led/u_WS2812/_N4351;
fifo_led/u_WS2812/_N4352;
fifo_led/u_WS2812/_N4353;
fifo_led/u_WS2812/_N4370;
fifo_led/u_WS2812/_N4371;
fifo_led/u_WS2812/_N4372;
fifo_led/u_WS2812/_N4373;
fifo_led/u_WS2812/_N4374;
fifo_led/u_WS2812/_N4375;
fifo_led/u_WS2812/_N4376;
fifo_led/u_WS2812/_N4377;
fifo_led/u_WS2812/_N4434;
fifo_led/u_WS2812/_N4435;
fifo_led/u_WS2812/_N4436;
fifo_led/u_WS2812/_N4437;
fifo_led/u_WS2812/_N4438;
fifo_led/u_WS2812/_N4439;
fifo_led/u_WS2812/_N4440;
fifo_led/u_WS2812/_N4441;
fifo_led/u_WS2812/_N6537;
fifo_led/u_WS2812/_N6538;
fifo_led/u_WS2812/_N6546;
fifo_led/u_WS2812/_N6547;
fifo_led/u_WS2812/_N6564;
fifo_led/u_WS2812/_N6565;
fifo_led/u_WS2812/_N7285;
fifo_led/u_WS2812/_N7286;
fifo_led/u_WS2812/_N7358;
fifo_led/u_WS2812/_N7359;
fifo_led/u_WS2812/_N7360;
fifo_led/u_WS2812/_N7363;
fifo_led/u_WS2812/_N7421;
fifo_led/u_WS2812/_N7425;
fifo_led/u_WS2812/_N7463;
fifo_led/u_WS2812/_N7475;
fifo_led/u_WS2812/_N7658;
fifo_led/u_WS2812/_N9105;
fifo_led/u_WS2812/_N12461;
fifo_led/u_WS2812/_N12580;
fifo_led/u_WS2812/_N12581;
fifo_led/u_WS2812/_N12583;
fifo_led/u_WS2812/_N12584;
fifo_led/u_WS2812/_N12585;
fifo_led/u_WS2812/_N12586;
fifo_led/u_WS2812/_N12588;
fifo_led/u_WS2812/_N12597;
fifo_led/u_WS2812/_N12598;
fifo_led/u_WS2812/_N12599;
fifo_led/u_WS2812/_N12600;
fifo_led/u_WS2812/_N12601;
fifo_led/u_WS2812/_N12602;
fifo_led/u_WS2812/_N12603;
fifo_led/u_WS2812/_N12604;
fifo_led/u_WS2812/_N12688;
fifo_led/u_WS2812/_N12689;
fifo_led/u_WS2812/_N12721;
fifo_led/u_WS2812/_N12722;
fifo_led/u_WS2812/_N12762;
fifo_led/u_WS2812/_N12763;
fifo_led/u_WS2812/_N12796;
fifo_led/u_WS2812/_N12804;
fifo_led/u_WS2812/_N12842;
fifo_led/u_WS2812/_N12938;
fifo_led/u_WS2812/_N12939;
fifo_led/u_WS2812/_N12941;
fifo_led/u_WS2812/_N12942;
fifo_led/u_WS2812/_N12944;
fifo_led/u_WS2812/_N12945;
fifo_led/u_WS2812/_N12948;
fifo_led/u_WS2812/_N12950;
fifo_led/u_WS2812/_N12951;
fifo_led/u_WS2812/_N12953;
fifo_led/u_WS2812/_N12954;
fifo_led/u_WS2812/_N12956;
fifo_led/u_WS2812/_N12957;
fifo_led/u_WS2812/_N13009;
fifo_led/u_WS2812/led_state;
fifo_led/u_WS2812/symbol;
fifo_led/u_data_tx/N151;
fifo_led/u_data_tx/N153;
fifo_led/u_data_tx/N154;
fifo_led/u_data_tx/N155;
fifo_led/u_data_tx/N156;
fifo_led/u_data_tx/N157;
fifo_led/u_data_tx/N158;
fifo_led/u_data_tx/N159;
fifo_led/u_data_tx/N160;
fifo_led/u_data_tx/N161;
fifo_led/u_data_tx/N162;
fifo_led/u_data_tx/N163;
fifo_led/u_data_tx/N164;
fifo_led/u_data_tx/N165;
fifo_led/u_data_tx/N166;
fifo_led/u_data_tx/N167;
fifo_led/u_data_tx/N168;
fifo_led/u_data_tx/N169;
fifo_led/u_data_tx/N170;
fifo_led/u_data_tx/N171;
fifo_led/u_data_tx/N172;
fifo_led/u_data_tx/N173;
fifo_led/u_data_tx/N174;
fifo_led/u_data_tx/N175;
fifo_led/u_data_tx/N176;
fifo_led/u_data_tx/N177;
fifo_led/u_data_tx/N178;
fifo_led/u_data_tx/N179;
fifo_led/u_data_tx/N180;
fifo_led/u_data_tx/N181;
fifo_led/u_data_tx/N182;
fifo_led/u_data_tx/N183;
fifo_led/u_data_tx/N184;
fifo_led/u_data_tx/N185;
fifo_led/u_data_tx/N186;
fifo_led/u_data_tx/N187;
fifo_led/u_data_tx/N188;
fifo_led/u_data_tx/N189;
fifo_led/u_data_tx/N190;
fifo_led/u_data_tx/N191;
fifo_led/u_data_tx/_N2654;
fifo_led/u_data_tx/_N2656;
fifo_led/u_data_tx/_N7296;
fifo_led/u_data_tx/_N7297;
fifo_led/u_data_tx/_N7298;
fifo_led/u_data_tx/data_flag;
fifo_led/u_data_tx/empty_r;
fifo_led/u_hc595/N125;
fifo_led/u_hc595/N143;
fifo_led/u_hc595/N155;
fifo_led/u_hc595/N166;
fifo_led/u_hc595/N168;
fifo_led/u_hc595/_N2661;
fifo_led/u_hc595/_N2663;
fifo_led/u_hc595/_N4547;
fifo_led/u_hc595/_N4573;
fifo_led/u_hc595/_N4574;
fifo_led/u_hc595/_N7438;
fifo_led/u_hc595/_N12863;
fifo_led/u_hc595/_N12864;
fifo_led/u_port_in/N5;
fifo_led/u_port_in/_N2680;
fifo_led/u_port_in/_N2682;
fifo_led/u_port_in/_N3505;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2699;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2701;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2703;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2705;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2707;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2711;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2713;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2715;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2717;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/_N2719;
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wfull;
fifo_led/u_port_in/rd_en;
fifo_led/u_port_in/wr_en;
frame_read_write_m0/frame_fifo_read_m0/N61;
frame_read_write_m0/frame_fifo_read_m0/N73;
frame_read_write_m0/frame_fifo_read_m0/N100;
frame_read_write_m0/frame_fifo_read_m0/N119;
frame_read_write_m0/frame_fifo_read_m0/N178;
frame_read_write_m0/frame_fifo_read_m0/N185;
frame_read_write_m0/frame_fifo_read_m0/N228;
frame_read_write_m0/frame_fifo_read_m0/N252;
frame_read_write_m0/frame_fifo_read_m0/N281;
frame_read_write_m0/frame_fifo_read_m0/_N2751;
frame_read_write_m0/frame_fifo_read_m0/_N2753;
frame_read_write_m0/frame_fifo_read_m0/_N2755;
frame_read_write_m0/frame_fifo_read_m0/_N2757;
frame_read_write_m0/frame_fifo_read_m0/_N2759;
frame_read_write_m0/frame_fifo_read_m0/_N2761;
frame_read_write_m0/frame_fifo_read_m0/_N2763;
frame_read_write_m0/frame_fifo_read_m0/_N2798;
frame_read_write_m0/frame_fifo_read_m0/_N2800;
frame_read_write_m0/frame_fifo_read_m0/_N2802;
frame_read_write_m0/frame_fifo_read_m0/_N2804;
frame_read_write_m0/frame_fifo_read_m0/_N2806;
frame_read_write_m0/frame_fifo_read_m0/_N2808;
frame_read_write_m0/frame_fifo_read_m0/_N2810;
frame_read_write_m0/frame_fifo_read_m0/_N2812;
frame_read_write_m0/frame_fifo_read_m0/_N2814;
frame_read_write_m0/frame_fifo_read_m0/_N2818;
frame_read_write_m0/frame_fifo_read_m0/_N2820;
frame_read_write_m0/frame_fifo_read_m0/_N2822;
frame_read_write_m0/frame_fifo_read_m0/_N2824;
frame_read_write_m0/frame_fifo_read_m0/_N2826;
frame_read_write_m0/frame_fifo_read_m0/_N2828;
frame_read_write_m0/frame_fifo_read_m0/_N2830;
frame_read_write_m0/frame_fifo_read_m0/_N2832;
frame_read_write_m0/frame_fifo_read_m0/_N2834;
frame_read_write_m0/frame_fifo_read_m0/_N3392;
frame_read_write_m0/frame_fifo_read_m0/_N3516;
frame_read_write_m0/frame_fifo_read_m0/_N12612;
frame_read_write_m0/frame_fifo_read_m0/_N12615;
frame_read_write_m0/frame_fifo_read_m0/_N12698;
frame_read_write_m0/frame_fifo_read_m0/_N12706;
frame_read_write_m0/frame_fifo_read_m0/read_req_d0;
frame_read_write_m0/frame_fifo_read_m0/read_req_d1;
frame_read_write_m0/frame_fifo_read_m0/read_req_d2;
frame_read_write_m0/frame_fifo_read_m0/state_0;
frame_read_write_m0/frame_fifo_read_m0/state_1;
frame_read_write_m0/frame_fifo_read_m0/state_2;
frame_read_write_m0/frame_fifo_read_m0/state_3;
frame_read_write_m0/frame_fifo_read_m0/state_4;
frame_read_write_m0/frame_fifo_read_m0/state_5;
frame_read_write_m0/frame_fifo_read_m0/state_6;
frame_read_write_m0/frame_fifo_write_m0/N89;
frame_read_write_m0/frame_fifo_write_m0/N157;
frame_read_write_m0/frame_fifo_write_m0/N159;
frame_read_write_m0/frame_fifo_write_m0/N166;
frame_read_write_m0/frame_fifo_write_m0/N209;
frame_read_write_m0/frame_fifo_write_m0/N232;
frame_read_write_m0/frame_fifo_write_m0/_N2858;
frame_read_write_m0/frame_fifo_write_m0/_N2860;
frame_read_write_m0/frame_fifo_write_m0/_N2862;
frame_read_write_m0/frame_fifo_write_m0/_N2864;
frame_read_write_m0/frame_fifo_write_m0/_N2866;
frame_read_write_m0/frame_fifo_write_m0/_N2868;
frame_read_write_m0/frame_fifo_write_m0/_N2870;
frame_read_write_m0/frame_fifo_write_m0/_N2872;
frame_read_write_m0/frame_fifo_write_m0/_N2874;
frame_read_write_m0/frame_fifo_write_m0/_N2878;
frame_read_write_m0/frame_fifo_write_m0/_N2880;
frame_read_write_m0/frame_fifo_write_m0/_N2882;
frame_read_write_m0/frame_fifo_write_m0/_N2884;
frame_read_write_m0/frame_fifo_write_m0/_N2886;
frame_read_write_m0/frame_fifo_write_m0/_N2888;
frame_read_write_m0/frame_fifo_write_m0/_N2890;
frame_read_write_m0/frame_fifo_write_m0/_N2892;
frame_read_write_m0/frame_fifo_write_m0/_N2894;
frame_read_write_m0/frame_fifo_write_m0/_N12794;
frame_read_write_m0/frame_fifo_write_m0/_N12795;
frame_read_write_m0/frame_fifo_write_m0/state_0;
frame_read_write_m0/frame_fifo_write_m0/state_1;
frame_read_write_m0/frame_fifo_write_m0/state_2;
frame_read_write_m0/frame_fifo_write_m0/state_3;
frame_read_write_m0/frame_fifo_write_m0/state_4;
frame_read_write_m0/frame_fifo_write_m0/state_5;
frame_read_write_m0/frame_fifo_write_m0/write_req_d0;
frame_read_write_m0/frame_fifo_write_m0/write_req_d1;
frame_read_write_m0/frame_fifo_write_m0/write_req_d2;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2929;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2931;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2933;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2935;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2937;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2941;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2943;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2945;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2947;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N2949;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty;
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wfull;
frame_read_write_m0/read_fifo_aclr;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N182;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2898;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2900;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2902;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2904;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2906;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2908;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2913;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2915;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2917;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2919;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2921;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2923;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rempty;
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull;
frame_read_write_m0/write_fifo_aclr;
hdmi_de;
hdmi_hs;
hdmi_vs;
hs_input;
hs_input_ibuf/ntD;
iolotcmp_in_0;
iolotcmp_in_1;
iolotcmp_out_0;
iolotcmp_out_1;
iolotcmp_ts_0;
iolotcmp_ts_1;
iolotcmp_tsout_0;
iolotcmp_tsout_1;
nt_ddr_init_done;
nt_ddrphy_rst_done;
nt_de_input;
nt_ds0;
nt_ds1;
nt_ds2;
nt_ds3;
nt_ds4;
nt_ds5;
nt_hard_wire_0;
nt_hard_wire_1;
nt_hard_wire_2;
nt_hard_wire_3;
nt_hard_wire_4;
nt_hard_wire_5;
nt_hard_wire_6;
nt_hard_wire_7;
nt_hard_wire_8;
nt_hard_wire_9;
nt_hard_wire_10;
nt_hard_wire_11;
nt_hard_wire_12;
nt_hard_wire_13;
nt_hard_wire_14;
nt_hard_wire_15;
nt_hard_wire_16;
nt_hard_wire_17;
nt_hard_wire_18;
nt_hard_wire_19;
nt_hard_wire_20;
nt_hard_wire_21;
nt_hard_wire_22;
nt_hard_wire_23;
nt_hard_wire_24;
nt_hard_wire_25;
nt_hard_wire_26;
nt_hard_wire_27;
nt_hard_wire_28;
nt_hard_wire_29;
nt_hard_wire_30;
nt_hard_wire_31;
nt_hard_wire_32;
nt_hard_wire_33;
nt_hard_wire_34;
nt_hard_wire_35;
nt_hard_wire_36;
nt_hard_wire_37;
nt_hard_wire_38;
nt_hard_wire_39;
nt_hard_wire_40;
nt_hard_wire_41;
nt_hard_wire_42;
nt_hard_wire_43;
nt_hard_wire_44;
nt_hard_wire_45;
nt_hard_wire_46;
nt_hard_wire_47;
nt_hs_input;
nt_pll_lock;
nt_rst_n;
nt_shcp1;
nt_stcp1;
nt_uart_rx;
nt_vs_input;
ntclkbufg_0;
ntclkbufg_1;
ntclkbufg_2;
ntclkbufg_3;
pad_casn_ch0;
pad_cke_ch0;
pad_csn_ch0;
pad_ddr_clk_w;
pad_ddr_clkn_w;
pad_loop_in;
pad_loop_in_h;
pad_loop_out;
pad_loop_out_h;
pad_odt_ch0;
pad_rasn_ch0;
pad_rstn_ch0;
pad_wen_ch0;
pclk_mod_in;
pclk_mod_in_g;
pclk_mod_in_ibuf/ntD;
pll_lock;
pll_lock_obuf/ntO;
rd_burst_finish;
rd_burst_req;
read_en;
read_req;
read_req_ack;
rgb_b_ibuf[0]/ntD;
rgb_b_ibuf[1]/ntD;
rgb_b_ibuf[2]/ntD;
rgb_b_ibuf[3]/ntD;
rgb_b_ibuf[4]/ntD;
rgb_b_ibuf[5]/ntD;
rgb_b_ibuf[6]/ntD;
rgb_b_ibuf[7]/ntD;
rgb_g_ibuf[0]/ntD;
rgb_g_ibuf[1]/ntD;
rgb_g_ibuf[2]/ntD;
rgb_g_ibuf[3]/ntD;
rgb_g_ibuf[4]/ntD;
rgb_g_ibuf[5]/ntD;
rgb_g_ibuf[6]/ntD;
rgb_g_ibuf[7]/ntD;
rgb_r_ibuf[0]/ntD;
rgb_r_ibuf[1]/ntD;
rgb_r_ibuf[2]/ntD;
rgb_r_ibuf[3]/ntD;
rgb_r_ibuf[4]/ntD;
rgb_r_ibuf[5]/ntD;
rgb_r_ibuf[6]/ntD;
rgb_r_ibuf[7]/ntD;
rst_n;
rst_n_ibuf/ntD;
s00_axi_arready;
s00_axi_arvalid;
s00_axi_awready;
s00_axi_awvalid;
s00_axi_bready;
s00_axi_rlast;
s00_axi_rvalid;
s00_axi_wlast;
s00_axi_wready;
shcp;
shcp1;
shcp1_obuf/ntO;
shcp_obuf/ntO;
stcp;
stcp1;
stcp1_obuf/ntO;
stcp_obuf/ntO;
sys_clk;
sys_clk_g;
sys_clk_ibuf/ntD;
tmds_clk_n;
tmds_clk_p;
u_CORES/capt_o;
u_CORES/conf_tdi;
u_CORES/drck_o;
u_CORES/sel1_wire;
u_CORES/shift_d;
u_CORES/shift_wire;
u_CORES/tdo1_wire;
u_CORES/u_debug_core_0/_N1345;
u_CORES/u_debug_core_0/_N1356;
u_CORES/u_debug_core_0/_N1369;
u_CORES/u_debug_core_0/_N1371;
u_CORES/u_debug_core_0/_N1372;
u_CORES/u_debug_core_0/_N1376;
u_CORES/u_debug_core_0/_N1377;
u_CORES/u_debug_core_0/_N1434;
u_CORES/u_debug_core_0/_N2325;
u_CORES/u_debug_core_0/conf_rst;
u_CORES/u_debug_core_0/conf_sel_o;
u_CORES/u_debug_core_0/conf_tdi;
u_CORES/u_debug_core_0/data_start;
u_CORES/u_debug_core_0/data_start_d1;
u_CORES/u_debug_core_0/operation_ind;
u_CORES/u_debug_core_0/ram_wdat0;
u_CORES/u_debug_core_0/ram_wren;
u_CORES/u_debug_core_0/resetn;
u_CORES/u_debug_core_0/rstn_i_d1;
u_CORES/u_debug_core_0/start;
u_CORES/u_debug_core_0/start_d1;
u_CORES/u_debug_core_0/start_d2;
u_CORES/u_debug_core_0/start_d3;
u_CORES/u_debug_core_0/trigger;
u_CORES/u_debug_core_0/u0_trig_unit/N1259;
u_CORES/u_debug_core_0/u0_trig_unit/_N2266;
u_CORES/u_debug_core_0/u0_trig_unit/_N2267;
u_CORES/u_debug_core_0/u0_trig_unit/_N2268;
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N80;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N220;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N249;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N318;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N45;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N47;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N279;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N295;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N327;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2294;
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N2297;
u_CORES/u_debug_core_0/u_Storage_Condition/N212;
u_CORES/u_debug_core_0/u_Storage_Condition/N248;
u_CORES/u_debug_core_0/u_Storage_Condition/N310;
u_CORES/u_debug_core_0/u_Storage_Condition/N322;
u_CORES/u_debug_core_0/u_Storage_Condition/N368_inv_1;
u_CORES/u_debug_core_0/u_Storage_Condition/N413;
u_CORES/u_debug_core_0/u_Storage_Condition/N417;
u_CORES/u_debug_core_0/u_Storage_Condition/N421;
u_CORES/u_debug_core_0/u_Storage_Condition/N429;
u_CORES/u_debug_core_0/u_Storage_Condition/N432;
u_CORES/u_debug_core_0/u_Storage_Condition/_N0;
u_CORES/u_debug_core_0/u_Storage_Condition/_N52;
u_CORES/u_debug_core_0/u_Storage_Condition/_N54;
u_CORES/u_debug_core_0/u_Storage_Condition/_N56;
u_CORES/u_debug_core_0/u_Storage_Condition/_N58;
u_CORES/u_debug_core_0/u_Storage_Condition/_N60;
u_CORES/u_debug_core_0/u_Storage_Condition/_N89;
u_CORES/u_debug_core_0/u_Storage_Condition/_N91;
u_CORES/u_debug_core_0/u_Storage_Condition/_N93;
u_CORES/u_debug_core_0/u_Storage_Condition/_N95;
u_CORES/u_debug_core_0/u_Storage_Condition/_N97;
u_CORES/u_debug_core_0/u_Storage_Condition/_N102;
u_CORES/u_debug_core_0/u_Storage_Condition/_N104;
u_CORES/u_debug_core_0/u_Storage_Condition/_N106;
u_CORES/u_debug_core_0/u_Storage_Condition/_N108;
u_CORES/u_debug_core_0/u_Storage_Condition/_N110;
u_CORES/u_debug_core_0/u_Storage_Condition/_N384;
u_CORES/u_debug_core_0/u_Storage_Condition/_N385;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2286;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2287;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2288;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2322;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2324;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2337;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2339;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2341;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2342;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2343;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2344;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2364;
u_CORES/u_debug_core_0/u_Storage_Condition/_N2366;
u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win;
u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N70;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N260;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N7;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N392;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N403;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N404;
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2293;
u_CORES/u_debug_core_0/u_Trigger_Condition/N114;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N40;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N145;
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/_N2369;
u_CORES/u_debug_core_0/u_hub_data_decode/N362;
u_CORES/u_debug_core_0/u_hub_data_decode/_N1333;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2306;
u_CORES/u_debug_core_0/u_hub_data_decode/_N2354;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1;
u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_rb;
u_CORES/u_debug_core_0/u_rd_addr_gen/N50;
u_CORES/u_debug_core_0/u_rd_addr_gen/N60;
u_CORES/u_debug_core_0/u_rd_addr_gen/N169;
u_CORES/u_debug_core_0/u_rd_addr_gen/N487;
u_CORES/u_debug_core_0/u_rd_addr_gen/N491;
u_CORES/u_debug_core_0/u_rd_addr_gen/N744;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N23;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N25;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N27;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N32;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N34;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N36;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N38;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N40;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N134;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N137;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N413;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N419;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N420;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1223;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1226;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1230;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1262;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1265;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1266;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1267;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1272;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1275;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1392;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1393;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1394;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1397;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1398;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1400;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1406;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N1505;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2269;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2289;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2314;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2331;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2332;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2349;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2353;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2375;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2376;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2377;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2378;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2380;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2383;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2402;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2405;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2409;
u_CORES/u_debug_core_0/u_rd_addr_gen/_N2410;
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1;
u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2;
u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_ram;
u_CORES/u_jtag_hub/N162;
u_CORES/u_jtag_hub/_N253;
u_CORES/u_jtag_hub/data_ctrl;
u_CORES/u_jtag_hub/shift;
u_CORES/update_wire;
u_aq_axi_master/N5;
u_aq_axi_master/N19;
u_aq_axi_master/N24;
u_aq_axi_master/N143;
u_aq_axi_master/N353;
u_aq_axi_master/N375;
u_aq_axi_master/N450;
u_aq_axi_master/N477;
u_aq_axi_master/N488;
u_aq_axi_master/N504;
u_aq_axi_master/N513;
u_aq_axi_master/N554;
u_aq_axi_master/N559;
u_aq_axi_master/N583;
u_aq_axi_master/N589;
u_aq_axi_master/N594;
u_aq_axi_master/N639;
u_aq_axi_master/N644;
u_aq_axi_master/N649;
u_aq_axi_master/N731;
u_aq_axi_master/_N23;
u_aq_axi_master/_N2956;
u_aq_axi_master/_N2958;
u_aq_axi_master/_N2960;
u_aq_axi_master/_N2962;
u_aq_axi_master/_N2964;
u_aq_axi_master/_N2966;
u_aq_axi_master/_N2968;
u_aq_axi_master/_N2970;
u_aq_axi_master/_N2972;
u_aq_axi_master/_N2974;
u_aq_axi_master/_N2976;
u_aq_axi_master/_N2978;
u_aq_axi_master/_N2980;
u_aq_axi_master/_N2982;
u_aq_axi_master/_N2984;
u_aq_axi_master/_N2989;
u_aq_axi_master/_N2991;
u_aq_axi_master/_N2993;
u_aq_axi_master/_N2995;
u_aq_axi_master/_N2997;
u_aq_axi_master/_N2999;
u_aq_axi_master/_N3001;
u_aq_axi_master/_N3003;
u_aq_axi_master/_N3005;
u_aq_axi_master/_N3007;
u_aq_axi_master/_N3011;
u_aq_axi_master/_N3013;
u_aq_axi_master/_N3015;
u_aq_axi_master/_N3017;
u_aq_axi_master/_N3019;
u_aq_axi_master/_N3021;
u_aq_axi_master/_N3023;
u_aq_axi_master/_N3025;
u_aq_axi_master/_N3027;
u_aq_axi_master/_N3029;
u_aq_axi_master/_N7322;
u_aq_axi_master/_N12589;
u_aq_axi_master/_N12590;
u_aq_axi_master/_N12591;
u_aq_axi_master/_N12592;
u_aq_axi_master/_N12593;
u_aq_axi_master/_N12594;
u_aq_axi_master/_N12595;
u_aq_axi_master/_N12596;
u_aq_axi_master/_N12623;
u_aq_axi_master/_N12679;
u_aq_axi_master/_N12680;
u_aq_axi_master/_N12701;
u_aq_axi_master/rd_fifo_enable;
u_aq_axi_master/rd_first_data;
u_aq_axi_master/rd_state_0;
u_aq_axi_master/rd_state_1;
u_aq_axi_master/rd_state_2;
u_aq_axi_master/rd_state_3;
u_aq_axi_master/rd_state_4;
u_aq_axi_master/reg_r_last;
u_aq_axi_master/reg_w_last;
u_aq_axi_master/reg_wvalid;
u_aq_axi_master/wr_state_0;
u_aq_axi_master/wr_state_1;
u_aq_axi_master/wr_state_2;
u_aq_axi_master/wr_state_3;
u_aq_axi_master/wr_state_4;
u_aq_axi_master/wr_state_5;
u_ipsl_hmic_h_top/ddrc_core_clk;
u_ipsl_hmic_h_top/ddrc_penable;
u_ipsl_hmic_h_top/ddrc_preset;
u_ipsl_hmic_h_top/ddrc_pwrite;
u_ipsl_hmic_h_top/global_reset_n;
u_ipsl_hmic_h_top/pll_pclk;
u_ipsl_hmic_h_top/pll_phy_clk_gate;
u_ipsl_hmic_h_top/pll_rst;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_ddrc_rst;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/ddrc_psel;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/pready;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N3;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N104;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N110;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N781;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3652;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3653;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3654;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3655;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3656;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3657;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3658;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3659;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3660;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3661;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3662;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N7289;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N7458;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_done;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_penable;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_psel;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N262;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N383;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N3197;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N3199;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N3201;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N3512;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12733;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12754;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_lock;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack_rst_ctrl;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_ack;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_iorst_req;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_n;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_iol_rst;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_rst_dll;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N115;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/_N12750;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N101;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N260;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N267;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N280;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N286;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N294;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3205;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3207;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N3209;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N7414;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N7459;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N12631;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N12632;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N12635;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N12637;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N12711;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N12775;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/_N12823;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/rst_flag;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N23;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N19;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N59;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N61;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N76;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N78;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N90;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N315;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N321;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N357;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N360;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N363;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N373;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N379;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N403;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N412;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N421;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3246;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3248;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3250;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3252;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3254;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3256;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3258;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3263;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3265;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3267;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3291;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3293;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3295;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3320;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3322;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3324;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12568;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12569;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12570;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12605;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12606;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12607;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12628;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12644;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12669;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12735;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12739;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12885;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N12889;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_pos;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_req;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dll_freeze;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_mem_rst_en;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_rst_dll;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_update_n;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dgts_h;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dgts_l;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_gatei_h;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_gatei_l;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdel_ov_h;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdel_ov_l;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_valid_h;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_valid_l;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ov_h;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ov_l;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_clk_r;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_clk_r;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_90_1;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_01;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_03;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ca_clk_r_04;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw290_1;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_1;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_01;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_03;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_clkw_ca_04;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_0_in;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_1;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_gate_to_loop_1_in;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/ntDIFFIN;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/ntDIFFIN;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntDO_CMP;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntO0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntO1;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntT0;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntT1;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/ntTO_CMP;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntI;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/ntO;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/ntT;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_02;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_di;
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_reset_n;
u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/ntCLKFB;
u_top_uart_cmd_resolve/u_m_bps/N4;
u_top_uart_cmd_resolve/u_m_bps/N35;
u_top_uart_cmd_resolve/u_m_bps/_N2196;
u_top_uart_cmd_resolve/u_m_bps/_N2198;
u_top_uart_cmd_resolve/u_m_bps/_N2200;
u_top_uart_cmd_resolve/u_m_bps/_N2202;
u_top_uart_cmd_resolve/u_m_bps/_N3509;
u_top_uart_cmd_resolve/u_m_bps/_N3537;
u_top_uart_cmd_resolve/u_m_bps/_N12789;
u_top_uart_cmd_resolve/u_m_bps/_N12870;
u_top_uart_cmd_resolve/u_m_bps/_N12871;
u_top_uart_cmd_resolve/u_m_decoder/N258;
u_top_uart_cmd_resolve/u_m_decoder/_N3033;
u_top_uart_cmd_resolve/u_m_decoder/_N3035;
u_top_uart_cmd_resolve/u_m_decoder/_N3037;
u_top_uart_cmd_resolve/u_m_decoder/_N3039;
u_top_uart_cmd_resolve/u_m_decoder/_N3041;
u_top_uart_cmd_resolve/u_m_decoder/_N3043;
u_top_uart_cmd_resolve/u_m_decoder/_N3045;
u_top_uart_cmd_resolve/u_m_decoder/_N3047;
u_top_uart_cmd_resolve/u_m_decoder/_N3049;
u_top_uart_cmd_resolve/u_m_decoder/_N3051;
u_top_uart_cmd_resolve/u_m_decoder/_N3053;
u_top_uart_cmd_resolve/u_m_decoder/_N3055;
u_top_uart_cmd_resolve/u_m_decoder/_N3057;
u_top_uart_cmd_resolve/u_m_decoder/_N3059;
u_top_uart_cmd_resolve/u_m_decoder/_N3061;
u_top_uart_cmd_resolve/u_m_decoder/_N12571;
u_top_uart_cmd_resolve/u_m_decoder/_N12572;
u_top_uart_cmd_resolve/u_m_decoder/_N12573;
u_top_uart_cmd_resolve/u_m_decoder/_N12574;
u_top_uart_cmd_resolve/u_m_decoder/_N12575;
u_top_uart_cmd_resolve/u_m_decoder/_N12576;
u_top_uart_cmd_resolve/u_m_decoder/_N12577;
u_top_uart_cmd_resolve/u_m_decoder/_N12937;
u_top_uart_cmd_resolve/u_m_decoder/add_cnt;
u_top_uart_cmd_resolve/u_m_decoder/clen2cmd_start;
u_top_uart_cmd_resolve/u_m_decoder/state_c_0;
u_top_uart_cmd_resolve/u_m_decoder/state_c_1;
u_top_uart_cmd_resolve/u_m_decoder/state_c_2;
u_top_uart_cmd_resolve/u_m_decoder/state_c_3;
u_top_uart_cmd_resolve/u_m_decoder/state_c_4;
u_top_uart_cmd_resolve/u_m_s2p/N7;
u_top_uart_cmd_resolve/u_m_s2p/N10;
u_top_uart_cmd_resolve/u_m_s2p/N95;
u_top_uart_cmd_resolve/u_m_s2p/_N7403;
u_top_uart_cmd_resolve/u_m_s2p/_N7404;
u_top_uart_cmd_resolve/u_m_s2p/_N7405;
u_top_uart_cmd_resolve/u_m_s2p/_N7480;
u_top_uart_cmd_resolve/w_bps_done;
u_top_uart_cmd_resolve/w_bps_en;
u_top_uart_cmd_resolve/w_rx_en;
uart_rx;
uart_rx_ibuf/ntD;
ui_clk;
video_clk;
video_clk5x;
video_clk5x_w;
video_clk_w;
video_pll_m0/u_pll_e1/ntCLKFB;
video_timing_data_m0/color_bar_m0/N124;
video_timing_data_m0/color_bar_m0/N248;
video_timing_data_m0/color_bar_m0/N282;
video_timing_data_m0/color_bar_m0/_N3066;
video_timing_data_m0/color_bar_m0/_N3068;
video_timing_data_m0/color_bar_m0/_N3070;
video_timing_data_m0/color_bar_m0/_N3072;
video_timing_data_m0/color_bar_m0/_N3074;
video_timing_data_m0/color_bar_m0/_N3079;
video_timing_data_m0/color_bar_m0/_N3081;
video_timing_data_m0/color_bar_m0/_N3083;
video_timing_data_m0/color_bar_m0/_N3085;
video_timing_data_m0/color_bar_m0/_N3087;
video_timing_data_m0/color_bar_m0/_N7410;
video_timing_data_m0/color_bar_m0/_N7464;
video_timing_data_m0/color_bar_m0/_N7514;
video_timing_data_m0/color_bar_m0/_N7551;
video_timing_data_m0/color_bar_m0/_N7568;
video_timing_data_m0/color_bar_m0/_N7576;
video_timing_data_m0/color_bar_m0/_N7585;
video_timing_data_m0/color_bar_m0/_N7591;
video_timing_data_m0/color_bar_m0/_N7596;
video_timing_data_m0/color_bar_m0/_N7605;
video_timing_data_m0/color_bar_m0/_N12649;
video_timing_data_m0/color_bar_m0/_N12710;
video_timing_data_m0/color_bar_m0/_N12747;
video_timing_data_m0/color_bar_m0/_N12779;
video_timing_data_m0/color_bar_m0/_N12841;
video_timing_data_m0/color_bar_m0/_N12901;
video_timing_data_m0/color_bar_m0/h_active;
video_timing_data_m0/color_bar_m0/hs_reg;
video_timing_data_m0/color_bar_m0/v_active;
video_timing_data_m0/color_bar_m0/vs_reg;
video_timing_data_m0/video_de_d0;
video_timing_data_m0/video_hs;
video_timing_data_m0/video_hs_d0;
video_timing_data_m0/video_vs;
video_timing_data_m0/video_vs_d0;
vs_input;
vs_input_ibuf/ntD;
wr_burst_data_req;
wr_burst_finish;
wr_burst_req;
write_req;
write_req_ack;
block_mean[0];
block_mean[1];
block_mean[2];
block_mean[3];
block_mean[4];
block_mean[5];
block_mean[6];
block_mean[7];
block_mean_cal/block_h_cnt [0];
block_mean_cal/block_h_cnt [1];
block_mean_cal/block_h_cnt [2];
block_mean_cal/block_h_cnt [3];
block_mean_cal/block_h_cnt [4];
block_mean_cal/block_h_cnt [5];
block_mean_cal/block_mean [0];
block_mean_cal/block_mean [1];
block_mean_cal/block_mean [2];
block_mean_cal/block_mean [3];
block_mean_cal/block_mean [4];
block_mean_cal/block_mean [5];
block_mean_cal/block_mean [6];
block_mean_cal/block_mean [7];
block_mean_cal/gamma_fix_2_2_rom/data_valid_i_d [0];
block_mean_cal/gray_o [0];
block_mean_cal/gray_o [1];
block_mean_cal/gray_o [2];
block_mean_cal/gray_o [3];
block_mean_cal/gray_o [4];
block_mean_cal/gray_o [5];
block_mean_cal/gray_o [6];
block_mean_cal/gray_o [7];
block_mean_cal/inblock_line_cnt [0];
block_mean_cal/inblock_line_cnt [1];
block_mean_cal/inblock_line_cnt [2];
block_mean_cal/inblock_line_cnt [3];
block_mean_cal/inblock_line_cnt [4];
block_mean_cal/inblock_line_cnt [5];
block_mean_cal/u_block_mean/N1435 [0];
block_mean_cal/u_block_mean/N1435 [1];
block_mean_cal/u_block_mean/N1435 [2];
block_mean_cal/u_block_mean/N1435 [3];
block_mean_cal/u_block_mean/N1435 [4];
block_mean_cal/u_block_mean/N1435 [5];
block_mean_cal/u_block_mean/N1435 [6];
block_mean_cal/u_block_mean/N1435 [7];
block_mean_cal/u_block_mean/N1441 [9];
block_mean_cal/u_block_mean/N1441 [10];
block_mean_cal/u_block_mean/N1441 [11];
block_mean_cal/u_block_mean/N1441 [12];
block_mean_cal/u_block_mean/N1441 [13];
block_mean_cal/u_block_mean/N1441 [14];
block_mean_cal/u_block_mean/N1441 [15];
block_mean_cal/u_block_mean/N1441 [16];
block_mean_cal/u_block_mean/N1441 [17];
block_mean_cal/u_block_mean/block_mean_cal/u_block_mean/N12.co [2];
block_mean_cal/u_block_mean/block_mean_cal/u_block_mean/N983.co [2];
block_mean_cal/u_block_mean/block_mean_cal/u_block_mean/N983.co [4];
block_mean_cal/u_block_mean/block_mean_cal/u_block_mean/N983.co [6];
block_mean_cal/u_block_mean/block_mean_temp [0];
block_mean_cal/u_block_mean/block_mean_temp [1];
block_mean_cal/u_block_mean/block_mean_temp [2];
block_mean_cal/u_block_mean/block_mean_temp [3];
block_mean_cal/u_block_mean/block_mean_temp [4];
block_mean_cal/u_block_mean/block_mean_temp [5];
block_mean_cal/u_block_mean/block_mean_temp [6];
block_mean_cal/u_block_mean/block_mean_temp [7];
block_mean_cal/u_block_mean/block_mean_temp [8];
block_mean_cal/u_block_mean/block_y_d [0];
block_mean_cal/u_block_mean/block_y_d [1];
block_mean_cal/u_block_mean/block_y_d [2];
block_mean_cal/u_block_mean/block_y_d [3];
block_mean_cal/u_block_mean/block_y_d [4];
block_mean_cal/u_block_mean/block_y_d [5];
block_mean_cal/u_block_mean/h_reg[0] [0];
block_mean_cal/u_block_mean/h_reg[0] [1];
block_mean_cal/u_block_mean/h_reg[0] [2];
block_mean_cal/u_block_mean/h_reg[0] [3];
block_mean_cal/u_block_mean/h_reg[0] [4];
block_mean_cal/u_block_mean/h_reg[0] [5];
block_mean_cal/u_block_mean/h_reg[0] [6];
block_mean_cal/u_block_mean/h_reg[0] [7];
block_mean_cal/u_block_mean/h_reg[0] [8];
block_mean_cal/u_block_mean/h_reg[0] [9];
block_mean_cal/u_block_mean/h_reg[0] [10];
block_mean_cal/u_block_mean/h_reg[0] [11];
block_mean_cal/u_block_mean/h_reg[0] [12];
block_mean_cal/u_block_mean/h_reg[0] [13];
block_mean_cal/u_block_mean/h_reg[1] [0];
block_mean_cal/u_block_mean/h_reg[1] [1];
block_mean_cal/u_block_mean/h_reg[1] [2];
block_mean_cal/u_block_mean/h_reg[1] [3];
block_mean_cal/u_block_mean/h_reg[1] [4];
block_mean_cal/u_block_mean/h_reg[1] [5];
block_mean_cal/u_block_mean/h_reg[1] [6];
block_mean_cal/u_block_mean/h_reg[1] [7];
block_mean_cal/u_block_mean/h_reg[1] [8];
block_mean_cal/u_block_mean/h_reg[1] [9];
block_mean_cal/u_block_mean/h_reg[1] [10];
block_mean_cal/u_block_mean/h_reg[1] [11];
block_mean_cal/u_block_mean/h_reg[1] [12];
block_mean_cal/u_block_mean/h_reg[1] [13];
block_mean_cal/u_block_mean/h_reg[2] [0];
block_mean_cal/u_block_mean/h_reg[2] [1];
block_mean_cal/u_block_mean/h_reg[2] [2];
block_mean_cal/u_block_mean/h_reg[2] [3];
block_mean_cal/u_block_mean/h_reg[2] [4];
block_mean_cal/u_block_mean/h_reg[2] [5];
block_mean_cal/u_block_mean/h_reg[2] [6];
block_mean_cal/u_block_mean/h_reg[2] [7];
block_mean_cal/u_block_mean/h_reg[2] [8];
block_mean_cal/u_block_mean/h_reg[2] [9];
block_mean_cal/u_block_mean/h_reg[2] [10];
block_mean_cal/u_block_mean/h_reg[2] [11];
block_mean_cal/u_block_mean/h_reg[2] [12];
block_mean_cal/u_block_mean/h_reg[2] [13];
block_mean_cal/u_block_mean/h_reg[3] [0];
block_mean_cal/u_block_mean/h_reg[3] [1];
block_mean_cal/u_block_mean/h_reg[3] [2];
block_mean_cal/u_block_mean/h_reg[3] [3];
block_mean_cal/u_block_mean/h_reg[3] [4];
block_mean_cal/u_block_mean/h_reg[3] [5];
block_mean_cal/u_block_mean/h_reg[3] [6];
block_mean_cal/u_block_mean/h_reg[3] [7];
block_mean_cal/u_block_mean/h_reg[3] [8];
block_mean_cal/u_block_mean/h_reg[3] [9];
block_mean_cal/u_block_mean/h_reg[3] [10];
block_mean_cal/u_block_mean/h_reg[3] [11];
block_mean_cal/u_block_mean/h_reg[3] [12];
block_mean_cal/u_block_mean/h_reg[3] [13];
block_mean_cal/u_block_mean/h_reg[4] [0];
block_mean_cal/u_block_mean/h_reg[4] [1];
block_mean_cal/u_block_mean/h_reg[4] [2];
block_mean_cal/u_block_mean/h_reg[4] [3];
block_mean_cal/u_block_mean/h_reg[4] [4];
block_mean_cal/u_block_mean/h_reg[4] [5];
block_mean_cal/u_block_mean/h_reg[4] [6];
block_mean_cal/u_block_mean/h_reg[4] [7];
block_mean_cal/u_block_mean/h_reg[4] [8];
block_mean_cal/u_block_mean/h_reg[4] [9];
block_mean_cal/u_block_mean/h_reg[4] [10];
block_mean_cal/u_block_mean/h_reg[4] [11];
block_mean_cal/u_block_mean/h_reg[4] [12];
block_mean_cal/u_block_mean/h_reg[4] [13];
block_mean_cal/u_block_mean/h_reg[5] [0];
block_mean_cal/u_block_mean/h_reg[5] [1];
block_mean_cal/u_block_mean/h_reg[5] [2];
block_mean_cal/u_block_mean/h_reg[5] [3];
block_mean_cal/u_block_mean/h_reg[5] [4];
block_mean_cal/u_block_mean/h_reg[5] [5];
block_mean_cal/u_block_mean/h_reg[5] [6];
block_mean_cal/u_block_mean/h_reg[5] [7];
block_mean_cal/u_block_mean/h_reg[5] [8];
block_mean_cal/u_block_mean/h_reg[5] [9];
block_mean_cal/u_block_mean/h_reg[5] [10];
block_mean_cal/u_block_mean/h_reg[5] [11];
block_mean_cal/u_block_mean/h_reg[5] [12];
block_mean_cal/u_block_mean/h_reg[5] [13];
block_mean_cal/u_block_mean/h_reg[6] [0];
block_mean_cal/u_block_mean/h_reg[6] [1];
block_mean_cal/u_block_mean/h_reg[6] [2];
block_mean_cal/u_block_mean/h_reg[6] [3];
block_mean_cal/u_block_mean/h_reg[6] [4];
block_mean_cal/u_block_mean/h_reg[6] [5];
block_mean_cal/u_block_mean/h_reg[6] [6];
block_mean_cal/u_block_mean/h_reg[6] [7];
block_mean_cal/u_block_mean/h_reg[6] [8];
block_mean_cal/u_block_mean/h_reg[6] [9];
block_mean_cal/u_block_mean/h_reg[6] [10];
block_mean_cal/u_block_mean/h_reg[6] [11];
block_mean_cal/u_block_mean/h_reg[6] [12];
block_mean_cal/u_block_mean/h_reg[6] [13];
block_mean_cal/u_block_mean/h_reg[7] [0];
block_mean_cal/u_block_mean/h_reg[7] [1];
block_mean_cal/u_block_mean/h_reg[7] [2];
block_mean_cal/u_block_mean/h_reg[7] [3];
block_mean_cal/u_block_mean/h_reg[7] [4];
block_mean_cal/u_block_mean/h_reg[7] [5];
block_mean_cal/u_block_mean/h_reg[7] [6];
block_mean_cal/u_block_mean/h_reg[7] [7];
block_mean_cal/u_block_mean/h_reg[7] [8];
block_mean_cal/u_block_mean/h_reg[7] [9];
block_mean_cal/u_block_mean/h_reg[7] [10];
block_mean_cal/u_block_mean/h_reg[7] [11];
block_mean_cal/u_block_mean/h_reg[7] [12];
block_mean_cal/u_block_mean/h_reg[7] [13];
block_mean_cal/u_block_mean/h_reg[8] [0];
block_mean_cal/u_block_mean/h_reg[8] [1];
block_mean_cal/u_block_mean/h_reg[8] [2];
block_mean_cal/u_block_mean/h_reg[8] [3];
block_mean_cal/u_block_mean/h_reg[8] [4];
block_mean_cal/u_block_mean/h_reg[8] [5];
block_mean_cal/u_block_mean/h_reg[8] [6];
block_mean_cal/u_block_mean/h_reg[8] [7];
block_mean_cal/u_block_mean/h_reg[8] [8];
block_mean_cal/u_block_mean/h_reg[8] [9];
block_mean_cal/u_block_mean/h_reg[8] [10];
block_mean_cal/u_block_mean/h_reg[8] [11];
block_mean_cal/u_block_mean/h_reg[8] [12];
block_mean_cal/u_block_mean/h_reg[8] [13];
block_mean_cal/u_block_mean/h_reg[9] [0];
block_mean_cal/u_block_mean/h_reg[9] [1];
block_mean_cal/u_block_mean/h_reg[9] [2];
block_mean_cal/u_block_mean/h_reg[9] [3];
block_mean_cal/u_block_mean/h_reg[9] [4];
block_mean_cal/u_block_mean/h_reg[9] [5];
block_mean_cal/u_block_mean/h_reg[9] [6];
block_mean_cal/u_block_mean/h_reg[9] [7];
block_mean_cal/u_block_mean/h_reg[9] [8];
block_mean_cal/u_block_mean/h_reg[9] [9];
block_mean_cal/u_block_mean/h_reg[9] [10];
block_mean_cal/u_block_mean/h_reg[9] [11];
block_mean_cal/u_block_mean/h_reg[9] [12];
block_mean_cal/u_block_mean/h_reg[9] [13];
block_mean_cal/u_block_mean/h_reg[10] [0];
block_mean_cal/u_block_mean/h_reg[10] [1];
block_mean_cal/u_block_mean/h_reg[10] [2];
block_mean_cal/u_block_mean/h_reg[10] [3];
block_mean_cal/u_block_mean/h_reg[10] [4];
block_mean_cal/u_block_mean/h_reg[10] [5];
block_mean_cal/u_block_mean/h_reg[10] [6];
block_mean_cal/u_block_mean/h_reg[10] [7];
block_mean_cal/u_block_mean/h_reg[10] [8];
block_mean_cal/u_block_mean/h_reg[10] [9];
block_mean_cal/u_block_mean/h_reg[10] [10];
block_mean_cal/u_block_mean/h_reg[10] [11];
block_mean_cal/u_block_mean/h_reg[10] [12];
block_mean_cal/u_block_mean/h_reg[10] [13];
block_mean_cal/u_block_mean/h_reg[11] [0];
block_mean_cal/u_block_mean/h_reg[11] [1];
block_mean_cal/u_block_mean/h_reg[11] [2];
block_mean_cal/u_block_mean/h_reg[11] [3];
block_mean_cal/u_block_mean/h_reg[11] [4];
block_mean_cal/u_block_mean/h_reg[11] [5];
block_mean_cal/u_block_mean/h_reg[11] [6];
block_mean_cal/u_block_mean/h_reg[11] [7];
block_mean_cal/u_block_mean/h_reg[11] [8];
block_mean_cal/u_block_mean/h_reg[11] [9];
block_mean_cal/u_block_mean/h_reg[11] [10];
block_mean_cal/u_block_mean/h_reg[11] [11];
block_mean_cal/u_block_mean/h_reg[11] [12];
block_mean_cal/u_block_mean/h_reg[11] [13];
block_mean_cal/u_block_mean/h_reg[12] [0];
block_mean_cal/u_block_mean/h_reg[12] [1];
block_mean_cal/u_block_mean/h_reg[12] [2];
block_mean_cal/u_block_mean/h_reg[12] [3];
block_mean_cal/u_block_mean/h_reg[12] [4];
block_mean_cal/u_block_mean/h_reg[12] [5];
block_mean_cal/u_block_mean/h_reg[12] [6];
block_mean_cal/u_block_mean/h_reg[12] [7];
block_mean_cal/u_block_mean/h_reg[12] [8];
block_mean_cal/u_block_mean/h_reg[12] [9];
block_mean_cal/u_block_mean/h_reg[12] [10];
block_mean_cal/u_block_mean/h_reg[12] [11];
block_mean_cal/u_block_mean/h_reg[12] [12];
block_mean_cal/u_block_mean/h_reg[12] [13];
block_mean_cal/u_block_mean/h_reg[13] [0];
block_mean_cal/u_block_mean/h_reg[13] [1];
block_mean_cal/u_block_mean/h_reg[13] [2];
block_mean_cal/u_block_mean/h_reg[13] [3];
block_mean_cal/u_block_mean/h_reg[13] [4];
block_mean_cal/u_block_mean/h_reg[13] [5];
block_mean_cal/u_block_mean/h_reg[13] [6];
block_mean_cal/u_block_mean/h_reg[13] [7];
block_mean_cal/u_block_mean/h_reg[13] [8];
block_mean_cal/u_block_mean/h_reg[13] [9];
block_mean_cal/u_block_mean/h_reg[13] [10];
block_mean_cal/u_block_mean/h_reg[13] [11];
block_mean_cal/u_block_mean/h_reg[13] [12];
block_mean_cal/u_block_mean/h_reg[13] [13];
block_mean_cal/u_block_mean/h_reg[14] [0];
block_mean_cal/u_block_mean/h_reg[14] [1];
block_mean_cal/u_block_mean/h_reg[14] [2];
block_mean_cal/u_block_mean/h_reg[14] [3];
block_mean_cal/u_block_mean/h_reg[14] [4];
block_mean_cal/u_block_mean/h_reg[14] [5];
block_mean_cal/u_block_mean/h_reg[14] [6];
block_mean_cal/u_block_mean/h_reg[14] [7];
block_mean_cal/u_block_mean/h_reg[14] [8];
block_mean_cal/u_block_mean/h_reg[14] [9];
block_mean_cal/u_block_mean/h_reg[14] [10];
block_mean_cal/u_block_mean/h_reg[14] [11];
block_mean_cal/u_block_mean/h_reg[14] [12];
block_mean_cal/u_block_mean/h_reg[14] [13];
block_mean_cal/u_block_mean/h_reg[15] [0];
block_mean_cal/u_block_mean/h_reg[15] [1];
block_mean_cal/u_block_mean/h_reg[15] [2];
block_mean_cal/u_block_mean/h_reg[15] [3];
block_mean_cal/u_block_mean/h_reg[15] [4];
block_mean_cal/u_block_mean/h_reg[15] [5];
block_mean_cal/u_block_mean/h_reg[15] [6];
block_mean_cal/u_block_mean/h_reg[15] [7];
block_mean_cal/u_block_mean/h_reg[15] [8];
block_mean_cal/u_block_mean/h_reg[15] [9];
block_mean_cal/u_block_mean/h_reg[15] [10];
block_mean_cal/u_block_mean/h_reg[15] [11];
block_mean_cal/u_block_mean/h_reg[15] [12];
block_mean_cal/u_block_mean/h_reg[15] [13];
block_mean_cal/u_block_mean/h_reg[16] [0];
block_mean_cal/u_block_mean/h_reg[16] [1];
block_mean_cal/u_block_mean/h_reg[16] [2];
block_mean_cal/u_block_mean/h_reg[16] [3];
block_mean_cal/u_block_mean/h_reg[16] [4];
block_mean_cal/u_block_mean/h_reg[16] [5];
block_mean_cal/u_block_mean/h_reg[16] [6];
block_mean_cal/u_block_mean/h_reg[16] [7];
block_mean_cal/u_block_mean/h_reg[16] [8];
block_mean_cal/u_block_mean/h_reg[16] [9];
block_mean_cal/u_block_mean/h_reg[16] [10];
block_mean_cal/u_block_mean/h_reg[16] [11];
block_mean_cal/u_block_mean/h_reg[16] [12];
block_mean_cal/u_block_mean/h_reg[16] [13];
block_mean_cal/u_block_mean/h_reg[17] [0];
block_mean_cal/u_block_mean/h_reg[17] [1];
block_mean_cal/u_block_mean/h_reg[17] [2];
block_mean_cal/u_block_mean/h_reg[17] [3];
block_mean_cal/u_block_mean/h_reg[17] [4];
block_mean_cal/u_block_mean/h_reg[17] [5];
block_mean_cal/u_block_mean/h_reg[17] [6];
block_mean_cal/u_block_mean/h_reg[17] [7];
block_mean_cal/u_block_mean/h_reg[17] [8];
block_mean_cal/u_block_mean/h_reg[17] [9];
block_mean_cal/u_block_mean/h_reg[17] [10];
block_mean_cal/u_block_mean/h_reg[17] [11];
block_mean_cal/u_block_mean/h_reg[17] [12];
block_mean_cal/u_block_mean/h_reg[17] [13];
block_mean_cal/u_block_mean/h_reg[18] [0];
block_mean_cal/u_block_mean/h_reg[18] [1];
block_mean_cal/u_block_mean/h_reg[18] [2];
block_mean_cal/u_block_mean/h_reg[18] [3];
block_mean_cal/u_block_mean/h_reg[18] [4];
block_mean_cal/u_block_mean/h_reg[18] [5];
block_mean_cal/u_block_mean/h_reg[18] [6];
block_mean_cal/u_block_mean/h_reg[18] [7];
block_mean_cal/u_block_mean/h_reg[18] [8];
block_mean_cal/u_block_mean/h_reg[18] [9];
block_mean_cal/u_block_mean/h_reg[18] [10];
block_mean_cal/u_block_mean/h_reg[18] [11];
block_mean_cal/u_block_mean/h_reg[18] [12];
block_mean_cal/u_block_mean/h_reg[18] [13];
block_mean_cal/u_block_mean/h_reg[19] [0];
block_mean_cal/u_block_mean/h_reg[19] [1];
block_mean_cal/u_block_mean/h_reg[19] [2];
block_mean_cal/u_block_mean/h_reg[19] [3];
block_mean_cal/u_block_mean/h_reg[19] [4];
block_mean_cal/u_block_mean/h_reg[19] [5];
block_mean_cal/u_block_mean/h_reg[19] [6];
block_mean_cal/u_block_mean/h_reg[19] [7];
block_mean_cal/u_block_mean/h_reg[19] [8];
block_mean_cal/u_block_mean/h_reg[19] [9];
block_mean_cal/u_block_mean/h_reg[19] [10];
block_mean_cal/u_block_mean/h_reg[19] [11];
block_mean_cal/u_block_mean/h_reg[19] [12];
block_mean_cal/u_block_mean/h_reg[19] [13];
block_mean_cal/u_block_mean/h_reg[20] [0];
block_mean_cal/u_block_mean/h_reg[20] [1];
block_mean_cal/u_block_mean/h_reg[20] [2];
block_mean_cal/u_block_mean/h_reg[20] [3];
block_mean_cal/u_block_mean/h_reg[20] [4];
block_mean_cal/u_block_mean/h_reg[20] [5];
block_mean_cal/u_block_mean/h_reg[20] [6];
block_mean_cal/u_block_mean/h_reg[20] [7];
block_mean_cal/u_block_mean/h_reg[20] [8];
block_mean_cal/u_block_mean/h_reg[20] [9];
block_mean_cal/u_block_mean/h_reg[20] [10];
block_mean_cal/u_block_mean/h_reg[20] [11];
block_mean_cal/u_block_mean/h_reg[20] [12];
block_mean_cal/u_block_mean/h_reg[20] [13];
block_mean_cal/u_block_mean/h_reg[21] [0];
block_mean_cal/u_block_mean/h_reg[21] [1];
block_mean_cal/u_block_mean/h_reg[21] [2];
block_mean_cal/u_block_mean/h_reg[21] [3];
block_mean_cal/u_block_mean/h_reg[21] [4];
block_mean_cal/u_block_mean/h_reg[21] [5];
block_mean_cal/u_block_mean/h_reg[21] [6];
block_mean_cal/u_block_mean/h_reg[21] [7];
block_mean_cal/u_block_mean/h_reg[21] [8];
block_mean_cal/u_block_mean/h_reg[21] [9];
block_mean_cal/u_block_mean/h_reg[21] [10];
block_mean_cal/u_block_mean/h_reg[21] [11];
block_mean_cal/u_block_mean/h_reg[21] [12];
block_mean_cal/u_block_mean/h_reg[21] [13];
block_mean_cal/u_block_mean/h_reg[22] [0];
block_mean_cal/u_block_mean/h_reg[22] [1];
block_mean_cal/u_block_mean/h_reg[22] [2];
block_mean_cal/u_block_mean/h_reg[22] [3];
block_mean_cal/u_block_mean/h_reg[22] [4];
block_mean_cal/u_block_mean/h_reg[22] [5];
block_mean_cal/u_block_mean/h_reg[22] [6];
block_mean_cal/u_block_mean/h_reg[22] [7];
block_mean_cal/u_block_mean/h_reg[22] [8];
block_mean_cal/u_block_mean/h_reg[22] [9];
block_mean_cal/u_block_mean/h_reg[22] [10];
block_mean_cal/u_block_mean/h_reg[22] [11];
block_mean_cal/u_block_mean/h_reg[22] [12];
block_mean_cal/u_block_mean/h_reg[22] [13];
block_mean_cal/u_block_mean/h_reg[23] [0];
block_mean_cal/u_block_mean/h_reg[23] [1];
block_mean_cal/u_block_mean/h_reg[23] [2];
block_mean_cal/u_block_mean/h_reg[23] [3];
block_mean_cal/u_block_mean/h_reg[23] [4];
block_mean_cal/u_block_mean/h_reg[23] [5];
block_mean_cal/u_block_mean/h_reg[23] [6];
block_mean_cal/u_block_mean/h_reg[23] [7];
block_mean_cal/u_block_mean/h_reg[23] [8];
block_mean_cal/u_block_mean/h_reg[23] [9];
block_mean_cal/u_block_mean/h_reg[23] [10];
block_mean_cal/u_block_mean/h_reg[23] [11];
block_mean_cal/u_block_mean/h_reg[23] [12];
block_mean_cal/u_block_mean/h_reg[23] [13];
block_mean_cal/u_block_mean/h_reg[24] [0];
block_mean_cal/u_block_mean/h_reg[24] [1];
block_mean_cal/u_block_mean/h_reg[24] [2];
block_mean_cal/u_block_mean/h_reg[24] [3];
block_mean_cal/u_block_mean/h_reg[24] [4];
block_mean_cal/u_block_mean/h_reg[24] [5];
block_mean_cal/u_block_mean/h_reg[24] [6];
block_mean_cal/u_block_mean/h_reg[24] [7];
block_mean_cal/u_block_mean/h_reg[24] [8];
block_mean_cal/u_block_mean/h_reg[24] [9];
block_mean_cal/u_block_mean/h_reg[24] [10];
block_mean_cal/u_block_mean/h_reg[24] [11];
block_mean_cal/u_block_mean/h_reg[24] [12];
block_mean_cal/u_block_mean/h_reg[24] [13];
block_mean_cal/u_block_mean/h_reg[25] [0];
block_mean_cal/u_block_mean/h_reg[25] [1];
block_mean_cal/u_block_mean/h_reg[25] [2];
block_mean_cal/u_block_mean/h_reg[25] [3];
block_mean_cal/u_block_mean/h_reg[25] [4];
block_mean_cal/u_block_mean/h_reg[25] [5];
block_mean_cal/u_block_mean/h_reg[25] [6];
block_mean_cal/u_block_mean/h_reg[25] [7];
block_mean_cal/u_block_mean/h_reg[25] [8];
block_mean_cal/u_block_mean/h_reg[25] [9];
block_mean_cal/u_block_mean/h_reg[25] [10];
block_mean_cal/u_block_mean/h_reg[25] [11];
block_mean_cal/u_block_mean/h_reg[25] [12];
block_mean_cal/u_block_mean/h_reg[25] [13];
block_mean_cal/u_block_mean/h_reg[26] [0];
block_mean_cal/u_block_mean/h_reg[26] [1];
block_mean_cal/u_block_mean/h_reg[26] [2];
block_mean_cal/u_block_mean/h_reg[26] [3];
block_mean_cal/u_block_mean/h_reg[26] [4];
block_mean_cal/u_block_mean/h_reg[26] [5];
block_mean_cal/u_block_mean/h_reg[26] [6];
block_mean_cal/u_block_mean/h_reg[26] [7];
block_mean_cal/u_block_mean/h_reg[26] [8];
block_mean_cal/u_block_mean/h_reg[26] [9];
block_mean_cal/u_block_mean/h_reg[26] [10];
block_mean_cal/u_block_mean/h_reg[26] [11];
block_mean_cal/u_block_mean/h_reg[26] [12];
block_mean_cal/u_block_mean/h_reg[26] [13];
block_mean_cal/u_block_mean/h_reg[27] [0];
block_mean_cal/u_block_mean/h_reg[27] [1];
block_mean_cal/u_block_mean/h_reg[27] [2];
block_mean_cal/u_block_mean/h_reg[27] [3];
block_mean_cal/u_block_mean/h_reg[27] [4];
block_mean_cal/u_block_mean/h_reg[27] [5];
block_mean_cal/u_block_mean/h_reg[27] [6];
block_mean_cal/u_block_mean/h_reg[27] [7];
block_mean_cal/u_block_mean/h_reg[27] [8];
block_mean_cal/u_block_mean/h_reg[27] [9];
block_mean_cal/u_block_mean/h_reg[27] [10];
block_mean_cal/u_block_mean/h_reg[27] [11];
block_mean_cal/u_block_mean/h_reg[27] [12];
block_mean_cal/u_block_mean/h_reg[27] [13];
block_mean_cal/u_block_mean/h_reg[28] [0];
block_mean_cal/u_block_mean/h_reg[28] [1];
block_mean_cal/u_block_mean/h_reg[28] [2];
block_mean_cal/u_block_mean/h_reg[28] [3];
block_mean_cal/u_block_mean/h_reg[28] [4];
block_mean_cal/u_block_mean/h_reg[28] [5];
block_mean_cal/u_block_mean/h_reg[28] [6];
block_mean_cal/u_block_mean/h_reg[28] [7];
block_mean_cal/u_block_mean/h_reg[28] [8];
block_mean_cal/u_block_mean/h_reg[28] [9];
block_mean_cal/u_block_mean/h_reg[28] [10];
block_mean_cal/u_block_mean/h_reg[28] [11];
block_mean_cal/u_block_mean/h_reg[28] [12];
block_mean_cal/u_block_mean/h_reg[28] [13];
block_mean_cal/u_block_mean/h_reg[29] [0];
block_mean_cal/u_block_mean/h_reg[29] [1];
block_mean_cal/u_block_mean/h_reg[29] [2];
block_mean_cal/u_block_mean/h_reg[29] [3];
block_mean_cal/u_block_mean/h_reg[29] [4];
block_mean_cal/u_block_mean/h_reg[29] [5];
block_mean_cal/u_block_mean/h_reg[29] [6];
block_mean_cal/u_block_mean/h_reg[29] [7];
block_mean_cal/u_block_mean/h_reg[29] [8];
block_mean_cal/u_block_mean/h_reg[29] [9];
block_mean_cal/u_block_mean/h_reg[29] [10];
block_mean_cal/u_block_mean/h_reg[29] [11];
block_mean_cal/u_block_mean/h_reg[29] [12];
block_mean_cal/u_block_mean/h_reg[29] [13];
block_mean_cal/u_block_mean/h_reg[30] [0];
block_mean_cal/u_block_mean/h_reg[30] [1];
block_mean_cal/u_block_mean/h_reg[30] [2];
block_mean_cal/u_block_mean/h_reg[30] [3];
block_mean_cal/u_block_mean/h_reg[30] [4];
block_mean_cal/u_block_mean/h_reg[30] [5];
block_mean_cal/u_block_mean/h_reg[30] [6];
block_mean_cal/u_block_mean/h_reg[30] [7];
block_mean_cal/u_block_mean/h_reg[30] [8];
block_mean_cal/u_block_mean/h_reg[30] [9];
block_mean_cal/u_block_mean/h_reg[30] [10];
block_mean_cal/u_block_mean/h_reg[30] [11];
block_mean_cal/u_block_mean/h_reg[30] [12];
block_mean_cal/u_block_mean/h_reg[30] [13];
block_mean_cal/u_block_mean/h_reg[31] [0];
block_mean_cal/u_block_mean/h_reg[31] [1];
block_mean_cal/u_block_mean/h_reg[31] [2];
block_mean_cal/u_block_mean/h_reg[31] [3];
block_mean_cal/u_block_mean/h_reg[31] [4];
block_mean_cal/u_block_mean/h_reg[31] [5];
block_mean_cal/u_block_mean/h_reg[31] [6];
block_mean_cal/u_block_mean/h_reg[31] [7];
block_mean_cal/u_block_mean/h_reg[31] [8];
block_mean_cal/u_block_mean/h_reg[31] [9];
block_mean_cal/u_block_mean/h_reg[31] [10];
block_mean_cal/u_block_mean/h_reg[31] [11];
block_mean_cal/u_block_mean/h_reg[31] [12];
block_mean_cal/u_block_mean/h_reg[31] [13];
block_mean_cal/u_block_mean/h_reg[32] [0];
block_mean_cal/u_block_mean/h_reg[32] [1];
block_mean_cal/u_block_mean/h_reg[32] [2];
block_mean_cal/u_block_mean/h_reg[32] [3];
block_mean_cal/u_block_mean/h_reg[32] [4];
block_mean_cal/u_block_mean/h_reg[32] [5];
block_mean_cal/u_block_mean/h_reg[32] [6];
block_mean_cal/u_block_mean/h_reg[32] [7];
block_mean_cal/u_block_mean/h_reg[32] [8];
block_mean_cal/u_block_mean/h_reg[32] [9];
block_mean_cal/u_block_mean/h_reg[32] [10];
block_mean_cal/u_block_mean/h_reg[32] [11];
block_mean_cal/u_block_mean/h_reg[32] [12];
block_mean_cal/u_block_mean/h_reg[32] [13];
block_mean_cal/u_block_mean/h_reg[33] [0];
block_mean_cal/u_block_mean/h_reg[33] [1];
block_mean_cal/u_block_mean/h_reg[33] [2];
block_mean_cal/u_block_mean/h_reg[33] [3];
block_mean_cal/u_block_mean/h_reg[33] [4];
block_mean_cal/u_block_mean/h_reg[33] [5];
block_mean_cal/u_block_mean/h_reg[33] [6];
block_mean_cal/u_block_mean/h_reg[33] [7];
block_mean_cal/u_block_mean/h_reg[33] [8];
block_mean_cal/u_block_mean/h_reg[33] [9];
block_mean_cal/u_block_mean/h_reg[33] [10];
block_mean_cal/u_block_mean/h_reg[33] [11];
block_mean_cal/u_block_mean/h_reg[33] [12];
block_mean_cal/u_block_mean/h_reg[33] [13];
block_mean_cal/u_block_mean/h_reg[34] [0];
block_mean_cal/u_block_mean/h_reg[34] [1];
block_mean_cal/u_block_mean/h_reg[34] [2];
block_mean_cal/u_block_mean/h_reg[34] [3];
block_mean_cal/u_block_mean/h_reg[34] [4];
block_mean_cal/u_block_mean/h_reg[34] [5];
block_mean_cal/u_block_mean/h_reg[34] [6];
block_mean_cal/u_block_mean/h_reg[34] [7];
block_mean_cal/u_block_mean/h_reg[34] [8];
block_mean_cal/u_block_mean/h_reg[34] [9];
block_mean_cal/u_block_mean/h_reg[34] [10];
block_mean_cal/u_block_mean/h_reg[34] [11];
block_mean_cal/u_block_mean/h_reg[34] [12];
block_mean_cal/u_block_mean/h_reg[34] [13];
block_mean_cal/u_block_mean/h_reg[35] [0];
block_mean_cal/u_block_mean/h_reg[35] [1];
block_mean_cal/u_block_mean/h_reg[35] [2];
block_mean_cal/u_block_mean/h_reg[35] [3];
block_mean_cal/u_block_mean/h_reg[35] [4];
block_mean_cal/u_block_mean/h_reg[35] [5];
block_mean_cal/u_block_mean/h_reg[35] [6];
block_mean_cal/u_block_mean/h_reg[35] [7];
block_mean_cal/u_block_mean/h_reg[35] [8];
block_mean_cal/u_block_mean/h_reg[35] [9];
block_mean_cal/u_block_mean/h_reg[35] [10];
block_mean_cal/u_block_mean/h_reg[35] [11];
block_mean_cal/u_block_mean/h_reg[35] [12];
block_mean_cal/u_block_mean/h_reg[35] [13];
block_mean_cal/u_block_mean/h_reg[36] [0];
block_mean_cal/u_block_mean/h_reg[36] [1];
block_mean_cal/u_block_mean/h_reg[36] [2];
block_mean_cal/u_block_mean/h_reg[36] [3];
block_mean_cal/u_block_mean/h_reg[36] [4];
block_mean_cal/u_block_mean/h_reg[36] [5];
block_mean_cal/u_block_mean/h_reg[36] [6];
block_mean_cal/u_block_mean/h_reg[36] [7];
block_mean_cal/u_block_mean/h_reg[36] [8];
block_mean_cal/u_block_mean/h_reg[36] [9];
block_mean_cal/u_block_mean/h_reg[36] [10];
block_mean_cal/u_block_mean/h_reg[36] [11];
block_mean_cal/u_block_mean/h_reg[36] [12];
block_mean_cal/u_block_mean/h_reg[36] [13];
block_mean_cal/u_block_mean/h_reg[37] [0];
block_mean_cal/u_block_mean/h_reg[37] [1];
block_mean_cal/u_block_mean/h_reg[37] [2];
block_mean_cal/u_block_mean/h_reg[37] [3];
block_mean_cal/u_block_mean/h_reg[37] [4];
block_mean_cal/u_block_mean/h_reg[37] [5];
block_mean_cal/u_block_mean/h_reg[37] [6];
block_mean_cal/u_block_mean/h_reg[37] [7];
block_mean_cal/u_block_mean/h_reg[37] [8];
block_mean_cal/u_block_mean/h_reg[37] [9];
block_mean_cal/u_block_mean/h_reg[37] [10];
block_mean_cal/u_block_mean/h_reg[37] [11];
block_mean_cal/u_block_mean/h_reg[37] [12];
block_mean_cal/u_block_mean/h_reg[37] [13];
block_mean_cal/u_block_mean/h_reg[38] [0];
block_mean_cal/u_block_mean/h_reg[38] [1];
block_mean_cal/u_block_mean/h_reg[38] [2];
block_mean_cal/u_block_mean/h_reg[38] [3];
block_mean_cal/u_block_mean/h_reg[38] [4];
block_mean_cal/u_block_mean/h_reg[38] [5];
block_mean_cal/u_block_mean/h_reg[38] [6];
block_mean_cal/u_block_mean/h_reg[38] [7];
block_mean_cal/u_block_mean/h_reg[38] [8];
block_mean_cal/u_block_mean/h_reg[38] [9];
block_mean_cal/u_block_mean/h_reg[38] [10];
block_mean_cal/u_block_mean/h_reg[38] [11];
block_mean_cal/u_block_mean/h_reg[38] [12];
block_mean_cal/u_block_mean/h_reg[38] [13];
block_mean_cal/u_block_mean/h_reg[39] [0];
block_mean_cal/u_block_mean/h_reg[39] [1];
block_mean_cal/u_block_mean/h_reg[39] [2];
block_mean_cal/u_block_mean/h_reg[39] [3];
block_mean_cal/u_block_mean/h_reg[39] [4];
block_mean_cal/u_block_mean/h_reg[39] [5];
block_mean_cal/u_block_mean/h_reg[39] [6];
block_mean_cal/u_block_mean/h_reg[39] [7];
block_mean_cal/u_block_mean/h_reg[39] [8];
block_mean_cal/u_block_mean/h_reg[39] [9];
block_mean_cal/u_block_mean/h_reg[39] [10];
block_mean_cal/u_block_mean/h_reg[39] [11];
block_mean_cal/u_block_mean/h_reg[39] [12];
block_mean_cal/u_block_mean/h_reg[39] [13];
block_mean_cal/u_block_mean/send_all_cnt [0];
block_mean_cal/u_block_mean/send_all_cnt [1];
block_mean_cal/u_block_mean/send_all_cnt [2];
block_mean_cal/u_block_mean/send_all_cnt [3];
block_mean_cal/u_block_mean/send_all_cnt [4];
block_mean_cal/u_block_mean/send_all_cnt [5];
block_mean_cal/u_block_mean/send_cnt [0];
block_mean_cal/u_block_mean/send_cnt [1];
block_mean_cal/u_block_mean/send_cnt [2];
block_mean_cal/u_block_mean/send_cnt [3];
block_mean_cal/u_block_mean/send_cnt [4];
block_mean_cal/u_block_mean/send_cnt [5];
block_mean_cal/u_block_mean/state [0];
block_mean_cal/u_block_mean/v_reg[0] [0];
block_mean_cal/u_block_mean/v_reg[0] [1];
block_mean_cal/u_block_mean/v_reg[0] [2];
block_mean_cal/u_block_mean/v_reg[0] [3];
block_mean_cal/u_block_mean/v_reg[0] [4];
block_mean_cal/u_block_mean/v_reg[0] [5];
block_mean_cal/u_block_mean/v_reg[0] [6];
block_mean_cal/u_block_mean/v_reg[0] [7];
block_mean_cal/u_block_mean/v_reg[0] [8];
block_mean_cal/u_block_mean/v_reg[0] [9];
block_mean_cal/u_block_mean/v_reg[0] [10];
block_mean_cal/u_block_mean/v_reg[0] [11];
block_mean_cal/u_block_mean/v_reg[0] [12];
block_mean_cal/u_block_mean/v_reg[0] [13];
block_mean_cal/u_block_mean/v_reg[1] [0];
block_mean_cal/u_block_mean/v_reg[1] [1];
block_mean_cal/u_block_mean/v_reg[1] [2];
block_mean_cal/u_block_mean/v_reg[1] [3];
block_mean_cal/u_block_mean/v_reg[1] [4];
block_mean_cal/u_block_mean/v_reg[1] [5];
block_mean_cal/u_block_mean/v_reg[1] [6];
block_mean_cal/u_block_mean/v_reg[1] [7];
block_mean_cal/u_block_mean/v_reg[1] [8];
block_mean_cal/u_block_mean/v_reg[1] [9];
block_mean_cal/u_block_mean/v_reg[1] [10];
block_mean_cal/u_block_mean/v_reg[1] [11];
block_mean_cal/u_block_mean/v_reg[1] [12];
block_mean_cal/u_block_mean/v_reg[1] [13];
block_mean_cal/u_block_mean/v_reg[2] [0];
block_mean_cal/u_block_mean/v_reg[2] [1];
block_mean_cal/u_block_mean/v_reg[2] [2];
block_mean_cal/u_block_mean/v_reg[2] [3];
block_mean_cal/u_block_mean/v_reg[2] [4];
block_mean_cal/u_block_mean/v_reg[2] [5];
block_mean_cal/u_block_mean/v_reg[2] [6];
block_mean_cal/u_block_mean/v_reg[2] [7];
block_mean_cal/u_block_mean/v_reg[2] [8];
block_mean_cal/u_block_mean/v_reg[2] [9];
block_mean_cal/u_block_mean/v_reg[2] [10];
block_mean_cal/u_block_mean/v_reg[2] [11];
block_mean_cal/u_block_mean/v_reg[2] [12];
block_mean_cal/u_block_mean/v_reg[2] [13];
block_mean_cal/u_block_mean/v_reg[3] [0];
block_mean_cal/u_block_mean/v_reg[3] [1];
block_mean_cal/u_block_mean/v_reg[3] [2];
block_mean_cal/u_block_mean/v_reg[3] [3];
block_mean_cal/u_block_mean/v_reg[3] [4];
block_mean_cal/u_block_mean/v_reg[3] [5];
block_mean_cal/u_block_mean/v_reg[3] [6];
block_mean_cal/u_block_mean/v_reg[3] [7];
block_mean_cal/u_block_mean/v_reg[3] [8];
block_mean_cal/u_block_mean/v_reg[3] [9];
block_mean_cal/u_block_mean/v_reg[3] [10];
block_mean_cal/u_block_mean/v_reg[3] [11];
block_mean_cal/u_block_mean/v_reg[3] [12];
block_mean_cal/u_block_mean/v_reg[3] [13];
block_mean_cal/u_block_mean/v_reg[4] [0];
block_mean_cal/u_block_mean/v_reg[4] [1];
block_mean_cal/u_block_mean/v_reg[4] [2];
block_mean_cal/u_block_mean/v_reg[4] [3];
block_mean_cal/u_block_mean/v_reg[4] [4];
block_mean_cal/u_block_mean/v_reg[4] [5];
block_mean_cal/u_block_mean/v_reg[4] [6];
block_mean_cal/u_block_mean/v_reg[4] [7];
block_mean_cal/u_block_mean/v_reg[4] [8];
block_mean_cal/u_block_mean/v_reg[4] [9];
block_mean_cal/u_block_mean/v_reg[4] [10];
block_mean_cal/u_block_mean/v_reg[4] [11];
block_mean_cal/u_block_mean/v_reg[4] [12];
block_mean_cal/u_block_mean/v_reg[4] [13];
block_mean_cal/u_block_mean/v_reg[5] [0];
block_mean_cal/u_block_mean/v_reg[5] [1];
block_mean_cal/u_block_mean/v_reg[5] [2];
block_mean_cal/u_block_mean/v_reg[5] [3];
block_mean_cal/u_block_mean/v_reg[5] [4];
block_mean_cal/u_block_mean/v_reg[5] [5];
block_mean_cal/u_block_mean/v_reg[5] [6];
block_mean_cal/u_block_mean/v_reg[5] [7];
block_mean_cal/u_block_mean/v_reg[5] [8];
block_mean_cal/u_block_mean/v_reg[5] [9];
block_mean_cal/u_block_mean/v_reg[5] [10];
block_mean_cal/u_block_mean/v_reg[5] [11];
block_mean_cal/u_block_mean/v_reg[5] [12];
block_mean_cal/u_block_mean/v_reg[5] [13];
block_mean_cal/u_block_mean/v_reg[6] [0];
block_mean_cal/u_block_mean/v_reg[6] [1];
block_mean_cal/u_block_mean/v_reg[6] [2];
block_mean_cal/u_block_mean/v_reg[6] [3];
block_mean_cal/u_block_mean/v_reg[6] [4];
block_mean_cal/u_block_mean/v_reg[6] [5];
block_mean_cal/u_block_mean/v_reg[6] [6];
block_mean_cal/u_block_mean/v_reg[6] [7];
block_mean_cal/u_block_mean/v_reg[6] [8];
block_mean_cal/u_block_mean/v_reg[6] [9];
block_mean_cal/u_block_mean/v_reg[6] [10];
block_mean_cal/u_block_mean/v_reg[6] [11];
block_mean_cal/u_block_mean/v_reg[6] [12];
block_mean_cal/u_block_mean/v_reg[6] [13];
block_mean_cal/u_block_mean/v_reg[7] [0];
block_mean_cal/u_block_mean/v_reg[7] [1];
block_mean_cal/u_block_mean/v_reg[7] [2];
block_mean_cal/u_block_mean/v_reg[7] [3];
block_mean_cal/u_block_mean/v_reg[7] [4];
block_mean_cal/u_block_mean/v_reg[7] [5];
block_mean_cal/u_block_mean/v_reg[7] [6];
block_mean_cal/u_block_mean/v_reg[7] [7];
block_mean_cal/u_block_mean/v_reg[7] [8];
block_mean_cal/u_block_mean/v_reg[7] [9];
block_mean_cal/u_block_mean/v_reg[7] [10];
block_mean_cal/u_block_mean/v_reg[7] [11];
block_mean_cal/u_block_mean/v_reg[7] [12];
block_mean_cal/u_block_mean/v_reg[7] [13];
block_mean_cal/u_block_mean/v_reg[8] [0];
block_mean_cal/u_block_mean/v_reg[8] [1];
block_mean_cal/u_block_mean/v_reg[8] [2];
block_mean_cal/u_block_mean/v_reg[8] [3];
block_mean_cal/u_block_mean/v_reg[8] [4];
block_mean_cal/u_block_mean/v_reg[8] [5];
block_mean_cal/u_block_mean/v_reg[8] [6];
block_mean_cal/u_block_mean/v_reg[8] [7];
block_mean_cal/u_block_mean/v_reg[8] [8];
block_mean_cal/u_block_mean/v_reg[8] [9];
block_mean_cal/u_block_mean/v_reg[8] [10];
block_mean_cal/u_block_mean/v_reg[8] [11];
block_mean_cal/u_block_mean/v_reg[8] [12];
block_mean_cal/u_block_mean/v_reg[8] [13];
block_mean_cal/u_block_mean/v_reg[9] [0];
block_mean_cal/u_block_mean/v_reg[9] [1];
block_mean_cal/u_block_mean/v_reg[9] [2];
block_mean_cal/u_block_mean/v_reg[9] [3];
block_mean_cal/u_block_mean/v_reg[9] [4];
block_mean_cal/u_block_mean/v_reg[9] [5];
block_mean_cal/u_block_mean/v_reg[9] [6];
block_mean_cal/u_block_mean/v_reg[9] [7];
block_mean_cal/u_block_mean/v_reg[9] [8];
block_mean_cal/u_block_mean/v_reg[9] [9];
block_mean_cal/u_block_mean/v_reg[9] [10];
block_mean_cal/u_block_mean/v_reg[9] [11];
block_mean_cal/u_block_mean/v_reg[9] [12];
block_mean_cal/u_block_mean/v_reg[9] [13];
block_mean_cal/u_block_mean/v_reg[10] [0];
block_mean_cal/u_block_mean/v_reg[10] [1];
block_mean_cal/u_block_mean/v_reg[10] [2];
block_mean_cal/u_block_mean/v_reg[10] [3];
block_mean_cal/u_block_mean/v_reg[10] [4];
block_mean_cal/u_block_mean/v_reg[10] [5];
block_mean_cal/u_block_mean/v_reg[10] [6];
block_mean_cal/u_block_mean/v_reg[10] [7];
block_mean_cal/u_block_mean/v_reg[10] [8];
block_mean_cal/u_block_mean/v_reg[10] [9];
block_mean_cal/u_block_mean/v_reg[10] [10];
block_mean_cal/u_block_mean/v_reg[10] [11];
block_mean_cal/u_block_mean/v_reg[10] [12];
block_mean_cal/u_block_mean/v_reg[10] [13];
block_mean_cal/u_block_mean/v_reg[11] [0];
block_mean_cal/u_block_mean/v_reg[11] [1];
block_mean_cal/u_block_mean/v_reg[11] [2];
block_mean_cal/u_block_mean/v_reg[11] [3];
block_mean_cal/u_block_mean/v_reg[11] [4];
block_mean_cal/u_block_mean/v_reg[11] [5];
block_mean_cal/u_block_mean/v_reg[11] [6];
block_mean_cal/u_block_mean/v_reg[11] [7];
block_mean_cal/u_block_mean/v_reg[11] [8];
block_mean_cal/u_block_mean/v_reg[11] [9];
block_mean_cal/u_block_mean/v_reg[11] [10];
block_mean_cal/u_block_mean/v_reg[11] [11];
block_mean_cal/u_block_mean/v_reg[11] [12];
block_mean_cal/u_block_mean/v_reg[11] [13];
block_mean_cal/u_block_mean/v_reg[12] [0];
block_mean_cal/u_block_mean/v_reg[12] [1];
block_mean_cal/u_block_mean/v_reg[12] [2];
block_mean_cal/u_block_mean/v_reg[12] [3];
block_mean_cal/u_block_mean/v_reg[12] [4];
block_mean_cal/u_block_mean/v_reg[12] [5];
block_mean_cal/u_block_mean/v_reg[12] [6];
block_mean_cal/u_block_mean/v_reg[12] [7];
block_mean_cal/u_block_mean/v_reg[12] [8];
block_mean_cal/u_block_mean/v_reg[12] [9];
block_mean_cal/u_block_mean/v_reg[12] [10];
block_mean_cal/u_block_mean/v_reg[12] [11];
block_mean_cal/u_block_mean/v_reg[12] [12];
block_mean_cal/u_block_mean/v_reg[12] [13];
block_mean_cal/u_block_mean/v_reg[13] [0];
block_mean_cal/u_block_mean/v_reg[13] [1];
block_mean_cal/u_block_mean/v_reg[13] [2];
block_mean_cal/u_block_mean/v_reg[13] [3];
block_mean_cal/u_block_mean/v_reg[13] [4];
block_mean_cal/u_block_mean/v_reg[13] [5];
block_mean_cal/u_block_mean/v_reg[13] [6];
block_mean_cal/u_block_mean/v_reg[13] [7];
block_mean_cal/u_block_mean/v_reg[13] [8];
block_mean_cal/u_block_mean/v_reg[13] [9];
block_mean_cal/u_block_mean/v_reg[13] [10];
block_mean_cal/u_block_mean/v_reg[13] [11];
block_mean_cal/u_block_mean/v_reg[13] [12];
block_mean_cal/u_block_mean/v_reg[13] [13];
block_mean_cal/u_block_mean/v_reg[14] [0];
block_mean_cal/u_block_mean/v_reg[14] [1];
block_mean_cal/u_block_mean/v_reg[14] [2];
block_mean_cal/u_block_mean/v_reg[14] [3];
block_mean_cal/u_block_mean/v_reg[14] [4];
block_mean_cal/u_block_mean/v_reg[14] [5];
block_mean_cal/u_block_mean/v_reg[14] [6];
block_mean_cal/u_block_mean/v_reg[14] [7];
block_mean_cal/u_block_mean/v_reg[14] [8];
block_mean_cal/u_block_mean/v_reg[14] [9];
block_mean_cal/u_block_mean/v_reg[14] [10];
block_mean_cal/u_block_mean/v_reg[14] [11];
block_mean_cal/u_block_mean/v_reg[14] [12];
block_mean_cal/u_block_mean/v_reg[14] [13];
block_mean_cal/u_block_mean/v_reg[15] [0];
block_mean_cal/u_block_mean/v_reg[15] [1];
block_mean_cal/u_block_mean/v_reg[15] [2];
block_mean_cal/u_block_mean/v_reg[15] [3];
block_mean_cal/u_block_mean/v_reg[15] [4];
block_mean_cal/u_block_mean/v_reg[15] [5];
block_mean_cal/u_block_mean/v_reg[15] [6];
block_mean_cal/u_block_mean/v_reg[15] [7];
block_mean_cal/u_block_mean/v_reg[15] [8];
block_mean_cal/u_block_mean/v_reg[15] [9];
block_mean_cal/u_block_mean/v_reg[15] [10];
block_mean_cal/u_block_mean/v_reg[15] [11];
block_mean_cal/u_block_mean/v_reg[15] [12];
block_mean_cal/u_block_mean/v_reg[15] [13];
block_mean_cal/u_block_mean/v_reg[16] [0];
block_mean_cal/u_block_mean/v_reg[16] [1];
block_mean_cal/u_block_mean/v_reg[16] [2];
block_mean_cal/u_block_mean/v_reg[16] [3];
block_mean_cal/u_block_mean/v_reg[16] [4];
block_mean_cal/u_block_mean/v_reg[16] [5];
block_mean_cal/u_block_mean/v_reg[16] [6];
block_mean_cal/u_block_mean/v_reg[16] [7];
block_mean_cal/u_block_mean/v_reg[16] [8];
block_mean_cal/u_block_mean/v_reg[16] [9];
block_mean_cal/u_block_mean/v_reg[16] [10];
block_mean_cal/u_block_mean/v_reg[16] [11];
block_mean_cal/u_block_mean/v_reg[16] [12];
block_mean_cal/u_block_mean/v_reg[16] [13];
block_mean_cal/u_block_mean/v_reg[17] [0];
block_mean_cal/u_block_mean/v_reg[17] [1];
block_mean_cal/u_block_mean/v_reg[17] [2];
block_mean_cal/u_block_mean/v_reg[17] [3];
block_mean_cal/u_block_mean/v_reg[17] [4];
block_mean_cal/u_block_mean/v_reg[17] [5];
block_mean_cal/u_block_mean/v_reg[17] [6];
block_mean_cal/u_block_mean/v_reg[17] [7];
block_mean_cal/u_block_mean/v_reg[17] [8];
block_mean_cal/u_block_mean/v_reg[17] [9];
block_mean_cal/u_block_mean/v_reg[17] [10];
block_mean_cal/u_block_mean/v_reg[17] [11];
block_mean_cal/u_block_mean/v_reg[17] [12];
block_mean_cal/u_block_mean/v_reg[17] [13];
block_mean_cal/u_block_mean/v_reg[18] [0];
block_mean_cal/u_block_mean/v_reg[18] [1];
block_mean_cal/u_block_mean/v_reg[18] [2];
block_mean_cal/u_block_mean/v_reg[18] [3];
block_mean_cal/u_block_mean/v_reg[18] [4];
block_mean_cal/u_block_mean/v_reg[18] [5];
block_mean_cal/u_block_mean/v_reg[18] [6];
block_mean_cal/u_block_mean/v_reg[18] [7];
block_mean_cal/u_block_mean/v_reg[18] [8];
block_mean_cal/u_block_mean/v_reg[18] [9];
block_mean_cal/u_block_mean/v_reg[18] [10];
block_mean_cal/u_block_mean/v_reg[18] [11];
block_mean_cal/u_block_mean/v_reg[18] [12];
block_mean_cal/u_block_mean/v_reg[18] [13];
block_mean_cal/u_block_mean/v_reg[19] [0];
block_mean_cal/u_block_mean/v_reg[19] [1];
block_mean_cal/u_block_mean/v_reg[19] [2];
block_mean_cal/u_block_mean/v_reg[19] [3];
block_mean_cal/u_block_mean/v_reg[19] [4];
block_mean_cal/u_block_mean/v_reg[19] [5];
block_mean_cal/u_block_mean/v_reg[19] [6];
block_mean_cal/u_block_mean/v_reg[19] [7];
block_mean_cal/u_block_mean/v_reg[19] [8];
block_mean_cal/u_block_mean/v_reg[19] [9];
block_mean_cal/u_block_mean/v_reg[19] [10];
block_mean_cal/u_block_mean/v_reg[19] [11];
block_mean_cal/u_block_mean/v_reg[19] [12];
block_mean_cal/u_block_mean/v_reg[19] [13];
block_mean_cal/u_block_mean/v_reg[20] [0];
block_mean_cal/u_block_mean/v_reg[20] [1];
block_mean_cal/u_block_mean/v_reg[20] [2];
block_mean_cal/u_block_mean/v_reg[20] [3];
block_mean_cal/u_block_mean/v_reg[20] [4];
block_mean_cal/u_block_mean/v_reg[20] [5];
block_mean_cal/u_block_mean/v_reg[20] [6];
block_mean_cal/u_block_mean/v_reg[20] [7];
block_mean_cal/u_block_mean/v_reg[20] [8];
block_mean_cal/u_block_mean/v_reg[20] [9];
block_mean_cal/u_block_mean/v_reg[20] [10];
block_mean_cal/u_block_mean/v_reg[20] [11];
block_mean_cal/u_block_mean/v_reg[20] [12];
block_mean_cal/u_block_mean/v_reg[20] [13];
block_mean_cal/u_block_mean/v_reg[21] [0];
block_mean_cal/u_block_mean/v_reg[21] [1];
block_mean_cal/u_block_mean/v_reg[21] [2];
block_mean_cal/u_block_mean/v_reg[21] [3];
block_mean_cal/u_block_mean/v_reg[21] [4];
block_mean_cal/u_block_mean/v_reg[21] [5];
block_mean_cal/u_block_mean/v_reg[21] [6];
block_mean_cal/u_block_mean/v_reg[21] [7];
block_mean_cal/u_block_mean/v_reg[21] [8];
block_mean_cal/u_block_mean/v_reg[21] [9];
block_mean_cal/u_block_mean/v_reg[21] [10];
block_mean_cal/u_block_mean/v_reg[21] [11];
block_mean_cal/u_block_mean/v_reg[21] [12];
block_mean_cal/u_block_mean/v_reg[21] [13];
block_mean_cal/u_block_mean/v_reg[22] [0];
block_mean_cal/u_block_mean/v_reg[22] [1];
block_mean_cal/u_block_mean/v_reg[22] [2];
block_mean_cal/u_block_mean/v_reg[22] [3];
block_mean_cal/u_block_mean/v_reg[22] [4];
block_mean_cal/u_block_mean/v_reg[22] [5];
block_mean_cal/u_block_mean/v_reg[22] [6];
block_mean_cal/u_block_mean/v_reg[22] [7];
block_mean_cal/u_block_mean/v_reg[22] [8];
block_mean_cal/u_block_mean/v_reg[22] [9];
block_mean_cal/u_block_mean/v_reg[22] [10];
block_mean_cal/u_block_mean/v_reg[22] [11];
block_mean_cal/u_block_mean/v_reg[22] [12];
block_mean_cal/u_block_mean/v_reg[22] [13];
block_mean_cal/u_block_mean/v_reg[23] [0];
block_mean_cal/u_block_mean/v_reg[23] [1];
block_mean_cal/u_block_mean/v_reg[23] [2];
block_mean_cal/u_block_mean/v_reg[23] [3];
block_mean_cal/u_block_mean/v_reg[23] [4];
block_mean_cal/u_block_mean/v_reg[23] [5];
block_mean_cal/u_block_mean/v_reg[23] [6];
block_mean_cal/u_block_mean/v_reg[23] [7];
block_mean_cal/u_block_mean/v_reg[23] [8];
block_mean_cal/u_block_mean/v_reg[23] [9];
block_mean_cal/u_block_mean/v_reg[23] [10];
block_mean_cal/u_block_mean/v_reg[23] [11];
block_mean_cal/u_block_mean/v_reg[23] [12];
block_mean_cal/u_block_mean/v_reg[23] [13];
block_mean_cal/u_block_mean/v_reg[24] [0];
block_mean_cal/u_block_mean/v_reg[24] [1];
block_mean_cal/u_block_mean/v_reg[24] [2];
block_mean_cal/u_block_mean/v_reg[24] [3];
block_mean_cal/u_block_mean/v_reg[24] [4];
block_mean_cal/u_block_mean/v_reg[24] [5];
block_mean_cal/u_block_mean/v_reg[24] [6];
block_mean_cal/u_block_mean/v_reg[24] [7];
block_mean_cal/u_block_mean/v_reg[24] [8];
block_mean_cal/u_block_mean/v_reg[24] [9];
block_mean_cal/u_block_mean/v_reg[24] [10];
block_mean_cal/u_block_mean/v_reg[24] [11];
block_mean_cal/u_block_mean/v_reg[24] [12];
block_mean_cal/u_block_mean/v_reg[24] [13];
block_mean_cal/u_block_mean/v_reg[25] [0];
block_mean_cal/u_block_mean/v_reg[25] [1];
block_mean_cal/u_block_mean/v_reg[25] [2];
block_mean_cal/u_block_mean/v_reg[25] [3];
block_mean_cal/u_block_mean/v_reg[25] [4];
block_mean_cal/u_block_mean/v_reg[25] [5];
block_mean_cal/u_block_mean/v_reg[25] [6];
block_mean_cal/u_block_mean/v_reg[25] [7];
block_mean_cal/u_block_mean/v_reg[25] [8];
block_mean_cal/u_block_mean/v_reg[25] [9];
block_mean_cal/u_block_mean/v_reg[25] [10];
block_mean_cal/u_block_mean/v_reg[25] [11];
block_mean_cal/u_block_mean/v_reg[25] [12];
block_mean_cal/u_block_mean/v_reg[25] [13];
block_mean_cal/u_block_mean/v_reg[26] [0];
block_mean_cal/u_block_mean/v_reg[26] [1];
block_mean_cal/u_block_mean/v_reg[26] [2];
block_mean_cal/u_block_mean/v_reg[26] [3];
block_mean_cal/u_block_mean/v_reg[26] [4];
block_mean_cal/u_block_mean/v_reg[26] [5];
block_mean_cal/u_block_mean/v_reg[26] [6];
block_mean_cal/u_block_mean/v_reg[26] [7];
block_mean_cal/u_block_mean/v_reg[26] [8];
block_mean_cal/u_block_mean/v_reg[26] [9];
block_mean_cal/u_block_mean/v_reg[26] [10];
block_mean_cal/u_block_mean/v_reg[26] [11];
block_mean_cal/u_block_mean/v_reg[26] [12];
block_mean_cal/u_block_mean/v_reg[26] [13];
block_mean_cal/u_block_mean/v_reg[27] [0];
block_mean_cal/u_block_mean/v_reg[27] [1];
block_mean_cal/u_block_mean/v_reg[27] [2];
block_mean_cal/u_block_mean/v_reg[27] [3];
block_mean_cal/u_block_mean/v_reg[27] [4];
block_mean_cal/u_block_mean/v_reg[27] [5];
block_mean_cal/u_block_mean/v_reg[27] [6];
block_mean_cal/u_block_mean/v_reg[27] [7];
block_mean_cal/u_block_mean/v_reg[27] [8];
block_mean_cal/u_block_mean/v_reg[27] [9];
block_mean_cal/u_block_mean/v_reg[27] [10];
block_mean_cal/u_block_mean/v_reg[27] [11];
block_mean_cal/u_block_mean/v_reg[27] [12];
block_mean_cal/u_block_mean/v_reg[27] [13];
block_mean_cal/u_block_mean/v_reg[28] [0];
block_mean_cal/u_block_mean/v_reg[28] [1];
block_mean_cal/u_block_mean/v_reg[28] [2];
block_mean_cal/u_block_mean/v_reg[28] [3];
block_mean_cal/u_block_mean/v_reg[28] [4];
block_mean_cal/u_block_mean/v_reg[28] [5];
block_mean_cal/u_block_mean/v_reg[28] [6];
block_mean_cal/u_block_mean/v_reg[28] [7];
block_mean_cal/u_block_mean/v_reg[28] [8];
block_mean_cal/u_block_mean/v_reg[28] [9];
block_mean_cal/u_block_mean/v_reg[28] [10];
block_mean_cal/u_block_mean/v_reg[28] [11];
block_mean_cal/u_block_mean/v_reg[28] [12];
block_mean_cal/u_block_mean/v_reg[28] [13];
block_mean_cal/u_block_mean/v_reg[29] [0];
block_mean_cal/u_block_mean/v_reg[29] [1];
block_mean_cal/u_block_mean/v_reg[29] [2];
block_mean_cal/u_block_mean/v_reg[29] [3];
block_mean_cal/u_block_mean/v_reg[29] [4];
block_mean_cal/u_block_mean/v_reg[29] [5];
block_mean_cal/u_block_mean/v_reg[29] [6];
block_mean_cal/u_block_mean/v_reg[29] [7];
block_mean_cal/u_block_mean/v_reg[29] [8];
block_mean_cal/u_block_mean/v_reg[29] [9];
block_mean_cal/u_block_mean/v_reg[29] [10];
block_mean_cal/u_block_mean/v_reg[29] [11];
block_mean_cal/u_block_mean/v_reg[29] [12];
block_mean_cal/u_block_mean/v_reg[29] [13];
block_mean_cal/u_block_mean/v_reg[30] [0];
block_mean_cal/u_block_mean/v_reg[30] [1];
block_mean_cal/u_block_mean/v_reg[30] [2];
block_mean_cal/u_block_mean/v_reg[30] [3];
block_mean_cal/u_block_mean/v_reg[30] [4];
block_mean_cal/u_block_mean/v_reg[30] [5];
block_mean_cal/u_block_mean/v_reg[30] [6];
block_mean_cal/u_block_mean/v_reg[30] [7];
block_mean_cal/u_block_mean/v_reg[30] [8];
block_mean_cal/u_block_mean/v_reg[30] [9];
block_mean_cal/u_block_mean/v_reg[30] [10];
block_mean_cal/u_block_mean/v_reg[30] [11];
block_mean_cal/u_block_mean/v_reg[30] [12];
block_mean_cal/u_block_mean/v_reg[30] [13];
block_mean_cal/u_block_mean/v_reg[31] [0];
block_mean_cal/u_block_mean/v_reg[31] [1];
block_mean_cal/u_block_mean/v_reg[31] [2];
block_mean_cal/u_block_mean/v_reg[31] [3];
block_mean_cal/u_block_mean/v_reg[31] [4];
block_mean_cal/u_block_mean/v_reg[31] [5];
block_mean_cal/u_block_mean/v_reg[31] [6];
block_mean_cal/u_block_mean/v_reg[31] [7];
block_mean_cal/u_block_mean/v_reg[31] [8];
block_mean_cal/u_block_mean/v_reg[31] [9];
block_mean_cal/u_block_mean/v_reg[31] [10];
block_mean_cal/u_block_mean/v_reg[31] [11];
block_mean_cal/u_block_mean/v_reg[31] [12];
block_mean_cal/u_block_mean/v_reg[31] [13];
block_mean_cal/u_block_mean/v_reg[32] [0];
block_mean_cal/u_block_mean/v_reg[32] [1];
block_mean_cal/u_block_mean/v_reg[32] [2];
block_mean_cal/u_block_mean/v_reg[32] [3];
block_mean_cal/u_block_mean/v_reg[32] [4];
block_mean_cal/u_block_mean/v_reg[32] [5];
block_mean_cal/u_block_mean/v_reg[32] [6];
block_mean_cal/u_block_mean/v_reg[32] [7];
block_mean_cal/u_block_mean/v_reg[32] [8];
block_mean_cal/u_block_mean/v_reg[32] [9];
block_mean_cal/u_block_mean/v_reg[32] [10];
block_mean_cal/u_block_mean/v_reg[32] [11];
block_mean_cal/u_block_mean/v_reg[32] [12];
block_mean_cal/u_block_mean/v_reg[32] [13];
block_mean_cal/u_block_mean/v_reg[33] [0];
block_mean_cal/u_block_mean/v_reg[33] [1];
block_mean_cal/u_block_mean/v_reg[33] [2];
block_mean_cal/u_block_mean/v_reg[33] [3];
block_mean_cal/u_block_mean/v_reg[33] [4];
block_mean_cal/u_block_mean/v_reg[33] [5];
block_mean_cal/u_block_mean/v_reg[33] [6];
block_mean_cal/u_block_mean/v_reg[33] [7];
block_mean_cal/u_block_mean/v_reg[33] [8];
block_mean_cal/u_block_mean/v_reg[33] [9];
block_mean_cal/u_block_mean/v_reg[33] [10];
block_mean_cal/u_block_mean/v_reg[33] [11];
block_mean_cal/u_block_mean/v_reg[33] [12];
block_mean_cal/u_block_mean/v_reg[33] [13];
block_mean_cal/u_block_mean/v_reg[34] [0];
block_mean_cal/u_block_mean/v_reg[34] [1];
block_mean_cal/u_block_mean/v_reg[34] [2];
block_mean_cal/u_block_mean/v_reg[34] [3];
block_mean_cal/u_block_mean/v_reg[34] [4];
block_mean_cal/u_block_mean/v_reg[34] [5];
block_mean_cal/u_block_mean/v_reg[34] [6];
block_mean_cal/u_block_mean/v_reg[34] [7];
block_mean_cal/u_block_mean/v_reg[34] [8];
block_mean_cal/u_block_mean/v_reg[34] [9];
block_mean_cal/u_block_mean/v_reg[34] [10];
block_mean_cal/u_block_mean/v_reg[34] [11];
block_mean_cal/u_block_mean/v_reg[34] [12];
block_mean_cal/u_block_mean/v_reg[34] [13];
block_mean_cal/u_block_mean/v_reg[35] [0];
block_mean_cal/u_block_mean/v_reg[35] [1];
block_mean_cal/u_block_mean/v_reg[35] [2];
block_mean_cal/u_block_mean/v_reg[35] [3];
block_mean_cal/u_block_mean/v_reg[35] [4];
block_mean_cal/u_block_mean/v_reg[35] [5];
block_mean_cal/u_block_mean/v_reg[35] [6];
block_mean_cal/u_block_mean/v_reg[35] [7];
block_mean_cal/u_block_mean/v_reg[35] [8];
block_mean_cal/u_block_mean/v_reg[35] [9];
block_mean_cal/u_block_mean/v_reg[35] [10];
block_mean_cal/u_block_mean/v_reg[35] [11];
block_mean_cal/u_block_mean/v_reg[35] [12];
block_mean_cal/u_block_mean/v_reg[35] [13];
block_mean_cal/u_block_mean/v_reg[36] [0];
block_mean_cal/u_block_mean/v_reg[36] [1];
block_mean_cal/u_block_mean/v_reg[36] [2];
block_mean_cal/u_block_mean/v_reg[36] [3];
block_mean_cal/u_block_mean/v_reg[36] [4];
block_mean_cal/u_block_mean/v_reg[36] [5];
block_mean_cal/u_block_mean/v_reg[36] [6];
block_mean_cal/u_block_mean/v_reg[36] [7];
block_mean_cal/u_block_mean/v_reg[36] [8];
block_mean_cal/u_block_mean/v_reg[36] [9];
block_mean_cal/u_block_mean/v_reg[36] [10];
block_mean_cal/u_block_mean/v_reg[36] [11];
block_mean_cal/u_block_mean/v_reg[36] [12];
block_mean_cal/u_block_mean/v_reg[36] [13];
block_mean_cal/u_block_mean/v_reg[37] [0];
block_mean_cal/u_block_mean/v_reg[37] [1];
block_mean_cal/u_block_mean/v_reg[37] [2];
block_mean_cal/u_block_mean/v_reg[37] [3];
block_mean_cal/u_block_mean/v_reg[37] [4];
block_mean_cal/u_block_mean/v_reg[37] [5];
block_mean_cal/u_block_mean/v_reg[37] [6];
block_mean_cal/u_block_mean/v_reg[37] [7];
block_mean_cal/u_block_mean/v_reg[37] [8];
block_mean_cal/u_block_mean/v_reg[37] [9];
block_mean_cal/u_block_mean/v_reg[37] [10];
block_mean_cal/u_block_mean/v_reg[37] [11];
block_mean_cal/u_block_mean/v_reg[37] [12];
block_mean_cal/u_block_mean/v_reg[37] [13];
block_mean_cal/u_block_mean/v_reg[38] [0];
block_mean_cal/u_block_mean/v_reg[38] [1];
block_mean_cal/u_block_mean/v_reg[38] [2];
block_mean_cal/u_block_mean/v_reg[38] [3];
block_mean_cal/u_block_mean/v_reg[38] [4];
block_mean_cal/u_block_mean/v_reg[38] [5];
block_mean_cal/u_block_mean/v_reg[38] [6];
block_mean_cal/u_block_mean/v_reg[38] [7];
block_mean_cal/u_block_mean/v_reg[38] [8];
block_mean_cal/u_block_mean/v_reg[38] [9];
block_mean_cal/u_block_mean/v_reg[38] [10];
block_mean_cal/u_block_mean/v_reg[38] [11];
block_mean_cal/u_block_mean/v_reg[38] [12];
block_mean_cal/u_block_mean/v_reg[38] [13];
block_mean_cal/u_block_mean/v_reg[39] [0];
block_mean_cal/u_block_mean/v_reg[39] [1];
block_mean_cal/u_block_mean/v_reg[39] [2];
block_mean_cal/u_block_mean/v_reg[39] [3];
block_mean_cal/u_block_mean/v_reg[39] [4];
block_mean_cal/u_block_mean/v_reg[39] [5];
block_mean_cal/u_block_mean/v_reg[39] [6];
block_mean_cal/u_block_mean/v_reg[39] [7];
block_mean_cal/u_block_mean/v_reg[39] [8];
block_mean_cal/u_block_mean/v_reg[39] [9];
block_mean_cal/u_block_mean/v_reg[39] [10];
block_mean_cal/u_block_mean/v_reg[39] [11];
block_mean_cal/u_block_mean/v_reg[39] [12];
block_mean_cal/u_block_mean/v_reg[39] [13];
block_mean_cal/u_rgb_to_gray/N7 [0];
block_mean_cal/u_rgb_to_gray/N7 [1];
block_mean_cal/u_rgb_to_gray/N7 [2];
block_mean_cal/u_rgb_to_gray/N7 [3];
block_mean_cal/u_rgb_to_gray/N7 [4];
block_mean_cal/u_rgb_to_gray/N7 [5];
block_mean_cal/u_rgb_to_gray/N7 [6];
block_mean_cal/u_rgb_to_gray/N7 [7];
block_mean_cal/u_rgb_to_gray/N7 [8];
block_mean_cal/u_rgb_to_gray/N7 [9];
block_mean_cal/u_rgb_to_gray/N7 [10];
block_mean_cal/u_rgb_to_gray/N7 [11];
block_mean_cal/u_rgb_to_gray/N7 [12];
block_mean_cal/u_rgb_to_gray/N7 [13];
block_mean_cal/u_rgb_to_gray/N7 [14];
block_mean_cal/u_rgb_to_gray/N16 [0];
block_mean_cal/u_rgb_to_gray/N16 [1];
block_mean_cal/u_rgb_to_gray/N16 [2];
block_mean_cal/u_rgb_to_gray/N16 [3];
block_mean_cal/u_rgb_to_gray/N16 [4];
block_mean_cal/u_rgb_to_gray/N16 [5];
block_mean_cal/u_rgb_to_gray/N16 [6];
block_mean_cal/u_rgb_to_gray/N16 [7];
block_mean_cal/u_rgb_to_gray/N16 [8];
block_mean_cal/u_rgb_to_gray/N16 [9];
block_mean_cal/u_rgb_to_gray/N16 [10];
block_mean_cal/u_rgb_to_gray/N16 [11];
block_mean_cal/u_rgb_to_gray/N16 [12];
block_mean_cal/u_rgb_to_gray/N22 [1];
block_mean_cal/u_rgb_to_gray/N22 [2];
block_mean_cal/u_rgb_to_gray/N22 [3];
block_mean_cal/u_rgb_to_gray/N22 [4];
block_mean_cal/u_rgb_to_gray/N22 [5];
block_mean_cal/u_rgb_to_gray/N22 [6];
block_mean_cal/u_rgb_to_gray/N22 [7];
block_mean_cal/u_rgb_to_gray/N22 [8];
block_mean_cal/u_rgb_to_gray/N22 [9];
block_mean_cal/u_rgb_to_gray/N22 [10];
block_mean_cal/u_rgb_to_gray/N22 [11];
block_mean_cal/u_rgb_to_gray/N22 [12];
block_mean_cal/u_rgb_to_gray/N22 [13];
block_mean_cal/u_rgb_to_gray/N22 [14];
block_mean_cal/u_rgb_to_gray/N22 [15];
block_mean_cal/u_rgb_to_gray/N38 [0];
block_mean_cal/u_rgb_to_gray/N38 [1];
block_mean_cal/u_rgb_to_gray/N38 [2];
block_mean_cal/u_rgb_to_gray/N38 [3];
block_mean_cal/u_rgb_to_gray/N38 [4];
block_mean_cal/u_rgb_to_gray/N38 [5];
block_mean_cal/u_rgb_to_gray/N38 [6];
block_mean_cal/u_rgb_to_gray/N38 [7];
block_mean_cal/u_rgb_to_gray/N38 [8];
block_mean_cal/u_rgb_to_gray/N38 [9];
block_mean_cal/u_rgb_to_gray/N38 [10];
block_mean_cal/u_rgb_to_gray/N38 [11];
block_mean_cal/u_rgb_to_gray/N38 [12];
block_mean_cal/u_rgb_to_gray/N38 [13];
block_mean_cal/u_rgb_to_gray/N38 [14];
block_mean_cal/u_rgb_to_gray/b_temp [0];
block_mean_cal/u_rgb_to_gray/b_temp [1];
block_mean_cal/u_rgb_to_gray/b_temp [2];
block_mean_cal/u_rgb_to_gray/b_temp [3];
block_mean_cal/u_rgb_to_gray/b_temp [4];
block_mean_cal/u_rgb_to_gray/b_temp [5];
block_mean_cal/u_rgb_to_gray/b_temp [6];
block_mean_cal/u_rgb_to_gray/b_temp [7];
block_mean_cal/u_rgb_to_gray/b_temp [8];
block_mean_cal/u_rgb_to_gray/b_temp [9];
block_mean_cal/u_rgb_to_gray/b_temp [10];
block_mean_cal/u_rgb_to_gray/b_temp [11];
block_mean_cal/u_rgb_to_gray/b_temp [12];
block_mean_cal/u_rgb_to_gray/de_d [0];
block_mean_cal/u_rgb_to_gray/de_d [1];
block_mean_cal/u_rgb_to_gray/g_temp [1];
block_mean_cal/u_rgb_to_gray/g_temp [2];
block_mean_cal/u_rgb_to_gray/g_temp [3];
block_mean_cal/u_rgb_to_gray/g_temp [4];
block_mean_cal/u_rgb_to_gray/g_temp [5];
block_mean_cal/u_rgb_to_gray/g_temp [6];
block_mean_cal/u_rgb_to_gray/g_temp [7];
block_mean_cal/u_rgb_to_gray/g_temp [8];
block_mean_cal/u_rgb_to_gray/g_temp [9];
block_mean_cal/u_rgb_to_gray/g_temp [10];
block_mean_cal/u_rgb_to_gray/g_temp [11];
block_mean_cal/u_rgb_to_gray/g_temp [12];
block_mean_cal/u_rgb_to_gray/g_temp [13];
block_mean_cal/u_rgb_to_gray/g_temp [14];
block_mean_cal/u_rgb_to_gray/g_temp [15];
block_mean_cal/u_rgb_to_gray/gray_temp_0 [8];
block_mean_cal/u_rgb_to_gray/gray_temp_0 [9];
block_mean_cal/u_rgb_to_gray/gray_temp_0 [10];
block_mean_cal/u_rgb_to_gray/gray_temp_0 [11];
block_mean_cal/u_rgb_to_gray/gray_temp_0 [12];
block_mean_cal/u_rgb_to_gray/gray_temp_0 [13];
block_mean_cal/u_rgb_to_gray/gray_temp_0 [14];
block_mean_cal/u_rgb_to_gray/gray_temp_0 [15];
block_mean_cal/u_rgb_to_gray/gray_temp_1 [0];
block_mean_cal/u_rgb_to_gray/gray_temp_1 [1];
block_mean_cal/u_rgb_to_gray/gray_temp_1 [2];
block_mean_cal/u_rgb_to_gray/gray_temp_1 [3];
block_mean_cal/u_rgb_to_gray/gray_temp_1 [4];
block_mean_cal/u_rgb_to_gray/gray_temp_1 [5];
block_mean_cal/u_rgb_to_gray/gray_temp_1 [6];
block_mean_cal/u_rgb_to_gray/gray_temp_1 [7];
block_mean_cal/u_rgb_to_gray/hs_d [0];
block_mean_cal/u_rgb_to_gray/hs_d [1];
block_mean_cal/u_rgb_to_gray/r_temp [0];
block_mean_cal/u_rgb_to_gray/r_temp [1];
block_mean_cal/u_rgb_to_gray/r_temp [2];
block_mean_cal/u_rgb_to_gray/r_temp [3];
block_mean_cal/u_rgb_to_gray/r_temp [4];
block_mean_cal/u_rgb_to_gray/r_temp [5];
block_mean_cal/u_rgb_to_gray/r_temp [6];
block_mean_cal/u_rgb_to_gray/r_temp [7];
block_mean_cal/u_rgb_to_gray/r_temp [8];
block_mean_cal/u_rgb_to_gray/r_temp [9];
block_mean_cal/u_rgb_to_gray/r_temp [10];
block_mean_cal/u_rgb_to_gray/r_temp [11];
block_mean_cal/u_rgb_to_gray/r_temp [12];
block_mean_cal/u_rgb_to_gray/r_temp [13];
block_mean_cal/u_rgb_to_gray/r_temp [14];
block_mean_cal/u_rgb_to_gray/vs_d [0];
block_mean_cal/u_rgb_to_gray/vs_d [1];
block_mean_cal/u_video_pixel_counter/cnt_32 [0];
block_mean_cal/u_video_pixel_counter/cnt_32 [1];
block_mean_cal/u_video_pixel_counter/cnt_32 [2];
block_mean_cal/u_video_pixel_counter/cnt_32 [3];
block_mean_cal/u_video_pixel_counter/cnt_32 [4];
block_mean_cal/u_video_pixel_counter/cnt_32 [5];
block_mean_cal/u_video_pixel_counter/cnt_36 [0];
block_mean_cal/u_video_pixel_counter/cnt_36 [1];
block_mean_cal/u_video_pixel_counter/cnt_36 [2];
block_mean_cal/u_video_pixel_counter/cnt_36 [3];
block_mean_cal/u_video_pixel_counter/cnt_36 [4];
block_mean_cal/u_video_pixel_counter/cnt_36 [5];
block_mean_cal/u_video_pixel_counter/cnt_36 [6];
block_v_cnt[0];
block_v_cnt[1];
block_v_cnt[2];
block_v_cnt[3];
block_v_cnt[4];
block_v_cnt[5];
brightness[0];
brightness[1];
brightness[2];
brightness[3];
brightness[4];
brightness[5];
brightness[6];
brightness[7];
dvi_encoder_m0/blue [0];
dvi_encoder_m0/blue [1];
dvi_encoder_m0/blue [2];
dvi_encoder_m0/blue [3];
dvi_encoder_m0/blue [4];
dvi_encoder_m0/blue [5];
dvi_encoder_m0/blue [6];
dvi_encoder_m0/blue [7];
dvi_encoder_m0/blue [8];
dvi_encoder_m0/blue [9];
dvi_encoder_m0/encb/N74 [0];
dvi_encoder_m0/encb/N125 [1];
dvi_encoder_m0/encb/N125 [2];
dvi_encoder_m0/encb/N125 [3];
dvi_encoder_m0/encb/N125 [4];
dvi_encoder_m0/encb/N245 [0];
dvi_encoder_m0/encb/N245 [1];
dvi_encoder_m0/encb/N245 [2];
dvi_encoder_m0/encb/N245 [3];
dvi_encoder_m0/encb/N245 [4];
dvi_encoder_m0/encb/N351 [0];
dvi_encoder_m0/encb/N351 [1];
dvi_encoder_m0/encb/N354 [0];
dvi_encoder_m0/encb/N354 [1];
dvi_encoder_m0/encb/N365 [1];
dvi_encoder_m0/encb/N368 [1];
dvi_encoder_m0/encb/N374 [0];
dvi_encoder_m0/encb/cnt [0];
dvi_encoder_m0/encb/cnt [1];
dvi_encoder_m0/encb/cnt [2];
dvi_encoder_m0/encb/cnt [3];
dvi_encoder_m0/encb/cnt [4];
dvi_encoder_m0/encb/din_q [0];
dvi_encoder_m0/encb/din_q [1];
dvi_encoder_m0/encb/din_q [2];
dvi_encoder_m0/encb/din_q [3];
dvi_encoder_m0/encb/din_q [4];
dvi_encoder_m0/encb/din_q [5];
dvi_encoder_m0/encb/din_q [6];
dvi_encoder_m0/encb/din_q [7];
dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [2];
dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4];
dvi_encoder_m0/encb/dvi_encoder_m0/encb/N245_8.co [3];
dvi_encoder_m0/encb/n0q_m [0];
dvi_encoder_m0/encb/n0q_m [1];
dvi_encoder_m0/encb/n0q_m [2];
dvi_encoder_m0/encb/n0q_m [3];
dvi_encoder_m0/encb/n1d [0];
dvi_encoder_m0/encb/n1d [1];
dvi_encoder_m0/encb/n1d [2];
dvi_encoder_m0/encb/n1d [3];
dvi_encoder_m0/encb/n1q_m [1];
dvi_encoder_m0/encb/n1q_m [2];
dvi_encoder_m0/encb/n1q_m [3];
dvi_encoder_m0/encb/nb1 [1];
dvi_encoder_m0/encb/nb1 [2];
dvi_encoder_m0/encb/nb1 [3];
dvi_encoder_m0/encb/nb1 [4];
dvi_encoder_m0/encb/nb2 [1];
dvi_encoder_m0/encb/nb2 [2];
dvi_encoder_m0/encb/nb2 [3];
dvi_encoder_m0/encb/nb2 [4];
dvi_encoder_m0/encb/nb3 [1];
dvi_encoder_m0/encb/nb3 [2];
dvi_encoder_m0/encb/nb3 [3];
dvi_encoder_m0/encb/nb4 [1];
dvi_encoder_m0/encb/nb4 [2];
dvi_encoder_m0/encb/nb4 [3];
dvi_encoder_m0/encb/nb5 [0];
dvi_encoder_m0/encb/nb5 [1];
dvi_encoder_m0/encb/nb5 [2];
dvi_encoder_m0/encb/nb5 [3];
dvi_encoder_m0/encb/nb5 [4];
dvi_encoder_m0/encb/nb6 [0];
dvi_encoder_m0/encb/nb6 [1];
dvi_encoder_m0/encb/nb6 [2];
dvi_encoder_m0/encb/nb6 [3];
dvi_encoder_m0/encb/nb6 [4];
dvi_encoder_m0/encb/nb7 [1];
dvi_encoder_m0/encb/nb7 [2];
dvi_encoder_m0/encb/nb7 [3];
dvi_encoder_m0/encb/nb9 [1];
dvi_encoder_m0/encb/nb9 [2];
dvi_encoder_m0/encb/nb9 [3];
dvi_encoder_m0/encb/q_m [4];
dvi_encoder_m0/encb/q_m [6];
dvi_encoder_m0/encb/q_m_reg [0];
dvi_encoder_m0/encb/q_m_reg [1];
dvi_encoder_m0/encb/q_m_reg [2];
dvi_encoder_m0/encb/q_m_reg [3];
dvi_encoder_m0/encb/q_m_reg [4];
dvi_encoder_m0/encb/q_m_reg [5];
dvi_encoder_m0/encb/q_m_reg [6];
dvi_encoder_m0/encb/q_m_reg [7];
dvi_encoder_m0/encb/q_m_reg [8];
dvi_encoder_m0/encg/N74 [0];
dvi_encoder_m0/encg/N125 [1];
dvi_encoder_m0/encg/N125 [2];
dvi_encoder_m0/encg/N125 [3];
dvi_encoder_m0/encg/N125 [4];
dvi_encoder_m0/encg/N245 [0];
dvi_encoder_m0/encg/N245 [1];
dvi_encoder_m0/encg/N245 [2];
dvi_encoder_m0/encg/N245 [3];
dvi_encoder_m0/encg/N245 [4];
dvi_encoder_m0/encg/N351 [0];
dvi_encoder_m0/encg/N351 [1];
dvi_encoder_m0/encg/N354 [0];
dvi_encoder_m0/encg/N354 [1];
dvi_encoder_m0/encg/N365 [1];
dvi_encoder_m0/encg/N368 [1];
dvi_encoder_m0/encg/N374 [0];
dvi_encoder_m0/encg/cnt [0];
dvi_encoder_m0/encg/cnt [1];
dvi_encoder_m0/encg/cnt [2];
dvi_encoder_m0/encg/cnt [3];
dvi_encoder_m0/encg/cnt [4];
dvi_encoder_m0/encg/din_q [0];
dvi_encoder_m0/encg/din_q [1];
dvi_encoder_m0/encg/din_q [2];
dvi_encoder_m0/encg/din_q [3];
dvi_encoder_m0/encg/din_q [4];
dvi_encoder_m0/encg/din_q [5];
dvi_encoder_m0/encg/din_q [6];
dvi_encoder_m0/encg/din_q [7];
dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [2];
dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4];
dvi_encoder_m0/encg/dvi_encoder_m0/encg/N245_8.co [3];
dvi_encoder_m0/encg/n0q_m [0];
dvi_encoder_m0/encg/n0q_m [1];
dvi_encoder_m0/encg/n0q_m [2];
dvi_encoder_m0/encg/n0q_m [3];
dvi_encoder_m0/encg/n1d [0];
dvi_encoder_m0/encg/n1d [1];
dvi_encoder_m0/encg/n1d [2];
dvi_encoder_m0/encg/n1d [3];
dvi_encoder_m0/encg/n1q_m [1];
dvi_encoder_m0/encg/n1q_m [2];
dvi_encoder_m0/encg/n1q_m [3];
dvi_encoder_m0/encg/nb1 [1];
dvi_encoder_m0/encg/nb1 [2];
dvi_encoder_m0/encg/nb1 [3];
dvi_encoder_m0/encg/nb1 [4];
dvi_encoder_m0/encg/nb2 [1];
dvi_encoder_m0/encg/nb2 [2];
dvi_encoder_m0/encg/nb2 [3];
dvi_encoder_m0/encg/nb2 [4];
dvi_encoder_m0/encg/nb3 [1];
dvi_encoder_m0/encg/nb3 [2];
dvi_encoder_m0/encg/nb3 [3];
dvi_encoder_m0/encg/nb4 [1];
dvi_encoder_m0/encg/nb4 [2];
dvi_encoder_m0/encg/nb4 [3];
dvi_encoder_m0/encg/nb5 [0];
dvi_encoder_m0/encg/nb5 [1];
dvi_encoder_m0/encg/nb5 [2];
dvi_encoder_m0/encg/nb5 [3];
dvi_encoder_m0/encg/nb5 [4];
dvi_encoder_m0/encg/nb6 [0];
dvi_encoder_m0/encg/nb6 [1];
dvi_encoder_m0/encg/nb6 [2];
dvi_encoder_m0/encg/nb6 [3];
dvi_encoder_m0/encg/nb6 [4];
dvi_encoder_m0/encg/nb7 [1];
dvi_encoder_m0/encg/nb7 [2];
dvi_encoder_m0/encg/nb7 [3];
dvi_encoder_m0/encg/nb9 [1];
dvi_encoder_m0/encg/nb9 [2];
dvi_encoder_m0/encg/nb9 [3];
dvi_encoder_m0/encg/q_m [4];
dvi_encoder_m0/encg/q_m [6];
dvi_encoder_m0/encg/q_m_reg [0];
dvi_encoder_m0/encg/q_m_reg [1];
dvi_encoder_m0/encg/q_m_reg [2];
dvi_encoder_m0/encg/q_m_reg [3];
dvi_encoder_m0/encg/q_m_reg [4];
dvi_encoder_m0/encg/q_m_reg [5];
dvi_encoder_m0/encg/q_m_reg [6];
dvi_encoder_m0/encg/q_m_reg [7];
dvi_encoder_m0/encg/q_m_reg [8];
dvi_encoder_m0/encr/N74 [0];
dvi_encoder_m0/encr/N125 [1];
dvi_encoder_m0/encr/N125 [2];
dvi_encoder_m0/encr/N125 [3];
dvi_encoder_m0/encr/N125 [4];
dvi_encoder_m0/encr/N245 [0];
dvi_encoder_m0/encr/N245 [1];
dvi_encoder_m0/encr/N245 [2];
dvi_encoder_m0/encr/N245 [3];
dvi_encoder_m0/encr/N245 [4];
dvi_encoder_m0/encr/N351 [0];
dvi_encoder_m0/encr/N351 [1];
dvi_encoder_m0/encr/N354 [0];
dvi_encoder_m0/encr/N354 [1];
dvi_encoder_m0/encr/N365 [1];
dvi_encoder_m0/encr/N368 [1];
dvi_encoder_m0/encr/N374 [0];
dvi_encoder_m0/encr/cnt [0];
dvi_encoder_m0/encr/cnt [1];
dvi_encoder_m0/encr/cnt [2];
dvi_encoder_m0/encr/cnt [3];
dvi_encoder_m0/encr/cnt [4];
dvi_encoder_m0/encr/din_q [0];
dvi_encoder_m0/encr/din_q [1];
dvi_encoder_m0/encr/din_q [2];
dvi_encoder_m0/encr/din_q [3];
dvi_encoder_m0/encr/din_q [4];
dvi_encoder_m0/encr/din_q [5];
dvi_encoder_m0/encr/din_q [6];
dvi_encoder_m0/encr/din_q [7];
dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [2];
dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4];
dvi_encoder_m0/encr/dvi_encoder_m0/encr/N245_8.co [3];
dvi_encoder_m0/encr/n0q_m [0];
dvi_encoder_m0/encr/n0q_m [1];
dvi_encoder_m0/encr/n0q_m [2];
dvi_encoder_m0/encr/n0q_m [3];
dvi_encoder_m0/encr/n1d [0];
dvi_encoder_m0/encr/n1d [1];
dvi_encoder_m0/encr/n1d [2];
dvi_encoder_m0/encr/n1d [3];
dvi_encoder_m0/encr/n1q_m [1];
dvi_encoder_m0/encr/n1q_m [2];
dvi_encoder_m0/encr/n1q_m [3];
dvi_encoder_m0/encr/nb1 [1];
dvi_encoder_m0/encr/nb1 [2];
dvi_encoder_m0/encr/nb1 [3];
dvi_encoder_m0/encr/nb1 [4];
dvi_encoder_m0/encr/nb2 [1];
dvi_encoder_m0/encr/nb2 [2];
dvi_encoder_m0/encr/nb2 [3];
dvi_encoder_m0/encr/nb2 [4];
dvi_encoder_m0/encr/nb3 [1];
dvi_encoder_m0/encr/nb3 [2];
dvi_encoder_m0/encr/nb3 [3];
dvi_encoder_m0/encr/nb4 [1];
dvi_encoder_m0/encr/nb4 [2];
dvi_encoder_m0/encr/nb4 [3];
dvi_encoder_m0/encr/nb5 [0];
dvi_encoder_m0/encr/nb5 [1];
dvi_encoder_m0/encr/nb5 [2];
dvi_encoder_m0/encr/nb5 [3];
dvi_encoder_m0/encr/nb5 [4];
dvi_encoder_m0/encr/nb6 [0];
dvi_encoder_m0/encr/nb6 [1];
dvi_encoder_m0/encr/nb6 [2];
dvi_encoder_m0/encr/nb6 [3];
dvi_encoder_m0/encr/nb6 [4];
dvi_encoder_m0/encr/nb7 [1];
dvi_encoder_m0/encr/nb7 [2];
dvi_encoder_m0/encr/nb7 [3];
dvi_encoder_m0/encr/nb9 [1];
dvi_encoder_m0/encr/nb9 [2];
dvi_encoder_m0/encr/nb9 [3];
dvi_encoder_m0/encr/q_m [4];
dvi_encoder_m0/encr/q_m [6];
dvi_encoder_m0/encr/q_m_reg [0];
dvi_encoder_m0/encr/q_m_reg [1];
dvi_encoder_m0/encr/q_m_reg [2];
dvi_encoder_m0/encr/q_m_reg [3];
dvi_encoder_m0/encr/q_m_reg [4];
dvi_encoder_m0/encr/q_m_reg [5];
dvi_encoder_m0/encr/q_m_reg [6];
dvi_encoder_m0/encr/q_m_reg [7];
dvi_encoder_m0/encr/q_m_reg [8];
dvi_encoder_m0/green [0];
dvi_encoder_m0/green [1];
dvi_encoder_m0/green [2];
dvi_encoder_m0/green [3];
dvi_encoder_m0/green [4];
dvi_encoder_m0/green [5];
dvi_encoder_m0/green [6];
dvi_encoder_m0/green [7];
dvi_encoder_m0/green [8];
dvi_encoder_m0/green [9];
dvi_encoder_m0/red [0];
dvi_encoder_m0/red [1];
dvi_encoder_m0/red [2];
dvi_encoder_m0/red [3];
dvi_encoder_m0/red [4];
dvi_encoder_m0/red [5];
dvi_encoder_m0/red [6];
dvi_encoder_m0/red [7];
dvi_encoder_m0/red [8];
dvi_encoder_m0/red [9];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [1];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [1];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [2];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [3];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [4];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [1];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [2];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [3];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [4];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [1];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [2];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [3];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [4];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [1];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [2];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [3];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [4];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [1];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [2];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [3];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [4];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [1];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [2];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [3];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [4];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [0];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [4];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [0];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [1];
dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [2];
fifo_led/data0 [0];
fifo_led/data0 [1];
fifo_led/data0 [2];
fifo_led/data0 [3];
fifo_led/data0 [4];
fifo_led/data0 [5];
fifo_led/data0 [6];
fifo_led/data0 [7];
fifo_led/data0 [8];
fifo_led/data0 [9];
fifo_led/data0 [10];
fifo_led/data0 [11];
fifo_led/data0 [12];
fifo_led/data0 [13];
fifo_led/data0 [14];
fifo_led/data0 [15];
fifo_led/data0 [16];
fifo_led/data0 [17];
fifo_led/data0 [18];
fifo_led/data0 [19];
fifo_led/data0 [20];
fifo_led/data0 [21];
fifo_led/data0 [22];
fifo_led/data0 [23];
fifo_led/data0 [24];
fifo_led/data0 [25];
fifo_led/data0 [26];
fifo_led/data0 [27];
fifo_led/data0 [28];
fifo_led/data0 [29];
fifo_led/data0 [30];
fifo_led/data0 [31];
fifo_led/data0 [32];
fifo_led/data0 [33];
fifo_led/data0 [34];
fifo_led/data0 [35];
fifo_led/data0 [36];
fifo_led/data0 [37];
fifo_led/data0 [38];
fifo_led/data0 [39];
fifo_led/data0 [40];
fifo_led/data0 [41];
fifo_led/data0 [42];
fifo_led/data0 [43];
fifo_led/data0 [44];
fifo_led/data0 [45];
fifo_led/data0 [46];
fifo_led/data0 [47];
fifo_led/data0 [48];
fifo_led/data0 [49];
fifo_led/data0 [50];
fifo_led/data0 [51];
fifo_led/data0 [52];
fifo_led/data0 [53];
fifo_led/data0 [54];
fifo_led/data0 [55];
fifo_led/data0 [56];
fifo_led/data0 [57];
fifo_led/data0 [58];
fifo_led/data0 [59];
fifo_led/data0 [60];
fifo_led/data0 [61];
fifo_led/data0 [62];
fifo_led/data0 [63];
fifo_led/data0 [64];
fifo_led/data0 [65];
fifo_led/data0 [66];
fifo_led/data0 [67];
fifo_led/data0 [68];
fifo_led/data0 [69];
fifo_led/data0 [70];
fifo_led/data0 [71];
fifo_led/data0 [72];
fifo_led/data0 [73];
fifo_led/data0 [74];
fifo_led/data0 [75];
fifo_led/data0 [76];
fifo_led/data0 [77];
fifo_led/data0 [78];
fifo_led/data0 [79];
fifo_led/data0 [80];
fifo_led/data0 [81];
fifo_led/data0 [82];
fifo_led/data0 [83];
fifo_led/data0 [84];
fifo_led/data0 [85];
fifo_led/data0 [86];
fifo_led/data0 [87];
fifo_led/data0 [88];
fifo_led/data0 [89];
fifo_led/data0 [90];
fifo_led/data0 [91];
fifo_led/data0 [92];
fifo_led/data0 [93];
fifo_led/data0 [94];
fifo_led/data0 [95];
fifo_led/data0 [96];
fifo_led/data0 [97];
fifo_led/data0 [98];
fifo_led/data0 [99];
fifo_led/data0 [100];
fifo_led/data0 [101];
fifo_led/data0 [102];
fifo_led/data0 [103];
fifo_led/data0 [104];
fifo_led/data0 [105];
fifo_led/data0 [106];
fifo_led/data0 [107];
fifo_led/data0 [108];
fifo_led/data0 [109];
fifo_led/data0 [110];
fifo_led/data0 [111];
fifo_led/data0 [112];
fifo_led/data0 [113];
fifo_led/data0 [114];
fifo_led/data0 [115];
fifo_led/data0 [116];
fifo_led/data0 [117];
fifo_led/data0 [118];
fifo_led/data0 [119];
fifo_led/data0 [120];
fifo_led/data0 [121];
fifo_led/data0 [122];
fifo_led/data0 [123];
fifo_led/data0 [124];
fifo_led/data0 [125];
fifo_led/data0 [126];
fifo_led/data0 [127];
fifo_led/data0 [128];
fifo_led/data0 [129];
fifo_led/data0 [130];
fifo_led/data0 [131];
fifo_led/data0 [132];
fifo_led/data0 [133];
fifo_led/data0 [134];
fifo_led/data0 [135];
fifo_led/data0 [136];
fifo_led/data0 [137];
fifo_led/data0 [138];
fifo_led/data0 [139];
fifo_led/data0 [140];
fifo_led/data0 [141];
fifo_led/data0 [142];
fifo_led/data0 [143];
fifo_led/data0 [144];
fifo_led/data0 [145];
fifo_led/data0 [146];
fifo_led/data0 [147];
fifo_led/data0 [148];
fifo_led/data0 [149];
fifo_led/data0 [150];
fifo_led/data0 [151];
fifo_led/data0 [152];
fifo_led/data0 [153];
fifo_led/data0 [154];
fifo_led/data0 [155];
fifo_led/data0 [156];
fifo_led/data0 [157];
fifo_led/data0 [158];
fifo_led/data0 [159];
fifo_led/data0 [160];
fifo_led/data0 [161];
fifo_led/data0 [162];
fifo_led/data0 [163];
fifo_led/data0 [164];
fifo_led/data0 [165];
fifo_led/data0 [166];
fifo_led/data0 [167];
fifo_led/data0 [168];
fifo_led/data0 [169];
fifo_led/data0 [170];
fifo_led/data0 [171];
fifo_led/data0 [172];
fifo_led/data0 [173];
fifo_led/data0 [174];
fifo_led/data0 [175];
fifo_led/data0 [176];
fifo_led/data0 [177];
fifo_led/data0 [178];
fifo_led/data0 [179];
fifo_led/data0 [180];
fifo_led/data0 [181];
fifo_led/data0 [182];
fifo_led/data0 [183];
fifo_led/data0 [184];
fifo_led/data0 [185];
fifo_led/data0 [186];
fifo_led/data0 [187];
fifo_led/data0 [188];
fifo_led/data0 [189];
fifo_led/data0 [190];
fifo_led/data0 [191];
fifo_led/data0 [192];
fifo_led/data0 [193];
fifo_led/data0 [194];
fifo_led/data0 [195];
fifo_led/data0 [196];
fifo_led/data0 [197];
fifo_led/data0 [198];
fifo_led/data0 [199];
fifo_led/data0 [200];
fifo_led/data0 [201];
fifo_led/data0 [202];
fifo_led/data0 [203];
fifo_led/data0 [204];
fifo_led/data0 [205];
fifo_led/data0 [206];
fifo_led/data0 [207];
fifo_led/data0 [208];
fifo_led/data0 [209];
fifo_led/data0 [210];
fifo_led/data0 [211];
fifo_led/data0 [212];
fifo_led/data0 [213];
fifo_led/data0 [214];
fifo_led/data0 [215];
fifo_led/data0 [216];
fifo_led/data0 [217];
fifo_led/data0 [218];
fifo_led/data0 [219];
fifo_led/data0 [220];
fifo_led/data0 [221];
fifo_led/data0 [222];
fifo_led/data0 [223];
fifo_led/data0 [224];
fifo_led/data0 [225];
fifo_led/data0 [226];
fifo_led/data0 [227];
fifo_led/data0 [228];
fifo_led/data0 [229];
fifo_led/data0 [230];
fifo_led/data0 [231];
fifo_led/data0 [232];
fifo_led/data0 [233];
fifo_led/data0 [234];
fifo_led/data0 [235];
fifo_led/data0 [236];
fifo_led/data0 [237];
fifo_led/data0 [238];
fifo_led/data0 [239];
fifo_led/data0 [240];
fifo_led/data0 [241];
fifo_led/data0 [242];
fifo_led/data0 [243];
fifo_led/data0 [244];
fifo_led/data0 [245];
fifo_led/data0 [246];
fifo_led/data0 [247];
fifo_led/data0 [248];
fifo_led/data0 [249];
fifo_led/data0 [250];
fifo_led/data0 [251];
fifo_led/data0 [252];
fifo_led/data0 [253];
fifo_led/data0 [254];
fifo_led/data0 [255];
fifo_led/data0 [256];
fifo_led/data0 [257];
fifo_led/data0 [258];
fifo_led/data0 [259];
fifo_led/data0 [260];
fifo_led/data0 [261];
fifo_led/data0 [262];
fifo_led/data0 [263];
fifo_led/data0 [264];
fifo_led/data0 [265];
fifo_led/data0 [266];
fifo_led/data0 [267];
fifo_led/data0 [268];
fifo_led/data0 [269];
fifo_led/data0 [270];
fifo_led/data0 [271];
fifo_led/data0 [272];
fifo_led/data0 [273];
fifo_led/data0 [274];
fifo_led/data0 [275];
fifo_led/data0 [276];
fifo_led/data0 [277];
fifo_led/data0 [278];
fifo_led/data0 [279];
fifo_led/data0 [280];
fifo_led/data0 [281];
fifo_led/data0 [282];
fifo_led/data0 [283];
fifo_led/data0 [284];
fifo_led/data0 [285];
fifo_led/data0 [286];
fifo_led/data0 [287];
fifo_led/data0 [288];
fifo_led/data0 [289];
fifo_led/data0 [290];
fifo_led/data0 [291];
fifo_led/data0 [292];
fifo_led/data0 [293];
fifo_led/data0 [294];
fifo_led/data0 [295];
fifo_led/data0 [296];
fifo_led/data0 [297];
fifo_led/data0 [298];
fifo_led/data0 [299];
fifo_led/data0 [300];
fifo_led/data0 [301];
fifo_led/data0 [302];
fifo_led/data0 [303];
fifo_led/data0 [304];
fifo_led/data0 [305];
fifo_led/data0 [306];
fifo_led/data0 [307];
fifo_led/data0 [308];
fifo_led/data0 [309];
fifo_led/data0 [310];
fifo_led/data0 [311];
fifo_led/data0 [312];
fifo_led/data0 [313];
fifo_led/data0 [314];
fifo_led/data0 [315];
fifo_led/data0 [316];
fifo_led/data0 [317];
fifo_led/data0 [318];
fifo_led/data0 [319];
fifo_led/data_cnt [0];
fifo_led/data_cnt [1];
fifo_led/data_cnt [2];
fifo_led/data_cnt [3];
fifo_led/data_cnt [4];
fifo_led/data_cnt [5];
fifo_led/dout [0];
fifo_led/dout [1];
fifo_led/dout [2];
fifo_led/dout [3];
fifo_led/dout [4];
fifo_led/dout [5];
fifo_led/dout [6];
fifo_led/dout [7];
fifo_led/u_WS2812/N204 [1];
fifo_led/u_WS2812/N204 [2];
fifo_led/u_WS2812/N204 [3];
fifo_led/u_WS2812/N204 [4];
fifo_led/u_WS2812/N204 [5];
fifo_led/u_WS2812/N204 [6];
fifo_led/u_WS2812/N204 [7];
fifo_led/u_WS2812/N207 [4];
fifo_led/u_WS2812/N207 [5];
fifo_led/u_WS2812/N207 [6];
fifo_led/u_WS2812/N207 [7];
fifo_led/u_WS2812/N207 [8];
fifo_led/u_WS2812/N207 [9];
fifo_led/u_WS2812/N207 [10];
fifo_led/u_WS2812/N209 [21];
fifo_led/u_WS2812/N224 [0];
fifo_led/u_WS2812/N224 [1];
fifo_led/u_WS2812/N224 [2];
fifo_led/u_WS2812/N224 [3];
fifo_led/u_WS2812/N224 [4];
fifo_led/u_WS2812/N224 [5];
fifo_led/u_WS2812/N224 [6];
fifo_led/u_WS2812/N224 [7];
fifo_led/u_WS2812/RGB[0] [0];
fifo_led/u_WS2812/RGB[0] [1];
fifo_led/u_WS2812/RGB[0] [2];
fifo_led/u_WS2812/RGB[0] [3];
fifo_led/u_WS2812/RGB[0] [4];
fifo_led/u_WS2812/RGB[0] [5];
fifo_led/u_WS2812/RGB[0] [6];
fifo_led/u_WS2812/RGB[0] [7];
fifo_led/u_WS2812/RGB[1] [0];
fifo_led/u_WS2812/RGB[1] [1];
fifo_led/u_WS2812/RGB[1] [2];
fifo_led/u_WS2812/RGB[1] [3];
fifo_led/u_WS2812/RGB[1] [4];
fifo_led/u_WS2812/RGB[1] [5];
fifo_led/u_WS2812/RGB[1] [6];
fifo_led/u_WS2812/RGB[1] [7];
fifo_led/u_WS2812/RGB[2] [0];
fifo_led/u_WS2812/RGB[2] [1];
fifo_led/u_WS2812/RGB[2] [2];
fifo_led/u_WS2812/RGB[2] [3];
fifo_led/u_WS2812/RGB[2] [4];
fifo_led/u_WS2812/RGB[2] [5];
fifo_led/u_WS2812/RGB[2] [6];
fifo_led/u_WS2812/RGB[2] [7];
fifo_led/u_WS2812/RGB[3] [0];
fifo_led/u_WS2812/RGB[3] [1];
fifo_led/u_WS2812/RGB[3] [2];
fifo_led/u_WS2812/RGB[3] [3];
fifo_led/u_WS2812/RGB[3] [4];
fifo_led/u_WS2812/RGB[3] [5];
fifo_led/u_WS2812/RGB[3] [6];
fifo_led/u_WS2812/RGB[3] [7];
fifo_led/u_WS2812/RGB[4] [0];
fifo_led/u_WS2812/RGB[4] [1];
fifo_led/u_WS2812/RGB[4] [2];
fifo_led/u_WS2812/RGB[4] [3];
fifo_led/u_WS2812/RGB[4] [4];
fifo_led/u_WS2812/RGB[4] [5];
fifo_led/u_WS2812/RGB[4] [6];
fifo_led/u_WS2812/RGB[4] [7];
fifo_led/u_WS2812/RGB[5] [0];
fifo_led/u_WS2812/RGB[5] [1];
fifo_led/u_WS2812/RGB[5] [2];
fifo_led/u_WS2812/RGB[5] [3];
fifo_led/u_WS2812/RGB[5] [4];
fifo_led/u_WS2812/RGB[5] [5];
fifo_led/u_WS2812/RGB[5] [6];
fifo_led/u_WS2812/RGB[5] [7];
fifo_led/u_WS2812/RGB[6] [0];
fifo_led/u_WS2812/RGB[6] [1];
fifo_led/u_WS2812/RGB[6] [2];
fifo_led/u_WS2812/RGB[6] [3];
fifo_led/u_WS2812/RGB[6] [4];
fifo_led/u_WS2812/RGB[6] [5];
fifo_led/u_WS2812/RGB[6] [6];
fifo_led/u_WS2812/RGB[6] [7];
fifo_led/u_WS2812/RGB[7] [0];
fifo_led/u_WS2812/RGB[7] [1];
fifo_led/u_WS2812/RGB[7] [2];
fifo_led/u_WS2812/RGB[7] [3];
fifo_led/u_WS2812/RGB[7] [4];
fifo_led/u_WS2812/RGB[7] [5];
fifo_led/u_WS2812/RGB[7] [6];
fifo_led/u_WS2812/RGB[7] [7];
fifo_led/u_WS2812/RGB[8] [0];
fifo_led/u_WS2812/RGB[8] [1];
fifo_led/u_WS2812/RGB[8] [2];
fifo_led/u_WS2812/RGB[8] [3];
fifo_led/u_WS2812/RGB[8] [4];
fifo_led/u_WS2812/RGB[8] [5];
fifo_led/u_WS2812/RGB[8] [6];
fifo_led/u_WS2812/RGB[8] [7];
fifo_led/u_WS2812/RGB[9] [0];
fifo_led/u_WS2812/RGB[9] [1];
fifo_led/u_WS2812/RGB[9] [2];
fifo_led/u_WS2812/RGB[9] [3];
fifo_led/u_WS2812/RGB[9] [4];
fifo_led/u_WS2812/RGB[9] [5];
fifo_led/u_WS2812/RGB[9] [6];
fifo_led/u_WS2812/RGB[9] [7];
fifo_led/u_WS2812/RGB[10] [0];
fifo_led/u_WS2812/RGB[10] [1];
fifo_led/u_WS2812/RGB[10] [2];
fifo_led/u_WS2812/RGB[10] [3];
fifo_led/u_WS2812/RGB[10] [4];
fifo_led/u_WS2812/RGB[10] [5];
fifo_led/u_WS2812/RGB[10] [6];
fifo_led/u_WS2812/RGB[10] [7];
fifo_led/u_WS2812/RGB[11] [0];
fifo_led/u_WS2812/RGB[11] [1];
fifo_led/u_WS2812/RGB[11] [2];
fifo_led/u_WS2812/RGB[11] [3];
fifo_led/u_WS2812/RGB[11] [4];
fifo_led/u_WS2812/RGB[11] [5];
fifo_led/u_WS2812/RGB[11] [6];
fifo_led/u_WS2812/RGB[11] [7];
fifo_led/u_WS2812/RGB[12] [0];
fifo_led/u_WS2812/RGB[12] [1];
fifo_led/u_WS2812/RGB[12] [2];
fifo_led/u_WS2812/RGB[12] [3];
fifo_led/u_WS2812/RGB[12] [4];
fifo_led/u_WS2812/RGB[12] [5];
fifo_led/u_WS2812/RGB[12] [6];
fifo_led/u_WS2812/RGB[12] [7];
fifo_led/u_WS2812/RGB[13] [0];
fifo_led/u_WS2812/RGB[13] [1];
fifo_led/u_WS2812/RGB[13] [2];
fifo_led/u_WS2812/RGB[13] [3];
fifo_led/u_WS2812/RGB[13] [4];
fifo_led/u_WS2812/RGB[13] [5];
fifo_led/u_WS2812/RGB[13] [6];
fifo_led/u_WS2812/RGB[13] [7];
fifo_led/u_WS2812/RGB[14] [0];
fifo_led/u_WS2812/RGB[14] [1];
fifo_led/u_WS2812/RGB[14] [2];
fifo_led/u_WS2812/RGB[14] [3];
fifo_led/u_WS2812/RGB[14] [4];
fifo_led/u_WS2812/RGB[14] [5];
fifo_led/u_WS2812/RGB[14] [6];
fifo_led/u_WS2812/RGB[14] [7];
fifo_led/u_WS2812/RGB[15] [0];
fifo_led/u_WS2812/RGB[15] [1];
fifo_led/u_WS2812/RGB[15] [2];
fifo_led/u_WS2812/RGB[15] [3];
fifo_led/u_WS2812/RGB[15] [4];
fifo_led/u_WS2812/RGB[15] [5];
fifo_led/u_WS2812/RGB[15] [6];
fifo_led/u_WS2812/RGB[15] [7];
fifo_led/u_WS2812/RGB[16] [0];
fifo_led/u_WS2812/RGB[16] [1];
fifo_led/u_WS2812/RGB[16] [2];
fifo_led/u_WS2812/RGB[16] [3];
fifo_led/u_WS2812/RGB[16] [4];
fifo_led/u_WS2812/RGB[16] [5];
fifo_led/u_WS2812/RGB[16] [6];
fifo_led/u_WS2812/RGB[16] [7];
fifo_led/u_WS2812/RGB[17] [0];
fifo_led/u_WS2812/RGB[17] [1];
fifo_led/u_WS2812/RGB[17] [2];
fifo_led/u_WS2812/RGB[17] [3];
fifo_led/u_WS2812/RGB[17] [4];
fifo_led/u_WS2812/RGB[17] [5];
fifo_led/u_WS2812/RGB[17] [6];
fifo_led/u_WS2812/RGB[17] [7];
fifo_led/u_WS2812/RGB[18] [0];
fifo_led/u_WS2812/RGB[18] [1];
fifo_led/u_WS2812/RGB[18] [2];
fifo_led/u_WS2812/RGB[18] [3];
fifo_led/u_WS2812/RGB[18] [4];
fifo_led/u_WS2812/RGB[18] [5];
fifo_led/u_WS2812/RGB[18] [6];
fifo_led/u_WS2812/RGB[18] [7];
fifo_led/u_WS2812/RGB[19] [0];
fifo_led/u_WS2812/RGB[19] [1];
fifo_led/u_WS2812/RGB[19] [2];
fifo_led/u_WS2812/RGB[19] [3];
fifo_led/u_WS2812/RGB[19] [4];
fifo_led/u_WS2812/RGB[19] [5];
fifo_led/u_WS2812/RGB[19] [6];
fifo_led/u_WS2812/RGB[19] [7];
fifo_led/u_WS2812/RGB[20] [0];
fifo_led/u_WS2812/RGB[20] [1];
fifo_led/u_WS2812/RGB[20] [2];
fifo_led/u_WS2812/RGB[20] [3];
fifo_led/u_WS2812/RGB[20] [4];
fifo_led/u_WS2812/RGB[20] [5];
fifo_led/u_WS2812/RGB[20] [6];
fifo_led/u_WS2812/RGB[20] [7];
fifo_led/u_WS2812/RGB[21] [0];
fifo_led/u_WS2812/RGB[21] [1];
fifo_led/u_WS2812/RGB[21] [2];
fifo_led/u_WS2812/RGB[21] [3];
fifo_led/u_WS2812/RGB[21] [4];
fifo_led/u_WS2812/RGB[21] [5];
fifo_led/u_WS2812/RGB[21] [6];
fifo_led/u_WS2812/RGB[21] [7];
fifo_led/u_WS2812/RGB[22] [0];
fifo_led/u_WS2812/RGB[22] [1];
fifo_led/u_WS2812/RGB[22] [2];
fifo_led/u_WS2812/RGB[22] [3];
fifo_led/u_WS2812/RGB[22] [4];
fifo_led/u_WS2812/RGB[22] [5];
fifo_led/u_WS2812/RGB[22] [6];
fifo_led/u_WS2812/RGB[22] [7];
fifo_led/u_WS2812/RGB[23] [0];
fifo_led/u_WS2812/RGB[23] [1];
fifo_led/u_WS2812/RGB[23] [2];
fifo_led/u_WS2812/RGB[23] [3];
fifo_led/u_WS2812/RGB[23] [4];
fifo_led/u_WS2812/RGB[23] [5];
fifo_led/u_WS2812/RGB[23] [6];
fifo_led/u_WS2812/RGB[23] [7];
fifo_led/u_WS2812/RGB[24] [0];
fifo_led/u_WS2812/RGB[24] [1];
fifo_led/u_WS2812/RGB[24] [2];
fifo_led/u_WS2812/RGB[24] [3];
fifo_led/u_WS2812/RGB[24] [4];
fifo_led/u_WS2812/RGB[24] [5];
fifo_led/u_WS2812/RGB[24] [6];
fifo_led/u_WS2812/RGB[24] [7];
fifo_led/u_WS2812/RGB[25] [0];
fifo_led/u_WS2812/RGB[25] [1];
fifo_led/u_WS2812/RGB[25] [2];
fifo_led/u_WS2812/RGB[25] [3];
fifo_led/u_WS2812/RGB[25] [4];
fifo_led/u_WS2812/RGB[25] [5];
fifo_led/u_WS2812/RGB[25] [6];
fifo_led/u_WS2812/RGB[25] [7];
fifo_led/u_WS2812/RGB[26] [0];
fifo_led/u_WS2812/RGB[26] [1];
fifo_led/u_WS2812/RGB[26] [2];
fifo_led/u_WS2812/RGB[26] [3];
fifo_led/u_WS2812/RGB[26] [4];
fifo_led/u_WS2812/RGB[26] [5];
fifo_led/u_WS2812/RGB[26] [6];
fifo_led/u_WS2812/RGB[26] [7];
fifo_led/u_WS2812/RGB[27] [0];
fifo_led/u_WS2812/RGB[27] [1];
fifo_led/u_WS2812/RGB[27] [2];
fifo_led/u_WS2812/RGB[27] [3];
fifo_led/u_WS2812/RGB[27] [4];
fifo_led/u_WS2812/RGB[27] [5];
fifo_led/u_WS2812/RGB[27] [6];
fifo_led/u_WS2812/RGB[27] [7];
fifo_led/u_WS2812/RGB[28] [0];
fifo_led/u_WS2812/RGB[28] [1];
fifo_led/u_WS2812/RGB[28] [2];
fifo_led/u_WS2812/RGB[28] [3];
fifo_led/u_WS2812/RGB[28] [4];
fifo_led/u_WS2812/RGB[28] [5];
fifo_led/u_WS2812/RGB[28] [6];
fifo_led/u_WS2812/RGB[28] [7];
fifo_led/u_WS2812/RGB[29] [0];
fifo_led/u_WS2812/RGB[29] [1];
fifo_led/u_WS2812/RGB[29] [2];
fifo_led/u_WS2812/RGB[29] [3];
fifo_led/u_WS2812/RGB[29] [4];
fifo_led/u_WS2812/RGB[29] [5];
fifo_led/u_WS2812/RGB[29] [6];
fifo_led/u_WS2812/RGB[29] [7];
fifo_led/u_WS2812/RGB[30] [0];
fifo_led/u_WS2812/RGB[30] [1];
fifo_led/u_WS2812/RGB[30] [2];
fifo_led/u_WS2812/RGB[30] [3];
fifo_led/u_WS2812/RGB[30] [4];
fifo_led/u_WS2812/RGB[30] [5];
fifo_led/u_WS2812/RGB[30] [6];
fifo_led/u_WS2812/RGB[30] [7];
fifo_led/u_WS2812/RGB[31] [0];
fifo_led/u_WS2812/RGB[31] [1];
fifo_led/u_WS2812/RGB[31] [2];
fifo_led/u_WS2812/RGB[31] [3];
fifo_led/u_WS2812/RGB[31] [4];
fifo_led/u_WS2812/RGB[31] [5];
fifo_led/u_WS2812/RGB[31] [6];
fifo_led/u_WS2812/RGB[31] [7];
fifo_led/u_WS2812/RGB[32] [0];
fifo_led/u_WS2812/RGB[32] [1];
fifo_led/u_WS2812/RGB[32] [2];
fifo_led/u_WS2812/RGB[32] [3];
fifo_led/u_WS2812/RGB[32] [4];
fifo_led/u_WS2812/RGB[32] [5];
fifo_led/u_WS2812/RGB[32] [6];
fifo_led/u_WS2812/RGB[32] [7];
fifo_led/u_WS2812/RGB[33] [0];
fifo_led/u_WS2812/RGB[33] [1];
fifo_led/u_WS2812/RGB[33] [2];
fifo_led/u_WS2812/RGB[33] [3];
fifo_led/u_WS2812/RGB[33] [4];
fifo_led/u_WS2812/RGB[33] [5];
fifo_led/u_WS2812/RGB[33] [6];
fifo_led/u_WS2812/RGB[33] [7];
fifo_led/u_WS2812/RGB[34] [0];
fifo_led/u_WS2812/RGB[34] [1];
fifo_led/u_WS2812/RGB[34] [2];
fifo_led/u_WS2812/RGB[34] [3];
fifo_led/u_WS2812/RGB[34] [4];
fifo_led/u_WS2812/RGB[34] [5];
fifo_led/u_WS2812/RGB[34] [6];
fifo_led/u_WS2812/RGB[34] [7];
fifo_led/u_WS2812/RGB[35] [0];
fifo_led/u_WS2812/RGB[35] [1];
fifo_led/u_WS2812/RGB[35] [2];
fifo_led/u_WS2812/RGB[35] [3];
fifo_led/u_WS2812/RGB[35] [4];
fifo_led/u_WS2812/RGB[35] [5];
fifo_led/u_WS2812/RGB[35] [6];
fifo_led/u_WS2812/RGB[35] [7];
fifo_led/u_WS2812/RGB[36] [0];
fifo_led/u_WS2812/RGB[36] [1];
fifo_led/u_WS2812/RGB[36] [2];
fifo_led/u_WS2812/RGB[36] [3];
fifo_led/u_WS2812/RGB[36] [4];
fifo_led/u_WS2812/RGB[36] [5];
fifo_led/u_WS2812/RGB[36] [6];
fifo_led/u_WS2812/RGB[36] [7];
fifo_led/u_WS2812/RGB[37] [0];
fifo_led/u_WS2812/RGB[37] [1];
fifo_led/u_WS2812/RGB[37] [2];
fifo_led/u_WS2812/RGB[37] [3];
fifo_led/u_WS2812/RGB[37] [4];
fifo_led/u_WS2812/RGB[37] [5];
fifo_led/u_WS2812/RGB[37] [6];
fifo_led/u_WS2812/RGB[37] [7];
fifo_led/u_WS2812/RGB[38] [0];
fifo_led/u_WS2812/RGB[38] [1];
fifo_led/u_WS2812/RGB[38] [2];
fifo_led/u_WS2812/RGB[38] [3];
fifo_led/u_WS2812/RGB[38] [4];
fifo_led/u_WS2812/RGB[38] [5];
fifo_led/u_WS2812/RGB[38] [6];
fifo_led/u_WS2812/RGB[38] [7];
fifo_led/u_WS2812/RGB[39] [0];
fifo_led/u_WS2812/RGB[39] [1];
fifo_led/u_WS2812/RGB[39] [2];
fifo_led/u_WS2812/RGB[39] [3];
fifo_led/u_WS2812/RGB[39] [4];
fifo_led/u_WS2812/RGB[39] [5];
fifo_led/u_WS2812/RGB[39] [6];
fifo_led/u_WS2812/RGB[39] [7];
fifo_led/u_WS2812/cnt [0];
fifo_led/u_WS2812/cnt [1];
fifo_led/u_WS2812/cnt [2];
fifo_led/u_WS2812/cnt [3];
fifo_led/u_WS2812/cnt [4];
fifo_led/u_WS2812/cnt [5];
fifo_led/u_WS2812/cnt [6];
fifo_led/u_WS2812/cnt [7];
fifo_led/u_WS2812/cnt [8];
fifo_led/u_WS2812/cnt [9];
fifo_led/u_WS2812/data_cnt_r [0];
fifo_led/u_WS2812/data_cnt_r [1];
fifo_led/u_WS2812/data_cnt_r [2];
fifo_led/u_WS2812/data_cnt_r [3];
fifo_led/u_WS2812/data_cnt_r [4];
fifo_led/u_WS2812/fifo_led/u_WS2812/N1.co [2];
fifo_led/u_WS2812/fifo_led/u_WS2812/N207.co [6];
fifo_led/u_WS2812/fifo_led/u_WS2812/N207.co [8];
fifo_led/u_WS2812/fifo_led/u_WS2812/N207.co [10];
fifo_led/u_WS2812/i [0];
fifo_led/u_WS2812/i [1];
fifo_led/u_WS2812/i [2];
fifo_led/u_WS2812/i [3];
fifo_led/u_WS2812/i [4];
fifo_led/u_WS2812/i [5];
fifo_led/u_WS2812/i [6];
fifo_led/u_WS2812/i [7];
fifo_led/u_WS2812/i [8];
fifo_led/u_WS2812/i [9];
fifo_led/u_WS2812/led_cnt [0];
fifo_led/u_WS2812/led_cnt [1];
fifo_led/u_WS2812/led_cnt [2];
fifo_led/u_WS2812/led_cnt [3];
fifo_led/u_WS2812/led_cnt [4];
fifo_led/u_WS2812/led_cnt [5];
fifo_led/u_WS2812/sys_cnt [0];
fifo_led/u_WS2812/sys_cnt [1];
fifo_led/u_WS2812/sys_cnt [2];
fifo_led/u_WS2812/sys_cnt [3];
fifo_led/u_WS2812/sys_cnt [4];
fifo_led/u_WS2812/sys_cnt [5];
fifo_led/u_WS2812/sys_cnt [6];
fifo_led/u_WS2812/sys_cnt [7];
fifo_led/u_WS2812/sys_cnt [8];
fifo_led/u_WS2812/sys_cnt [9];
fifo_led/u_WS2812/sys_cnt [10];
fifo_led/u_WS2812/sys_cnt [11];
fifo_led/u_WS2812/sys_cnt [12];
fifo_led/u_WS2812/sys_cnt [13];
fifo_led/u_WS2812/sys_cnt [14];
fifo_led/u_WS2812/sys_cnt [15];
fifo_led/u_WS2812/sys_cnt [16];
fifo_led/u_WS2812/sys_cnt [17];
fifo_led/u_WS2812/sys_cnt [18];
fifo_led/u_WS2812/sys_cnt [19];
fifo_led/u_WS2812/sys_cnt [20];
fifo_led/u_WS2812/sys_cnt [21];
fifo_led/u_WS2812/sys_cnt [22];
fifo_led/u_WS2812/sys_cnt [23];
fifo_led/u_WS2812/sys_cnt [24];
fifo_led/u_WS2812/sys_cnt [25];
fifo_led/u_WS2812/sys_cnt [26];
fifo_led/u_WS2812/sys_cnt [27];
fifo_led/u_WS2812/sys_cnt [28];
fifo_led/u_WS2812/sys_cnt [29];
fifo_led/u_WS2812/sys_cnt [30];
fifo_led/u_WS2812/sys_cnt [31];
fifo_led/u_WS2812/sys_cnt [32];
fifo_led/u_WS2812/sys_cnt [33];
fifo_led/u_WS2812/sys_cnt [34];
fifo_led/u_WS2812/sys_cnt [35];
fifo_led/u_WS2812/sys_cnt [36];
fifo_led/u_WS2812/sys_cnt [37];
fifo_led/u_WS2812/sys_cnt [38];
fifo_led/u_WS2812/sys_cnt [39];
fifo_led/u_WS2812/sys_cnt [40];
fifo_led/u_WS2812/sys_cnt [41];
fifo_led/u_WS2812/sys_cnt [42];
fifo_led/u_WS2812/sys_cnt [43];
fifo_led/u_WS2812/sys_cnt [44];
fifo_led/u_WS2812/sys_cnt [45];
fifo_led/u_WS2812/sys_cnt [46];
fifo_led/u_WS2812/sys_cnt [47];
fifo_led/u_WS2812/sys_cnt [48];
fifo_led/u_WS2812/sys_cnt [49];
fifo_led/u_data_tx/cnt [0];
fifo_led/u_data_tx/cnt [1];
fifo_led/u_data_tx/cnt [2];
fifo_led/u_data_tx/cnt [3];
fifo_led/u_data_tx/cnt [4];
fifo_led/u_data_tx/cnt [5];
fifo_led/u_data_tx/fifo_led/u_data_tx/N9.co [2];
fifo_led/u_data_tx/fifo_led/u_data_tx/N9.co [4];
fifo_led/u_hc595/rdata [0];
fifo_led/u_hc595/rdata [1];
fifo_led/u_hc595/rdata [2];
fifo_led/u_hc595/rdata [3];
fifo_led/u_hc595/rdata [4];
fifo_led/u_hc595/rdata [5];
fifo_led/u_hc595/rdata [6];
fifo_led/u_hc595/rdata [7];
fifo_led/u_hc595/rdata [8];
fifo_led/u_hc595/rdata [9];
fifo_led/u_hc595/rdata [10];
fifo_led/u_hc595/rdata [11];
fifo_led/u_hc595/rdata [12];
fifo_led/u_hc595/rdata [13];
fifo_led/u_hc595/rdata [14];
fifo_led/u_hc595/rdata [15];
fifo_led/u_hc595/rdata [16];
fifo_led/u_hc595/rdata [17];
fifo_led/u_hc595/rdata [18];
fifo_led/u_hc595/rdata [19];
fifo_led/u_hc595/rdata [20];
fifo_led/u_hc595/rdata [21];
fifo_led/u_hc595/rdata [22];
fifo_led/u_hc595/rdata [23];
fifo_led/u_hc595/rdata [24];
fifo_led/u_hc595/rdata [25];
fifo_led/u_hc595/rdata [26];
fifo_led/u_hc595/rdata [27];
fifo_led/u_hc595/rdata [28];
fifo_led/u_hc595/rdata [29];
fifo_led/u_hc595/rdata [30];
fifo_led/u_hc595/rdata [31];
fifo_led/u_hc595/rdata [32];
fifo_led/u_hc595/rdata [33];
fifo_led/u_hc595/rdata [34];
fifo_led/u_hc595/rdata [35];
fifo_led/u_hc595/rdata [36];
fifo_led/u_hc595/rdata [37];
fifo_led/u_hc595/rdata [38];
fifo_led/u_hc595/rdata [39];
fifo_led/u_hc595/shcp_edge_cnt [0];
fifo_led/u_hc595/shcp_edge_cnt [1];
fifo_led/u_hc595/shcp_edge_cnt [2];
fifo_led/u_hc595/shcp_edge_cnt [3];
fifo_led/u_hc595/shcp_edge_cnt [4];
fifo_led/u_hc595/shcp_edge_cnt [5];
fifo_led/u_port_in/cnt [0];
fifo_led/u_port_in/cnt [1];
fifo_led/u_port_in/cnt [2];
fifo_led/u_port_in/cnt [3];
fifo_led/u_port_in/cnt [4];
fifo_led/u_port_in/cnt [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N2 [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N79 [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N157.co [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N157.co [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N160.co [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/N160.co [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rbin [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rptr [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rrptr [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr1 [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/rwptr2 [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wbin [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wptr [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2 [10];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wwptr [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [9];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [0];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [1];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [2];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [3];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [4];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [5];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [6];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [7];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [8];
fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [9];
frame_read_write_m0/frame_fifo_read_m0/N90 [6];
frame_read_write_m0/frame_fifo_read_m0/N90 [7];
frame_read_write_m0/frame_fifo_read_m0/N90 [8];
frame_read_write_m0/frame_fifo_read_m0/N90 [9];
frame_read_write_m0/frame_fifo_read_m0/N90 [10];
frame_read_write_m0/frame_fifo_read_m0/N90 [11];
frame_read_write_m0/frame_fifo_read_m0/N90 [12];
frame_read_write_m0/frame_fifo_read_m0/N90 [13];
frame_read_write_m0/frame_fifo_read_m0/N90 [14];
frame_read_write_m0/frame_fifo_read_m0/N90 [15];
frame_read_write_m0/frame_fifo_read_m0/N90 [16];
frame_read_write_m0/frame_fifo_read_m0/N90 [17];
frame_read_write_m0/frame_fifo_read_m0/N90 [18];
frame_read_write_m0/frame_fifo_read_m0/N90 [19];
frame_read_write_m0/frame_fifo_read_m0/N90 [20];
frame_read_write_m0/frame_fifo_read_m0/N90 [21];
frame_read_write_m0/frame_fifo_read_m0/N90 [22];
frame_read_write_m0/frame_fifo_read_m0/N90 [23];
frame_read_write_m0/frame_fifo_read_m0/N90 [24];
frame_read_write_m0/frame_fifo_read_m0/N93 [6];
frame_read_write_m0/frame_fifo_read_m0/N93 [7];
frame_read_write_m0/frame_fifo_read_m0/N93 [8];
frame_read_write_m0/frame_fifo_read_m0/N93 [9];
frame_read_write_m0/frame_fifo_read_m0/N93 [10];
frame_read_write_m0/frame_fifo_read_m0/N93 [11];
frame_read_write_m0/frame_fifo_read_m0/N93 [12];
frame_read_write_m0/frame_fifo_read_m0/N93 [13];
frame_read_write_m0/frame_fifo_read_m0/N93 [14];
frame_read_write_m0/frame_fifo_read_m0/N93 [15];
frame_read_write_m0/frame_fifo_read_m0/N93 [16];
frame_read_write_m0/frame_fifo_read_m0/N93 [17];
frame_read_write_m0/frame_fifo_read_m0/N93 [18];
frame_read_write_m0/frame_fifo_read_m0/N93 [19];
frame_read_write_m0/frame_fifo_read_m0/N93 [20];
frame_read_write_m0/frame_fifo_read_m0/N93 [21];
frame_read_write_m0/frame_fifo_read_m0/N93 [22];
frame_read_write_m0/frame_fifo_read_m0/N93 [23];
frame_read_write_m0/frame_fifo_read_m0/N93 [24];
frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co [6];
frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co [10];
frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co [14];
frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co [18];
frame_read_write_m0/frame_fifo_read_m0/frame_read_write_m0/frame_fifo_read_m0/N100.co [22];
frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0 [0];
frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0 [1];
frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [0];
frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d1 [1];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [6];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [7];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [8];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [9];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [10];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [11];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [12];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [13];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [14];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [15];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [16];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [17];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [18];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [19];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [20];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [21];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [22];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [23];
frame_read_write_m0/frame_fifo_read_m0/read_cnt [24];
frame_read_write_m0/frame_fifo_read_m0/read_len_d0 [11];
frame_read_write_m0/frame_fifo_read_m0/read_len_d1 [11];
frame_read_write_m0/frame_fifo_read_m0/read_len_latch [11];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [0];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [1];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [2];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [3];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [4];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [6];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [7];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [8];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [9];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [10];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [11];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [12];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [13];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [14];
frame_read_write_m0/frame_fifo_read_m0/wait_cnt [15];
frame_read_write_m0/frame_fifo_write_m0/N78 [6];
frame_read_write_m0/frame_fifo_write_m0/N78 [7];
frame_read_write_m0/frame_fifo_write_m0/N78 [8];
frame_read_write_m0/frame_fifo_write_m0/N78 [9];
frame_read_write_m0/frame_fifo_write_m0/N78 [10];
frame_read_write_m0/frame_fifo_write_m0/N78 [11];
frame_read_write_m0/frame_fifo_write_m0/N78 [12];
frame_read_write_m0/frame_fifo_write_m0/N78 [13];
frame_read_write_m0/frame_fifo_write_m0/N78 [14];
frame_read_write_m0/frame_fifo_write_m0/N78 [15];
frame_read_write_m0/frame_fifo_write_m0/N78 [16];
frame_read_write_m0/frame_fifo_write_m0/N78 [17];
frame_read_write_m0/frame_fifo_write_m0/N78 [18];
frame_read_write_m0/frame_fifo_write_m0/N78 [19];
frame_read_write_m0/frame_fifo_write_m0/N78 [20];
frame_read_write_m0/frame_fifo_write_m0/N78 [21];
frame_read_write_m0/frame_fifo_write_m0/N78 [22];
frame_read_write_m0/frame_fifo_write_m0/N78 [23];
frame_read_write_m0/frame_fifo_write_m0/N78 [24];
frame_read_write_m0/frame_fifo_write_m0/N81 [6];
frame_read_write_m0/frame_fifo_write_m0/N81 [7];
frame_read_write_m0/frame_fifo_write_m0/N81 [8];
frame_read_write_m0/frame_fifo_write_m0/N81 [9];
frame_read_write_m0/frame_fifo_write_m0/N81 [10];
frame_read_write_m0/frame_fifo_write_m0/N81 [11];
frame_read_write_m0/frame_fifo_write_m0/N81 [12];
frame_read_write_m0/frame_fifo_write_m0/N81 [13];
frame_read_write_m0/frame_fifo_write_m0/N81 [14];
frame_read_write_m0/frame_fifo_write_m0/N81 [15];
frame_read_write_m0/frame_fifo_write_m0/N81 [16];
frame_read_write_m0/frame_fifo_write_m0/N81 [17];
frame_read_write_m0/frame_fifo_write_m0/N81 [18];
frame_read_write_m0/frame_fifo_write_m0/N81 [19];
frame_read_write_m0/frame_fifo_write_m0/N81 [20];
frame_read_write_m0/frame_fifo_write_m0/N81 [21];
frame_read_write_m0/frame_fifo_write_m0/N81 [22];
frame_read_write_m0/frame_fifo_write_m0/N81 [23];
frame_read_write_m0/frame_fifo_write_m0/N81 [24];
frame_read_write_m0/frame_fifo_write_m0/frame_read_write_m0/frame_fifo_write_m0/N89.co [8];
frame_read_write_m0/frame_fifo_write_m0/frame_read_write_m0/frame_fifo_write_m0/N89.co [12];
frame_read_write_m0/frame_fifo_write_m0/frame_read_write_m0/frame_fifo_write_m0/N89.co [16];
frame_read_write_m0/frame_fifo_write_m0/frame_read_write_m0/frame_fifo_write_m0/N89.co [20];
frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0 [0];
frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0 [1];
frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [0];
frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d1 [1];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [6];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [7];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [8];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [9];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [10];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [11];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [12];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [13];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [14];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [15];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [16];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [17];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [18];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [19];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [20];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [21];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [22];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [23];
frame_read_write_m0/frame_fifo_write_m0/write_cnt [24];
frame_read_write_m0/frame_fifo_write_m0/write_len_latch [11];
frame_read_write_m0/rdusedw [6];
frame_read_write_m0/rdusedw [7];
frame_read_write_m0/rdusedw [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [11];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.co [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N162.co [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.co [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.co [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N287_7.co [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N287_7.co [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N287_7.co [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N287_7.co [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin [11];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [11];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2 [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2_b [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [11];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2 [11];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2_b [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [9];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [10];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [2];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [5];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [6];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8];
frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [0];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [13];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [0];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N182.co [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N182.co [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N182.co [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [0];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [13];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2 [13];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2_b [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin [13];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [13];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [0];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [0];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [12];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [0];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [5];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [6];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [10];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [11];
frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [12];
frame_read_write_m0/wrusedw [1];
frame_read_write_m0/wrusedw [2];
frame_read_write_m0/wrusedw [3];
frame_read_write_m0/wrusedw [4];
frame_read_write_m0/wrusedw [5];
frame_read_write_m0/wrusedw [6];
frame_read_write_m0/wrusedw [7];
frame_read_write_m0/wrusedw [8];
nt_pad_addr_ch0[0];
nt_pad_addr_ch0[1];
nt_pad_addr_ch0[2];
nt_pad_addr_ch0[3];
nt_pad_addr_ch0[4];
nt_pad_addr_ch0[5];
nt_pad_addr_ch0[6];
nt_pad_addr_ch0[7];
nt_pad_addr_ch0[8];
nt_pad_addr_ch0[9];
nt_pad_addr_ch0[10];
nt_pad_addr_ch0[11];
nt_pad_addr_ch0[12];
nt_pad_addr_ch0[13];
nt_pad_addr_ch0[14];
nt_pad_addr_ch0[15];
nt_pad_ba_ch0[0];
nt_pad_ba_ch0[1];
nt_pad_ba_ch0[2];
nt_pad_dm_rdqs_ch0[0];
nt_pad_dm_rdqs_ch0[1];
nt_pad_dq_ch0[0];
nt_pad_dq_ch0[1];
nt_pad_dq_ch0[2];
nt_pad_dq_ch0[3];
nt_pad_dq_ch0[4];
nt_pad_dq_ch0[5];
nt_pad_dq_ch0[6];
nt_pad_dq_ch0[7];
nt_pad_dq_ch0[8];
nt_pad_dq_ch0[9];
nt_pad_dq_ch0[10];
nt_pad_dq_ch0[11];
nt_pad_dq_ch0[12];
nt_pad_dq_ch0[13];
nt_pad_dq_ch0[14];
nt_pad_dq_ch0[15];
nt_pad_dqs_ch0[0];
nt_pad_dqs_ch0[1];
nt_pad_dqsn_ch0[0];
nt_pad_dqsn_ch0[1];
nt_tmds_data_n[0];
nt_tmds_data_n[1];
nt_tmds_data_n[2];
nt_tmds_data_p[0];
nt_tmds_data_p[1];
nt_tmds_data_p[2];
para_list_fixed[0];
para_list_fixed[1];
para_list_fixed[2];
para_list_fixed[3];
para_list_fixed[4];
para_list_fixed[5];
para_list_fixed[6];
para_list_fixed[7];
rd_burst_addr[6];
rd_burst_addr[7];
rd_burst_addr[8];
rd_burst_addr[9];
rd_burst_addr[10];
rd_burst_addr[11];
rd_burst_addr[12];
rd_burst_addr[13];
rd_burst_addr[14];
rd_burst_addr[15];
rd_burst_addr[16];
rd_burst_addr[17];
rd_burst_addr[18];
rd_burst_addr[19];
rd_burst_addr[20];
rd_burst_addr[21];
rd_burst_addr[22];
rd_burst_addr[23];
rd_burst_addr[24];
rd_burst_data[0];
rd_burst_data[1];
rd_burst_data[2];
rd_burst_data[3];
rd_burst_data[4];
rd_burst_data[5];
rd_burst_data[6];
rd_burst_data[7];
rd_burst_data[8];
rd_burst_data[9];
rd_burst_data[10];
rd_burst_data[11];
rd_burst_data[12];
rd_burst_data[13];
rd_burst_data[14];
rd_burst_data[15];
rd_burst_data[16];
rd_burst_data[17];
rd_burst_data[18];
rd_burst_data[19];
rd_burst_data[20];
rd_burst_data[21];
rd_burst_data[22];
rd_burst_data[23];
rd_burst_data[32];
rd_burst_data[33];
rd_burst_data[34];
rd_burst_data[35];
rd_burst_data[36];
rd_burst_data[37];
rd_burst_data[38];
rd_burst_data[39];
rd_burst_data[40];
rd_burst_data[41];
rd_burst_data[42];
rd_burst_data[43];
rd_burst_data[44];
rd_burst_data[45];
rd_burst_data[46];
rd_burst_data[47];
rd_burst_data[48];
rd_burst_data[49];
rd_burst_data[50];
rd_burst_data[51];
rd_burst_data[52];
rd_burst_data[53];
rd_burst_data[54];
rd_burst_data[55];
rd_burst_len[6];
read_addr_index[0];
read_addr_index[1];
read_data[0];
read_data[1];
read_data[2];
read_data[3];
read_data[4];
read_data[5];
read_data[6];
read_data[7];
read_data[8];
read_data[9];
read_data[10];
read_data[11];
read_data[12];
read_data[13];
read_data[14];
read_data[15];
read_data[16];
read_data[17];
read_data[18];
read_data[19];
read_data[20];
read_data[21];
read_data[22];
read_data[23];
rgb_b[0];
rgb_b[1];
rgb_b[2];
rgb_b[3];
rgb_b[4];
rgb_b[5];
rgb_b[6];
rgb_b[7];
rgb_g[0];
rgb_g[1];
rgb_g[2];
rgb_g[3];
rgb_g[4];
rgb_g[5];
rgb_g[6];
rgb_g[7];
rgb_r[0];
rgb_r[1];
rgb_r[2];
rgb_r[3];
rgb_r[4];
rgb_r[5];
rgb_r[6];
rgb_r[7];
s00_axi_araddr[9];
s00_axi_araddr[10];
s00_axi_araddr[11];
s00_axi_araddr[12];
s00_axi_araddr[13];
s00_axi_araddr[14];
s00_axi_araddr[15];
s00_axi_araddr[16];
s00_axi_araddr[17];
s00_axi_araddr[18];
s00_axi_araddr[19];
s00_axi_araddr[20];
s00_axi_araddr[21];
s00_axi_araddr[22];
s00_axi_araddr[23];
s00_axi_araddr[24];
s00_axi_araddr[25];
s00_axi_araddr[26];
s00_axi_araddr[27];
s00_axi_araddr[28];
s00_axi_araddr[29];
s00_axi_araddr[30];
s00_axi_araddr[31];
s00_axi_arlen[0];
s00_axi_arlen[1];
s00_axi_arlen[2];
s00_axi_arlen[3];
s00_axi_arlen[4];
s00_axi_arlen[5];
s00_axi_arlen[6];
s00_axi_arlen[7];
s00_axi_awaddr[9];
s00_axi_awaddr[10];
s00_axi_awaddr[11];
s00_axi_awaddr[12];
s00_axi_awaddr[13];
s00_axi_awaddr[14];
s00_axi_awaddr[15];
s00_axi_awaddr[16];
s00_axi_awaddr[17];
s00_axi_awaddr[18];
s00_axi_awaddr[19];
s00_axi_awaddr[20];
s00_axi_awaddr[21];
s00_axi_awaddr[22];
s00_axi_awaddr[23];
s00_axi_awaddr[24];
s00_axi_awaddr[25];
s00_axi_awaddr[26];
s00_axi_awaddr[27];
s00_axi_awaddr[28];
s00_axi_awaddr[29];
s00_axi_awaddr[30];
s00_axi_awaddr[31];
s00_axi_awlen[0];
s00_axi_awlen[1];
s00_axi_awlen[2];
s00_axi_awlen[3];
s00_axi_awlen[4];
s00_axi_awlen[5];
s00_axi_awlen[6];
s00_axi_awlen[7];
s00_axi_wdata[0];
s00_axi_wdata[1];
s00_axi_wdata[2];
s00_axi_wdata[3];
s00_axi_wdata[4];
s00_axi_wdata[5];
s00_axi_wdata[6];
s00_axi_wdata[7];
s00_axi_wdata[8];
s00_axi_wdata[9];
s00_axi_wdata[10];
s00_axi_wdata[11];
s00_axi_wdata[12];
s00_axi_wdata[13];
s00_axi_wdata[14];
s00_axi_wdata[15];
s00_axi_wdata[16];
s00_axi_wdata[17];
s00_axi_wdata[18];
s00_axi_wdata[19];
s00_axi_wdata[20];
s00_axi_wdata[21];
s00_axi_wdata[22];
s00_axi_wdata[23];
s00_axi_wdata[24];
s00_axi_wdata[25];
s00_axi_wdata[26];
s00_axi_wdata[27];
s00_axi_wdata[28];
s00_axi_wdata[29];
s00_axi_wdata[30];
s00_axi_wdata[31];
s00_axi_wdata[32];
s00_axi_wdata[33];
s00_axi_wdata[34];
s00_axi_wdata[35];
s00_axi_wdata[36];
s00_axi_wdata[37];
s00_axi_wdata[38];
s00_axi_wdata[39];
s00_axi_wdata[40];
s00_axi_wdata[41];
s00_axi_wdata[42];
s00_axi_wdata[43];
s00_axi_wdata[44];
s00_axi_wdata[45];
s00_axi_wdata[46];
s00_axi_wdata[47];
s00_axi_wdata[48];
s00_axi_wdata[49];
s00_axi_wdata[50];
s00_axi_wdata[51];
s00_axi_wdata[52];
s00_axi_wdata[53];
s00_axi_wdata[54];
s00_axi_wdata[55];
s00_axi_wdata[56];
s00_axi_wdata[57];
s00_axi_wdata[58];
s00_axi_wdata[59];
s00_axi_wdata[60];
s00_axi_wdata[61];
s00_axi_wdata[62];
s00_axi_wdata[63];
u_CORES/conf_sel [0];
u_CORES/hub_tdo [0];
u_CORES/id_o [0];
u_CORES/id_o [1];
u_CORES/id_o [2];
u_CORES/id_o [3];
u_CORES/id_o [4];
u_CORES/u_debug_core_0/DATA_ff[0] [0];
u_CORES/u_debug_core_0/DATA_ff[0] [1];
u_CORES/u_debug_core_0/DATA_ff[0] [2];
u_CORES/u_debug_core_0/DATA_ff[0] [3];
u_CORES/u_debug_core_0/DATA_ff[0] [4];
u_CORES/u_debug_core_0/DATA_ff[0] [5];
u_CORES/u_debug_core_0/DATA_ff[0] [6];
u_CORES/u_debug_core_0/DATA_ff[0] [7];
u_CORES/u_debug_core_0/DATA_ff[0] [8];
u_CORES/u_debug_core_0/DATA_ff[0] [9];
u_CORES/u_debug_core_0/DATA_ff[0] [10];
u_CORES/u_debug_core_0/DATA_ff[0] [11];
u_CORES/u_debug_core_0/DATA_ff[0] [12];
u_CORES/u_debug_core_0/DATA_ff[0] [13];
u_CORES/u_debug_core_0/DATA_ff[0] [14];
u_CORES/u_debug_core_0/DATA_ff[0] [15];
u_CORES/u_debug_core_0/DATA_ff[0] [16];
u_CORES/u_debug_core_0/DATA_ff[0] [17];
u_CORES/u_debug_core_0/TRIG0_ff[0] [0];
u_CORES/u_debug_core_0/TRIG0_ff[0] [1];
u_CORES/u_debug_core_0/TRIG0_ff[0] [2];
u_CORES/u_debug_core_0/TRIG0_ff[0] [3];
u_CORES/u_debug_core_0/TRIG0_ff[0] [4];
u_CORES/u_debug_core_0/TRIG0_ff[0] [5];
u_CORES/u_debug_core_0/TRIG0_ff[0] [6];
u_CORES/u_debug_core_0/TRIG0_ff[0] [7];
u_CORES/u_debug_core_0/TRIG0_ff[0] [8];
u_CORES/u_debug_core_0/TRIG0_ff[0] [9];
u_CORES/u_debug_core_0/TRIG0_ff[0] [10];
u_CORES/u_debug_core_0/TRIG0_ff[0] [11];
u_CORES/u_debug_core_0/TRIG0_ff[0] [12];
u_CORES/u_debug_core_0/TRIG0_ff[0] [13];
u_CORES/u_debug_core_0/TRIG0_ff[0] [14];
u_CORES/u_debug_core_0/TRIG0_ff[0] [15];
u_CORES/u_debug_core_0/TRIG0_ff[0] [16];
u_CORES/u_debug_core_0/TRIG0_ff[0] [17];
u_CORES/u_debug_core_0/TRIG0_ff[1] [0];
u_CORES/u_debug_core_0/TRIG0_ff[1] [1];
u_CORES/u_debug_core_0/TRIG0_ff[1] [2];
u_CORES/u_debug_core_0/TRIG0_ff[1] [3];
u_CORES/u_debug_core_0/TRIG0_ff[1] [4];
u_CORES/u_debug_core_0/TRIG0_ff[1] [5];
u_CORES/u_debug_core_0/TRIG0_ff[1] [6];
u_CORES/u_debug_core_0/TRIG0_ff[1] [7];
u_CORES/u_debug_core_0/TRIG0_ff[1] [8];
u_CORES/u_debug_core_0/TRIG0_ff[1] [9];
u_CORES/u_debug_core_0/TRIG0_ff[1] [10];
u_CORES/u_debug_core_0/TRIG0_ff[1] [11];
u_CORES/u_debug_core_0/TRIG0_ff[1] [12];
u_CORES/u_debug_core_0/TRIG0_ff[1] [13];
u_CORES/u_debug_core_0/TRIG0_ff[1] [14];
u_CORES/u_debug_core_0/TRIG0_ff[1] [15];
u_CORES/u_debug_core_0/TRIG0_ff[1] [16];
u_CORES/u_debug_core_0/TRIG0_ff[1] [17];
u_CORES/u_debug_core_0/conf_id_o [0];
u_CORES/u_debug_core_0/conf_id_o [1];
u_CORES/u_debug_core_0/conf_id_o [2];
u_CORES/u_debug_core_0/conf_id_o [3];
u_CORES/u_debug_core_0/conf_id_o [4];
u_CORES/u_debug_core_0/conf_rdata [0];
u_CORES/u_debug_core_0/conf_rdata [16];
u_CORES/u_debug_core_0/conf_rdata [18];
u_CORES/u_debug_core_0/conf_rden [0];
u_CORES/u_debug_core_0/conf_rden [16];
u_CORES/u_debug_core_0/conf_rden [18];
u_CORES/u_debug_core_0/conf_reg_rbo [0];
u_CORES/u_debug_core_0/conf_reg_rbo [1];
u_CORES/u_debug_core_0/conf_reg_rbo [2];
u_CORES/u_debug_core_0/conf_reg_rbo [3];
u_CORES/u_debug_core_0/conf_reg_rbo [4];
u_CORES/u_debug_core_0/conf_sel_int [0];
u_CORES/u_debug_core_0/conf_sel_int [16];
u_CORES/u_debug_core_0/conf_sel_int [18];
u_CORES/u_debug_core_0/conf_sel_int [20];
u_CORES/u_debug_core_0/conf_sel_int [21];
u_CORES/u_debug_core_0/conf_sel_int [22];
u_CORES/u_debug_core_0/data_pipe[0] [0];
u_CORES/u_debug_core_0/data_pipe[0] [1];
u_CORES/u_debug_core_0/data_pipe[0] [2];
u_CORES/u_debug_core_0/data_pipe[0] [3];
u_CORES/u_debug_core_0/data_pipe[0] [4];
u_CORES/u_debug_core_0/data_pipe[0] [5];
u_CORES/u_debug_core_0/data_pipe[0] [6];
u_CORES/u_debug_core_0/data_pipe[0] [7];
u_CORES/u_debug_core_0/data_pipe[0] [8];
u_CORES/u_debug_core_0/data_pipe[0] [9];
u_CORES/u_debug_core_0/data_pipe[0] [10];
u_CORES/u_debug_core_0/data_pipe[0] [11];
u_CORES/u_debug_core_0/data_pipe[0] [12];
u_CORES/u_debug_core_0/data_pipe[0] [13];
u_CORES/u_debug_core_0/data_pipe[0] [14];
u_CORES/u_debug_core_0/data_pipe[0] [15];
u_CORES/u_debug_core_0/data_pipe[0] [16];
u_CORES/u_debug_core_0/data_pipe[0] [17];
u_CORES/u_debug_core_0/data_pipe[1] [0];
u_CORES/u_debug_core_0/data_pipe[1] [1];
u_CORES/u_debug_core_0/data_pipe[1] [2];
u_CORES/u_debug_core_0/data_pipe[1] [3];
u_CORES/u_debug_core_0/data_pipe[1] [4];
u_CORES/u_debug_core_0/data_pipe[1] [5];
u_CORES/u_debug_core_0/data_pipe[1] [6];
u_CORES/u_debug_core_0/data_pipe[1] [7];
u_CORES/u_debug_core_0/data_pipe[1] [8];
u_CORES/u_debug_core_0/data_pipe[1] [9];
u_CORES/u_debug_core_0/data_pipe[1] [10];
u_CORES/u_debug_core_0/data_pipe[1] [11];
u_CORES/u_debug_core_0/data_pipe[1] [12];
u_CORES/u_debug_core_0/data_pipe[1] [13];
u_CORES/u_debug_core_0/data_pipe[1] [14];
u_CORES/u_debug_core_0/data_pipe[1] [15];
u_CORES/u_debug_core_0/data_pipe[1] [16];
u_CORES/u_debug_core_0/data_pipe[1] [17];
u_CORES/u_debug_core_0/data_pipe[2] [0];
u_CORES/u_debug_core_0/data_pipe[2] [1];
u_CORES/u_debug_core_0/data_pipe[2] [2];
u_CORES/u_debug_core_0/data_pipe[2] [3];
u_CORES/u_debug_core_0/data_pipe[2] [4];
u_CORES/u_debug_core_0/data_pipe[2] [5];
u_CORES/u_debug_core_0/data_pipe[2] [6];
u_CORES/u_debug_core_0/data_pipe[2] [7];
u_CORES/u_debug_core_0/data_pipe[2] [8];
u_CORES/u_debug_core_0/data_pipe[2] [9];
u_CORES/u_debug_core_0/data_pipe[2] [10];
u_CORES/u_debug_core_0/data_pipe[2] [11];
u_CORES/u_debug_core_0/data_pipe[2] [12];
u_CORES/u_debug_core_0/data_pipe[2] [13];
u_CORES/u_debug_core_0/data_pipe[2] [14];
u_CORES/u_debug_core_0/data_pipe[2] [15];
u_CORES/u_debug_core_0/data_pipe[2] [16];
u_CORES/u_debug_core_0/data_pipe[2] [17];
u_CORES/u_debug_core_0/data_pipe[3] [0];
u_CORES/u_debug_core_0/data_pipe[3] [1];
u_CORES/u_debug_core_0/data_pipe[3] [2];
u_CORES/u_debug_core_0/data_pipe[3] [3];
u_CORES/u_debug_core_0/data_pipe[3] [4];
u_CORES/u_debug_core_0/data_pipe[3] [5];
u_CORES/u_debug_core_0/data_pipe[3] [6];
u_CORES/u_debug_core_0/data_pipe[3] [7];
u_CORES/u_debug_core_0/data_pipe[3] [8];
u_CORES/u_debug_core_0/data_pipe[3] [9];
u_CORES/u_debug_core_0/data_pipe[3] [10];
u_CORES/u_debug_core_0/data_pipe[3] [11];
u_CORES/u_debug_core_0/data_pipe[3] [12];
u_CORES/u_debug_core_0/data_pipe[3] [13];
u_CORES/u_debug_core_0/data_pipe[3] [14];
u_CORES/u_debug_core_0/data_pipe[3] [15];
u_CORES/u_debug_core_0/data_pipe[3] [16];
u_CORES/u_debug_core_0/data_pipe[3] [17];
u_CORES/u_debug_core_0/data_pipe[4] [0];
u_CORES/u_debug_core_0/data_pipe[4] [1];
u_CORES/u_debug_core_0/data_pipe[4] [2];
u_CORES/u_debug_core_0/data_pipe[4] [3];
u_CORES/u_debug_core_0/data_pipe[4] [4];
u_CORES/u_debug_core_0/data_pipe[4] [5];
u_CORES/u_debug_core_0/data_pipe[4] [6];
u_CORES/u_debug_core_0/data_pipe[4] [7];
u_CORES/u_debug_core_0/data_pipe[4] [8];
u_CORES/u_debug_core_0/data_pipe[4] [9];
u_CORES/u_debug_core_0/data_pipe[4] [10];
u_CORES/u_debug_core_0/data_pipe[4] [11];
u_CORES/u_debug_core_0/data_pipe[4] [12];
u_CORES/u_debug_core_0/data_pipe[4] [13];
u_CORES/u_debug_core_0/data_pipe[4] [14];
u_CORES/u_debug_core_0/data_pipe[4] [15];
u_CORES/u_debug_core_0/data_pipe[4] [16];
u_CORES/u_debug_core_0/data_pipe[4] [17];
u_CORES/u_debug_core_0/ram_radr [0];
u_CORES/u_debug_core_0/ram_radr [1];
u_CORES/u_debug_core_0/ram_radr [2];
u_CORES/u_debug_core_0/ram_radr [3];
u_CORES/u_debug_core_0/ram_radr [4];
u_CORES/u_debug_core_0/ram_radr [5];
u_CORES/u_debug_core_0/ram_radr [6];
u_CORES/u_debug_core_0/ram_radr [7];
u_CORES/u_debug_core_0/ram_radr [8];
u_CORES/u_debug_core_0/ram_radr [9];
u_CORES/u_debug_core_0/ram_radr [10];
u_CORES/u_debug_core_0/ram_radr [11];
u_CORES/u_debug_core_0/ram_rdat [0];
u_CORES/u_debug_core_0/ram_rdat [1];
u_CORES/u_debug_core_0/ram_rdat [2];
u_CORES/u_debug_core_0/ram_rdat [3];
u_CORES/u_debug_core_0/ram_rdat [4];
u_CORES/u_debug_core_0/ram_rdat [5];
u_CORES/u_debug_core_0/ram_rdat [6];
u_CORES/u_debug_core_0/ram_rdat [7];
u_CORES/u_debug_core_0/ram_rdat [8];
u_CORES/u_debug_core_0/ram_rdat [9];
u_CORES/u_debug_core_0/ram_rdat [10];
u_CORES/u_debug_core_0/ram_rdat [11];
u_CORES/u_debug_core_0/ram_rdat [12];
u_CORES/u_debug_core_0/ram_rdat [13];
u_CORES/u_debug_core_0/ram_rdat [14];
u_CORES/u_debug_core_0/ram_rdat [15];
u_CORES/u_debug_core_0/ram_rdat [16];
u_CORES/u_debug_core_0/ram_rdat [17];
u_CORES/u_debug_core_0/ram_rdat [18];
u_CORES/u_debug_core_0/ram_wadr [0];
u_CORES/u_debug_core_0/ram_wadr [1];
u_CORES/u_debug_core_0/ram_wadr [2];
u_CORES/u_debug_core_0/ram_wadr [3];
u_CORES/u_debug_core_0/ram_wadr [4];
u_CORES/u_debug_core_0/ram_wadr [5];
u_CORES/u_debug_core_0/ram_wadr [6];
u_CORES/u_debug_core_0/ram_wadr [7];
u_CORES/u_debug_core_0/ram_wadr [8];
u_CORES/u_debug_core_0/ram_wadr [9];
u_CORES/u_debug_core_0/ram_wadr [10];
u_CORES/u_debug_core_0/ram_wadr [11];
u_CORES/u_debug_core_0/rst_trig [0];
u_CORES/u_debug_core_0/rst_trig [1];
u_CORES/u_debug_core_0/status [0];
u_CORES/u_debug_core_0/status [1];
u_CORES/u_debug_core_0/status [2];
u_CORES/u_debug_core_0/status [3];
u_CORES/u_debug_core_0/status [4];
u_CORES/u_debug_core_0/status [5];
u_CORES/u_debug_core_0/status [6];
u_CORES/u_debug_core_0/status [7];
u_CORES/u_debug_core_0/status [8];
u_CORES/u_debug_core_0/status [9];
u_CORES/u_debug_core_0/status [10];
u_CORES/u_debug_core_0/status [11];
u_CORES/u_debug_core_0/status [12];
u_CORES/u_debug_core_0/trig0_d1 [0];
u_CORES/u_debug_core_0/trig0_d1 [1];
u_CORES/u_debug_core_0/trig0_d1 [2];
u_CORES/u_debug_core_0/trig0_d1 [3];
u_CORES/u_debug_core_0/trig0_d1 [4];
u_CORES/u_debug_core_0/trig0_d1 [5];
u_CORES/u_debug_core_0/trig0_d1 [6];
u_CORES/u_debug_core_0/trig0_d1 [7];
u_CORES/u_debug_core_0/trig0_d1 [8];
u_CORES/u_debug_core_0/trig0_d1 [9];
u_CORES/u_debug_core_0/trig0_d1 [10];
u_CORES/u_debug_core_0/trig0_d1 [11];
u_CORES/u_debug_core_0/trig0_d1 [12];
u_CORES/u_debug_core_0/trig0_d1 [13];
u_CORES/u_debug_core_0/trig0_d1 [14];
u_CORES/u_debug_core_0/trig0_d1 [15];
u_CORES/u_debug_core_0/trig0_d1 [16];
u_CORES/u_debug_core_0/trig0_d1 [17];
u_CORES/u_debug_core_0/trig0_d2 [0];
u_CORES/u_debug_core_0/trig0_d2 [1];
u_CORES/u_debug_core_0/trig0_d2 [2];
u_CORES/u_debug_core_0/trig0_d2 [3];
u_CORES/u_debug_core_0/trig0_d2 [4];
u_CORES/u_debug_core_0/trig0_d2 [5];
u_CORES/u_debug_core_0/trig0_d2 [6];
u_CORES/u_debug_core_0/trig0_d2 [7];
u_CORES/u_debug_core_0/trig0_d2 [8];
u_CORES/u_debug_core_0/trig0_d2 [9];
u_CORES/u_debug_core_0/trig0_d2 [10];
u_CORES/u_debug_core_0/trig0_d2 [11];
u_CORES/u_debug_core_0/trig0_d2 [12];
u_CORES/u_debug_core_0/trig0_d2 [13];
u_CORES/u_debug_core_0/trig0_d2 [14];
u_CORES/u_debug_core_0/trig0_d2 [15];
u_CORES/u_debug_core_0/trig0_d2 [16];
u_CORES/u_debug_core_0/trig0_d2 [17];
u_CORES/u_debug_core_0/u0_trig_unit/N1260 [54];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [0];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [17];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [18];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [23];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [25];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [27];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [30];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [31];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [34];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [37];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [39];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [51];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53];
u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [54];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [2];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [3];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [4];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [5];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [6];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [7];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [8];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [9];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [10];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [11];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [12];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [13];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [14];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [15];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [16];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [17];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [0];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [1];
u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [2];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [0];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [1];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [2];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [3];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [4];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [5];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [6];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [8];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [9];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [10];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [11];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [12];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [13];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [14];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [15];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [16];
u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [17];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [0];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N503 [11];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [0];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N505 [11];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [0];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [1];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [2];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [3];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [4];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [5];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [6];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [7];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [8];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [9];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [10];
u_CORES/u_debug_core_0/u_Storage_Condition/N507 [11];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [9];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [10];
u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [11];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [9];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [10];
u_CORES/u_debug_core_0/u_Storage_Condition/address_win [11];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15];
u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [9];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [10];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [11];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [12];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [10];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11];
u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [12];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [3];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [4];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [5];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [6];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [7];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [8];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [9];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [10];
u_CORES/u_debug_core_0/u_Storage_Condition/position_p [11];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3];
u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [4];
u_CORES/u_debug_core_0/u_Storage_Condition/u_debug_core_0/u_Storage_Condition/N246.co [2];
u_CORES/u_debug_core_0/u_Storage_Condition/u_debug_core_0/u_Storage_Condition/N246.co [4];
u_CORES/u_debug_core_0/u_Storage_Condition/u_debug_core_0/u_Storage_Condition/N246.co [6];
u_CORES/u_debug_core_0/u_Storage_Condition/u_debug_core_0/u_Storage_Condition/N246.co [8];
u_CORES/u_debug_core_0/u_Storage_Condition/u_debug_core_0/u_Storage_Condition/N246.co [10];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1];
u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0];
u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [16];
u_CORES/u_debug_core_0/u_hub_data_decode/N216 [18];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3];
u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N75 [12];
u_CORES/u_debug_core_0/u_rd_addr_gen/N748 [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/N748 [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/N748 [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/N748 [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/N748 [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/N748 [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/N748 [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/N748 [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [15];
u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [16];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [1];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [2];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [3];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [4];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [5];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [6];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [7];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [8];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [9];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [10];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [11];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [12];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [0];
u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [1];
u_CORES/u_jtag_hub/shift_data [0];
u_CORES/u_jtag_hub/shift_data [1];
u_CORES/u_jtag_hub/shift_data [2];
u_CORES/u_jtag_hub/shift_data [3];
u_CORES/u_jtag_hub/shift_data [4];
u_CORES/u_jtag_hub/shift_data [5];
u_CORES/u_jtag_hub/shift_data [6];
u_CORES/u_jtag_hub/shift_data [7];
u_CORES/u_jtag_hub/shift_data [8];
u_aq_axi_master/DEBUG [9];
u_aq_axi_master/DEBUG [11];
u_aq_axi_master/DEBUG [12];
u_aq_axi_master/DEBUG [13];
u_aq_axi_master/DEBUG [14];
u_aq_axi_master/DEBUG [15];
u_aq_axi_master/DEBUG [16];
u_aq_axi_master/DEBUG [17];
u_aq_axi_master/DEBUG [18];
u_aq_axi_master/DEBUG [19];
u_aq_axi_master/DEBUG [20];
u_aq_axi_master/DEBUG [21];
u_aq_axi_master/DEBUG [22];
u_aq_axi_master/DEBUG [23];
u_aq_axi_master/DEBUG [24];
u_aq_axi_master/DEBUG [25];
u_aq_axi_master/DEBUG [26];
u_aq_axi_master/DEBUG [27];
u_aq_axi_master/DEBUG [28];
u_aq_axi_master/DEBUG [29];
u_aq_axi_master/DEBUG [30];
u_aq_axi_master/DEBUG [31];
u_aq_axi_master/N94 [0];
u_aq_axi_master/N110 [0];
u_aq_axi_master/N110 [1];
u_aq_axi_master/N110 [2];
u_aq_axi_master/N110 [3];
u_aq_axi_master/N110 [4];
u_aq_axi_master/N110 [5];
u_aq_axi_master/N110 [6];
u_aq_axi_master/N110 [7];
u_aq_axi_master/N126 [11];
u_aq_axi_master/N126 [12];
u_aq_axi_master/N126 [13];
u_aq_axi_master/N126 [14];
u_aq_axi_master/N126 [15];
u_aq_axi_master/N126 [16];
u_aq_axi_master/N126 [17];
u_aq_axi_master/N126 [18];
u_aq_axi_master/N126 [19];
u_aq_axi_master/N126 [20];
u_aq_axi_master/N126 [21];
u_aq_axi_master/N126 [22];
u_aq_axi_master/N126 [23];
u_aq_axi_master/N126 [24];
u_aq_axi_master/N126 [25];
u_aq_axi_master/N126 [26];
u_aq_axi_master/N126 [27];
u_aq_axi_master/N126 [28];
u_aq_axi_master/N126 [29];
u_aq_axi_master/N126 [30];
u_aq_axi_master/N126 [31];
u_aq_axi_master/N242 [0];
u_aq_axi_master/N251 [11];
u_aq_axi_master/N251 [12];
u_aq_axi_master/N251 [13];
u_aq_axi_master/N251 [14];
u_aq_axi_master/N251 [15];
u_aq_axi_master/N251 [16];
u_aq_axi_master/N251 [17];
u_aq_axi_master/N251 [18];
u_aq_axi_master/N251 [19];
u_aq_axi_master/N251 [20];
u_aq_axi_master/N251 [21];
u_aq_axi_master/N251 [22];
u_aq_axi_master/N251 [23];
u_aq_axi_master/N251 [24];
u_aq_axi_master/N251 [25];
u_aq_axi_master/N251 [26];
u_aq_axi_master/N251 [27];
u_aq_axi_master/N251 [28];
u_aq_axi_master/N251 [29];
u_aq_axi_master/N251 [30];
u_aq_axi_master/N251 [31];
u_aq_axi_master/N256 [0];
u_aq_axi_master/N256 [1];
u_aq_axi_master/N256 [2];
u_aq_axi_master/N256 [3];
u_aq_axi_master/N256 [4];
u_aq_axi_master/N256 [5];
u_aq_axi_master/N256 [6];
u_aq_axi_master/N256 [7];
u_aq_axi_master/rd_fifo_cnt [0];
u_aq_axi_master/rd_fifo_cnt [1];
u_aq_axi_master/rd_fifo_cnt [2];
u_aq_axi_master/rd_fifo_cnt [3];
u_aq_axi_master/rd_fifo_cnt [4];
u_aq_axi_master/rd_fifo_cnt [5];
u_aq_axi_master/rd_fifo_cnt [6];
u_aq_axi_master/rd_fifo_cnt [7];
u_aq_axi_master/rd_fifo_cnt [8];
u_aq_axi_master/rd_fifo_cnt [9];
u_aq_axi_master/rd_fifo_cnt [10];
u_aq_axi_master/rd_fifo_cnt [11];
u_aq_axi_master/rd_fifo_cnt [12];
u_aq_axi_master/rd_fifo_cnt [13];
u_aq_axi_master/rd_fifo_cnt [14];
u_aq_axi_master/rd_fifo_cnt [15];
u_aq_axi_master/rd_fifo_cnt [16];
u_aq_axi_master/rd_fifo_cnt [17];
u_aq_axi_master/rd_fifo_cnt [18];
u_aq_axi_master/rd_fifo_cnt [19];
u_aq_axi_master/rd_fifo_cnt [20];
u_aq_axi_master/rd_fifo_cnt [21];
u_aq_axi_master/rd_fifo_cnt [22];
u_aq_axi_master/rd_fifo_cnt [23];
u_aq_axi_master/rd_fifo_cnt [24];
u_aq_axi_master/rd_fifo_cnt [25];
u_aq_axi_master/rd_fifo_cnt [26];
u_aq_axi_master/rd_fifo_cnt [27];
u_aq_axi_master/rd_fifo_cnt [28];
u_aq_axi_master/rd_fifo_cnt [29];
u_aq_axi_master/rd_fifo_cnt [30];
u_aq_axi_master/rd_fifo_cnt [31];
u_aq_axi_master/reg_rd_len [3];
u_aq_axi_master/reg_rd_len [9];
u_aq_axi_master/reg_rd_len [11];
u_aq_axi_master/reg_rd_len [12];
u_aq_axi_master/reg_rd_len [13];
u_aq_axi_master/reg_rd_len [14];
u_aq_axi_master/reg_rd_len [15];
u_aq_axi_master/reg_rd_len [16];
u_aq_axi_master/reg_rd_len [17];
u_aq_axi_master/reg_rd_len [18];
u_aq_axi_master/reg_rd_len [19];
u_aq_axi_master/reg_rd_len [20];
u_aq_axi_master/reg_rd_len [21];
u_aq_axi_master/reg_rd_len [22];
u_aq_axi_master/reg_rd_len [23];
u_aq_axi_master/reg_rd_len [24];
u_aq_axi_master/reg_rd_len [25];
u_aq_axi_master/reg_rd_len [26];
u_aq_axi_master/reg_rd_len [27];
u_aq_axi_master/reg_rd_len [28];
u_aq_axi_master/reg_rd_len [29];
u_aq_axi_master/reg_rd_len [30];
u_aq_axi_master/reg_rd_len [31];
u_aq_axi_master/reg_wr_len [3];
u_aq_axi_master/u_aq_axi_master/N23.co [4];
u_aq_axi_master/u_aq_axi_master/N23.co [8];
u_aq_axi_master/u_aq_axi_master/N23.co [12];
u_aq_axi_master/u_aq_axi_master/N23.co [16];
u_aq_axi_master/u_aq_axi_master/N23.co [20];
u_aq_axi_master/u_aq_axi_master/N23.co [24];
u_aq_axi_master/u_aq_axi_master/N23.co [28];
u_aq_axi_master/u_aq_axi_master/N82.co [2];
u_aq_axi_master/u_aq_axi_master/N82.co [4];
u_aq_axi_master/u_aq_axi_master/N82.co [6];
u_aq_axi_master/u_aq_axi_master/N82.co [8];
u_aq_axi_master/u_aq_axi_master/N82.co [10];
u_aq_axi_master/u_aq_axi_master/N82.co [12];
u_aq_axi_master/u_aq_axi_master/N82.co [14];
u_aq_axi_master/u_aq_axi_master/N82.co [16];
u_aq_axi_master/u_aq_axi_master/N82.co [18];
u_aq_axi_master/u_aq_axi_master/N82.co [20];
u_aq_axi_master/u_aq_axi_master/N110.co [2];
u_aq_axi_master/u_aq_axi_master/N110.co [4];
u_aq_axi_master/u_aq_axi_master/N110.co [6];
u_aq_axi_master/u_aq_axi_master/N233.co [2];
u_aq_axi_master/u_aq_axi_master/N233.co [4];
u_aq_axi_master/u_aq_axi_master/N233.co [6];
u_aq_axi_master/u_aq_axi_master/N233.co [8];
u_aq_axi_master/u_aq_axi_master/N233.co [10];
u_aq_axi_master/u_aq_axi_master/N233.co [12];
u_aq_axi_master/u_aq_axi_master/N233.co [14];
u_aq_axi_master/u_aq_axi_master/N233.co [16];
u_aq_axi_master/u_aq_axi_master/N233.co [18];
u_aq_axi_master/u_aq_axi_master/N233.co [20];
u_aq_axi_master/u_aq_axi_master/N256.co [2];
u_aq_axi_master/u_aq_axi_master/N256.co [4];
u_aq_axi_master/u_aq_axi_master/N256.co [6];
u_ipsl_hmic_h_top/ddrc_paddr [2];
u_ipsl_hmic_h_top/ddrc_paddr [3];
u_ipsl_hmic_h_top/ddrc_paddr [4];
u_ipsl_hmic_h_top/ddrc_paddr [5];
u_ipsl_hmic_h_top/ddrc_paddr [6];
u_ipsl_hmic_h_top/ddrc_paddr [7];
u_ipsl_hmic_h_top/ddrc_paddr [8];
u_ipsl_hmic_h_top/ddrc_paddr [9];
u_ipsl_hmic_h_top/ddrc_paddr [10];
u_ipsl_hmic_h_top/ddrc_pwdata [0];
u_ipsl_hmic_h_top/ddrc_pwdata [1];
u_ipsl_hmic_h_top/ddrc_pwdata [2];
u_ipsl_hmic_h_top/ddrc_pwdata [3];
u_ipsl_hmic_h_top/ddrc_pwdata [4];
u_ipsl_hmic_h_top/ddrc_pwdata [5];
u_ipsl_hmic_h_top/ddrc_pwdata [6];
u_ipsl_hmic_h_top/ddrc_pwdata [7];
u_ipsl_hmic_h_top/ddrc_pwdata [8];
u_ipsl_hmic_h_top/ddrc_pwdata [9];
u_ipsl_hmic_h_top/ddrc_pwdata [10];
u_ipsl_hmic_h_top/ddrc_pwdata [11];
u_ipsl_hmic_h_top/ddrc_pwdata [12];
u_ipsl_hmic_h_top/ddrc_pwdata [13];
u_ipsl_hmic_h_top/ddrc_pwdata [14];
u_ipsl_hmic_h_top/ddrc_pwdata [15];
u_ipsl_hmic_h_top/ddrc_pwdata [16];
u_ipsl_hmic_h_top/ddrc_pwdata [17];
u_ipsl_hmic_h_top/ddrc_pwdata [18];
u_ipsl_hmic_h_top/ddrc_pwdata [19];
u_ipsl_hmic_h_top/ddrc_pwdata [20];
u_ipsl_hmic_h_top/ddrc_pwdata [21];
u_ipsl_hmic_h_top/ddrc_pwdata [22];
u_ipsl_hmic_h_top/ddrc_pwdata [23];
u_ipsl_hmic_h_top/ddrc_pwdata [24];
u_ipsl_hmic_h_top/ddrc_pwdata [25];
u_ipsl_hmic_h_top/ddrc_pwdata [26];
u_ipsl_hmic_h_top/ddrc_pwdata [27];
u_ipsl_hmic_h_top/ddrc_pwdata [28];
u_ipsl_hmic_h_top/ddrc_pwdata [29];
u_ipsl_hmic_h_top/ddrc_pwdata [30];
u_ipsl_hmic_h_top/ddrc_pwdata [31];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/prdata [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/prdata [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N122 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N391 [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [16];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [18];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [20];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [21];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [24];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [25];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_step_copy [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_h [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dqs_drift_l [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/cnt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N324 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N324 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N324 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N324 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N324 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N324 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N324 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/N324 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/cnt [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N475 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N475 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N475 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N475 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N475 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N475 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N475 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N484 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N484 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N484 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N484 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N484 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N484 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N484 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N17.co [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.co [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.co [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N35.co [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N40.co [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N42.co [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N240 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N240 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N240 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N240 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N252 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N252 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N252 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N252 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N264 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N264 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N264 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N264 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N276 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N276 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N276 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N276 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N288 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N288 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N288 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N288 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N304 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N304 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N304 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N304 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N316 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N316 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N316 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N316 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N328 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N328 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N328 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N328 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N382 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N382 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N382 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N382 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N394 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N394 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N394 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N394 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N406 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N406 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N406 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N406 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N422 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N422 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N422 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N422 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N434 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N434 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N434 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N434 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N446 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N446 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N446 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N446 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N458 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N458 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N458 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N458 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N470 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N470 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N470 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/N470 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [17];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [18];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [20];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [21];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [22];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [24];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [25];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [27];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [28];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [29];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [31];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [32];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [33];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [34];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [35];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [36];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [37];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [40];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [41];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [42];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [43];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [44];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [45];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [46];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [47];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [48];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [49];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [51];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [52];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [55];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [56];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [57];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [58];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_clk_sys [59];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_clk_regional [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_dqs_gate_ctrl_tf2 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_gatei [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rdel_ctrl [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_read_clk_ctrl [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_rst_training_n [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_ctrl [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [16];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [17];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [18];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [20];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [21];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [22];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_dqs_wl_step [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [16];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [17];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [18];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [20];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [21];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [22];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [30];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [31];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [32];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [33];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [34];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [35];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [36];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [37];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [38];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [81];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [82];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [83];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [84];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [85];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [86];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [87];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [88];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [89];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [96];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [97];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [98];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [99];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [100];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [101];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [102];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [103];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [104];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [105];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [106];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [107];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [108];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [109];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_iodly_ctrl [110];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [17];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [18];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [20];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [21];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [22];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [24];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [25];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [27];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [28];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [29];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [31];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [32];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [33];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [34];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [35];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [36];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [37];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [40];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [41];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [42];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [43];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [44];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [45];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [46];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [47];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [48];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [49];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [51];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [52];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [55];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [56];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [57];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [58];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_lrs_regional [59];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [27];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [31];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [35];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [39];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [43];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [47];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [51];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [55];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [59];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [63];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [67];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [71];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [75];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [79];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [83];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [87];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [91];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [95];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [99];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [103];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [107];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [111];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [115];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [119];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [123];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [127];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [131];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [135];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [139];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [143];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [147];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [151];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [155];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [159];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [163];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [167];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [171];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [175];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [179];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/buffer_iol_tx_data_tf4 [183];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dll_step [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_h [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_h [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_l [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_dqs_gate_ctrl_l [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_h [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_rdqs_step_l [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_h [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_read_clk_ctrl_l [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_h [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_ctrl_l [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_h [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ddrphy_wl_step_l [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [16];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [17];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [18];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [20];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [21];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [22];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [24];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [25];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [26];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [27];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [28];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [29];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [30];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_0 [31];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [16];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [17];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [18];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [20];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [21];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [22];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [24];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [25];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [26];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [27];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [28];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [29];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [30];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_1 [31];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_0 [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dq_w_en_1 [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_0 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_1 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_0 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_0 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_dqs_w_en_1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_1 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_0 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_wpoint_1 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [16];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [17];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [18];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [20];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [21];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [22];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [24];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [25];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [26];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [27];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [28];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [29];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [30];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [31];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [32];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [33];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [34];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [35];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [36];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [37];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [38];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [39];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [40];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [41];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [42];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [43];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [44];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [45];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [46];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [47];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [48];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [49];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [50];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [51];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [52];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [53];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [54];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [55];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [56];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [57];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [58];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [59];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [60];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [61];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [62];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_addr [63];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ba [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [4];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [5];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [6];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [7];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [8];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [9];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [10];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [11];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [12];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [13];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [14];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [15];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [16];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [17];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [18];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [19];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [20];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [21];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [22];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [23];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [24];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [25];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [26];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [27];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [28];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [29];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [30];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [31];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [32];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [33];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [34];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [35];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [36];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [37];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [38];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [39];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [40];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [41];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [42];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [43];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [44];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [45];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [46];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [47];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [48];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [49];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [50];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [51];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [52];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [53];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [54];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ca_en [55];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cas_n [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ck [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cke [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_cs_n [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_0 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_dm_1 [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_odt [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_ras_n [3];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [0];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [1];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [2];
u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/phy_we_n [3];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [0];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [1];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [2];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [3];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [4];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [5];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [6];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [7];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [8];
u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt [9];
u_top_uart_cmd_resolve/u_m_decoder/N270 [0];
u_top_uart_cmd_resolve/u_m_decoder/N270 [1];
u_top_uart_cmd_resolve/u_m_decoder/N270 [2];
u_top_uart_cmd_resolve/u_m_decoder/N270 [3];
u_top_uart_cmd_resolve/u_m_decoder/N270 [4];
u_top_uart_cmd_resolve/u_m_decoder/N270 [5];
u_top_uart_cmd_resolve/u_m_decoder/N270 [6];
u_top_uart_cmd_resolve/u_m_decoder/N270 [7];
u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [0];
u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [1];
u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [2];
u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [3];
u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [4];
u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [5];
u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [6];
u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [7];
u_top_uart_cmd_resolve/u_m_decoder/cmd_len [0];
u_top_uart_cmd_resolve/u_m_decoder/cmd_len [1];
u_top_uart_cmd_resolve/u_m_decoder/cmd_len [2];
u_top_uart_cmd_resolve/u_m_decoder/cmd_len [3];
u_top_uart_cmd_resolve/u_m_decoder/cmd_len [4];
u_top_uart_cmd_resolve/u_m_decoder/cmd_len [5];
u_top_uart_cmd_resolve/u_m_decoder/cmd_len [6];
u_top_uart_cmd_resolve/u_m_decoder/cmd_len [7];
u_top_uart_cmd_resolve/u_m_decoder/cnt [0];
u_top_uart_cmd_resolve/u_m_decoder/cnt [1];
u_top_uart_cmd_resolve/u_m_decoder/cnt [2];
u_top_uart_cmd_resolve/u_m_decoder/cnt [3];
u_top_uart_cmd_resolve/u_m_decoder/cnt [4];
u_top_uart_cmd_resolve/u_m_decoder/cnt [5];
u_top_uart_cmd_resolve/u_m_decoder/cnt [6];
u_top_uart_cmd_resolve/u_m_decoder/cnt [7];
u_top_uart_cmd_resolve/u_m_decoder/cnt [8];
u_top_uart_cmd_resolve/u_m_decoder/cnt [9];
u_top_uart_cmd_resolve/u_m_decoder/cnt [10];
u_top_uart_cmd_resolve/u_m_decoder/cnt [11];
u_top_uart_cmd_resolve/u_m_decoder/cnt [12];
u_top_uart_cmd_resolve/u_m_decoder/cnt [13];
u_top_uart_cmd_resolve/u_m_decoder/cnt [14];
u_top_uart_cmd_resolve/u_m_decoder/cnt [15];
u_top_uart_cmd_resolve/u_m_decoder/cnt [16];
u_top_uart_cmd_resolve/u_m_decoder/cnt [17];
u_top_uart_cmd_resolve/u_m_decoder/cnt [18];
u_top_uart_cmd_resolve/u_m_decoder/cnt [19];
u_top_uart_cmd_resolve/u_m_decoder/cnt [20];
u_top_uart_cmd_resolve/u_m_decoder/cnt [21];
u_top_uart_cmd_resolve/u_m_decoder/cnt [22];
u_top_uart_cmd_resolve/u_m_decoder/cnt [23];
u_top_uart_cmd_resolve/u_m_decoder/cnt [24];
u_top_uart_cmd_resolve/u_m_decoder/cnt [25];
u_top_uart_cmd_resolve/u_m_decoder/cnt [26];
u_top_uart_cmd_resolve/u_m_decoder/cnt [27];
u_top_uart_cmd_resolve/u_m_decoder/cnt [28];
u_top_uart_cmd_resolve/u_m_decoder/cnt [29];
u_top_uart_cmd_resolve/u_m_decoder/cnt [30];
u_top_uart_cmd_resolve/u_m_decoder/cnt [31];
u_top_uart_cmd_resolve/u_m_decoder/state_d [0];
u_top_uart_cmd_resolve/u_m_decoder/state_d [1];
u_top_uart_cmd_resolve/u_m_decoder/state_d [2];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [2];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [2];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [6];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22];
u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26];
u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt [0];
u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt [1];
u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt [2];
u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt [3];
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [0];
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [1];
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [2];
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [3];
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [4];
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [5];
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [6];
u_top_uart_cmd_resolve/u_m_s2p/r_rx_data [7];
u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx [0];
u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx [1];
u_top_uart_cmd_resolve/w_rx_data [0];
u_top_uart_cmd_resolve/w_rx_data [1];
u_top_uart_cmd_resolve/w_rx_data [2];
u_top_uart_cmd_resolve/w_rx_data [3];
u_top_uart_cmd_resolve/w_rx_data [4];
u_top_uart_cmd_resolve/w_rx_data [5];
u_top_uart_cmd_resolve/w_rx_data [6];
u_top_uart_cmd_resolve/w_rx_data [7];
video_timing_data_m0/color_bar_m0/h_cnt [0];
video_timing_data_m0/color_bar_m0/h_cnt [1];
video_timing_data_m0/color_bar_m0/h_cnt [2];
video_timing_data_m0/color_bar_m0/h_cnt [3];
video_timing_data_m0/color_bar_m0/h_cnt [4];
video_timing_data_m0/color_bar_m0/h_cnt [5];
video_timing_data_m0/color_bar_m0/h_cnt [6];
video_timing_data_m0/color_bar_m0/h_cnt [7];
video_timing_data_m0/color_bar_m0/h_cnt [8];
video_timing_data_m0/color_bar_m0/h_cnt [9];
video_timing_data_m0/color_bar_m0/h_cnt [10];
video_timing_data_m0/color_bar_m0/h_cnt [11];
video_timing_data_m0/color_bar_m0/v_cnt [0];
video_timing_data_m0/color_bar_m0/v_cnt [1];
video_timing_data_m0/color_bar_m0/v_cnt [2];
video_timing_data_m0/color_bar_m0/v_cnt [3];
video_timing_data_m0/color_bar_m0/v_cnt [4];
video_timing_data_m0/color_bar_m0/v_cnt [5];
video_timing_data_m0/color_bar_m0/v_cnt [6];
video_timing_data_m0/color_bar_m0/v_cnt [7];
video_timing_data_m0/color_bar_m0/v_cnt [8];
video_timing_data_m0/color_bar_m0/v_cnt [9];
video_timing_data_m0/color_bar_m0/v_cnt [10];
video_timing_data_m0/color_bar_m0/v_cnt [11];
vout_data[0];
vout_data[1];
vout_data[2];
vout_data[3];
vout_data[4];
vout_data[5];
vout_data[6];
vout_data[7];
vout_data[8];
vout_data[9];
vout_data[10];
vout_data[11];
vout_data[12];
vout_data[13];
vout_data[14];
vout_data[15];
vout_data[16];
vout_data[17];
vout_data[18];
vout_data[19];
vout_data[20];
vout_data[21];
vout_data[22];
vout_data[23];
wr_burst_addr[6];
wr_burst_addr[7];
wr_burst_addr[8];
wr_burst_addr[9];
wr_burst_addr[10];
wr_burst_addr[11];
wr_burst_addr[12];
wr_burst_addr[13];
wr_burst_addr[14];
wr_burst_addr[15];
wr_burst_addr[16];
wr_burst_addr[17];
wr_burst_addr[18];
wr_burst_addr[19];
wr_burst_addr[20];
wr_burst_addr[21];
wr_burst_addr[22];
wr_burst_addr[23];
wr_burst_addr[24];
wr_burst_len[6];
write_addr_index[0];
write_addr_index[1];
write_data[0];
write_data[1];
write_data[2];
write_data[3];
write_data[4];
write_data[5];
write_data[6];
write_data[7];
write_data[8];
write_data[9];
write_data[10];
write_data[11];
write_data[12];
write_data[13];
write_data[14];
write_data[15];
write_data[16];
write_data[17];
write_data[18];
write_data[19];
write_data[20];
write_data[21];
write_data[22];
write_data[23];
write_data[24];
write_data[25];
write_data[26];
write_data[27];
write_data[28];
write_data[29];
write_data[30];
write_data[31];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;
ntR235;
ntR236;
ntR237;
ntR238;
ntR239;
ntR240;
ntR241;
ntR242;
ntR243;
ntR244;
ntR245;
ntR246;
ntR247;
ntR248;
ntR249;
ntR250;
ntR251;
ntR252;
ntR253;
ntR254;
ntR255;
ntR256;
ntR257;
ntR258;
ntR259;
ntR260;
ntR261;
ntR262;
ntR263;
ntR264;
ntR265;
ntR266;
ntR267;
ntR268;
ntR269;
ntR270;
ntR271;
ntR272;
ntR273;
ntR274;
ntR275;
ntR276;
ntR277;
ntR278;
ntR279;
ntR280;
ntR281;
ntR282;
ntR283;
ntR284;
ntR285;
ntR286;
ntR287;
ntR288;
ntR289;
ntR290;
ntR291;
ntR292;
ntR293;
ntR294;
ntR295;
ntR296;
ntR297;
ntR298;
ntR299;
ntR300;
ntR301;
ntR302;
ntR303;
ntR304;
ntR305;
ntR306;
ntR307;
ntR308;
ntR309;
ntR310;
ntR311;
ntR312;
ntR313;
ntR314;
ntR315;
ntR316;
ntR317;
ntR318;
ntR319;
ntR320;
ntR321;
ntR322;
ntR323;
ntR324;
ntR325;
ntR326;
ntR327;
ntR328;
ntR329;
ntR330;
ntR331;
ntR332;
ntR333;
ntR334;
ntR335;
ntR336;
ntR337;
ntR338;
ntR339;
ntR340;
ntR341;
ntR342;
ntR343;
ntR344;
ntR345;
ntR346;
ntR347;
ntR348;
ntR349;
ntR350;
ntR351;
ntR352;
ntR353;
ntR354;
ntR355;
ntR356;
ntR357;
ntR358;
ntR359;
ntR360;
ntR361;
ntR362;
ntR363;
ntR364;
ntR365;
ntR366;
ntR367;
ntR368;
ntR369;
ntR370;
ntR371;
ntR372;
ntR373;
ntR374;
ntR375;
ntR376;
ntR377;
ntR378;
ntR379;
ntR380;
ntR381;
ntR382;
ntR383;
ntR384;
ntR385;
ntR386;
ntR387;
ntR388;
ntR389;
ntR390;
ntR391;
ntR392;
ntR393;
ntR394;
ntR395;
ntR396;
ntR397;
ntR398;
ntR399;
ntR400;
ntR401;
ntR402;
ntR403;
ntR404;
ntR405;
ntR406;
ntR407;
ntR408;
ntR409;
ntR410;
ntR411;
ntR412;
ntR413;
ntR414;
ntR415;
ntR416;
ntR417;
ntR418;
ntR419;
ntR420;
ntR421;
ntR422;
ntR423;
ntR424;
ntR425;
ntR426;
ntR427;
ntR428;
ntR429;
ntR430;
ntR431;
ntR432;
ntR433;
ntR434;
ntR435;
ntR436;
ntR437;
ntR438;
ntR439;
ntR440;
ntR441;
ntR442;
ntR443;
ntR444;
ntR445;
ntR446;
ntR447;
ntR448;
ntR449;
ntR450;
ntR451;
ntR452;
ntR453;
ntR454;
ntR455;
ntR456;
ntR457;
ntR458;
ntR459;
ntR460;
ntR461;
ntR462;
ntR463;
ntR464;
ntR465;
ntR466;
ntR467;
ntR468;
ntR469;
ntR470;
ntR471;
ntR472;
ntR473;
ntR474;
ntR475;
ntR476;
ntR477;
ntR478;
ntR479;
ntR480;
ntR481;
ntR482;
ntR483;
ntR484;
ntR485;
ntR486;
ntR487;
ntR488;
ntR489;
ntR490;
ntR491;
ntR492;
ntR493;
ntR494;
ntR495;
ntR496;
ntR497;
ntR498;
ntR499;
ntR500;
ntR501;
ntR502;
ntR503;
ntR504;
ntR505;
ntR506;
ntR507;
ntR508;
ntR509;
ntR510;
ntR511;
ntR512;
ntR513;
ntR514;
ntR515;
ntR516;
ntR517;
ntR518;
ntR519;
ntR520;
ntR521;
ntR522;
ntR523;
ntR524;
ntR525;
ntR526;
ntR527;
ntR528;
ntR529;
ntR530;
ntR531;
ntR532;
ntR533;
ntR534;
ntR535;
ntR536;
ntR537;
ntR538;
ntR539;
ntR540;
ntR541;
ntR542;
ntR543;
ntR544;
ntR545;
ntR546;
ntR547;
ntR548;
ntR549;
ntR550;
ntR551;
ntR552;
ntR553;
ntR554;
ntR555;
ntR556;
ntR557;
ntR558;
ntR559;
ntR560;
ntR561;
ntR562;
ntR563;
ntR564;
ntR565;
ntR566;
ntR567;
ntR568;
ntR569;
ntR570;
ntR571;
ntR572;
ntR573;
ntR574;
ntR575;
ntR576;
ntR577;
ntR578;
ntR579;
ntR580;
ntR581;
ntR582;
ntR583;
ntR584;
ntR585;
ntR586;
ntR587;
ntR588;
ntR589;
ntR590;
ntR591;
ntR592;
ntR593;
ntR594;
ntR595;
ntR596;
ntR597;
ntR598;
ntR599;
ntR600;
ntR601;
ntR602;
ntR603;
ntR604;
ntR605;
ntR606;
ntR607;
ntR608;
ntR609;
ntR610;
ntR611;
ntR612;
ntR613;
ntR614;
ntR615;
ntR616;
ntR617;
ntR618;
ntR619;
ntR620;
ntR621;
ntR622;
ntR623;
ntR624;
ntR625;
ntR626;
ntR627;
ntR628;
ntR629;
ntR630;
ntR631;
ntR632;
ntR633;
ntR634;
ntR635;
ntR636;
ntR637;
ntR638;
ntR639;
ntR640;
ntR641;
ntR642;
ntR643;
ntR644;
ntR645;
ntR646;
ntR647;
ntR648;
ntR649;
ntR650;
ntR651;
ntR652;
ntR653;
ntR654;
ntR655;
ntR656;
ntR657;
ntR658;
ntR659;
ntR660;
ntR661;
ntR662;
ntR663;
ntR664;
ntR665;
ntR666;
ntR667;
ntR668;
ntR669;
ntR670;
ntR671;
ntR672;
ntR673;
ntR674;
ntR675;
ntR676;
ntR677;
ntR678;
ntR679;
ntR680;
ntR681;
ntR682;
ntR683;
ntR684;
ntR685;
ntR686;
ntR687;
ntR688;
ntR689;
ntR690;
ntR691;
ntR692;
ntR693;
ntR694;
ntR695;
ntR696;
ntR697;
ntR698;
ntR699;
ntR700;
ntR701;
ntR702;
ntR703;
ntR704;
ntR705;
ntR706;
ntR707;
ntR708;
ntR709;
ntR710;
ntR711;
ntR712;
ntR713;
ntR714;
ntR715;
ntR716;
ntR717;
ntR718;
ntR719;
ntR720;
ntR721;
ntR722;
ntR723;
ntR724;
ntR725;
ntR726;
ntR727;
ntR728;
ntR729;
ntR730;
ntR731;
ntR732;
ntR733;
ntR734;
ntR735;
ntR736;
ntR737;
ntR738;
ntR739;
ntR740;
ntR741;
ntR742;
ntR743;
ntR744;
ntR745;
ntR746;
ntR747;
ntR748;
ntR749;
ntR750;
ntR751;
ntR752;
ntR753;
ntR754;
ntR755;
ntR756;
ntR757;
ntR758;
ntR759;
ntR760;
ntR761;
ntR762;
ntR763;
ntR764;
ntR765;
ntR766;
ntR767;
ntR768;
ntR769;
ntR770;
ntR771;
ntR772;
ntR773;
ntR774;
ntR775;
ntR776;
ntR777;
ntR778;
ntR779;
ntR780;
ntR781;
ntR782;
ntR783;
ntR784;
ntR785;
ntR786;
ntR787;
ntR788;
ntR789;
ntR790;
ntR791;
ntR792;
ntR793;
ntR794;
ntR795;
ntR796;
ntR797;
ntR798;
ntR799;
ntR800;
ntR801;
ntR802;
ntR803;
ntR804;
ntR805;
ntR806;
ntR807;
ntR808;
ntR809;
ntR810;
ntR811;
ntR812;
ntR813;
ntR814;
ntR815;
ntR816;
ntR817;
ntR818;
ntR819;
ntR820;
ntR821;
ntR822;
ntR823;
ntR824;
ntR825;
ntR826;
ntR827;
ntR828;
ntR829;
ntR830;
ntR831;
ntR832;
ntR833;
ntR834;
ntR835;
ntR836;
ntR837;
ntR838;
ntR839;
ntR840;
ntR841;
ntR842;
ntR843;
ntR844;
ntR845;
ntR846;
ntR847;
ntR848;
ntR849;
ntR850;
ntR851;
ntR852;
ntR853;
ntR854;
ntR855;
ntR856;
ntR857;
ntR858;
ntR859;
ntR860;
ntR861;
ntR862;
ntR863;
ntR864;
ntR865;
ntR866;
ntR867;
ntR868;
ntR869;
ntR870;
ntR871;
ntR872;
ntR873;
ntR874;
ntR875;
ntR876;
ntR877;
ntR878;
ntR879;
ntR880;
ntR881;
ntR882;
ntR883;
ntR884;
ntR885;
ntR886;
ntR887;
ntR888;
ntR889;
ntR890;
ntR891;
ntR892;
ntR893;
ntR894;
ntR895;
ntR896;
ntR897;
ntR898;
ntR899;
ntR900;
ntR901;
ntR902;
ntR903;
ntR904;
ntR905;
ntR906;
ntR907;
ntR908;
ntR909;
ntR910;
ntR911;
ntR912;
ntR913;
ntR914;
ntR915;
ntR916;
ntR917;
ntR918;
ntR919;
ntR920;
ntR921;
ntR922;
ntR923;
ntR924;
ntR925;
ntR926;
ntR927;
ntR928;
ntR929;
ntR930;
ntR931;
ntR932;
ntR933;
ntR934;
ntR935;
ntR936;
ntR937;
ntR938;
ntR939;
ntR940;
ntR941;
ntR942;
ntR943;
ntR944;
ntR945;
ntR946;
ntR947;
ntR948;
ntR949;
ntR950;
ntR951;
ntR952;
ntR953;
ntR954;
ntR955;
ntR956;
ntR957;
ntR958;
ntR959;
ntR960;
ntR961;
ntR962;
ntR963;
ntR964;
ntR965;
ntR966;
ntR967;
ntR968;
ntR969;
ntR970;
ntR971;
ntR972;
ntR973;
ntR974;
ntR975;
ntR976;
ntR977;
ntR978;
ntR979;
ntR980;
ntR981;
ntR982;
ntR983;
ntR984;
ntR985;
ntR986;
ntR987;
ntR988;
ntR989;
ntR990;
ntR991;
ntR992;
ntR993;
ntR994;
ntR995;
ntR996;
ntR997;
ntR998;
ntR999;
ntR1000;
ntR1001;
ntR1002;
ntR1003;
ntR1004;
ntR1005;
ntR1006;
ntR1007;
ntR1008;
ntR1009;
ntR1010;
ntR1011;

Clock
sys_clk;1000
top|pclk_mod_in;1001
sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred;1002
sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred;1003
sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred;1004
sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred;1005
sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred;1006
sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred;1007
DebugCore_JCLK;10001000
DebugCore_CAPTURE;10001001


