 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep  5 05:56:40 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays =  0.00% on scenario func1_wst

  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (950.10,704.42)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1147     0.8147 r    (944.73,704.08)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8147                                            
  clock uncertainty                                                                                        0.2400     1.0547                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     1.0547 r                                          
  library removal time                                                                                     0.1571     1.2118                                            
  data required time                                                                                                  1.2118                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2118                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2978                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (984.42,693.22)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1124     0.8124 r    (979.05,693.57)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8124                                            
  clock uncertainty                                                                                        0.2400     1.0524                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     1.0524 r                                          
  library removal time                                                                                     0.1571     1.2094                                            
  data required time                                                                                                  1.2094                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2094                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2954                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (931.70,290.02)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.0704     0.7704 r    (937.07,290.36)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7704                                            
  clock uncertainty                                                                                        0.2400     1.0104                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     1.0104 r                                          
  library removal time                                                                                     0.1571     1.1674                                            
  data required time                                                                                                  1.1674                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1674                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2534                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (924.58,290.02)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.0703     0.7703 r    (919.21,290.36)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7703                                            
  clock uncertainty                                                                                        0.2400     1.0103                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     1.0103 r                                          
  library removal time                                                                                     0.1571     1.1674                                            
  data required time                                                                                                  1.1674                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1674                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2534                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (913.58,308.42)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.0695     0.7695 r    (908.21,308.08)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7695                                            
  clock uncertainty                                                                                        0.2400     1.0095                                            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     1.0095 r                                          
  library removal time                                                                                     0.1571     1.1666                                            
  data required time                                                                                                  1.1666                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1666                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2525                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (914.46,315.62)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.0690     0.7690 r    (909.09,315.27)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7690                                            
  clock uncertainty                                                                                        0.2400     1.0090                                            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     1.0090 r                                          
  library removal time                                                                                     0.1571     1.1661                                            
  data required time                                                                                                  1.1661                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1661                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2521                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (async_rst_synchronizer_5)   0.9250   0.0000    0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (net)   1.6196             0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0938   0.7938 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7938 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000   0.9250   0.1975    0.9913 f    (945.46,660.47)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (net)     1   0.0000       0.9250    0.0000     0.9913 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (async_rst_synchronizer_5)   0.9250   0.0000    0.9913 f    (netlink)              i              
  khu_sensor_top/uart_controller/uart_rx/w_rst (net)    0.0000                                   0.9250    0.0000     0.9913 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/A (nid1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9913 f    (962.61,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/Y (nid1_hd)           0.0000               0.9250    0.0000     0.9913 f    (963.56,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net_2_1 (net)     1   0.0000                        0.9250    0.0000     0.9913 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell/A (nid1_hd)     0.0000    0.0000    0.0000     0.9250    0.0000     0.9913 f    (967.01,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell/Y (nid1_hd)               0.0000               0.9250    0.0000     0.9913 f    (967.96,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net (net)     1   0.0000                            0.9250    0.0000     0.9913 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/U3/A (ivd1_hd)           0.0000    0.0000    0.0000     0.9250    0.0000     0.9913 f    (971.48,660.83)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/U3/Y (ivd1_hd)                     0.0000               0.9250    0.0000     0.9913 r    (971.91,660.97)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/n1 (net)    25   0.0000                                 0.9250    0.0000     0.9913 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/SN (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9913 r    (1005.10,668.42)       d i            1.05
  data arrival time                                                                                                   0.9913                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1102    0.8102 r    (999.73,668.08)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8102                                            
  clock uncertainty                                                                                        0.2400     1.0502                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     1.0502 r                                          
  library removal time                                                                                     0.1571     1.2073                                            
  data required time                                                                                                  1.2073                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2073                                            
  data arrival time                                                                                                  -0.9913                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2160                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (async_rst_synchronizer_5)   0.9250   0.0000    0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/i_CLK (net)   1.6196             0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0938   0.7938 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7938 r (937.69,660.88) d      1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000   0.9250   0.1975    0.9913 f    (945.46,660.47)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (net)     1   0.0000       0.9250    0.0000     0.9913 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (async_rst_synchronizer_5)   0.9250   0.0000    0.9913 f    (netlink)              i              
  khu_sensor_top/uart_controller/uart_rx/w_rst (net)    0.0000                                   0.9250    0.0000     0.9913 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/A (nid1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     0.9913 f    (962.61,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/Y (nid1_hd)           0.0000               0.9250    0.0000     0.9913 f    (963.56,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net_2_1 (net)     1   0.0000                        0.9250    0.0000     0.9913 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell/A (nid1_hd)     0.0000    0.0000    0.0000     0.9250    0.0000     0.9913 f    (967.01,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell/Y (nid1_hd)               0.0000               0.9250    0.0000     0.9913 f    (967.96,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net (net)     1   0.0000                            0.9250    0.0000     0.9913 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/U3/A (ivd1_hd)           0.0000    0.0000    0.0000     0.9250    0.0000     0.9913 f    (971.48,660.83)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/U3/Y (ivd1_hd)                     0.0000               0.9250    0.0000     0.9913 r    (971.91,660.97)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/n1 (net)    25   0.0000                                 0.9250    0.0000     0.9913 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/SN (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9913 r   (1002.54,628.42)       d i            1.05
  data arrival time                                                                                                   0.9913                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/i_CLK (uart_rx)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/uart_rx/i_CLK (net)    1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1100   0.8100 r   (1007.91,628.77)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8100                                            
  clock uncertainty                                                                                        0.2400     1.0500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)                                    0.0000     1.0500 r                                          
  library removal time                                                                                     0.1571     1.2071                                            
  data required time                                                                                                  1.2071                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.2071                                            
  data arrival time                                                                                                  -0.9913                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2158                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9140 r    (1005.22,776.08)       d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1215     0.8215 r    (997.96,775.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8215                                            
  clock uncertainty                                                                                        0.2400     1.0615                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)                                        0.0000     1.0615 r                                          
  library removal time                                                                                     0.0097     1.0712                                            
  data required time                                                                                                  1.0712                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0712                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1571                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9140 r    (1005.22,787.16)       d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1215     0.8215 r    (997.96,787.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8215                                            
  clock uncertainty                                                                                        0.2400     1.0615                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd4qd1_hd)                                        0.0000     1.0615 r                                          
  library removal time                                                                                     0.0097     1.0711                                            
  data required time                                                                                                  1.0711                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0711                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1571                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9140 r    (1000.38,783.28)       d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1215     0.8215 r    (993.12,783.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8215                                            
  clock uncertainty                                                                                        0.2400     1.0615                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd4qd1_hd)                                        0.0000     1.0615 r                                          
  library removal time                                                                                     0.0097     1.0711                                            
  data required time                                                                                                  1.0711                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0711                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1571                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9140 r    (992.90,779.97)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1214     0.8214 r    (985.64,780.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8214                                            
  clock uncertainty                                                                                        0.2400     1.0614                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/CK (fd4qd1_hd)                                        0.0000     1.0614 r                                          
  library removal time                                                                                     0.0097     1.0710                                            
  data required time                                                                                                  1.0710                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0710                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1570                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9140 r    (980.58,779.97)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1212     0.8212 r    (973.32,780.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8212                                            
  clock uncertainty                                                                                        0.2400     1.0612                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd4qd1_hd)                                        0.0000     1.0612 r                                          
  library removal time                                                                                     0.0097     1.0709                                            
  data required time                                                                                                  1.0709                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0709                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1568                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9140 r    (986.73,772.77)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1211     0.8211 r    (979.48,772.84)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8211                                            
  clock uncertainty                                                                                        0.2400     1.0611                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)                                        0.0000     1.0611 r                                          
  library removal time                                                                                     0.0097     1.0707                                            
  data required time                                                                                                  1.0707                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0707                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1567                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (981.46,768.88)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1210     0.8210 r    (974.20,768.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8210                                            
  clock uncertainty                                                                                        0.2400     1.0610                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/CK (fd4qd1_hd)                                       0.0000     1.0610 r                                          
  library removal time                                                                                     0.0097     1.0707                                            
  data required time                                                                                                  1.0707                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0707                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1567                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (983.66,761.67)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1208     0.8208 r    (976.40,761.59)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8208                                            
  clock uncertainty                                                                                        0.2400     1.0608                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)                                       0.0000     1.0608 r                                          
  library removal time                                                                                     0.0097     1.0704                                            
  data required time                                                                                                  1.0704                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0704                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1564                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (994.22,761.67)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1206    0.8206 r    (986.96,761.59)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8206                                            
  clock uncertainty                                                                                        0.2400     1.0606                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     1.0606 r                                          
  library removal time                                                                                     0.0097     1.0703                                            
  data required time                                                                                                  1.0703                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0703                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1562                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (993.34,754.47)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1206    0.8206 r    (986.08,754.40)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8206                                            
  clock uncertainty                                                                                        0.2400     1.0606                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)                                      0.0000     1.0606 r                                          
  library removal time                                                                                     0.0097     1.0702                                            
  data required time                                                                                                  1.0702                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0702                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1562                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (982.78,754.47)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1205    0.8205 r    (975.52,754.40)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8205                                            
  clock uncertainty                                                                                        0.2400     1.0605                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)                                      0.0000     1.0605 r                                          
  library removal time                                                                                     0.0097     1.0702                                            
  data required time                                                                                                  1.0702                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0702                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1561                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (961.22,783.28)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1205     0.8205 r    (953.96,783.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8205                                            
  clock uncertainty                                                                                        0.2400     1.0605                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/CK (fd4qd1_hd)                                       0.0000     1.0605 r                                          
  library removal time                                                                                     0.0097     1.0702                                            
  data required time                                                                                                  1.0702                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0702                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1561                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (966.93,776.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1205     0.8205 r    (959.68,775.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8205                                            
  clock uncertainty                                                                                        0.2400     1.0605                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/CK (fd4qd1_hd)                                       0.0000     1.0605 r                                          
  library removal time                                                                                     0.0097     1.0701                                            
  data required time                                                                                                  1.0701                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0701                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1561                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (973.97,772.77)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1204     0.8204 r    (966.72,772.84)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8204                                            
  clock uncertainty                                                                                        0.2400     1.0604                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.0604 r                                          
  library removal time                                                                                     0.0097     1.0701                                            
  data required time                                                                                                  1.0701                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0701                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1561                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (956.82,768.88)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1204     0.8204 r    (949.56,768.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8204                                            
  clock uncertainty                                                                                        0.2400     1.0604                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0604 r                                          
  library removal time                                                                                     0.0097     1.0701                                            
  data required time                                                                                                  1.0701                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0701                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1561                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (967.82,768.88)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1204     0.8204 r    (960.56,768.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8204                                            
  clock uncertainty                                                                                        0.2400     1.0604                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/CK (fd4qd1_hd)                                       0.0000     1.0604 r                                          
  library removal time                                                                                     0.0097     1.0701                                            
  data required time                                                                                                  1.0701                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0701                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1560                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (969.58,758.36)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1202     0.8202 r    (962.32,758.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8202                                            
  clock uncertainty                                                                                        0.2400     1.0602                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                       0.0000     1.0602 r                                          
  library removal time                                                                                     0.0097     1.0699                                            
  data required time                                                                                                  1.0699                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0699                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1558                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (981.46,747.28)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1202     0.8202 r    (974.20,747.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8202                                            
  clock uncertainty                                                                                        0.2400     1.0602                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_3_/CK (fd4qd1_hd)                                       0.0000     1.0602 r                                          
  library removal time                                                                                     0.0097     1.0698                                            
  data required time                                                                                                  1.0698                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0698                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1558                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (971.34,751.16)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1200     0.8200 r    (964.08,751.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8200                                            
  clock uncertainty                                                                                        0.2400     1.0600                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.0600 r                                          
  library removal time                                                                                     0.0097     1.0697                                            
  data required time                                                                                                  1.0697                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0697                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1556                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (967.82,747.28)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1198     0.8198 r    (960.56,747.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8198                                            
  clock uncertainty                                                                                        0.2400     1.0598                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0598 r                                          
  library removal time                                                                                     0.0097     1.0694                                            
  data required time                                                                                                  1.0694                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0694                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1554                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (965.17,740.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1190     0.8190 r    (957.92,739.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8190                                            
  clock uncertainty                                                                                        0.2400     1.0590                                            
  khu_sensor_top/sensor_core/r_mpr_set_counter_reg_2_/CK (fd4qd1_hd)                                       0.0000     1.0590 r                                          
  library removal time                                                                                     0.0097     1.0687                                            
  data required time                                                                                                  1.0687                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0687                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1547                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (962.53,732.88)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1182     0.8182 r    (955.28,732.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8182                                            
  clock uncertainty                                                                                        0.2400     1.0582                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/CK (fd4qd1_hd)                                       0.0000     1.0582 r                                          
  library removal time                                                                                     0.0097     1.0679                                            
  data required time                                                                                                  1.0679                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0679                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1539                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (957.70,729.57)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1175     0.8175 r    (950.44,729.65)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8175                                            
  clock uncertainty                                                                                        0.2400     1.0575                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0575 r                                          
  library removal time                                                                                     0.0097     1.0671                                            
  data required time                                                                                                  1.0671                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0671                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1531                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (954.17,722.36)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1166     0.8166 r    (946.92,722.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8166                                            
  clock uncertainty                                                                                        0.2400     1.0566                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_6_/CK (fd4qd1_hd)                                       0.0000     1.0566 r                                          
  library removal time                                                                                     0.0097     1.0662                                            
  data required time                                                                                                  1.0662                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0662                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1522                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (958.58,715.16)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1159     0.8159 r    (951.32,715.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8159                                            
  clock uncertainty                                                                                        0.2400     1.0559                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.0559 r                                          
  library removal time                                                                                     0.0097     1.0655                                            
  data required time                                                                                                  1.0655                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0655                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1515                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (951.97,718.47)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1158     0.8158 r    (944.72,718.40)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8158                                            
  clock uncertainty                                                                                        0.2400     1.0558                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_4_/CK (fd4qd1_hd)                                       0.0000     1.0558 r                                          
  library removal time                                                                                     0.0097     1.0655                                            
  data required time                                                                                                  1.0655                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0655                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1514                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9140 r    (999.78,765.57)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650    0.1153     0.8153 r    (1007.04,765.65)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8153                                            
  clock uncertainty                                                                                        0.2400     1.0553                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (fd4qd1_hd)                                        0.0000     1.0553 r                                          
  library removal time                                                                                     0.0097     1.0650                                            
  data required time                                                                                                  1.0650                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0650                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1509                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (1000.66,761.67)       d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1153    0.8153 r    (1007.92,761.59)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8153                                            
  clock uncertainty                                                                                        0.2400     1.0553                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd4qd1_hd)                                      0.0000     1.0553 r                                          
  library removal time                                                                                     0.0097     1.0649                                            
  data required time                                                                                                  1.0649                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0649                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1509                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (1005.22,751.16)       d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1152    0.8152 r    (997.96,751.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8152                                            
  clock uncertainty                                                                                        0.2400     1.0552                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd4qd1_hd)                                      0.0000     1.0552 r                                          
  library removal time                                                                                     0.0097     1.0648                                            
  data required time                                                                                                  1.0648                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0648                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1508                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (1005.22,747.28)       d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1151    0.8151 r    (997.96,747.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8151                                            
  clock uncertainty                                                                                        0.2400     1.0551                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd4qd1_hd)                                      0.0000     1.0551 r                                          
  library removal time                                                                                     0.0097     1.0648                                            
  data required time                                                                                                  1.0648                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0648                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1507                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (988.78,743.97)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1150    0.8150 r    (996.04,744.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8150                                            
  clock uncertainty                                                                                        0.2400     1.0550                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_0_/CK (fd4qd1_hd)                                      0.0000     1.0550 r                                          
  library removal time                                                                                     0.0097     1.0647                                            
  data required time                                                                                                  1.0647                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0647                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1506                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (949.62,707.97)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1148     0.8148 r    (956.88,708.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8148                                            
  clock uncertainty                                                                                        0.2400     1.0548                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_1_/CK (fd4qd1_hd)                                            0.0000     1.0548 r                                          
  library removal time                                                                                     0.0097     1.0644                                            
  data required time                                                                                                  1.0644                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0644                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1504                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (974.71,722.36)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1141     0.8141 r    (981.96,722.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8141                                            
  clock uncertainty                                                                                        0.2400     1.0541                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_3_/CK (fd4qd1_hd)                                       0.0000     1.0541 r                                          
  library removal time                                                                                     0.0097     1.0638                                            
  data required time                                                                                                  1.0638                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0638                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1498                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (978.22,715.16)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1138     0.8138 r    (985.48,715.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8138                                            
  clock uncertainty                                                                                        0.2400     1.0538                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_2_/CK (fd4qd1_hd)                                       0.0000     1.0538 r                                          
  library removal time                                                                                     0.0097     1.0635                                            
  data required time                                                                                                  1.0635                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0635                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1494                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/RN (fd2d1_hd)    0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (948.70,696.82)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)    0.0000    0.0000    0.0000     1.0650    0.1136     0.8136 r    (940.78,696.76)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8136                                            
  clock uncertainty                                                                                        0.2400     1.0536                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)                                             0.0000     1.0536 r                                          
  library removal time                                                                                     0.0095     1.0632                                            
  data required time                                                                                                  1.0632                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0632                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1491                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (947.58,689.67)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1126     0.8126 r    (940.32,689.59)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8126                                            
  clock uncertainty                                                                                        0.2400     1.0526                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_5_/CK (fd4qd1_hd)                                            0.0000     1.0526 r                                          
  library removal time                                                                                     0.0097     1.0623                                            
  data required time                                                                                                  1.0623                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0623                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1482                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (978.82,711.28)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1125     0.8125 r    (971.56,711.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8125                                            
  clock uncertainty                                                                                        0.2400     1.0525                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_7_/CK (fd4qd1_hd)                                       0.0000     1.0525 r                                          
  library removal time                                                                                     0.0097     1.0622                                            
  data required time                                                                                                  1.0622                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0622                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1482                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (983.22,704.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1125    0.8125 r    (975.96,703.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8125                                            
  clock uncertainty                                                                                        0.2400     1.0525                                            
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/CK (fd4qd1_hd)                                      0.0000     1.0525 r                                          
  library removal time                                                                                     0.0097     1.0622                                            
  data required time                                                                                                  1.0622                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0622                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1481                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (984.97,700.77)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1124     0.8124 r    (977.72,700.84)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8124                                            
  clock uncertainty                                                                                        0.2400     1.0524                                            
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/CK (fd4qd1_hd)                                       0.0000     1.0524 r                                          
  library removal time                                                                                     0.0097     1.0621                                            
  data required time                                                                                                  1.0621                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0621                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1481                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (944.93,686.36)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1117     0.8117 r    (937.68,686.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8117                                            
  clock uncertainty                                                                                        0.2400     1.0517                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.0517 r                                          
  library removal time                                                                                     0.0097     1.0613                                            
  data required time                                                                                                  1.0613                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0613                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1473                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/RN (fd2d1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9140 r    (944.30,679.22)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)   0.0000   0.0000   0.0000   1.0650    0.1105     0.8105 r    (936.38,679.28)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8105                                            
  clock uncertainty                                                                                        0.2400     1.0505                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)                                        0.0000     1.0505 r                                          
  library removal time                                                                                     0.0095     1.0600                                            
  data required time                                                                                                  1.0600                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0600                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1460                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9028 r  (982.34,336.88)        d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0984   0.7984 r  (975.08,336.80)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7984                                            
  clock uncertainty                                                                                        0.2400     1.0384                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_valid_reg/CK (fd4qd1_hd)                                   0.0000     1.0384 r                                          
  library removal time                                                                                     0.0097     1.0481                                            
  data required time                                                                                                  1.0481                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0481                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1452                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (983.22,675.28)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1094     0.8094 r    (975.96,675.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8094                                            
  clock uncertainty                                                                                        0.2400     1.0494                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     1.0494 r                                          
  library removal time                                                                                     0.0097     1.0591                                            
  data required time                                                                                                  1.0591                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0591                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1451                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (980.58,668.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1094     0.8094 r    (973.32,667.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8094                                            
  clock uncertainty                                                                                        0.2400     1.0494                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd4qd1_hd)                                            0.0000     1.0494 r                                          
  library removal time                                                                                     0.0097     1.0591                                            
  data required time                                                                                                  1.0591                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0591                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1450                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_status_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_status_reg/RN (fd4qd1_hd)      0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (946.26,668.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_status_reg/CK (fd4qd1_hd)      0.0000    0.0000    0.0000     1.0650    0.1091     0.8091 r    (939.00,667.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8091                                            
  clock uncertainty                                                                                        0.2400     1.0491                                            
  khu_sensor_top/sensor_core/r_mpr_status_reg/CK (fd4qd1_hd)                                               0.0000     1.0491 r                                          
  library removal time                                                                                     0.0097     1.0587                                            
  data required time                                                                                                  1.0587                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0587                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1447                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (977.93,664.77)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1086     0.8086 r    (970.68,664.84)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8086                                            
  clock uncertainty                                                                                        0.2400     1.0486                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/CK (fd4qd1_hd)                                            0.0000     1.0486 r                                          
  library removal time                                                                                     0.0097     1.0583                                            
  data required time                                                                                                  1.0583                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0583                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1443                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9028 r    (978.82,340.77)        d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0969    0.7969 r    (971.56,340.85)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7969                                            
  clock uncertainty                                                                                        0.2400     1.0369                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_2_/CK (fd4qd1_hd)                                      0.0000     1.0369 r                                          
  library removal time                                                                                     0.0097     1.0466                                            
  data required time                                                                                                  1.0466                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0466                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1438                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (938.34,671.97)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1081     0.8081 r    (931.08,672.04)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8081                                            
  clock uncertainty                                                                                        0.2400     1.0481                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0481 r                                          
  library removal time                                                                                     0.0097     1.0578                                            
  data required time                                                                                                  1.0578                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0578                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1438                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_0_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (967.38,664.77)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_0_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1076     0.8076 r    (960.12,664.84)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8076                                            
  clock uncertainty                                                                                        0.2400     1.0476                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_0_/CK (fd4qd1_hd)                                            0.0000     1.0476 r                                          
  library removal time                                                                                     0.0097     1.0573                                            
  data required time                                                                                                  1.0573                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0573                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1433                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/RN (fd4qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 r    (965.17,660.88)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd4qd1_hd)   0.0000    0.0000    0.0000     1.0650    0.1064     0.8064 r    (957.92,660.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8064                                            
  clock uncertainty                                                                                        0.2400     1.0464                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd4qd1_hd)                                            0.0000     1.0464 r                                          
  library removal time                                                                                     0.0097     1.0561                                            
  data required time                                                                                                  1.0561                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1420                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9028 r    (966.93,344.08)        d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0950    0.7950 r    (959.68,343.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7950                                            
  clock uncertainty                                                                                        0.2400     1.0350                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_3_/CK (fd4qd1_hd)                                      0.0000     1.0350 r                                          
  library removal time                                                                                     0.0097     1.0447                                            
  data required time                                                                                                  1.0447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0447                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1419                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_run_set_done_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_run_set_done_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     0.9140 r    (949.62,660.88)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_mpr_run_set_done_reg/CK (fd4qd1_hd)   0.0000   0.0000   0.0000    1.0650    0.1060     0.8060 r    (956.88,660.79)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8060                                            
  clock uncertainty                                                                                        0.2400     1.0460                                            
  khu_sensor_top/sensor_core/r_mpr_run_set_done_reg/CK (fd4qd1_hd)                                         0.0000     1.0460 r                                          
  library removal time                                                                                     0.0097     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1416                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (989.22,247.16)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1059     0.8059 r    (996.48,247.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8059                                            
  clock uncertainty                                                                                        0.2400     1.0459                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/CK (fd4qd1_hd)                                       0.0000     1.0459 r                                          
  library removal time                                                                                     0.0097     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1415                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (988.78,250.48)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1058     0.8058 r    (996.04,250.40)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8058                                            
  clock uncertainty                                                                                        0.2400     1.0458                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.0458 r                                          
  library removal time                                                                                     0.0097     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1415                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (999.78,247.16)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1058     0.8058 r    (1007.04,247.24)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8058                                            
  clock uncertainty                                                                                        0.2400     1.0458                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/CK (fd4qd1_hd)                                       0.0000     1.0458 r                                          
  library removal time                                                                                     0.0097     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1414                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (978.22,250.48)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1058     0.8058 r    (985.48,250.40)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8058                                            
  clock uncertainty                                                                                        0.2400     1.0458                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0458 r                                          
  library removal time                                                                                     0.0097     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1414                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (1000.66,254.37)       d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1058     0.8058 r    (1007.92,254.45)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8058                                            
  clock uncertainty                                                                                        0.2400     1.0458                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/CK (fd4qd1_hd)                                       0.0000     1.0458 r                                          
  library removal time                                                                                     0.0097     1.0554                                            
  data required time                                                                                                  1.0554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0554                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1414                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (999.34,257.67)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1057    0.8057 r    (1006.60,257.60)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8057                                            
  clock uncertainty                                                                                        0.2400     1.0457                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)                                      0.0000     1.0457 r                                          
  library removal time                                                                                     0.0097     1.0554                                            
  data required time                                                                                                  1.0554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0554                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1414                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (976.03,257.67)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1057     0.8057 r    (983.28,257.60)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8057                                            
  clock uncertainty                                                                                        0.2400     1.0457                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/CK (fd4qd1_hd)                                       0.0000     1.0457 r                                          
  library removal time                                                                                     0.0097     1.0554                                            
  data required time                                                                                                  1.0554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0554                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1413                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (1000.66,264.88)       d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1057    0.8057 r    (1007.92,264.80)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8057                                            
  clock uncertainty                                                                                        0.2400     1.0457                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/CK (fd4qd1_hd)                                      0.0000     1.0457 r                                          
  library removal time                                                                                     0.0097     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1413                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (983.51,264.88)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1055    0.8055 r    (990.76,264.80)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8055                                            
  clock uncertainty                                                                                        0.2400     1.0455                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     1.0455 r                                          
  library removal time                                                                                     0.0097     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1412                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (995.83,268.77)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1055    0.8055 r    (1003.08,268.85)       d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8055                                            
  clock uncertainty                                                                                        0.2400     1.0455                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd4qd1_hd)                                      0.0000     1.0455 r                                          
  library removal time                                                                                     0.0097     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1411                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (988.34,272.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1054    0.8054 r    (995.60,271.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8054                                            
  clock uncertainty                                                                                        0.2400     1.0454                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd4qd1_hd)                                      0.0000     1.0454 r                                          
  library removal time                                                                                     0.0097     1.0550                                            
  data required time                                                                                                  1.0550                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0550                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1410                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9028 r    (978.38,362.36)        d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0939    0.7939 r    (971.12,362.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7939                                            
  clock uncertainty                                                                                        0.2400     1.0339                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_/CK (fd4qd1_hd)                                      0.0000     1.0339 r                                          
  library removal time                                                                                     0.0097     1.0436                                            
  data required time                                                                                                  1.0436                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0436                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1408                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9028 r    (979.26,355.17)        d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0939    0.7939 r    (972.00,355.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7939                                            
  clock uncertainty                                                                                        0.2400     1.0339                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_0_/CK (fd4qd1_hd)                                      0.0000     1.0339 r                                          
  library removal time                                                                                     0.0097     1.0436                                            
  data required time                                                                                                  1.0436                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0436                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1408                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9028 r    (977.93,351.27)        d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0939    0.7939 r    (970.68,351.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7939                                            
  clock uncertainty                                                                                        0.2400     1.0339                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/CK (fd4qd1_hd)                                      0.0000     1.0339 r                                          
  library removal time                                                                                     0.0097     1.0435                                            
  data required time                                                                                                  1.0435                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0435                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1407                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_49_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_49_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9028 r (964.73,351.27)     d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_49_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0937   0.7937 r (957.48,351.20)     d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7937                                            
  clock uncertainty                                                                                        0.2400     1.0337                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_49_/CK (fd4qd1_hd)                               0.0000     1.0337 r                                          
  library removal time                                                                                     0.0097     1.0434                                            
  data required time                                                                                                  1.0434                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0434                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1406                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_50_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_50_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9028 r (953.73,347.96)     d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_50_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0932   0.7932 r (946.48,348.05)     d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7932                                            
  clock uncertainty                                                                                        0.2400     1.0332                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_50_/CK (fd4qd1_hd)                               0.0000     1.0332 r                                          
  library removal time                                                                                     0.0097     1.0428                                            
  data required time                                                                                                  1.0428                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0428                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1400                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_set_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (982.62,290.36)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1040     0.8040 r    (989.88,290.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8040                                            
  clock uncertainty                                                                                        0.2400     1.0440                                            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_2_/CK (fd4qd1_hd)                                       0.0000     1.0440 r                                          
  library removal time                                                                                     0.0097     1.0537                                            
  data required time                                                                                                  1.0537                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0537                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1396                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_51_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_51_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9028 r (951.97,351.27)     d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_51_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0924   0.7924 r (944.72,351.20)     d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7924                                            
  clock uncertainty                                                                                        0.2400     1.0324                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_51_/CK (fd4qd1_hd)                               0.0000     1.0324 r                                          
  library removal time                                                                                     0.0097     1.0421                                            
  data required time                                                                                                  1.0421                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0421                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1393                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_set_counter_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (977.93,293.67)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1020     0.8020 r    (970.68,293.60)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8020                                            
  clock uncertainty                                                                                        0.2400     1.0420                                            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_3_/CK (fd4qd1_hd)                                       0.0000     1.0420 r                                          
  library removal time                                                                                     0.0097     1.0517                                            
  data required time                                                                                                  1.0517                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0517                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1377                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_set_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (977.49,304.77)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1020     0.8020 r    (970.24,304.85)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8020                                            
  clock uncertainty                                                                                        0.2400     1.0420                                            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.0420 r                                          
  library removal time                                                                                     0.0097     1.0517                                            
  data required time                                                                                                  1.0517                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0517                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1376                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_set_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (982.34,300.88)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1020     0.8020 r    (975.08,300.80)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8020                                            
  clock uncertainty                                                                                        0.2400     1.0420                                            
  khu_sensor_top/sensor_core/r_ads_set_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0420 r                                          
  library removal time                                                                                     0.0097     1.0516                                            
  data required time                                                                                                  1.0516                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0516                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1376                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (966.78,308.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1020     0.8020 r    (974.04,307.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8020                                            
  clock uncertainty                                                                                        0.2400     1.0420                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_0_/CK (fd4qd1_hd)                                       0.0000     1.0420 r                                          
  library removal time                                                                                     0.0097     1.0516                                            
  data required time                                                                                                  1.0516                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0516                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1376                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9028 r (935.98,355.17)     d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0903   0.7903 r (943.24,355.24)     d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7903                                            
  clock uncertainty                                                                                        0.2400     1.0303                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_/CK (fd4qd1_hd)                               0.0000     1.0303 r                                          
  library removal time                                                                                     0.0097     1.0400                                            
  data required time                                                                                                  1.0400                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0400                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1372                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (966.78,319.17)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.1004     0.8004 r    (974.04,319.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8004                                            
  clock uncertainty                                                                                        0.2400     1.0404                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0404 r                                          
  library removal time                                                                                     0.0097     1.0500                                            
  data required time                                                                                                  1.0500                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0500                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1360                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/RN (fj2d1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     0.9140 r    (970.15,315.25)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/CK (fj2d1_hd)   0.0000   0.0000   0.0000   1.0650    0.1012     0.8012 r    (961.20,315.22)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.8012                                            
  clock uncertainty                                                                                        0.2400     1.0412                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/CK (fj2d1_hd)                                        0.0000     1.0412 r                                          
  library removal time                                                                                     0.0083     1.0495                                            
  data required time                                                                                                  1.0495                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0495                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1355                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (969.58,254.37)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0994     0.7994 r    (962.32,254.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7994                                            
  clock uncertainty                                                                                        0.2400     1.0394                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/CK (fd4qd1_hd)                                       0.0000     1.0394 r                                          
  library removal time                                                                                     0.0097     1.0491                                            
  data required time                                                                                                  1.0491                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0491                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1351                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (961.07,261.57)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0994     0.7994 r    (968.32,261.64)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7994                                            
  clock uncertainty                                                                                        0.2400     1.0394                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/CK (fd4qd1_hd)                                       0.0000     1.0394 r                                          
  library removal time                                                                                     0.0097     1.0491                                            
  data required time                                                                                                  1.0491                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0491                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1350                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (977.05,264.88)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0993    0.7993 r    (969.80,264.80)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7993                                            
  clock uncertainty                                                                                        0.2400     1.0393                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)                                      0.0000     1.0393 r                                          
  library removal time                                                                                     0.0097     1.0490                                            
  data required time                                                                                                  1.0490                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0490                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1350                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (973.09,272.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0992    0.7992 r    (965.84,271.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7992                                            
  clock uncertainty                                                                                        0.2400     1.0392                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_4_/CK (fd4qd1_hd)                                      0.0000     1.0392 r                                          
  library removal time                                                                                     0.0097     1.0489                                            
  data required time                                                                                                  1.0489                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0489                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1349                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (964.73,268.77)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0992    0.7992 r    (957.48,268.85)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7992                                            
  clock uncertainty                                                                                        0.2400     1.0392                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_6_/CK (fd4qd1_hd)                                      0.0000     1.0392 r                                          
  library removal time                                                                                     0.0097     1.0489                                            
  data required time                                                                                                  1.0489                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0489                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1348                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (957.10,272.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0992     0.7992 r    (964.36,271.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7992                                            
  clock uncertainty                                                                                        0.2400     1.0392                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_1_/CK (fd4qd1_hd)                                       0.0000     1.0392 r                                          
  library removal time                                                                                     0.0097     1.0489                                            
  data required time                                                                                                  1.0489                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0489                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1348                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (953.15,279.27)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0990     0.7990 r    (960.40,279.20)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7990                                            
  clock uncertainty                                                                                        0.2400     1.0390                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_2_/CK (fd4qd1_hd)                                       0.0000     1.0390 r                                          
  library removal time                                                                                     0.0097     1.0487                                            
  data required time                                                                                                  1.0487                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0487                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1346                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (950.51,286.48)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0988     0.7988 r    (957.76,286.39)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7988                                            
  clock uncertainty                                                                                        0.2400     1.0388                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_3_/CK (fd4qd1_hd)                                       0.0000     1.0388 r                                          
  library removal time                                                                                     0.0097     1.0484                                            
  data required time                                                                                                  1.0484                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0484                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1344                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (955.93,257.67)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0986    0.7986 r    (948.68,257.60)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7986                                            
  clock uncertainty                                                                                        0.2400     1.0386                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/CK (fd4qd1_hd)                                      0.0000     1.0386 r                                          
  library removal time                                                                                     0.0097     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1342                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (950.66,261.57)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0986    0.7986 r    (943.40,261.64)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7986                                            
  clock uncertainty                                                                                        0.2400     1.0386                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                      0.0000     1.0386 r                                          
  library removal time                                                                                     0.0097     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1342                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (951.53,268.77)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0985    0.7985 r    (944.28,268.85)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7985                                            
  clock uncertainty                                                                                        0.2400     1.0385                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/CK (fd4qd1_hd)                                      0.0000     1.0385 r                                          
  library removal time                                                                                     0.0097     1.0482                                            
  data required time                                                                                                  1.0482                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0482                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1342                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_first_param_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     0.9140 r    (953.15,290.36)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0985     0.7985 r    (960.40,290.45)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7985                                            
  clock uncertainty                                                                                        0.2400     1.0385                                            
  khu_sensor_top/sensor_core/r_ads_first_param_reg_4_/CK (fd4qd1_hd)                                       0.0000     1.0385 r                                          
  library removal time                                                                                     0.0097     1.0482                                            
  data required time                                                                                                  1.0482                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0482                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1341                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (939.51,272.08)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0985    0.7985 r    (946.76,271.99)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7985                                            
  clock uncertainty                                                                                        0.2400     1.0385                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/CK (fd4qd1_hd)                                      0.0000     1.0385 r                                          
  library removal time                                                                                     0.0097     1.0481                                            
  data required time                                                                                                  1.0481                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0481                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1341                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_48_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (async_rst_synchronizer)           0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/async_rst_synchronizer/i_CLK (net)   1.6196                     0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0053   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7053 r (862.89,452.08) d              1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.1975     0.9028 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     0.9028 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     0.9028 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9028 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     0.9028 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     0.9028 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_48_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.9028 r (944.93,362.36)     d i            1.05
  data arrival time                                                                                                   0.9028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/i_CLK (uart_controller)                                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/uart_controller/i_CLK (net)            1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_48_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0872   0.7872 r (937.68,362.45)     d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7872                                            
  clock uncertainty                                                                                        0.2400     1.0272                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_48_/CK (fd4qd1_hd)                               0.0000     1.0272 r                                          
  library removal time                                                                                     0.0097     1.0369                                            
  data required time                                                                                                  1.0369                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0369                                            
  data arrival time                                                                                                  -0.9028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1341                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (async_rst_synchronizer_4)             0.9250    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/async_rst_synchronizer/i_CLK (net)   1.6196                         0.9250    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0165   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   0.7165 r (876.79,463.17)     d              1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.1975     0.9140 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     0.9140 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     0.9140 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     0.9140 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     0.9140 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     0.9140 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     0.9140 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     0.9140 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    0.9140 r    (939.07,283.17)        d i            1.05
  data arrival time                                                                                                   0.9140                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock clk_half (source latency)                                                                          0.7000     0.7000 r                                          
  khu_sensor_top/divider_by_2/o_CLK_DIV_2 (divider_by_2) (gclock source)                         1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/w_CLOCK_HALF (net)                     1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/i_CLK (sensor_core)                                                 1.0650    0.0000     0.7000 r    (netlink)                             
  khu_sensor_top/sensor_core/i_CLK (net)                1.6196                                   1.0650    0.0000     0.7000 r    [0.78,1.62]            d              
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/CK (fd4qd1_hd)   0.0000   0.0000   0.0000   1.0650   0.0983    0.7983 r    (946.32,283.24)        d              1.05
  clock reconvergence pessimism                                                                            0.0000     0.7983                                            
  clock uncertainty                                                                                        0.2400     1.0383                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/CK (fd4qd1_hd)                                      0.0000     1.0383 r                                          
  library removal time                                                                                     0.0097     1.0480                                            
  data required time                                                                                                  1.0480                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0480                                            
  data arrival time                                                                                                  -0.9140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1339                                            


1
