{"_id": "50efdfab271846774746894f", "categories": {"audience": [{"fullname": "Science/Research", "fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "id": 367, "shortname": "scienceresearch"}, {"fullname": "Developers", "fullpath": "Intended Audience :: by End-User Class :: Developers", "id": 3, "shortname": "developers"}], "database": [], "developmentstatus": [{"fullname": "5 - Production/Stable", "fullpath": "Development Status :: 5 - Production/Stable", "id": 11, "shortname": "production"}], "environment": [], "language": [{"fullname": "Perl", "fullpath": "Programming Language :: Perl", "id": 176, "shortname": "perl"}, {"fullname": "C++", "fullpath": "Programming Language :: C++", "id": 165, "shortname": "cpp"}, {"fullname": "C", "fullpath": "Programming Language :: C", "id": 164, "shortname": "c"}, {"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "GNU General Public License version 2.0 (GPLv2)", "fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "id": 15, "shortname": "gpl"}], "os": [{"fullname": "Linux", "fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "id": 201, "shortname": "linux"}, {"fullname": "OS Portable (Source code to work with many OS platforms)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Portable (Source code to work with many OS platforms)", "id": 436, "shortname": "os_portable"}], "topic": [{"fullname": "Electronic Design Automation (EDA)", "fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "id": 246, "shortname": "eda"}], "translation": []}, "creation_date": "2005-07-13", "developers": [{"name": "Juan Pablo Borgna", "url": "http://sourceforge.net/u/jpdborgna/", "username": "jpdborgna"}, {"name": "Salvador Eduardo Tropea", "url": "http://sourceforge.net/u/set/", "username": "set"}, {"name": "Andres Trapanotto", "url": "http://sourceforge.net/u/userid-1025295/", "username": "andres_t"}, {"name": "Diego Javier Brengi", "url": "http://sourceforge.net/u/brengi/", "username": "brengi"}], "external_homepage": "http://fpgalibre.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "Free tools and cores for FPGAs", "preferred_support_tool": "_url", "preferred_support_url": "http://sourceforge.net/project/memberlist.php?group_id=143723", "private": false, "screenshots": [], "short_description": "Tools for FPGA development and IP cores. This project provides tools, cores and documentation to develope FPGA applications. The project focuses on VHDL.", "shortname": "fpgalibre", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 143723}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}, {"label": "News", "mount_point": "news", "name": "blog"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}], "url": "http://sourceforge.net/p/fpgalibre/", "video_url": ""}
