# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mantissa_addsub_32.srcs/sources_1/new/mantissa_addsub_32.v" \
"../../../../mantissa_addsub_32.srcs/sim_1/new/mantissa_addsub_32_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
