$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module gcd $end
$var wire 32 n0 a_in $end
$var wire 32 n1 b_in $end
$var wire 1 n2 clck $end
$var wire 1 n3 clk $end
$var wire 1 n4 done $end
$var wire 1 n5 done_flag $end
$scope module gcd_ctrl_0 $end
$var wire 1 n6 clk $end
$var wire 1 n7 done_flag $end
$var wire 2 n8 ns $end
$var wire 2 n9 ps $end
$var wire 1 n10 register_a_smaller $end
$var wire 1 n11 registers_equal $end
$var wire 1 n12 reset_n $end
$var wire 1 n13 start $end
$var wire 1 n14 subtract_registers $end
$var wire 1 n15 swap_registers $end
$upscope $end
$var wire 1 n16 register_a_smaller $end
$var wire 32 n17 register_b $end
$var wire 1 n18 registers_equal $end
$var wire 1 n19 reset_n $end
$var wire 32 n20 result $end
$var wire 1 n21 start $end
$var wire 1 n22 subtract_registers $end
$var wire 1 n23 swap_registers $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n2
b1 n3
b1 n6
b00000000000000000000000000000000 n0
b00000000000000000000000000000000 n1
b0 n4
b0 n5
b0 n7
b11 n8
b11 n9
b0 n10
b1 n11
b0 n12
b0 n13
b0 n14
b0 n15
b0 n16
b00000000000000000000000000000000 n17
b1 n18
b0 n19
b00000000000000000000000000000000 n20
b0 n21
b0 n22
b0 n23
#5
b0 n2
b0 n3
b0 n6
#10
1!
b00000000000000000000000000000001 t
b1 n2
b1 n3
b1 n6
