// Generated by CIRCT 42e53322a
module bsg_adder_cin(	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:2:3
  input  [15:0] a_i,	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:2:31
                b_i,	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:2:46
  input         cin_i,	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:2:61
  output [15:0] o	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:2:78
);

  wire _035_ = a_i[12] ^ ~(b_i[12]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:4:10, :5:10, :6:10
  wire _037_ = a_i[11] ^ ~(b_i[11]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:7:10, :8:10, :11:10
  wire _GEN = a_i[10] & b_i[10];	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:12:10, :13:10, :14:11
  wire _041_ = a_i[10] ^ ~(b_i[10]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:12:10, :13:10, :17:11
  wire _GEN_0 = _041_ | _037_;	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:11:10, :17:11, :18:11
  wire _044_ = a_i[9] ^ ~(b_i[9]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:19:11, :20:11, :23:11
  wire _GEN_1 = a_i[8] & b_i[8];	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:24:11, :25:11, :26:11
  wire _047_ = ~(a_i[9] & b_i[9]) & (~_GEN_1 | _044_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:19:11, :20:11, :21:11, :22:11, :23:11, :26:11, :27:11, :28:11, :29:11
  wire _050_ = a_i[8] ^ ~(b_i[8]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:24:11, :25:11, :34:11
  wire _GEN_2 = _050_ | _044_;	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:23:11, :34:11, :35:11
  wire _054_ = a_i[7] ^ b_i[7];	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:36:11, :37:11, :40:11
  wire _GEN_3 = a_i[6] & b_i[6];	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:41:11, :42:11, :43:11
  wire _058_ = a_i[6] ^ ~(b_i[6]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:41:11, :42:11, :46:11
  wire _059_ = _054_ & ~_058_;	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:40:11, :46:11, :47:11, :48:11
  wire _061_ = a_i[5] ^ ~(b_i[5]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:49:11, :50:11, :53:11
  wire _GEN_4 = a_i[4] & b_i[4];	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:54:11, :55:11, :56:11
  wire _064_ = ~(a_i[5] & b_i[5]) & (~_GEN_4 | _061_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:49:11, :50:11, :51:11, :52:11, :53:11, :56:11, :57:11, :58:11, :59:11
  wire _067_ = a_i[4] ^ ~(b_i[4]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:54:11, :55:11, :63:11
  wire _068_ = _067_ | _061_;	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:53:11, :63:11, :64:11
  wire _071_ = a_i[3] ^ b_i[3];	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:66:11, :67:11, :70:11
  wire _GEN_5 = a_i[2] & b_i[2];	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:71:11, :72:11, :73:11
  wire _075_ = a_i[2] ^ ~(b_i[2]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:71:11, :72:11, :76:11
  wire _078_ = a_i[1] ^ b_i[1];	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:78:11, :79:11, :82:11
  wire _080_ = a_i[0] ^ ~(b_i[0]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:83:11, :84:11, :87:11
  wire _082_ = ~(a_i[0] & b_i[0]) & ~(cin_i & ~_080_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :90:11, :91:11
  wire _084_ = ~(a_i[1] & b_i[1]) & ~(_078_ & ~_082_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:78:11, :79:11, :80:11, :81:11, :82:11, :91:11, :92:11, :93:11, :94:11, :95:11
  wire _001_ = ~(a_i[3] & b_i[3]) & ~(_071_ & _GEN_5) & ~(_071_ & ~_075_ & ~_084_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:66:11, :67:11, :68:11, :69:11, :70:11, :73:11, :74:11, :75:11, :76:11, :77:11, :95:11, :96:11, :97:11, :98:11, :99:11
  wire _003_ =
    ~(a_i[7] & b_i[7]) & ~(_054_ & _GEN_3) & ~(_059_ & ~_064_)
    & ~(_059_ & ~_068_ & ~_001_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:36:11, :37:11, :38:11, :39:11, :40:11, :43:11, :44:11, :45:11, :48:11, :59:11, :60:11, :61:11, :62:11, :64:11, :65:11, :99:11, :100:11, :101:11, :102:11, :103:11
  wire _005_ =
    ~(a_i[11] & b_i[11]) & (~_GEN | _037_) & ~(~_GEN_0 & ~_047_)
    & ~(~_GEN_2 & ~_GEN_0 & ~_003_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:7:10, :8:10, :9:10, :10:10, :11:10, :14:11, :15:11, :16:11, :18:11, :29:11, :30:11, :31:11, :32:11, :33:11, :35:11, :103:11, :104:12, :105:12, :107:12, :108:12, :109:12
  wire _006_ = a_i[13] ^ ~(b_i[13]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:111:12, :112:12, :113:12
  wire _GEN_6 = a_i[12] & b_i[12];	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:4:10, :5:10, :114:12
  wire _010_ = a_i[14] ^ ~(b_i[14]);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:119:12, :120:12, :121:12
  wire _016_ = ~(a_i[13] & b_i[13]) & (~_GEN_6 | _006_) & (_006_ | _035_ | _005_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:6:10, :109:12, :111:12, :112:12, :113:12, :114:12, :116:12, :122:12, :123:12, :125:12, :126:12, :127:12
  wire _026_ = _064_ & (_001_ | _068_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:59:11, :64:11, :99:11, :148:12, :149:12
  wire _032_ = _047_ & ~(~_GEN_2 & ~_003_);	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:29:11, :35:11, :103:11, :104:12, :105:12, :162:12, :163:12, :164:12
  assign o =
    {~(a_i[14] & b_i[14]) & (_016_ | _010_) ^ a_i[15] ^ ~(b_i[15]),
     _016_ ^ _010_,
     ~_GEN_6 & (_005_ | _035_) ^ _006_,
     _005_ ^ _035_,
     ~_GEN & (_032_ | _041_) ^ _037_,
     _032_ ^ _041_,
     ~_GEN_1 & (_003_ | _050_) ^ _044_,
     _003_ ^ _050_,
     (~(_026_ | _058_) | _GEN_3) ^ _054_,
     _026_ ^ _058_,
     ~_GEN_4 & (_001_ | _067_) ^ _061_,
     _001_ ^ _067_,
     (~(_084_ | _075_) | _GEN_5) ^ _071_,
     _084_ ^ _075_,
     _082_ ^ ~_078_,
     _080_ ^ ~cin_i};	// /tmp/tmp.aw9wZNDFNX/21388_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_cin.json_dut.cleaned.mlir:6:10, :11:10, :14:11, :15:11, :17:11, :23:11, :26:11, :27:11, :34:11, :40:11, :43:11, :46:11, :53:11, :56:11, :57:11, :63:11, :70:11, :73:11, :76:11, :82:11, :87:11, :91:11, :95:11, :99:11, :103:11, :109:12, :110:12, :113:12, :114:12, :115:12, :116:12, :117:12, :118:12, :119:12, :120:12, :121:12, :127:12, :128:12, :129:12, :130:12, :131:12, :132:12, :133:12, :134:12, :135:12, :136:12, :137:12, :138:12, :139:12, :140:12, :141:12, :142:12, :143:12, :144:12, :146:12, :147:12, :149:12, :150:12, :151:12, :152:12, :153:12, :154:12, :155:12, :156:12, :158:12, :159:12, :164:12, :165:12, :166:12, :168:12, :169:12, :170:12, :171:5
endmodule

