Warning (10268): Verilog HDL information at div_clk.v(19): always construct contains both blocking and non-blocking assignments File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/sram_cic_v2/div_clk.v Line: 19
