 
****************************************
Report : qor
Design : bitdetector_1
Version: N-2017.09-SP2
Date   : Wed May 30 10:31:56 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.51
  Critical Path Slack:          18.13
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 26
  Buf/Inv Cell Count:               2
  Buf Cell Count:                   0
  Inv Cell Count:                   2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        18
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      146.534402
  Noncombinational Area:   199.065598
  Buf/Inv Area:             11.059200
  Total Buffer Area:             0.00
  Total Inverter Area:          11.06
  Macro/Black Box Area:      0.000000
  Net Area:                 11.893403
  -----------------------------------
  Cell Area:               345.599999
  Design Area:             357.493402


  Design Rules
  -----------------------------------
  Total Number of Nets:            37
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                  0.17
  Mapping Optimization:                0.48
  -----------------------------------------
  Overall Compile Time:                4.88
  Overall Compile Wall Clock Time:     7.64

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
