{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 17:44:16 2022 " "Info: Processing started: Wed Sep 21 17:44:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "v36_cd:inst\|q\[1\] " "Warning: Node \"v36_cd:inst\|q\[1\]\" is a latch" {  } { { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "v36_cd:inst\|q\[0\] " "Warning: Node \"v36_cd:inst\|q\[0\]\" is a latch" {  } { { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[3\] " "Info: Assuming node \"d\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[1\] " "Info: Assuming node \"d\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[0\] " "Info: Assuming node \"d\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[2\] " "Info: Assuming node \"d\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "v36_cd:inst\|Mux2~3 " "Info: Detected gated clock \"v36_cd:inst\|Mux2~3\" as buffer" {  } { { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "v36_cd:inst\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "v36_cd:inst\|q\[1\] d\[2\] d\[3\] -0.216 ns register " "Info: tsu for register \"v36_cd:inst\|q\[1\]\" (data pin = \"d\[2\]\", clock pin = \"d\[3\]\") is -0.216 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.537 ns + Longest pin register " "Info: + Longest pin to register delay is 3.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns d\[2\] 1 CLK PIN_62 3 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_62; Fanout = 3; CLK Node = 'd\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.319 ns) 2.627 ns v36_cd:inst\|Mux1~29 2 COMB LC_X2_Y2_N9 1 " "Info: 2: + IC(1.581 ns) + CELL(0.319 ns) = 2.627 ns; Loc. = LC_X2_Y2_N9; Fanout = 1; COMB Node = 'v36_cd:inst\|Mux1~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { d[2] v36_cd:inst|Mux1~29 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.462 ns) 3.537 ns v36_cd:inst\|q\[1\] 3 REG LC_X2_Y2_N8 1 " "Info: 3: + IC(0.448 ns) + CELL(0.462 ns) = 3.537 ns; Loc. = LC_X2_Y2_N8; Fanout = 1; REG Node = 'v36_cd:inst\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { v36_cd:inst|Mux1~29 v36_cd:inst|q[1] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 42.64 % ) " "Info: Total cell delay = 1.508 ns ( 42.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.029 ns ( 57.36 % ) " "Info: Total interconnect delay = 2.029 ns ( 57.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { d[2] v36_cd:inst|Mux1~29 v36_cd:inst|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.537 ns" { d[2] {} d[2]~combout {} v36_cd:inst|Mux1~29 {} v36_cd:inst|q[1] {} } { 0.000ns 0.000ns 1.581ns 0.448ns } { 0.000ns 0.727ns 0.319ns 0.462ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.892 ns + " "Info: + Micro setup delay of destination is 0.892 ns" {  } { { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[3\] destination 4.645 ns - Shortest register " "Info: - Shortest clock path from clock \"d\[3\]\" to destination register is 4.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[3\] 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'd\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.125 ns) 1.656 ns v36_cd:inst\|Mux2~3 2 COMB LC_X2_Y2_N7 2 " "Info: 2: + IC(0.823 ns) + CELL(0.125 ns) = 1.656 ns; Loc. = LC_X2_Y2_N7; Fanout = 2; COMB Node = 'v36_cd:inst\|Mux2~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { d[3] v36_cd:inst|Mux2~3 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.319 ns) 4.645 ns v36_cd:inst\|q\[1\] 3 REG LC_X2_Y2_N8 1 " "Info: 3: + IC(2.670 ns) + CELL(0.319 ns) = 4.645 ns; Loc. = LC_X2_Y2_N8; Fanout = 1; REG Node = 'v36_cd:inst\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { v36_cd:inst|Mux2~3 v36_cd:inst|q[1] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 24.80 % ) " "Info: Total cell delay = 1.152 ns ( 24.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.493 ns ( 75.20 % ) " "Info: Total interconnect delay = 3.493 ns ( 75.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { d[3] v36_cd:inst|Mux2~3 v36_cd:inst|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { d[3] {} d[3]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[1] {} } { 0.000ns 0.000ns 0.823ns 2.670ns } { 0.000ns 0.708ns 0.125ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { d[2] v36_cd:inst|Mux1~29 v36_cd:inst|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.537 ns" { d[2] {} d[2]~combout {} v36_cd:inst|Mux1~29 {} v36_cd:inst|q[1] {} } { 0.000ns 0.000ns 1.581ns 0.448ns } { 0.000ns 0.727ns 0.319ns 0.462ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { d[3] v36_cd:inst|Mux2~3 v36_cd:inst|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { d[3] {} d[3]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[1] {} } { 0.000ns 0.000ns 0.823ns 2.670ns } { 0.000ns 0.708ns 0.125ns 0.319ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "d\[2\] q\[1\] v36_cd:inst\|q\[1\] 8.729 ns register " "Info: tco from clock \"d\[2\]\" to destination pin \"q\[1\]\" through register \"v36_cd:inst\|q\[1\]\" is 8.729 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[2\] source 5.822 ns + Longest register " "Info: + Longest clock path from clock \"d\[2\]\" to source register is 5.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns d\[2\] 1 CLK PIN_62 3 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_62; Fanout = 3; CLK Node = 'd\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.571 ns) 2.833 ns v36_cd:inst\|Mux2~3 2 COMB LC_X2_Y2_N7 2 " "Info: 2: + IC(1.535 ns) + CELL(0.571 ns) = 2.833 ns; Loc. = LC_X2_Y2_N7; Fanout = 2; COMB Node = 'v36_cd:inst\|Mux2~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { d[2] v36_cd:inst|Mux2~3 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.319 ns) 5.822 ns v36_cd:inst\|q\[1\] 3 REG LC_X2_Y2_N8 1 " "Info: 3: + IC(2.670 ns) + CELL(0.319 ns) = 5.822 ns; Loc. = LC_X2_Y2_N8; Fanout = 1; REG Node = 'v36_cd:inst\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { v36_cd:inst|Mux2~3 v36_cd:inst|q[1] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.617 ns ( 27.77 % ) " "Info: Total cell delay = 1.617 ns ( 27.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.205 ns ( 72.23 % ) " "Info: Total interconnect delay = 4.205 ns ( 72.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { d[2] v36_cd:inst|Mux2~3 v36_cd:inst|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { d[2] {} d[2]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[1] {} } { 0.000ns 0.000ns 1.535ns 2.670ns } { 0.000ns 0.727ns 0.571ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.907 ns + Longest register pin " "Info: + Longest register to pin delay is 2.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v36_cd:inst\|q\[1\] 1 REG LC_X2_Y2_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N8; Fanout = 1; REG Node = 'v36_cd:inst\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v36_cd:inst|q[1] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(1.454 ns) 2.907 ns q\[1\] 2 PIN PIN_43 0 " "Info: 2: + IC(1.453 ns) + CELL(1.454 ns) = 2.907 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { v36_cd:inst|q[1] q[1] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 496 672 192 "q\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 50.02 % ) " "Info: Total cell delay = 1.454 ns ( 50.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 49.98 % ) " "Info: Total interconnect delay = 1.453 ns ( 49.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { v36_cd:inst|q[1] q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { v36_cd:inst|q[1] {} q[1] {} } { 0.000ns 1.453ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { d[2] v36_cd:inst|Mux2~3 v36_cd:inst|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { d[2] {} d[2]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[1] {} } { 0.000ns 0.000ns 1.535ns 2.670ns } { 0.000ns 0.727ns 0.571ns 0.319ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { v36_cd:inst|q[1] q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { v36_cd:inst|q[1] {} q[1] {} } { 0.000ns 1.453ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[0\] g 5.421 ns Longest " "Info: Longest tpd from source pin \"d\[0\]\" to destination pin \"g\" is 5.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[0\] 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'd\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.571 ns) 2.723 ns v36_cd:inst\|Equal0~52 2 COMB LC_X2_Y2_N4 1 " "Info: 2: + IC(1.444 ns) + CELL(0.571 ns) = 2.723 ns; Loc. = LC_X2_Y2_N4; Fanout = 1; COMB Node = 'v36_cd:inst\|Equal0~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { d[0] v36_cd:inst|Equal0~52 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(1.454 ns) 5.421 ns g 3 PIN PIN_2 0 " "Info: 3: + IC(1.244 ns) + CELL(1.454 ns) = 5.421 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'g'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { v36_cd:inst|Equal0~52 g } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 208 496 672 224 "g" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.733 ns ( 50.42 % ) " "Info: Total cell delay = 2.733 ns ( 50.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.688 ns ( 49.58 % ) " "Info: Total interconnect delay = 2.688 ns ( 49.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.421 ns" { d[0] v36_cd:inst|Equal0~52 g } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.421 ns" { d[0] {} d[0]~combout {} v36_cd:inst|Equal0~52 {} g {} } { 0.000ns 0.000ns 1.444ns 1.244ns } { 0.000ns 0.708ns 0.571ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "v36_cd:inst\|q\[0\] d\[3\] d\[2\] 3.264 ns register " "Info: th for register \"v36_cd:inst\|q\[0\]\" (data pin = \"d\[3\]\", clock pin = \"d\[2\]\") is 3.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[2\] destination 5.826 ns + Longest register " "Info: + Longest clock path from clock \"d\[2\]\" to destination register is 5.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns d\[2\] 1 CLK PIN_62 3 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_62; Fanout = 3; CLK Node = 'd\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.571 ns) 2.833 ns v36_cd:inst\|Mux2~3 2 COMB LC_X2_Y2_N7 2 " "Info: 2: + IC(1.535 ns) + CELL(0.571 ns) = 2.833 ns; Loc. = LC_X2_Y2_N7; Fanout = 2; COMB Node = 'v36_cd:inst\|Mux2~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { d[2] v36_cd:inst|Mux2~3 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.674 ns) + CELL(0.319 ns) 5.826 ns v36_cd:inst\|q\[0\] 3 REG LC_X2_Y2_N3 1 " "Info: 3: + IC(2.674 ns) + CELL(0.319 ns) = 5.826 ns; Loc. = LC_X2_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.617 ns ( 27.75 % ) " "Info: Total cell delay = 1.617 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.209 ns ( 72.25 % ) " "Info: Total interconnect delay = 4.209 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { d[2] v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.826 ns" { d[2] {} d[2]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 1.535ns 2.674ns } { 0.000ns 0.727ns 0.571ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.562 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[3\] 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'd\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.125 ns) 1.652 ns v36_cd:inst\|Equal0~53 2 COMB LC_X2_Y2_N2 1 " "Info: 2: + IC(0.819 ns) + CELL(0.125 ns) = 1.652 ns; Loc. = LC_X2_Y2_N2; Fanout = 1; COMB Node = 'v36_cd:inst\|Equal0~53'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { d[3] v36_cd:inst|Equal0~53 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.462 ns) 2.562 ns v36_cd:inst\|q\[0\] 3 REG LC_X2_Y2_N3 1 " "Info: 3: + IC(0.448 ns) + CELL(0.462 ns) = 2.562 ns; Loc. = LC_X2_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { v36_cd:inst|Equal0~53 v36_cd:inst|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.295 ns ( 50.55 % ) " "Info: Total cell delay = 1.295 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 49.45 % ) " "Info: Total interconnect delay = 1.267 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { d[3] v36_cd:inst|Equal0~53 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.562 ns" { d[3] {} d[3]~combout {} v36_cd:inst|Equal0~53 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 0.819ns 0.448ns } { 0.000ns 0.708ns 0.125ns 0.462ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { d[2] v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.826 ns" { d[2] {} d[2]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 1.535ns 2.674ns } { 0.000ns 0.727ns 0.571ns 0.319ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { d[3] v36_cd:inst|Equal0~53 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.562 ns" { d[3] {} d[3]~combout {} v36_cd:inst|Equal0~53 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 0.819ns 0.448ns } { 0.000ns 0.708ns 0.125ns 0.462ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 17:44:16 2022 " "Info: Processing ended: Wed Sep 21 17:44:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
