

================================================================
== Vitis HLS Report for 'load_weights_first_layer_Pipeline_VITIS_LOOP_285_7_VITIS_LOOP_286_8'
================================================================
* Date:           Thu Nov  4 14:51:36 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4122|     4122|  16.488 us|  16.488 us|  4122|  4122|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_285_7_VITIS_LOOP_286_8  |     4120|     4120|        26|          1|          1|  4096|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten188 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_36, i32 0, i32 0, void @empty_33, i32 0, i32 100000, void @empty_32, void @empty_31, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gat_net_skip_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_skip_proj_weight_fixed"   --->   Operation 33 'read' 'gat_net_skip_proj_weight_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten188"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten188_load = load i13 %indvar_flatten188" [GAT_compute.cc:285]   --->   Operation 38 'load' 'indvar_flatten188_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln285 = icmp_eq  i13 %indvar_flatten188_load, i13 4096" [GAT_compute.cc:285]   --->   Operation 39 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns)   --->   "%add_ln285_2 = add i13 %indvar_flatten188_load, i13 1" [GAT_compute.cc:285]   --->   Operation 40 'add' 'add_ln285_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285, void %.preheader, void %.exitStub" [GAT_compute.cc:285]   --->   Operation 41 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [GAT_compute.cc:286]   --->   Operation 42 'load' 'j_load' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.86ns)   --->   "%icmp_ln286 = icmp_eq  i7 %j_load, i7 64" [GAT_compute.cc:286]   --->   Operation 43 'icmp' 'icmp_ln286' <Predicate = (!icmp_ln285)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%select_ln285 = select i1 %icmp_ln286, i7 0, i7 %j_load" [GAT_compute.cc:285]   --->   Operation 44 'select' 'select_ln285' <Predicate = (!icmp_ln285)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.86ns)   --->   "%icmp_ln287 = icmp_ult  i7 %select_ln285, i7 9" [GAT_compute.cc:287]   --->   Operation 45 'icmp' 'icmp_ln287' <Predicate = (!icmp_ln285)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i7 %select_ln285" [GAT_compute.cc:290]   --->   Operation 46 'trunc' 'trunc_ln290' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%br_ln287 = br i1 %icmp_ln287, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit24, void %ReqCondBB" [GAT_compute.cc:287]   --->   Operation 47 'br' 'br_ln287' <Predicate = (!icmp_ln285)> <Delay = 0.48>
ST_1 : Operation 48 [17/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 48 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.85ns)   --->   "%switch_ln288 = switch i6 %trunc_ln290, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [GAT_compute.cc:288]   --->   Operation 49 'switch' 'switch_ln288' <Predicate = (!icmp_ln285)> <Delay = 0.85>
ST_1 : Operation 50 [1/1] (0.89ns)   --->   "%add_ln286 = add i7 %select_ln285, i7 1" [GAT_compute.cc:286]   --->   Operation 50 'add' 'add_ln286' <Predicate = (!icmp_ln285)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln285 = store i13 %add_ln285_2, i13 %indvar_flatten188" [GAT_compute.cc:285]   --->   Operation 51 'store' 'store_ln285' <Predicate = (!icmp_ln285)> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln286 = store i7 %add_ln286, i7 %j" [GAT_compute.cc:286]   --->   Operation 52 'store' 'store_ln286' <Predicate = (!icmp_ln285)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 53 [16/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 53 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.55>
ST_3 : Operation 54 [15/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 54 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 55 [14/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 55 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.55>
ST_5 : Operation 56 [13/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 56 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.55>
ST_6 : Operation 57 [12/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 57 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.55>
ST_7 : Operation 58 [11/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 58 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.55>
ST_8 : Operation 59 [10/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 59 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.55>
ST_9 : Operation 60 [9/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 60 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.55>
ST_10 : Operation 61 [8/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 61 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.55>
ST_11 : Operation 62 [7/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 62 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.55>
ST_12 : Operation 63 [6/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 63 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.55>
ST_13 : Operation 64 [5/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 64 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.55>
ST_14 : Operation 65 [4/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 65 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.55>
ST_15 : Operation 66 [3/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 66 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.80>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%i_4 = load i7 %i"   --->   Operation 67 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_4"   --->   Operation 68 'trunc' 'empty' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.89ns)   --->   "%add_ln285 = add i7 %i_4, i7 1" [GAT_compute.cc:285]   --->   Operation 69 'add' 'add_ln285' <Predicate = (!icmp_ln285)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 70 [1/1] (0.42ns)   --->   "%select_ln285_1 = select i1 %icmp_ln286, i7 %add_ln285, i7 %i_4" [GAT_compute.cc:285]   --->   Operation 70 'select' 'select_ln285_1' <Predicate = (!icmp_ln285)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%empty_80 = trunc i7 %add_ln285" [GAT_compute.cc:285]   --->   Operation 71 'trunc' 'empty_80' <Predicate = (!icmp_ln285 & icmp_ln286)> <Delay = 0.00>
ST_16 : Operation 72 [2/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 72 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln285 = store i7 %select_ln285_1, i7 %i" [GAT_compute.cc:285]   --->   Operation 73 'store' 'store_ln285' <Predicate = (!icmp_ln285)> <Delay = 0.48>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln285)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.42>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty, i3 0"   --->   Operation 75 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_17 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i9 %tmp_s" [GAT_compute.cc:290]   --->   Operation 76 'zext' 'zext_ln290' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i6 %empty" [GAT_compute.cc:288]   --->   Operation 77 'zext' 'zext_ln288' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.92ns)   --->   "%add_ln288 = add i10 %zext_ln288, i10 %zext_ln290" [GAT_compute.cc:288]   --->   Operation 78 'add' 'add_ln288' <Predicate = (!icmp_ln286)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_80, i3 0" [GAT_compute.cc:285]   --->   Operation 80 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln285 & icmp_ln286)> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln290_1 = zext i9 %p_mid" [GAT_compute.cc:290]   --->   Operation 81 'zext' 'zext_ln290_1' <Predicate = (!icmp_ln285 & icmp_ln286)> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln288_1 = zext i6 %empty_80" [GAT_compute.cc:288]   --->   Operation 82 'zext' 'zext_ln288_1' <Predicate = (!icmp_ln285 & icmp_ln286)> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.92ns)   --->   "%add_ln288_1 = add i10 %zext_ln288_1, i10 %zext_ln290_1" [GAT_compute.cc:288]   --->   Operation 83 'add' 'add_ln288_1' <Predicate = (!icmp_ln285 & icmp_ln286)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln285_1)   --->   "%select_ln285_2 = select i1 %icmp_ln286, i10 %add_ln288_1, i10 %add_ln288" [GAT_compute.cc:285]   --->   Operation 84 'select' 'select_ln285_2' <Predicate = (!icmp_ln285)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln285_1)   --->   "%sext_ln288_1_mid2_v_v_v_v_v = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln285_2, i2 0" [GAT_compute.cc:285]   --->   Operation 85 'bitconcatenate' 'sext_ln288_1_mid2_v_v_v_v_v' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln285_1)   --->   "%zext_ln285_1 = zext i12 %sext_ln288_1_mid2_v_v_v_v_v" [GAT_compute.cc:285]   --->   Operation 86 'zext' 'zext_ln285_1' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (1.47ns) (out node of the LUT)   --->   "%add_ln285_1 = add i64 %zext_ln285_1, i64 %gat_net_skip_proj_weight_fixed_read" [GAT_compute.cc:285]   --->   Operation 87 'add' 'add_ln285_1' <Predicate = (!icmp_ln285)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln288_1_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln285_1, i32 2, i32 63" [GAT_compute.cc:285]   --->   Operation 88 'partselect' 'sext_ln288_1_mid2_v' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln285 = sext i62 %sext_ln288_1_mid2_v" [GAT_compute.cc:285]   --->   Operation 89 'sext' 'sext_ln285' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln285" [GAT_compute.cc:288]   --->   Operation 90 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 0.00>
ST_17 : Operation 91 [1/17] (1.55ns)   --->   "%empty_81 = urem i13 %indvar_flatten188_load, i13 9" [GAT_compute.cc:285]   --->   Operation 91 'urem' 'empty_81' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 92 [1/1] (0.87ns)   --->   "%empty_82 = icmp_eq  i13 %empty_81, i13 0" [GAT_compute.cc:285]   --->   Operation 92 'icmp' 'empty_82' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %empty_82, void %BurstBB, void %ReqBB" [GAT_compute.cc:285]   --->   Operation 93 'br' 'br_ln285' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 94 [7/7] (2.92ns)   --->   "%mem_addr_8_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 9" [GAT_compute.cc:288]   --->   Operation 94 'readreq' 'mem_addr_8_rd_req' <Predicate = (!icmp_ln285 & icmp_ln287 & empty_82)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 95 [6/7] (2.92ns)   --->   "%mem_addr_8_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 9" [GAT_compute.cc:288]   --->   Operation 95 'readreq' 'mem_addr_8_rd_req' <Predicate = (!icmp_ln285 & icmp_ln287 & empty_82)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 96 [5/7] (2.92ns)   --->   "%mem_addr_8_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 9" [GAT_compute.cc:288]   --->   Operation 96 'readreq' 'mem_addr_8_rd_req' <Predicate = (!icmp_ln285 & icmp_ln287 & empty_82)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 97 [4/7] (2.92ns)   --->   "%mem_addr_8_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 9" [GAT_compute.cc:288]   --->   Operation 97 'readreq' 'mem_addr_8_rd_req' <Predicate = (!icmp_ln285 & icmp_ln287 & empty_82)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 98 [3/7] (2.92ns)   --->   "%mem_addr_8_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 9" [GAT_compute.cc:288]   --->   Operation 98 'readreq' 'mem_addr_8_rd_req' <Predicate = (!icmp_ln285 & icmp_ln287 & empty_82)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 99 [2/7] (2.92ns)   --->   "%mem_addr_8_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 9" [GAT_compute.cc:288]   --->   Operation 99 'readreq' 'mem_addr_8_rd_req' <Predicate = (!icmp_ln285 & icmp_ln287 & empty_82)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 100 [1/7] (2.92ns)   --->   "%mem_addr_8_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 9" [GAT_compute.cc:288]   --->   Operation 100 'readreq' 'mem_addr_8_rd_req' <Predicate = (!icmp_ln285 & icmp_ln287 & empty_82)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln285 & icmp_ln287 & empty_82)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 102 [1/1] (2.92ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr" [GAT_compute.cc:288]   --->   Operation 102 'read' 'mem_addr_read' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i32 %mem_addr_read" [GAT_compute.cc:288]   --->   Operation 103 'trunc' 'trunc_ln288' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 0.00>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 303 'ret' 'ret_ln0' <Predicate = (icmp_ln285)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.84>
ST_26 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_285_7_VITIS_LOOP_286_8_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 105 [1/1] (0.00ns)   --->   "%empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 105 'speclooptripcount' 'empty_79' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i7 %select_ln285_1" [GAT_compute.cc:285]   --->   Operation 106 'zext' 'zext_ln285' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_0_addr = getelementptr i28 %skip_proj_weight_V_0, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 107 'getelementptr' 'skip_proj_weight_V_0_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_1_addr = getelementptr i28 %skip_proj_weight_V_1, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 108 'getelementptr' 'skip_proj_weight_V_1_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_10_addr = getelementptr i28 %skip_proj_weight_V_10, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 109 'getelementptr' 'skip_proj_weight_V_10_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 110 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_11_addr = getelementptr i28 %skip_proj_weight_V_11, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 110 'getelementptr' 'skip_proj_weight_V_11_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_12_addr = getelementptr i28 %skip_proj_weight_V_12, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 111 'getelementptr' 'skip_proj_weight_V_12_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 112 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_13_addr = getelementptr i28 %skip_proj_weight_V_13, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 112 'getelementptr' 'skip_proj_weight_V_13_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_14_addr = getelementptr i28 %skip_proj_weight_V_14, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 113 'getelementptr' 'skip_proj_weight_V_14_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_15_addr = getelementptr i28 %skip_proj_weight_V_15, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 114 'getelementptr' 'skip_proj_weight_V_15_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_16_addr = getelementptr i28 %skip_proj_weight_V_16, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 115 'getelementptr' 'skip_proj_weight_V_16_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_17_addr = getelementptr i28 %skip_proj_weight_V_17, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 116 'getelementptr' 'skip_proj_weight_V_17_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_18_addr = getelementptr i28 %skip_proj_weight_V_18, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 117 'getelementptr' 'skip_proj_weight_V_18_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_19_addr = getelementptr i28 %skip_proj_weight_V_19, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 118 'getelementptr' 'skip_proj_weight_V_19_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_2_addr = getelementptr i28 %skip_proj_weight_V_2, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 119 'getelementptr' 'skip_proj_weight_V_2_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_20_addr = getelementptr i28 %skip_proj_weight_V_20, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 120 'getelementptr' 'skip_proj_weight_V_20_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_21_addr = getelementptr i28 %skip_proj_weight_V_21, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 121 'getelementptr' 'skip_proj_weight_V_21_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_22_addr = getelementptr i28 %skip_proj_weight_V_22, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 122 'getelementptr' 'skip_proj_weight_V_22_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_23_addr = getelementptr i28 %skip_proj_weight_V_23, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 123 'getelementptr' 'skip_proj_weight_V_23_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 124 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_24_addr = getelementptr i28 %skip_proj_weight_V_24, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 124 'getelementptr' 'skip_proj_weight_V_24_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_25_addr = getelementptr i28 %skip_proj_weight_V_25, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 125 'getelementptr' 'skip_proj_weight_V_25_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_26_addr = getelementptr i28 %skip_proj_weight_V_26, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 126 'getelementptr' 'skip_proj_weight_V_26_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_27_addr = getelementptr i28 %skip_proj_weight_V_27, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 127 'getelementptr' 'skip_proj_weight_V_27_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_28_addr = getelementptr i28 %skip_proj_weight_V_28, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 128 'getelementptr' 'skip_proj_weight_V_28_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_29_addr = getelementptr i28 %skip_proj_weight_V_29, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 129 'getelementptr' 'skip_proj_weight_V_29_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_3_addr = getelementptr i28 %skip_proj_weight_V_3, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 130 'getelementptr' 'skip_proj_weight_V_3_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_30_addr = getelementptr i28 %skip_proj_weight_V_30, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 131 'getelementptr' 'skip_proj_weight_V_30_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_31_addr = getelementptr i28 %skip_proj_weight_V_31, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 132 'getelementptr' 'skip_proj_weight_V_31_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_32_addr = getelementptr i28 %skip_proj_weight_V_32, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 133 'getelementptr' 'skip_proj_weight_V_32_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_33_addr = getelementptr i28 %skip_proj_weight_V_33, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 134 'getelementptr' 'skip_proj_weight_V_33_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_34_addr = getelementptr i28 %skip_proj_weight_V_34, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 135 'getelementptr' 'skip_proj_weight_V_34_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_35_addr = getelementptr i28 %skip_proj_weight_V_35, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 136 'getelementptr' 'skip_proj_weight_V_35_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_36_addr = getelementptr i28 %skip_proj_weight_V_36, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 137 'getelementptr' 'skip_proj_weight_V_36_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_37_addr = getelementptr i28 %skip_proj_weight_V_37, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 138 'getelementptr' 'skip_proj_weight_V_37_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_38_addr = getelementptr i28 %skip_proj_weight_V_38, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 139 'getelementptr' 'skip_proj_weight_V_38_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_39_addr = getelementptr i28 %skip_proj_weight_V_39, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 140 'getelementptr' 'skip_proj_weight_V_39_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_4_addr = getelementptr i28 %skip_proj_weight_V_4, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 141 'getelementptr' 'skip_proj_weight_V_4_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_40_addr = getelementptr i28 %skip_proj_weight_V_40, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 142 'getelementptr' 'skip_proj_weight_V_40_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 143 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_41_addr = getelementptr i28 %skip_proj_weight_V_41, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 143 'getelementptr' 'skip_proj_weight_V_41_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 144 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_42_addr = getelementptr i28 %skip_proj_weight_V_42, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 144 'getelementptr' 'skip_proj_weight_V_42_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 145 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_43_addr = getelementptr i28 %skip_proj_weight_V_43, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 145 'getelementptr' 'skip_proj_weight_V_43_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 146 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_44_addr = getelementptr i28 %skip_proj_weight_V_44, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 146 'getelementptr' 'skip_proj_weight_V_44_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_45_addr = getelementptr i28 %skip_proj_weight_V_45, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 147 'getelementptr' 'skip_proj_weight_V_45_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_46_addr = getelementptr i28 %skip_proj_weight_V_46, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 148 'getelementptr' 'skip_proj_weight_V_46_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_47_addr = getelementptr i28 %skip_proj_weight_V_47, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 149 'getelementptr' 'skip_proj_weight_V_47_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_48_addr = getelementptr i28 %skip_proj_weight_V_48, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 150 'getelementptr' 'skip_proj_weight_V_48_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_49_addr = getelementptr i28 %skip_proj_weight_V_49, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 151 'getelementptr' 'skip_proj_weight_V_49_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_5_addr = getelementptr i28 %skip_proj_weight_V_5, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 152 'getelementptr' 'skip_proj_weight_V_5_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_50_addr = getelementptr i28 %skip_proj_weight_V_50, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 153 'getelementptr' 'skip_proj_weight_V_50_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_51_addr = getelementptr i28 %skip_proj_weight_V_51, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 154 'getelementptr' 'skip_proj_weight_V_51_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_52_addr = getelementptr i28 %skip_proj_weight_V_52, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 155 'getelementptr' 'skip_proj_weight_V_52_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_53_addr = getelementptr i28 %skip_proj_weight_V_53, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 156 'getelementptr' 'skip_proj_weight_V_53_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_54_addr = getelementptr i28 %skip_proj_weight_V_54, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 157 'getelementptr' 'skip_proj_weight_V_54_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_55_addr = getelementptr i28 %skip_proj_weight_V_55, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 158 'getelementptr' 'skip_proj_weight_V_55_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_56_addr = getelementptr i28 %skip_proj_weight_V_56, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 159 'getelementptr' 'skip_proj_weight_V_56_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_57_addr = getelementptr i28 %skip_proj_weight_V_57, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 160 'getelementptr' 'skip_proj_weight_V_57_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_58_addr = getelementptr i28 %skip_proj_weight_V_58, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 161 'getelementptr' 'skip_proj_weight_V_58_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_59_addr = getelementptr i28 %skip_proj_weight_V_59, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 162 'getelementptr' 'skip_proj_weight_V_59_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_6_addr = getelementptr i28 %skip_proj_weight_V_6, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 163 'getelementptr' 'skip_proj_weight_V_6_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_60_addr = getelementptr i28 %skip_proj_weight_V_60, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 164 'getelementptr' 'skip_proj_weight_V_60_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_61_addr = getelementptr i28 %skip_proj_weight_V_61, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 165 'getelementptr' 'skip_proj_weight_V_61_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_62_addr = getelementptr i28 %skip_proj_weight_V_62, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 166 'getelementptr' 'skip_proj_weight_V_62_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_63_addr = getelementptr i28 %skip_proj_weight_V_63, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 167 'getelementptr' 'skip_proj_weight_V_63_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_7_addr = getelementptr i28 %skip_proj_weight_V_7, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 168 'getelementptr' 'skip_proj_weight_V_7_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_8_addr = getelementptr i28 %skip_proj_weight_V_8, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 169 'getelementptr' 'skip_proj_weight_V_8_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%skip_proj_weight_V_9_addr = getelementptr i28 %skip_proj_weight_V_9, i64 0, i64 %zext_ln285" [GAT_compute.cc:290]   --->   Operation 170 'getelementptr' 'skip_proj_weight_V_9_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 171 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [GAT_compute.cc:286]   --->   Operation 172 'specloopname' 'specloopname_ln286' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.48ns)   --->   "%br_ln289 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit24" [GAT_compute.cc:289]   --->   Operation 173 'br' 'br_ln289' <Predicate = (!icmp_ln285 & icmp_ln287)> <Delay = 0.48>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%storemerge = phi i28 %trunc_ln288, void %BurstBB, i28 0, void %.preheader" [GAT_compute.cc:288]   --->   Operation 174 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_62_addr" [GAT_compute.cc:288]   --->   Operation 175 'store' 'store_ln288' <Predicate = (trunc_ln290 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 176 'br' 'br_ln288' <Predicate = (trunc_ln290 == 62)> <Delay = 0.00>
ST_26 : Operation 177 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_61_addr" [GAT_compute.cc:288]   --->   Operation 177 'store' 'store_ln288' <Predicate = (trunc_ln290 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 178 'br' 'br_ln288' <Predicate = (trunc_ln290 == 61)> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_60_addr" [GAT_compute.cc:288]   --->   Operation 179 'store' 'store_ln288' <Predicate = (trunc_ln290 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 180 'br' 'br_ln288' <Predicate = (trunc_ln290 == 60)> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_59_addr" [GAT_compute.cc:288]   --->   Operation 181 'store' 'store_ln288' <Predicate = (trunc_ln290 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 182 'br' 'br_ln288' <Predicate = (trunc_ln290 == 59)> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_58_addr" [GAT_compute.cc:288]   --->   Operation 183 'store' 'store_ln288' <Predicate = (trunc_ln290 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 184 'br' 'br_ln288' <Predicate = (trunc_ln290 == 58)> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_57_addr" [GAT_compute.cc:288]   --->   Operation 185 'store' 'store_ln288' <Predicate = (trunc_ln290 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 186 'br' 'br_ln288' <Predicate = (trunc_ln290 == 57)> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_56_addr" [GAT_compute.cc:288]   --->   Operation 187 'store' 'store_ln288' <Predicate = (trunc_ln290 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 188 'br' 'br_ln288' <Predicate = (trunc_ln290 == 56)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_55_addr" [GAT_compute.cc:288]   --->   Operation 189 'store' 'store_ln288' <Predicate = (trunc_ln290 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 190 'br' 'br_ln288' <Predicate = (trunc_ln290 == 55)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_54_addr" [GAT_compute.cc:288]   --->   Operation 191 'store' 'store_ln288' <Predicate = (trunc_ln290 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 192 'br' 'br_ln288' <Predicate = (trunc_ln290 == 54)> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_53_addr" [GAT_compute.cc:288]   --->   Operation 193 'store' 'store_ln288' <Predicate = (trunc_ln290 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 194 'br' 'br_ln288' <Predicate = (trunc_ln290 == 53)> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_52_addr" [GAT_compute.cc:288]   --->   Operation 195 'store' 'store_ln288' <Predicate = (trunc_ln290 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 196 'br' 'br_ln288' <Predicate = (trunc_ln290 == 52)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_51_addr" [GAT_compute.cc:288]   --->   Operation 197 'store' 'store_ln288' <Predicate = (trunc_ln290 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 198 'br' 'br_ln288' <Predicate = (trunc_ln290 == 51)> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_50_addr" [GAT_compute.cc:288]   --->   Operation 199 'store' 'store_ln288' <Predicate = (trunc_ln290 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 200 'br' 'br_ln288' <Predicate = (trunc_ln290 == 50)> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_49_addr" [GAT_compute.cc:288]   --->   Operation 201 'store' 'store_ln288' <Predicate = (trunc_ln290 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 202 'br' 'br_ln288' <Predicate = (trunc_ln290 == 49)> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_48_addr" [GAT_compute.cc:288]   --->   Operation 203 'store' 'store_ln288' <Predicate = (trunc_ln290 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 204 'br' 'br_ln288' <Predicate = (trunc_ln290 == 48)> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_47_addr" [GAT_compute.cc:288]   --->   Operation 205 'store' 'store_ln288' <Predicate = (trunc_ln290 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 206 'br' 'br_ln288' <Predicate = (trunc_ln290 == 47)> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_46_addr" [GAT_compute.cc:288]   --->   Operation 207 'store' 'store_ln288' <Predicate = (trunc_ln290 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 208 'br' 'br_ln288' <Predicate = (trunc_ln290 == 46)> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_45_addr" [GAT_compute.cc:288]   --->   Operation 209 'store' 'store_ln288' <Predicate = (trunc_ln290 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 210 'br' 'br_ln288' <Predicate = (trunc_ln290 == 45)> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_44_addr" [GAT_compute.cc:288]   --->   Operation 211 'store' 'store_ln288' <Predicate = (trunc_ln290 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 212 'br' 'br_ln288' <Predicate = (trunc_ln290 == 44)> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_43_addr" [GAT_compute.cc:288]   --->   Operation 213 'store' 'store_ln288' <Predicate = (trunc_ln290 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 214 'br' 'br_ln288' <Predicate = (trunc_ln290 == 43)> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_42_addr" [GAT_compute.cc:288]   --->   Operation 215 'store' 'store_ln288' <Predicate = (trunc_ln290 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 216 'br' 'br_ln288' <Predicate = (trunc_ln290 == 42)> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_41_addr" [GAT_compute.cc:288]   --->   Operation 217 'store' 'store_ln288' <Predicate = (trunc_ln290 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 218 'br' 'br_ln288' <Predicate = (trunc_ln290 == 41)> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_40_addr" [GAT_compute.cc:288]   --->   Operation 219 'store' 'store_ln288' <Predicate = (trunc_ln290 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 220 'br' 'br_ln288' <Predicate = (trunc_ln290 == 40)> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_39_addr" [GAT_compute.cc:288]   --->   Operation 221 'store' 'store_ln288' <Predicate = (trunc_ln290 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 222 'br' 'br_ln288' <Predicate = (trunc_ln290 == 39)> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_38_addr" [GAT_compute.cc:288]   --->   Operation 223 'store' 'store_ln288' <Predicate = (trunc_ln290 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 224 'br' 'br_ln288' <Predicate = (trunc_ln290 == 38)> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_37_addr" [GAT_compute.cc:288]   --->   Operation 225 'store' 'store_ln288' <Predicate = (trunc_ln290 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 226 'br' 'br_ln288' <Predicate = (trunc_ln290 == 37)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_36_addr" [GAT_compute.cc:288]   --->   Operation 227 'store' 'store_ln288' <Predicate = (trunc_ln290 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 228 'br' 'br_ln288' <Predicate = (trunc_ln290 == 36)> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_35_addr" [GAT_compute.cc:288]   --->   Operation 229 'store' 'store_ln288' <Predicate = (trunc_ln290 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 230 'br' 'br_ln288' <Predicate = (trunc_ln290 == 35)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_34_addr" [GAT_compute.cc:288]   --->   Operation 231 'store' 'store_ln288' <Predicate = (trunc_ln290 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 232 'br' 'br_ln288' <Predicate = (trunc_ln290 == 34)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_33_addr" [GAT_compute.cc:288]   --->   Operation 233 'store' 'store_ln288' <Predicate = (trunc_ln290 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 234 'br' 'br_ln288' <Predicate = (trunc_ln290 == 33)> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_32_addr" [GAT_compute.cc:288]   --->   Operation 235 'store' 'store_ln288' <Predicate = (trunc_ln290 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 236 'br' 'br_ln288' <Predicate = (trunc_ln290 == 32)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_31_addr" [GAT_compute.cc:288]   --->   Operation 237 'store' 'store_ln288' <Predicate = (trunc_ln290 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 238 'br' 'br_ln288' <Predicate = (trunc_ln290 == 31)> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_30_addr" [GAT_compute.cc:288]   --->   Operation 239 'store' 'store_ln288' <Predicate = (trunc_ln290 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 240 'br' 'br_ln288' <Predicate = (trunc_ln290 == 30)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_29_addr" [GAT_compute.cc:288]   --->   Operation 241 'store' 'store_ln288' <Predicate = (trunc_ln290 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 242 'br' 'br_ln288' <Predicate = (trunc_ln290 == 29)> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_28_addr" [GAT_compute.cc:288]   --->   Operation 243 'store' 'store_ln288' <Predicate = (trunc_ln290 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 244 'br' 'br_ln288' <Predicate = (trunc_ln290 == 28)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_27_addr" [GAT_compute.cc:288]   --->   Operation 245 'store' 'store_ln288' <Predicate = (trunc_ln290 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 246 'br' 'br_ln288' <Predicate = (trunc_ln290 == 27)> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_26_addr" [GAT_compute.cc:288]   --->   Operation 247 'store' 'store_ln288' <Predicate = (trunc_ln290 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 248 'br' 'br_ln288' <Predicate = (trunc_ln290 == 26)> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_25_addr" [GAT_compute.cc:288]   --->   Operation 249 'store' 'store_ln288' <Predicate = (trunc_ln290 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 250 'br' 'br_ln288' <Predicate = (trunc_ln290 == 25)> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_24_addr" [GAT_compute.cc:288]   --->   Operation 251 'store' 'store_ln288' <Predicate = (trunc_ln290 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 252 'br' 'br_ln288' <Predicate = (trunc_ln290 == 24)> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_23_addr" [GAT_compute.cc:288]   --->   Operation 253 'store' 'store_ln288' <Predicate = (trunc_ln290 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 254 'br' 'br_ln288' <Predicate = (trunc_ln290 == 23)> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_22_addr" [GAT_compute.cc:288]   --->   Operation 255 'store' 'store_ln288' <Predicate = (trunc_ln290 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 256 'br' 'br_ln288' <Predicate = (trunc_ln290 == 22)> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_21_addr" [GAT_compute.cc:288]   --->   Operation 257 'store' 'store_ln288' <Predicate = (trunc_ln290 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 258 'br' 'br_ln288' <Predicate = (trunc_ln290 == 21)> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_20_addr" [GAT_compute.cc:288]   --->   Operation 259 'store' 'store_ln288' <Predicate = (trunc_ln290 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 260 'br' 'br_ln288' <Predicate = (trunc_ln290 == 20)> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_19_addr" [GAT_compute.cc:288]   --->   Operation 261 'store' 'store_ln288' <Predicate = (trunc_ln290 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 262 'br' 'br_ln288' <Predicate = (trunc_ln290 == 19)> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_18_addr" [GAT_compute.cc:288]   --->   Operation 263 'store' 'store_ln288' <Predicate = (trunc_ln290 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 264 'br' 'br_ln288' <Predicate = (trunc_ln290 == 18)> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_17_addr" [GAT_compute.cc:288]   --->   Operation 265 'store' 'store_ln288' <Predicate = (trunc_ln290 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 266 'br' 'br_ln288' <Predicate = (trunc_ln290 == 17)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_16_addr" [GAT_compute.cc:288]   --->   Operation 267 'store' 'store_ln288' <Predicate = (trunc_ln290 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 268 'br' 'br_ln288' <Predicate = (trunc_ln290 == 16)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_15_addr" [GAT_compute.cc:288]   --->   Operation 269 'store' 'store_ln288' <Predicate = (trunc_ln290 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 270 'br' 'br_ln288' <Predicate = (trunc_ln290 == 15)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_14_addr" [GAT_compute.cc:288]   --->   Operation 271 'store' 'store_ln288' <Predicate = (trunc_ln290 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 272 'br' 'br_ln288' <Predicate = (trunc_ln290 == 14)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_13_addr" [GAT_compute.cc:288]   --->   Operation 273 'store' 'store_ln288' <Predicate = (trunc_ln290 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 274 'br' 'br_ln288' <Predicate = (trunc_ln290 == 13)> <Delay = 0.00>
ST_26 : Operation 275 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_12_addr" [GAT_compute.cc:288]   --->   Operation 275 'store' 'store_ln288' <Predicate = (trunc_ln290 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 276 'br' 'br_ln288' <Predicate = (trunc_ln290 == 12)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_11_addr" [GAT_compute.cc:288]   --->   Operation 277 'store' 'store_ln288' <Predicate = (trunc_ln290 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 278 'br' 'br_ln288' <Predicate = (trunc_ln290 == 11)> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_10_addr" [GAT_compute.cc:288]   --->   Operation 279 'store' 'store_ln288' <Predicate = (trunc_ln290 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 280 'br' 'br_ln288' <Predicate = (trunc_ln290 == 10)> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_9_addr" [GAT_compute.cc:288]   --->   Operation 281 'store' 'store_ln288' <Predicate = (trunc_ln290 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 282 'br' 'br_ln288' <Predicate = (trunc_ln290 == 9)> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_8_addr" [GAT_compute.cc:288]   --->   Operation 283 'store' 'store_ln288' <Predicate = (trunc_ln290 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 284 'br' 'br_ln288' <Predicate = (trunc_ln290 == 8)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_7_addr" [GAT_compute.cc:288]   --->   Operation 285 'store' 'store_ln288' <Predicate = (trunc_ln290 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 286 'br' 'br_ln288' <Predicate = (trunc_ln290 == 7)> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_6_addr" [GAT_compute.cc:288]   --->   Operation 287 'store' 'store_ln288' <Predicate = (trunc_ln290 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 288 'br' 'br_ln288' <Predicate = (trunc_ln290 == 6)> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_5_addr" [GAT_compute.cc:288]   --->   Operation 289 'store' 'store_ln288' <Predicate = (trunc_ln290 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 290 'br' 'br_ln288' <Predicate = (trunc_ln290 == 5)> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_4_addr" [GAT_compute.cc:288]   --->   Operation 291 'store' 'store_ln288' <Predicate = (trunc_ln290 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 292 'br' 'br_ln288' <Predicate = (trunc_ln290 == 4)> <Delay = 0.00>
ST_26 : Operation 293 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_3_addr" [GAT_compute.cc:288]   --->   Operation 293 'store' 'store_ln288' <Predicate = (trunc_ln290 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 294 'br' 'br_ln288' <Predicate = (trunc_ln290 == 3)> <Delay = 0.00>
ST_26 : Operation 295 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_2_addr" [GAT_compute.cc:288]   --->   Operation 295 'store' 'store_ln288' <Predicate = (trunc_ln290 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 296 'br' 'br_ln288' <Predicate = (trunc_ln290 == 2)> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_1_addr" [GAT_compute.cc:288]   --->   Operation 297 'store' 'store_ln288' <Predicate = (trunc_ln290 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 298 'br' 'br_ln288' <Predicate = (trunc_ln290 == 1)> <Delay = 0.00>
ST_26 : Operation 299 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_0_addr" [GAT_compute.cc:288]   --->   Operation 299 'store' 'store_ln288' <Predicate = (trunc_ln290 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 300 'br' 'br_ln288' <Predicate = (trunc_ln290 == 0)> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (1.35ns)   --->   "%store_ln288 = store i28 %storemerge, i9 %skip_proj_weight_V_63_addr" [GAT_compute.cc:288]   --->   Operation 301 'store' 'store_ln288' <Predicate = (trunc_ln290 == 63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln288 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2469" [GAT_compute.cc:288]   --->   Operation 302 'br' 'br_ln288' <Predicate = (trunc_ln290 == 63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.67ns
The critical path consists of the following:
	'alloca' operation ('j') [67]  (0 ns)
	'load' operation ('j_load', GAT_compute.cc:286) on local variable 'j' [89]  (0 ns)
	'icmp' operation ('icmp_ln286', GAT_compute.cc:286) [93]  (0.863 ns)
	'select' operation ('select_ln285', GAT_compute.cc:285) [94]  (0.42 ns)
	'add' operation ('add_ln286', GAT_compute.cc:286) [385]  (0.897 ns)
	'store' operation ('store_ln286', GAT_compute.cc:286) of variable 'add_ln286', GAT_compute.cc:286 on local variable 'j' [388]  (0.489 ns)

 <State 2>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 3>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 4>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 5>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 6>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 7>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 8>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 9>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 10>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 11>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 12>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 13>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 14>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 15>: 1.55ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)

 <State 16>: 1.81ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [77]  (0 ns)
	'add' operation ('add_ln285', GAT_compute.cc:285) [90]  (0.897 ns)
	'select' operation ('select_ln285_1', GAT_compute.cc:285) [95]  (0.42 ns)
	'store' operation ('store_ln285', GAT_compute.cc:285) of variable 'select_ln285_1', GAT_compute.cc:285 on local variable 'i' [387]  (0.489 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	'urem' operation ('empty_81', GAT_compute.cc:285) [179]  (1.55 ns)
	'icmp' operation ('empty_82', GAT_compute.cc:285) [180]  (0.877 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_addr_8_rd_req', GAT_compute.cc:288) on port 'mem' (GAT_compute.cc:288) [183]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_addr_8_rd_req', GAT_compute.cc:288) on port 'mem' (GAT_compute.cc:288) [183]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_addr_8_rd_req', GAT_compute.cc:288) on port 'mem' (GAT_compute.cc:288) [183]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_addr_8_rd_req', GAT_compute.cc:288) on port 'mem' (GAT_compute.cc:288) [183]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_addr_8_rd_req', GAT_compute.cc:288) on port 'mem' (GAT_compute.cc:288) [183]  (2.92 ns)

 <State 23>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_addr_8_rd_req', GAT_compute.cc:288) on port 'mem' (GAT_compute.cc:288) [183]  (2.92 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	bus request operation ('mem_addr_8_rd_req', GAT_compute.cc:288) on port 'mem' (GAT_compute.cc:288) [183]  (2.92 ns)

 <State 25>: 2.92ns
The critical path consists of the following:
	bus read operation ('mem_addr_read', GAT_compute.cc:288) on port 'mem' (GAT_compute.cc:288) [186]  (2.92 ns)

 <State 26>: 1.84ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', GAT_compute.cc:288) with incoming values : ('trunc_ln288', GAT_compute.cc:288) [190]  (0.489 ns)
	'phi' operation ('storemerge', GAT_compute.cc:288) with incoming values : ('trunc_ln288', GAT_compute.cc:288) [190]  (0 ns)
	'store' operation ('store_ln288', GAT_compute.cc:288) of variable 'storemerge', GAT_compute.cc:288 on array 'skip_proj_weight_V_53' [220]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
