//
// File created by:  irun
// Do not modify this file
//
/home/linjinyu/VLSI/final/VSD2024_FINAL/./sim/top_tb_conv.sv
+incdir+/home/linjinyu/VLSI/final/VSD2024_FINAL/./src+/home/linjinyu/VLSI/final/VSD2024_FINAL/./src/AXI+/home/linjinyu/VLSI/final/VSD2024_FINAL/./include+/home/linjinyu/VLSI/final/VSD2024_FINAL/./sim
+define+conv0
+access+r
+nc64bit
+prog_path=/home/linjinyu/VLSI/final/VSD2024_FINAL/./sim/conv0
