

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7'
================================================================
* Date:           Tue Jul  9 14:02:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_7  |        4|        4|         4|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      74|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln167_fu_125_p2        |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |e_last_V_fu_144_p2         |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln167_fu_119_p2       |      icmp|   0|  0|   8|           2|           3|
    |select_ln184_fu_135_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  61|           9|          40|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |i_fu_62                  |   9|          2|    2|          4|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |e_last_V_reg_176                  |   1|   0|    1|          0|
    |i_fu_62                           |   2|   0|    2|          0|
    |e_last_V_reg_176                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  74|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|grp_fu_956_p_din0   |  out|   32|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|grp_fu_956_p_dout0  |   in|   32|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|grp_fu_956_p_ce     |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|out_stream_TREADY   |   in|    1|        axis|                                 out_stream_V_data_V|       pointer|
|out_stream_TDATA    |  out|   32|        axis|                                 out_stream_V_data_V|       pointer|
|j_02_i629           |   in|   32|     ap_none|                                           j_02_i629|        scalar|
|i_04_i627           |   in|   32|     ap_none|                                           i_04_i627|        scalar|
|out_stream_TVALID   |  out|    1|        axis|                                 out_stream_V_dest_V|       pointer|
|out_stream_TDEST    |  out|    5|        axis|                                 out_stream_V_dest_V|       pointer|
|out_stream_TKEEP    |  out|    4|        axis|                                 out_stream_V_keep_V|       pointer|
|out_stream_TSTRB    |  out|    4|        axis|                                 out_stream_V_strb_V|       pointer|
|out_stream_TUSER    |  out|    4|        axis|                                 out_stream_V_user_V|       pointer|
|out_stream_TLAST    |  out|    1|        axis|                                 out_stream_V_last_V|       pointer|
|out_stream_TID      |  out|    5|        axis|                                   out_stream_V_id_V|       pointer|
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+

