#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__DR EQU CYREG_GPIO_PRT0_DR
Rx_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Rx_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Rx_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Rx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rx_1__0__HSIOM_MASK EQU 0x00000F00
Rx_1__0__HSIOM_SHIFT EQU 8
Rx_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Rx_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
Rx_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Rx_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Rx_1__0__MASK EQU 0x04
Rx_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rx_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rx_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rx_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rx_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rx_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rx_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rx_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rx_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rx_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rx_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rx_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rx_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rx_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rx_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rx_1__0__PC EQU CYREG_GPIO_PRT0_PC
Rx_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Rx_1__0__PORT EQU 0
Rx_1__0__PS EQU CYREG_GPIO_PRT0_PS
Rx_1__0__SHIFT EQU 2
Rx_1__DR EQU CYREG_GPIO_PRT0_DR
Rx_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Rx_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Rx_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Rx_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Rx_1__INTR EQU CYREG_GPIO_PRT0_INTR
Rx_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Rx_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Rx_1__MASK EQU 0x04
Rx_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rx_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rx_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rx_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rx_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rx_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rx_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rx_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rx_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rx_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rx_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rx_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rx_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rx_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rx_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rx_1__PC EQU CYREG_GPIO_PRT0_PC
Rx_1__PC2 EQU CYREG_GPIO_PRT0_PC2
Rx_1__PORT EQU 0
Rx_1__PS EQU CYREG_GPIO_PRT0_PS
Rx_1__SHIFT EQU 2

/* Tx_1 */
Tx_1__0__DR EQU CYREG_GPIO_PRT0_DR
Tx_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Tx_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Tx_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Tx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Tx_1__0__HSIOM_MASK EQU 0x0F000000
Tx_1__0__HSIOM_SHIFT EQU 24
Tx_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Tx_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
Tx_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Tx_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Tx_1__0__MASK EQU 0x40
Tx_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Tx_1__0__OUT_SEL_SHIFT EQU 12
Tx_1__0__OUT_SEL_VAL EQU 3
Tx_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Tx_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Tx_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Tx_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Tx_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Tx_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Tx_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Tx_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Tx_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Tx_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Tx_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Tx_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Tx_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Tx_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Tx_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Tx_1__0__PC EQU CYREG_GPIO_PRT0_PC
Tx_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Tx_1__0__PORT EQU 0
Tx_1__0__PS EQU CYREG_GPIO_PRT0_PS
Tx_1__0__SHIFT EQU 6
Tx_1__DR EQU CYREG_GPIO_PRT0_DR
Tx_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Tx_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Tx_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Tx_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Tx_1__INTR EQU CYREG_GPIO_PRT0_INTR
Tx_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Tx_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Tx_1__MASK EQU 0x40
Tx_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Tx_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Tx_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Tx_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Tx_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Tx_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Tx_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Tx_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Tx_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Tx_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Tx_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Tx_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Tx_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Tx_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Tx_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Tx_1__PC EQU CYREG_GPIO_PRT0_PC
Tx_1__PC2 EQU CYREG_GPIO_PRT0_PC2
Tx_1__PORT EQU 0
Tx_1__PS EQU CYREG_GPIO_PRT0_PS
Tx_1__SHIFT EQU 6

/* I2C_1_SCB */
I2C_1_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_1_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_1_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_1_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_1_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_1_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_1_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_1_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_1_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_1_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_1_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* I2C_1_SCB_IRQ */
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x100
I2C_1_SCB_IRQ__INTC_NUMBER EQU 8
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_1_SCBCLK */
I2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_1_SCBCLK__DIV_ID EQU 0x00000040
I2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
I2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* I2C_1_scl */
I2C_1_scl__0__DR EQU CYREG_GPIO_PRT4_DR
I2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_scl__0__HSIOM_GPIO EQU 0
I2C_1_scl__0__HSIOM_I2C EQU 14
I2C_1_scl__0__HSIOM_I2C_SCL EQU 14
I2C_1_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_1_scl__0__HSIOM_SHIFT EQU 0
I2C_1_scl__0__HSIOM_SPI EQU 15
I2C_1_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_1_scl__0__HSIOM_UART EQU 9
I2C_1_scl__0__HSIOM_UART_RX EQU 9
I2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_1_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_1_scl__0__MASK EQU 0x01
I2C_1_scl__0__PC EQU CYREG_GPIO_PRT4_PC
I2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_1_scl__0__PORT EQU 4
I2C_1_scl__0__PS EQU CYREG_GPIO_PRT4_PS
I2C_1_scl__0__SHIFT EQU 0
I2C_1_scl__DR EQU CYREG_GPIO_PRT4_DR
I2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_1_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_1_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_1_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_1_scl__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_1_scl__MASK EQU 0x01
I2C_1_scl__PC EQU CYREG_GPIO_PRT4_PC
I2C_1_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_1_scl__PORT EQU 4
I2C_1_scl__PS EQU CYREG_GPIO_PRT4_PS
I2C_1_scl__SHIFT EQU 0

/* I2C_1_sda */
I2C_1_sda__0__DR EQU CYREG_GPIO_PRT4_DR
I2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_sda__0__HSIOM_GPIO EQU 0
I2C_1_sda__0__HSIOM_I2C EQU 14
I2C_1_sda__0__HSIOM_I2C_SDA EQU 14
I2C_1_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_1_sda__0__HSIOM_SHIFT EQU 4
I2C_1_sda__0__HSIOM_SPI EQU 15
I2C_1_sda__0__HSIOM_SPI_MISO EQU 15
I2C_1_sda__0__HSIOM_UART EQU 9
I2C_1_sda__0__HSIOM_UART_TX EQU 9
I2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_1_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_1_sda__0__MASK EQU 0x02
I2C_1_sda__0__PC EQU CYREG_GPIO_PRT4_PC
I2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_1_sda__0__PORT EQU 4
I2C_1_sda__0__PS EQU CYREG_GPIO_PRT4_PS
I2C_1_sda__0__SHIFT EQU 1
I2C_1_sda__DR EQU CYREG_GPIO_PRT4_DR
I2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_1_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_1_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_1_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_1_sda__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_1_sda__MASK EQU 0x02
I2C_1_sda__PC EQU CYREG_GPIO_PRT4_PC
I2C_1_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_1_sda__PORT EQU 4
I2C_1_sda__PS EQU CYREG_GPIO_PRT4_PS
I2C_1_sda__SHIFT EQU 1

/* Pin_2 */
Pin_2__0__DR EQU CYREG_GPIO_PRT5_DR
Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_2__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_2__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_2__0__HSIOM_MASK EQU 0x00000F00
Pin_2__0__HSIOM_SHIFT EQU 8
Pin_2__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_2__0__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_2__0__MASK EQU 0x04
Pin_2__0__PC EQU CYREG_GPIO_PRT5_PC
Pin_2__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_2__0__PORT EQU 5
Pin_2__0__PS EQU CYREG_GPIO_PRT5_PS
Pin_2__0__SHIFT EQU 2
Pin_2__1__DR EQU CYREG_GPIO_PRT5_DR
Pin_2__1__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_2__1__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_2__1__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_2__1__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_2__1__HSIOM_MASK EQU 0x0000F000
Pin_2__1__HSIOM_SHIFT EQU 12
Pin_2__1__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_2__1__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_2__1__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_2__1__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_2__1__MASK EQU 0x08
Pin_2__1__PC EQU CYREG_GPIO_PRT5_PC
Pin_2__1__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_2__1__PORT EQU 5
Pin_2__1__PS EQU CYREG_GPIO_PRT5_PS
Pin_2__1__SHIFT EQU 3
Pin_2__10__DR EQU CYREG_GPIO_PRT2_DR
Pin_2__10__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_2__10__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_2__10__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_2__10__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_2__10__HSIOM_MASK EQU 0xF0000000
Pin_2__10__HSIOM_SHIFT EQU 28
Pin_2__10__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_2__10__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_2__10__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_2__10__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_2__10__MASK EQU 0x80
Pin_2__10__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2__10__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2__10__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2__10__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2__10__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2__10__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2__10__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2__10__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2__10__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2__10__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2__10__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2__10__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2__10__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2__10__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2__10__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2__10__PC EQU CYREG_GPIO_PRT2_PC
Pin_2__10__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_2__10__PORT EQU 2
Pin_2__10__PS EQU CYREG_GPIO_PRT2_PS
Pin_2__10__SHIFT EQU 7
Pin_2__11__DR EQU CYREG_GPIO_PRT6_DR
Pin_2__11__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Pin_2__11__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Pin_2__11__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Pin_2__11__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Pin_2__11__HSIOM_MASK EQU 0x0000000F
Pin_2__11__HSIOM_SHIFT EQU 0
Pin_2__11__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__11__INTR EQU CYREG_GPIO_PRT6_INTR
Pin_2__11__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__11__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Pin_2__11__MASK EQU 0x01
Pin_2__11__PC EQU CYREG_GPIO_PRT6_PC
Pin_2__11__PC2 EQU CYREG_GPIO_PRT6_PC2
Pin_2__11__PORT EQU 6
Pin_2__11__PS EQU CYREG_GPIO_PRT6_PS
Pin_2__11__SHIFT EQU 0
Pin_2__12__DR EQU CYREG_GPIO_PRT6_DR
Pin_2__12__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Pin_2__12__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Pin_2__12__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Pin_2__12__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Pin_2__12__HSIOM_MASK EQU 0x000000F0
Pin_2__12__HSIOM_SHIFT EQU 4
Pin_2__12__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__12__INTR EQU CYREG_GPIO_PRT6_INTR
Pin_2__12__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__12__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Pin_2__12__MASK EQU 0x02
Pin_2__12__PC EQU CYREG_GPIO_PRT6_PC
Pin_2__12__PC2 EQU CYREG_GPIO_PRT6_PC2
Pin_2__12__PORT EQU 6
Pin_2__12__PS EQU CYREG_GPIO_PRT6_PS
Pin_2__12__SHIFT EQU 1
Pin_2__13__DR EQU CYREG_GPIO_PRT6_DR
Pin_2__13__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Pin_2__13__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Pin_2__13__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Pin_2__13__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Pin_2__13__HSIOM_MASK EQU 0x00000F00
Pin_2__13__HSIOM_SHIFT EQU 8
Pin_2__13__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__13__INTR EQU CYREG_GPIO_PRT6_INTR
Pin_2__13__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__13__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Pin_2__13__MASK EQU 0x04
Pin_2__13__PC EQU CYREG_GPIO_PRT6_PC
Pin_2__13__PC2 EQU CYREG_GPIO_PRT6_PC2
Pin_2__13__PORT EQU 6
Pin_2__13__PS EQU CYREG_GPIO_PRT6_PS
Pin_2__13__SHIFT EQU 2
Pin_2__14__DR EQU CYREG_GPIO_PRT6_DR
Pin_2__14__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Pin_2__14__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Pin_2__14__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Pin_2__14__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Pin_2__14__HSIOM_MASK EQU 0x000F0000
Pin_2__14__HSIOM_SHIFT EQU 16
Pin_2__14__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__14__INTR EQU CYREG_GPIO_PRT6_INTR
Pin_2__14__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__14__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Pin_2__14__MASK EQU 0x10
Pin_2__14__PC EQU CYREG_GPIO_PRT6_PC
Pin_2__14__PC2 EQU CYREG_GPIO_PRT6_PC2
Pin_2__14__PORT EQU 6
Pin_2__14__PS EQU CYREG_GPIO_PRT6_PS
Pin_2__14__SHIFT EQU 4
Pin_2__15__DR EQU CYREG_GPIO_PRT6_DR
Pin_2__15__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Pin_2__15__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Pin_2__15__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Pin_2__15__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Pin_2__15__HSIOM_MASK EQU 0x00F00000
Pin_2__15__HSIOM_SHIFT EQU 20
Pin_2__15__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__15__INTR EQU CYREG_GPIO_PRT6_INTR
Pin_2__15__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Pin_2__15__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Pin_2__15__MASK EQU 0x20
Pin_2__15__PC EQU CYREG_GPIO_PRT6_PC
Pin_2__15__PC2 EQU CYREG_GPIO_PRT6_PC2
Pin_2__15__PORT EQU 6
Pin_2__15__PS EQU CYREG_GPIO_PRT6_PS
Pin_2__15__SHIFT EQU 5
Pin_2__16__DR EQU CYREG_GPIO_PRT5_DR
Pin_2__16__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_2__16__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_2__16__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_2__16__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_2__16__HSIOM_MASK EQU 0x000000F0
Pin_2__16__HSIOM_SHIFT EQU 4
Pin_2__16__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_2__16__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_2__16__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_2__16__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_2__16__MASK EQU 0x02
Pin_2__16__PC EQU CYREG_GPIO_PRT5_PC
Pin_2__16__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_2__16__PORT EQU 5
Pin_2__16__PS EQU CYREG_GPIO_PRT5_PS
Pin_2__16__SHIFT EQU 1
Pin_2__17__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__17__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__17__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__17__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__17__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__17__HSIOM_MASK EQU 0x00F00000
Pin_2__17__HSIOM_SHIFT EQU 20
Pin_2__17__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__17__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__17__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__17__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__17__MASK EQU 0x20
Pin_2__17__OUT_SEL EQU CYREG_UDB_PA1_CFG11
Pin_2__17__OUT_SEL_SHIFT EQU 10
Pin_2__17__OUT_SEL_VAL EQU 3
Pin_2__17__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__17__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__17__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__17__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__17__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__17__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__17__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__17__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__17__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__17__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__17__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__17__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__17__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__17__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__17__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__17__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__17__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__17__PORT EQU 1
Pin_2__17__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__17__SHIFT EQU 5
Pin_2__2__DR EQU CYREG_GPIO_PRT5_DR
Pin_2__2__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_2__2__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_2__2__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_2__2__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_2__2__HSIOM_MASK EQU 0x00F00000
Pin_2__2__HSIOM_SHIFT EQU 20
Pin_2__2__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_2__2__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_2__2__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_2__2__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_2__2__MASK EQU 0x20
Pin_2__2__PC EQU CYREG_GPIO_PRT5_PC
Pin_2__2__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_2__2__PORT EQU 5
Pin_2__2__PS EQU CYREG_GPIO_PRT5_PS
Pin_2__2__SHIFT EQU 5
Pin_2__3__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__3__HSIOM_MASK EQU 0x0000000F
Pin_2__3__HSIOM_SHIFT EQU 0
Pin_2__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__3__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__3__MASK EQU 0x01
Pin_2__3__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_2__3__OUT_SEL_SHIFT EQU 0
Pin_2__3__OUT_SEL_VAL EQU 3
Pin_2__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__3__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__3__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__3__PORT EQU 1
Pin_2__3__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__3__SHIFT EQU 0
Pin_2__4__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__4__HSIOM_MASK EQU 0x000000F0
Pin_2__4__HSIOM_SHIFT EQU 4
Pin_2__4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__4__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__4__MASK EQU 0x02
Pin_2__4__OUT_SEL EQU CYREG_UDB_PA1_CFG11
Pin_2__4__OUT_SEL_SHIFT EQU 2
Pin_2__4__OUT_SEL_VAL EQU 3
Pin_2__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__4__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__4__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__4__PORT EQU 1
Pin_2__4__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__4__SHIFT EQU 1
Pin_2__5__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__5__HSIOM_MASK EQU 0x00000F00
Pin_2__5__HSIOM_SHIFT EQU 8
Pin_2__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__5__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__5__MASK EQU 0x04
Pin_2__5__OUT_SEL EQU CYREG_UDB_PA1_CFG11
Pin_2__5__OUT_SEL_SHIFT EQU 4
Pin_2__5__OUT_SEL_VAL EQU 3
Pin_2__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__5__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__5__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__5__PORT EQU 1
Pin_2__5__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__5__SHIFT EQU 2
Pin_2__6__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__6__HSIOM_MASK EQU 0x0000F000
Pin_2__6__HSIOM_SHIFT EQU 12
Pin_2__6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__6__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__6__MASK EQU 0x08
Pin_2__6__OUT_SEL EQU CYREG_UDB_PA1_CFG11
Pin_2__6__OUT_SEL_SHIFT EQU 6
Pin_2__6__OUT_SEL_VAL EQU 3
Pin_2__6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__6__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__6__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__6__PORT EQU 1
Pin_2__6__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__6__SHIFT EQU 3
Pin_2__7__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__7__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__7__HSIOM_MASK EQU 0x000F0000
Pin_2__7__HSIOM_SHIFT EQU 16
Pin_2__7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__7__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__7__MASK EQU 0x10
Pin_2__7__OUT_SEL EQU CYREG_UDB_PA1_CFG11
Pin_2__7__OUT_SEL_SHIFT EQU 8
Pin_2__7__OUT_SEL_VAL EQU 3
Pin_2__7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__7__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__7__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__7__PORT EQU 1
Pin_2__7__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__7__SHIFT EQU 4
Pin_2__8__DR EQU CYREG_GPIO_PRT2_DR
Pin_2__8__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_2__8__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_2__8__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_2__8__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_2__8__HSIOM_MASK EQU 0x00F00000
Pin_2__8__HSIOM_SHIFT EQU 20
Pin_2__8__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_2__8__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_2__8__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_2__8__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_2__8__MASK EQU 0x20
Pin_2__8__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2__8__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2__8__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2__8__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2__8__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2__8__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2__8__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2__8__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2__8__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2__8__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2__8__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2__8__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2__8__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2__8__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2__8__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2__8__PC EQU CYREG_GPIO_PRT2_PC
Pin_2__8__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_2__8__PORT EQU 2
Pin_2__8__PS EQU CYREG_GPIO_PRT2_PS
Pin_2__8__SHIFT EQU 5
Pin_2__9__DR EQU CYREG_GPIO_PRT2_DR
Pin_2__9__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_2__9__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_2__9__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_2__9__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_2__9__HSIOM_MASK EQU 0x0F000000
Pin_2__9__HSIOM_SHIFT EQU 24
Pin_2__9__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_2__9__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_2__9__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_2__9__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_2__9__MASK EQU 0x40
Pin_2__9__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2__9__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2__9__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2__9__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2__9__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2__9__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2__9__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2__9__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2__9__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2__9__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2__9__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2__9__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2__9__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2__9__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2__9__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2__9__PC EQU CYREG_GPIO_PRT2_PC
Pin_2__9__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_2__9__PORT EQU 2
Pin_2__9__PS EQU CYREG_GPIO_PRT2_PS
Pin_2__9__SHIFT EQU 6

/* UART_1_BUART */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL1
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL1
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK1
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK1
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST1
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A01
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A11
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D01
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D11
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F01
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F11
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
UART_1_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
UART_1_BUART_sRX_RxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK0
UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
UART_1_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST0
UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST0
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A3
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A13
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D3
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D13
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F3
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F13
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A02
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A12
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D02
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D12
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F02
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F12
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK2
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST2

/* UART_1_IntClock */
UART_1_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
UART_1_IntClock__DIV_ID EQU 0x00000042
UART_1_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_1_IntClock__PA_DIV_ID EQU 0x000000FF

/* WdtIsr */
WdtIsr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WdtIsr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WdtIsr__INTC_MASK EQU 0x80
WdtIsr__INTC_NUMBER EQU 7
WdtIsr__INTC_PRIOR_MASK EQU 0xC0000000
WdtIsr__INTC_PRIOR_NUM EQU 3
WdtIsr__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
WdtIsr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WdtIsr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* RS_485_Dir */
RS_485_Dir__0__DR EQU CYREG_GPIO_PRT0_DR
RS_485_Dir__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RS_485_Dir__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RS_485_Dir__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RS_485_Dir__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RS_485_Dir__0__HSIOM_MASK EQU 0x0000F000
RS_485_Dir__0__HSIOM_SHIFT EQU 12
RS_485_Dir__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RS_485_Dir__0__INTR EQU CYREG_GPIO_PRT0_INTR
RS_485_Dir__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RS_485_Dir__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RS_485_Dir__0__MASK EQU 0x08
RS_485_Dir__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
RS_485_Dir__0__OUT_SEL_SHIFT EQU 6
RS_485_Dir__0__OUT_SEL_VAL EQU 0
RS_485_Dir__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RS_485_Dir__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RS_485_Dir__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RS_485_Dir__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RS_485_Dir__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RS_485_Dir__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RS_485_Dir__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RS_485_Dir__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RS_485_Dir__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RS_485_Dir__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RS_485_Dir__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RS_485_Dir__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RS_485_Dir__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RS_485_Dir__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RS_485_Dir__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RS_485_Dir__0__PC EQU CYREG_GPIO_PRT0_PC
RS_485_Dir__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RS_485_Dir__0__PORT EQU 0
RS_485_Dir__0__PS EQU CYREG_GPIO_PRT0_PS
RS_485_Dir__0__SHIFT EQU 3
RS_485_Dir__DR EQU CYREG_GPIO_PRT0_DR
RS_485_Dir__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RS_485_Dir__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RS_485_Dir__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RS_485_Dir__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RS_485_Dir__INTR EQU CYREG_GPIO_PRT0_INTR
RS_485_Dir__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RS_485_Dir__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RS_485_Dir__MASK EQU 0x08
RS_485_Dir__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RS_485_Dir__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RS_485_Dir__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RS_485_Dir__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RS_485_Dir__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RS_485_Dir__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RS_485_Dir__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RS_485_Dir__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RS_485_Dir__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RS_485_Dir__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RS_485_Dir__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RS_485_Dir__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RS_485_Dir__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RS_485_Dir__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RS_485_Dir__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RS_485_Dir__PC EQU CYREG_GPIO_PRT0_PC
RS_485_Dir__PC2 EQU CYREG_GPIO_PRT0_PC2
RS_485_Dir__PORT EQU 0
RS_485_Dir__PS EQU CYREG_GPIO_PRT0_PS
RS_485_Dir__SHIFT EQU 3

/* Sink_Pin_1 */
Sink_Pin_1__0__DR EQU CYREG_GPIO_PRT2_DR
Sink_Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sink_Pin_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sink_Pin_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sink_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Sink_Pin_1__0__HSIOM_MASK EQU 0x0000000F
Sink_Pin_1__0__HSIOM_SHIFT EQU 0
Sink_Pin_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sink_Pin_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Sink_Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sink_Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sink_Pin_1__0__MASK EQU 0x01
Sink_Pin_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Sink_Pin_1__0__OUT_SEL_SHIFT EQU 0
Sink_Pin_1__0__OUT_SEL_VAL EQU 0
Sink_Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sink_Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sink_Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sink_Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sink_Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sink_Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sink_Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sink_Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sink_Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sink_Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sink_Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sink_Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sink_Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sink_Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sink_Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sink_Pin_1__0__PC EQU CYREG_GPIO_PRT2_PC
Sink_Pin_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Sink_Pin_1__0__PORT EQU 2
Sink_Pin_1__0__PS EQU CYREG_GPIO_PRT2_PS
Sink_Pin_1__0__SHIFT EQU 0
Sink_Pin_1__DR EQU CYREG_GPIO_PRT2_DR
Sink_Pin_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sink_Pin_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sink_Pin_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sink_Pin_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sink_Pin_1__INTR EQU CYREG_GPIO_PRT2_INTR
Sink_Pin_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sink_Pin_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sink_Pin_1__MASK EQU 0x01
Sink_Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sink_Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sink_Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sink_Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sink_Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sink_Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sink_Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sink_Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sink_Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sink_Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sink_Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sink_Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sink_Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sink_Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sink_Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sink_Pin_1__PC EQU CYREG_GPIO_PRT2_PC
Sink_Pin_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Sink_Pin_1__PORT EQU 2
Sink_Pin_1__PS EQU CYREG_GPIO_PRT2_PS
Sink_Pin_1__SHIFT EQU 0

/* Sink_Pin_2 */
Sink_Pin_2__0__DR EQU CYREG_GPIO_PRT2_DR
Sink_Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sink_Pin_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sink_Pin_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sink_Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Sink_Pin_2__0__HSIOM_MASK EQU 0x0000F000
Sink_Pin_2__0__HSIOM_SHIFT EQU 12
Sink_Pin_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sink_Pin_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Sink_Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sink_Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sink_Pin_2__0__MASK EQU 0x08
Sink_Pin_2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Sink_Pin_2__0__OUT_SEL_SHIFT EQU 6
Sink_Pin_2__0__OUT_SEL_VAL EQU 3
Sink_Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sink_Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sink_Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sink_Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sink_Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sink_Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sink_Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sink_Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sink_Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sink_Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sink_Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sink_Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sink_Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sink_Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sink_Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sink_Pin_2__0__PC EQU CYREG_GPIO_PRT2_PC
Sink_Pin_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Sink_Pin_2__0__PORT EQU 2
Sink_Pin_2__0__PS EQU CYREG_GPIO_PRT2_PS
Sink_Pin_2__0__SHIFT EQU 3
Sink_Pin_2__DR EQU CYREG_GPIO_PRT2_DR
Sink_Pin_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Sink_Pin_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Sink_Pin_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Sink_Pin_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sink_Pin_2__INTR EQU CYREG_GPIO_PRT2_INTR
Sink_Pin_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Sink_Pin_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Sink_Pin_2__MASK EQU 0x08
Sink_Pin_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sink_Pin_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sink_Pin_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sink_Pin_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sink_Pin_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sink_Pin_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sink_Pin_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sink_Pin_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sink_Pin_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sink_Pin_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sink_Pin_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sink_Pin_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sink_Pin_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sink_Pin_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sink_Pin_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sink_Pin_2__PC EQU CYREG_GPIO_PRT2_PC
Sink_Pin_2__PC2 EQU CYREG_GPIO_PRT2_PC2
Sink_Pin_2__PORT EQU 2
Sink_Pin_2__PS EQU CYREG_GPIO_PRT2_PS
Sink_Pin_2__SHIFT EQU 3

/* Switch_Pin */
Switch_Pin__0__DR EQU CYREG_GPIO_PRT0_DR
Switch_Pin__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Switch_Pin__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Switch_Pin__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Switch_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Switch_Pin__0__HSIOM_MASK EQU 0xF0000000
Switch_Pin__0__HSIOM_SHIFT EQU 28
Switch_Pin__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Switch_Pin__0__INTR EQU CYREG_GPIO_PRT0_INTR
Switch_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Switch_Pin__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Switch_Pin__0__MASK EQU 0x80
Switch_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Switch_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Switch_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Switch_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Switch_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Switch_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Switch_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Switch_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Switch_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Switch_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Switch_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Switch_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Switch_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Switch_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Switch_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Switch_Pin__0__PC EQU CYREG_GPIO_PRT0_PC
Switch_Pin__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Switch_Pin__0__PORT EQU 0
Switch_Pin__0__PS EQU CYREG_GPIO_PRT0_PS
Switch_Pin__0__SHIFT EQU 7
Switch_Pin__DR EQU CYREG_GPIO_PRT0_DR
Switch_Pin__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Switch_Pin__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Switch_Pin__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Switch_Pin__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Switch_Pin__INTR EQU CYREG_GPIO_PRT0_INTR
Switch_Pin__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Switch_Pin__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Switch_Pin__MASK EQU 0x80
Switch_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Switch_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Switch_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Switch_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Switch_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Switch_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Switch_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Switch_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Switch_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Switch_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Switch_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Switch_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Switch_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Switch_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Switch_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Switch_Pin__PC EQU CYREG_GPIO_PRT0_PC
Switch_Pin__PC2 EQU CYREG_GPIO_PRT0_PC2
Switch_Pin__PORT EQU 0
Switch_Pin__PS EQU CYREG_GPIO_PRT0_PS
Switch_Pin__SHIFT EQU 7

/* Input_Pin_1 */
Input_Pin_1__0__DR EQU CYREG_GPIO_PRT4_DR
Input_Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Input_Pin_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Input_Pin_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Input_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Input_Pin_1__0__HSIOM_MASK EQU 0x0F000000
Input_Pin_1__0__HSIOM_SHIFT EQU 24
Input_Pin_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Pin_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
Input_Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Input_Pin_1__0__MASK EQU 0x40
Input_Pin_1__0__PC EQU CYREG_GPIO_PRT4_PC
Input_Pin_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Input_Pin_1__0__PORT EQU 4
Input_Pin_1__0__PS EQU CYREG_GPIO_PRT4_PS
Input_Pin_1__0__SHIFT EQU 6
Input_Pin_1__DR EQU CYREG_GPIO_PRT4_DR
Input_Pin_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Input_Pin_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Input_Pin_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Input_Pin_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Pin_1__INTR EQU CYREG_GPIO_PRT4_INTR
Input_Pin_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Pin_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Input_Pin_1__MASK EQU 0x40
Input_Pin_1__PC EQU CYREG_GPIO_PRT4_PC
Input_Pin_1__PC2 EQU CYREG_GPIO_PRT4_PC2
Input_Pin_1__PORT EQU 4
Input_Pin_1__PS EQU CYREG_GPIO_PRT4_PS
Input_Pin_1__SHIFT EQU 6

/* input_Pin_2 */
input_Pin_2__0__DR EQU CYREG_GPIO_PRT4_DR
input_Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
input_Pin_2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
input_Pin_2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
input_Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
input_Pin_2__0__HSIOM_MASK EQU 0x000F0000
input_Pin_2__0__HSIOM_SHIFT EQU 16
input_Pin_2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
input_Pin_2__0__INTR EQU CYREG_GPIO_PRT4_INTR
input_Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
input_Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
input_Pin_2__0__MASK EQU 0x10
input_Pin_2__0__PC EQU CYREG_GPIO_PRT4_PC
input_Pin_2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
input_Pin_2__0__PORT EQU 4
input_Pin_2__0__PS EQU CYREG_GPIO_PRT4_PS
input_Pin_2__0__SHIFT EQU 4
input_Pin_2__DR EQU CYREG_GPIO_PRT4_DR
input_Pin_2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
input_Pin_2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
input_Pin_2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
input_Pin_2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
input_Pin_2__INTR EQU CYREG_GPIO_PRT4_INTR
input_Pin_2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
input_Pin_2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
input_Pin_2__MASK EQU 0x10
input_Pin_2__PC EQU CYREG_GPIO_PRT4_PC
input_Pin_2__PC2 EQU CYREG_GPIO_PRT4_PC2
input_Pin_2__PORT EQU 4
input_Pin_2__PS EQU CYREG_GPIO_PRT4_PS
input_Pin_2__SHIFT EQU 4

/* input_Pin_3 */
input_Pin_3__0__DR EQU CYREG_GPIO_PRT4_DR
input_Pin_3__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
input_Pin_3__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
input_Pin_3__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
input_Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
input_Pin_3__0__HSIOM_MASK EQU 0x00F00000
input_Pin_3__0__HSIOM_SHIFT EQU 20
input_Pin_3__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
input_Pin_3__0__INTR EQU CYREG_GPIO_PRT4_INTR
input_Pin_3__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
input_Pin_3__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
input_Pin_3__0__MASK EQU 0x20
input_Pin_3__0__PC EQU CYREG_GPIO_PRT4_PC
input_Pin_3__0__PC2 EQU CYREG_GPIO_PRT4_PC2
input_Pin_3__0__PORT EQU 4
input_Pin_3__0__PS EQU CYREG_GPIO_PRT4_PS
input_Pin_3__0__SHIFT EQU 5
input_Pin_3__DR EQU CYREG_GPIO_PRT4_DR
input_Pin_3__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
input_Pin_3__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
input_Pin_3__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
input_Pin_3__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
input_Pin_3__INTR EQU CYREG_GPIO_PRT4_INTR
input_Pin_3__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
input_Pin_3__INTSTAT EQU CYREG_GPIO_PRT4_INTR
input_Pin_3__MASK EQU 0x20
input_Pin_3__PC EQU CYREG_GPIO_PRT4_PC
input_Pin_3__PC2 EQU CYREG_GPIO_PRT4_PC2
input_Pin_3__PORT EQU 4
input_Pin_3__PS EQU CYREG_GPIO_PRT4_PS
input_Pin_3__SHIFT EQU 5

/* One_Wire_Pin */
One_Wire_Pin__0__DR EQU CYREG_GPIO_PRT0_DR
One_Wire_Pin__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
One_Wire_Pin__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
One_Wire_Pin__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
One_Wire_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
One_Wire_Pin__0__HSIOM_MASK EQU 0x0000000F
One_Wire_Pin__0__HSIOM_SHIFT EQU 0
One_Wire_Pin__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
One_Wire_Pin__0__INTR EQU CYREG_GPIO_PRT0_INTR
One_Wire_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
One_Wire_Pin__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
One_Wire_Pin__0__MASK EQU 0x01
One_Wire_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
One_Wire_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
One_Wire_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
One_Wire_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
One_Wire_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
One_Wire_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
One_Wire_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
One_Wire_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
One_Wire_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
One_Wire_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
One_Wire_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
One_Wire_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
One_Wire_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
One_Wire_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
One_Wire_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
One_Wire_Pin__0__PC EQU CYREG_GPIO_PRT0_PC
One_Wire_Pin__0__PC2 EQU CYREG_GPIO_PRT0_PC2
One_Wire_Pin__0__PORT EQU 0
One_Wire_Pin__0__PS EQU CYREG_GPIO_PRT0_PS
One_Wire_Pin__0__SHIFT EQU 0
One_Wire_Pin__DR EQU CYREG_GPIO_PRT0_DR
One_Wire_Pin__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
One_Wire_Pin__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
One_Wire_Pin__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
One_Wire_Pin__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
One_Wire_Pin__INTR EQU CYREG_GPIO_PRT0_INTR
One_Wire_Pin__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
One_Wire_Pin__INTSTAT EQU CYREG_GPIO_PRT0_INTR
One_Wire_Pin__MASK EQU 0x01
One_Wire_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
One_Wire_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
One_Wire_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
One_Wire_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
One_Wire_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
One_Wire_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
One_Wire_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
One_Wire_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
One_Wire_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
One_Wire_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
One_Wire_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
One_Wire_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
One_Wire_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
One_Wire_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
One_Wire_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
One_Wire_Pin__PC EQU CYREG_GPIO_PRT0_PC
One_Wire_Pin__PC2 EQU CYREG_GPIO_PRT0_PC2
One_Wire_Pin__PORT EQU 0
One_Wire_Pin__PS EQU CYREG_GPIO_PRT0_PS
One_Wire_Pin__SHIFT EQU 0

/* Sink_Control */
Sink_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Sink_Control_Sync_ctrl_reg__0__POS EQU 0
Sink_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Sink_Control_Sync_ctrl_reg__1__POS EQU 1
Sink_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Sink_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
Sink_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Sink_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
Sink_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Sink_Control_Sync_ctrl_reg__MASK EQU 0x03
Sink_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Sink_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Sink_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

/* Source_Pin_1 */
Source_Pin_1__0__DR EQU CYREG_GPIO_PRT2_DR
Source_Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Source_Pin_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Source_Pin_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Source_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Source_Pin_1__0__HSIOM_MASK EQU 0x000000F0
Source_Pin_1__0__HSIOM_SHIFT EQU 4
Source_Pin_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Source_Pin_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Source_Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Source_Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Source_Pin_1__0__MASK EQU 0x02
Source_Pin_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Source_Pin_1__0__OUT_SEL_SHIFT EQU 2
Source_Pin_1__0__OUT_SEL_VAL EQU 2
Source_Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Source_Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Source_Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Source_Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Source_Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Source_Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Source_Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Source_Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Source_Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Source_Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Source_Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Source_Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Source_Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Source_Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Source_Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Source_Pin_1__0__PC EQU CYREG_GPIO_PRT2_PC
Source_Pin_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Source_Pin_1__0__PORT EQU 2
Source_Pin_1__0__PS EQU CYREG_GPIO_PRT2_PS
Source_Pin_1__0__SHIFT EQU 1
Source_Pin_1__DR EQU CYREG_GPIO_PRT2_DR
Source_Pin_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Source_Pin_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Source_Pin_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Source_Pin_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Source_Pin_1__INTR EQU CYREG_GPIO_PRT2_INTR
Source_Pin_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Source_Pin_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Source_Pin_1__MASK EQU 0x02
Source_Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Source_Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Source_Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Source_Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Source_Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Source_Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Source_Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Source_Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Source_Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Source_Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Source_Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Source_Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Source_Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Source_Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Source_Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Source_Pin_1__PC EQU CYREG_GPIO_PRT2_PC
Source_Pin_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Source_Pin_1__PORT EQU 2
Source_Pin_1__PS EQU CYREG_GPIO_PRT2_PS
Source_Pin_1__SHIFT EQU 1

/* Source_Pin_2 */
Source_Pin_2__0__DR EQU CYREG_GPIO_PRT2_DR
Source_Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Source_Pin_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Source_Pin_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Source_Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Source_Pin_2__0__HSIOM_MASK EQU 0x000F0000
Source_Pin_2__0__HSIOM_SHIFT EQU 16
Source_Pin_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Source_Pin_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Source_Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Source_Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Source_Pin_2__0__MASK EQU 0x10
Source_Pin_2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Source_Pin_2__0__OUT_SEL_SHIFT EQU 8
Source_Pin_2__0__OUT_SEL_VAL EQU 3
Source_Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Source_Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Source_Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Source_Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Source_Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Source_Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Source_Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Source_Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Source_Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Source_Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Source_Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Source_Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Source_Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Source_Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Source_Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Source_Pin_2__0__PC EQU CYREG_GPIO_PRT2_PC
Source_Pin_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Source_Pin_2__0__PORT EQU 2
Source_Pin_2__0__PS EQU CYREG_GPIO_PRT2_PS
Source_Pin_2__0__SHIFT EQU 4
Source_Pin_2__DR EQU CYREG_GPIO_PRT2_DR
Source_Pin_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Source_Pin_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Source_Pin_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Source_Pin_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Source_Pin_2__INTR EQU CYREG_GPIO_PRT2_INTR
Source_Pin_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Source_Pin_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Source_Pin_2__MASK EQU 0x10
Source_Pin_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Source_Pin_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Source_Pin_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Source_Pin_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Source_Pin_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Source_Pin_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Source_Pin_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Source_Pin_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Source_Pin_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Source_Pin_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Source_Pin_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Source_Pin_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Source_Pin_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Source_Pin_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Source_Pin_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Source_Pin_2__PC EQU CYREG_GPIO_PRT2_PC
Source_Pin_2__PC2 EQU CYREG_GPIO_PRT2_PC2
Source_Pin_2__PORT EQU 2
Source_Pin_2__PS EQU CYREG_GPIO_PRT2_PS
Source_Pin_2__SHIFT EQU 4

/* ADC_SAR_Seq_1_cy_psoc4_sar */
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_SAR_Seq_1_intClock */
ADC_SAR_Seq_1_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_SAR_Seq_1_intClock__DIV_ID EQU 0x00000041
ADC_SAR_Seq_1_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_SAR_Seq_1_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x10000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 16
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Heart_Beat_Pin */
Heart_Beat_Pin__0__DR EQU CYREG_GPIO_PRT1_DR
Heart_Beat_Pin__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Heart_Beat_Pin__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Heart_Beat_Pin__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Heart_Beat_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Heart_Beat_Pin__0__HSIOM_MASK EQU 0x0F000000
Heart_Beat_Pin__0__HSIOM_SHIFT EQU 24
Heart_Beat_Pin__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Heart_Beat_Pin__0__INTR EQU CYREG_GPIO_PRT1_INTR
Heart_Beat_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Heart_Beat_Pin__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Heart_Beat_Pin__0__MASK EQU 0x40
Heart_Beat_Pin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Heart_Beat_Pin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Heart_Beat_Pin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Heart_Beat_Pin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Heart_Beat_Pin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Heart_Beat_Pin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Heart_Beat_Pin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Heart_Beat_Pin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Heart_Beat_Pin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Heart_Beat_Pin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Heart_Beat_Pin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Heart_Beat_Pin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Heart_Beat_Pin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Heart_Beat_Pin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Heart_Beat_Pin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Heart_Beat_Pin__0__PC EQU CYREG_GPIO_PRT1_PC
Heart_Beat_Pin__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Heart_Beat_Pin__0__PORT EQU 1
Heart_Beat_Pin__0__PS EQU CYREG_GPIO_PRT1_PS
Heart_Beat_Pin__0__SHIFT EQU 6
Heart_Beat_Pin__DR EQU CYREG_GPIO_PRT1_DR
Heart_Beat_Pin__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Heart_Beat_Pin__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Heart_Beat_Pin__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Heart_Beat_Pin__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Heart_Beat_Pin__INTR EQU CYREG_GPIO_PRT1_INTR
Heart_Beat_Pin__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Heart_Beat_Pin__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Heart_Beat_Pin__MASK EQU 0x40
Heart_Beat_Pin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Heart_Beat_Pin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Heart_Beat_Pin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Heart_Beat_Pin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Heart_Beat_Pin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Heart_Beat_Pin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Heart_Beat_Pin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Heart_Beat_Pin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Heart_Beat_Pin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Heart_Beat_Pin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Heart_Beat_Pin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Heart_Beat_Pin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Heart_Beat_Pin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Heart_Beat_Pin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Heart_Beat_Pin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Heart_Beat_Pin__PC EQU CYREG_GPIO_PRT1_PC
Heart_Beat_Pin__PC2 EQU CYREG_GPIO_PRT1_PC2
Heart_Beat_Pin__PORT EQU 1
Heart_Beat_Pin__PS EQU CYREG_GPIO_PRT1_PS
Heart_Beat_Pin__SHIFT EQU 6

/* Source_Control */
Source_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Source_Control_Sync_ctrl_reg__0__POS EQU 0
Source_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Source_Control_Sync_ctrl_reg__1__POS EQU 1
Source_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Source_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Source_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Source_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Source_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Source_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Source_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Source_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Source_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Source_Control_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Source_Control_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Source_Control_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Source_Control_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Source_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Source_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Source_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Source_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Source_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Source_Control_Sync_ctrl_reg__MASK EQU 0x03
Source_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Source_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Source_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

/* temp_humidity_pin */
temp_humidity_pin__0__DR EQU CYREG_GPIO_PRT7_DR
temp_humidity_pin__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
temp_humidity_pin__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
temp_humidity_pin__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
temp_humidity_pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
temp_humidity_pin__0__HSIOM_MASK EQU 0x000000F0
temp_humidity_pin__0__HSIOM_SHIFT EQU 4
temp_humidity_pin__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
temp_humidity_pin__0__INTR EQU CYREG_GPIO_PRT7_INTR
temp_humidity_pin__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
temp_humidity_pin__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
temp_humidity_pin__0__MASK EQU 0x02
temp_humidity_pin__0__PC EQU CYREG_GPIO_PRT7_PC
temp_humidity_pin__0__PC2 EQU CYREG_GPIO_PRT7_PC2
temp_humidity_pin__0__PORT EQU 7
temp_humidity_pin__0__PS EQU CYREG_GPIO_PRT7_PS
temp_humidity_pin__0__SHIFT EQU 1
temp_humidity_pin__DR EQU CYREG_GPIO_PRT7_DR
temp_humidity_pin__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
temp_humidity_pin__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
temp_humidity_pin__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
temp_humidity_pin__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
temp_humidity_pin__INTR EQU CYREG_GPIO_PRT7_INTR
temp_humidity_pin__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
temp_humidity_pin__INTSTAT EQU CYREG_GPIO_PRT7_INTR
temp_humidity_pin__MASK EQU 0x02
temp_humidity_pin__PC EQU CYREG_GPIO_PRT7_PC
temp_humidity_pin__PC2 EQU CYREG_GPIO_PRT7_PC2
temp_humidity_pin__PORT EQU 7
temp_humidity_pin__PS EQU CYREG_GPIO_PRT7_PS
temp_humidity_pin__SHIFT EQU 1

/* modbus_rx_interrupt */
modbus_rx_interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
modbus_rx_interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
modbus_rx_interrupt__INTC_MASK EQU 0x01
modbus_rx_interrupt__INTC_NUMBER EQU 0
modbus_rx_interrupt__INTC_PRIOR_MASK EQU 0xC0
modbus_rx_interrupt__INTC_PRIOR_NUM EQU 3
modbus_rx_interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
modbus_rx_interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
modbus_rx_interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* modbus_tx_interrupt */
modbus_tx_interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
modbus_tx_interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
modbus_tx_interrupt__INTC_MASK EQU 0x02
modbus_tx_interrupt__INTC_NUMBER EQU 1
modbus_tx_interrupt__INTC_PRIOR_MASK EQU 0xC000
modbus_tx_interrupt__INTC_PRIOR_NUM EQU 3
modbus_tx_interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
modbus_tx_interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
modbus_tx_interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 40000000
CYDEV_BCLK__HFCLK__KHZ EQU 40000
CYDEV_BCLK__HFCLK__MHZ EQU 40
CYDEV_BCLK__SYSCLK__HZ EQU 40000000
CYDEV_BCLK__SYSCLK__KHZ EQU 40000
CYDEV_BCLK__SYSCLK__MHZ EQU 40
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x1800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
