;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.12, builtAtString: 2017-03-24 17:25:51.022, builtAtMillis: 1490376351022
circuit ByPassBridge : 
  module ByPassBridge : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip IR : UInt<32>, rs1_bypass_mux_sel : UInt<1>, rs2_bypass_mux_sel : UInt<1>}
    
    io is invalid
    io is invalid
    reg IR_old : UInt, clock @[ByPassBridge.scala 13:25]
    IR_old <= io.IR @[ByPassBridge.scala 13:25]
    node _T_9 = bits(IR_old, 6, 2) @[ByPassBridge.scala 15:22]
    node _T_11 = eq(_T_9, UInt<5>("h08")) @[ByPassBridge.scala 15:28]
    node _T_12 = bits(IR_old, 6, 2) @[ByPassBridge.scala 15:53]
    node _T_14 = eq(_T_12, UInt<5>("h018")) @[ByPassBridge.scala 15:59]
    node _T_15 = or(_T_11, _T_14) @[ByPassBridge.scala 15:43]
    when _T_15 : @[ByPassBridge.scala 15:75]
      skip @[ByPassBridge.scala 15:75]
    node _T_17 = eq(_T_15, UInt<1>("h00")) @[ByPassBridge.scala 15:75]
    when _T_17 : @[ByPassBridge.scala 17:22]
      node _T_18 = bits(io.IR, 6, 2) @[ByPassBridge.scala 19:30]
      node _T_20 = eq(_T_18, UInt<5>("h019")) @[ByPassBridge.scala 19:36]
      node _T_21 = bits(io.IR, 2, 2) @[ByPassBridge.scala 19:61]
      node _T_23 = eq(_T_21, UInt<1>("h00")) @[ByPassBridge.scala 19:67]
      node _T_24 = or(_T_20, _T_23) @[ByPassBridge.scala 19:52]
      node _T_25 = bits(IR_old, 11, 7) @[ByPassBridge.scala 19:95]
      node _T_27 = eq(_T_25, UInt<5>("h00")) @[ByPassBridge.scala 19:102]
      node _T_29 = eq(_T_27, UInt<1>("h00")) @[ByPassBridge.scala 19:87]
      node _T_30 = and(_T_24, _T_29) @[ByPassBridge.scala 19:83]
      when _T_30 : @[ByPassBridge.scala 19:119]
        node _T_31 = bits(IR_old, 11, 7) @[ByPassBridge.scala 20:37]
        node _T_32 = bits(io.IR, 19, 15) @[ByPassBridge.scala 20:53]
        node _T_33 = eq(_T_31, _T_32) @[ByPassBridge.scala 20:44]
        when _T_33 : @[ByPassBridge.scala 20:61]
          io.rs1_bypass_mux_sel <= UInt<1>("h01") @[ByPassBridge.scala 21:55]
          skip @[ByPassBridge.scala 20:61]
        node _T_36 = eq(_T_33, UInt<1>("h00")) @[ByPassBridge.scala 20:61]
        when _T_36 : @[ByPassBridge.scala 22:37]
          io.rs1_bypass_mux_sel <= UInt<1>("h00") @[ByPassBridge.scala 23:55]
          skip @[ByPassBridge.scala 22:37]
        skip @[ByPassBridge.scala 19:119]
      node _T_38 = bits(io.IR, 6, 2) @[ByPassBridge.scala 27:29]
      node _T_40 = eq(_T_38, UInt<5>("h018")) @[ByPassBridge.scala 27:35]
      node _T_41 = bits(io.IR, 6, 5) @[ByPassBridge.scala 27:61]
      node _T_43 = eq(_T_41, UInt<2>("h01")) @[ByPassBridge.scala 27:67]
      node _T_44 = bits(IR_old, 11, 7) @[ByPassBridge.scala 27:94]
      node _T_46 = eq(_T_44, UInt<5>("h00")) @[ByPassBridge.scala 27:101]
      node _T_48 = eq(_T_46, UInt<1>("h00")) @[ByPassBridge.scala 27:86]
      node _T_49 = and(_T_43, _T_48) @[ByPassBridge.scala 27:82]
      node _T_50 = or(_T_40, _T_49) @[ByPassBridge.scala 27:52]
      when _T_50 : @[ByPassBridge.scala 27:118]
        node _T_51 = bits(IR_old, 11, 7) @[ByPassBridge.scala 28:37]
        node _T_52 = bits(io.IR, 24, 20) @[ByPassBridge.scala 28:53]
        node _T_53 = eq(_T_51, _T_52) @[ByPassBridge.scala 28:44]
        when _T_53 : @[ByPassBridge.scala 28:61]
          io.rs2_bypass_mux_sel <= UInt<1>("h01") @[ByPassBridge.scala 29:55]
          skip @[ByPassBridge.scala 28:61]
        node _T_56 = eq(_T_53, UInt<1>("h00")) @[ByPassBridge.scala 28:61]
        when _T_56 : @[ByPassBridge.scala 30:37]
          io.rs2_bypass_mux_sel <= UInt<1>("h00") @[ByPassBridge.scala 31:55]
          skip @[ByPassBridge.scala 30:37]
        skip @[ByPassBridge.scala 27:118]
      skip @[ByPassBridge.scala 17:22]
    
