;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @0, 10
	JMN -1, @-20
	SUB @0, @2
	SPL @36, <40
	SUB @121, 103
	SUB -207, <-126
	SUB @121, 103
	SPL 300, 90
	SPL 300, 90
	JMZ 300, 90
	DJN -1, @-20
	DJN -1, @-20
	SUB 836, 19
	JMP <80, 10
	SUB #12, @10
	SUB #0, 20
	SUB 12, @10
	JMZ 300, 90
	SUB @80, 10
	CMP @-127, 100
	CMP 0, -4
	JMZ 300, 90
	JMZ 300, 90
	JMZ 300, 90
	SPL <121, 100
	SUB #0, -4
	SUB 30, 9
	SUB #0, -4
	SUB 30, 9
	JMP <121, 106
	SPL 0, <402
	SPL 0, <402
	SPL 0, -4
	SUB #12, @0
	SUB #0, -4
	SUB @121, 106
	SPL @36, <40
	SUB 836, 19
	ADD 210, 60
	JMZ 300, 90
	MOV 0, 402
	ADD 270, 660
	DJN 300, 90
	JMN @0, 20
	JMP 0, <2
	MOV -1, <-20
	JMP 0, <2
	ADD @800, 106
