<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\proj_gowin\special20k\impl\gwsynthesis\special20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\proj_gowin\special20k\src\tang20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\proj_gowin\special20k\src\special20k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 29 22:43:37 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8747</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6106</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>67</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1397</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27mhz </td>
</tr>
<tr>
<td>2</td>
<td>clkU12mhz</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clkU12mhz </td>
</tr>
<tr>
<td>3</td>
<td>clkU32mhz</td>
<td>Base</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td></td>
<td></td>
<td>clkU32mhz </td>
</tr>
<tr>
<td>4</td>
<td>clkB27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27mhz_d </td>
</tr>
<tr>
<td>5</td>
<td>cpu_div[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cpu_div_3_s0/Q </td>
</tr>
<tr>
<td>6</td>
<td>clkU_sound</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sndclkd/clkd_s0/Q </td>
</tr>
<tr>
<td>7</td>
<td>CSD</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CSD_s1/F </td>
</tr>
<tr>
<td>8</td>
<td>CSC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CSC_s1/F </td>
</tr>
<tr>
<td>9</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>11</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>12</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>13</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>4.004</td>
<td>0.000</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>15</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438
<td>0.000</td>
<td>8.008</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>16</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625
<td>0.000</td>
<td>12.012</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>17</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>div5/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clkU12mhz</td>
<td>12.000(MHz)</td>
<td>50.160(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clkU32mhz</td>
<td>32.000(MHz)</td>
<td>109.792(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkB27mhz</td>
<td>27.000(MHz)</td>
<td>225.413(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cpu_div[3]</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">52.903(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkU_sound</td>
<td>100.000(MHz)</td>
<td>455.620(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>371.250(MHz)</td>
<td style="color: #FF0000;" class = "error">344.485(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>124.875(MHz)</td>
<td>170.777(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>114.423(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27mhz!</h4>
<h4>No timing paths to get frequency of CSD!</h4>
<h4>No timing paths to get frequency of CSC!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU12mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU12mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU32mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU32mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkB27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkB27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_div[3]</td>
<td>Setup</td>
<td>-197.252</td>
<td>99</td>
</tr>
<tr>
<td>cpu_div[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU_sound</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU_sound</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSD</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSD</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-2.587</td>
<td>19</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-15.368</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/Z_5_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>16.405</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-15.231</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/M7_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>16.268</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-15.118</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/A_7_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>16.156</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-15.117</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/W_4_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>16.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-15.078</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/M2_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>16.115</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-15.064</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/Z_6_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>16.101</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-15.009</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/W_6_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>16.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-14.995</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/M9_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>16.033</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-14.901</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/W_7_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.939</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-14.867</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/W_3_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-14.866</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/W_5_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-14.686</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/W_0_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.723</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-14.683</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/W_1_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-14.683</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/W_2_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-14.651</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/M8_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-14.643</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/A_2_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-14.595</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/M6_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-14.559</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/IR_4_s0/RESET</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-14.559</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/IR_5_s0/RESET</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-14.523</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/M11_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-14.438</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/FC_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-14.375</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/IR_3_s0/RESET</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.412</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-14.366</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/Z_4_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-14.350</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[5]</td>
<td>cpuA/M10_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.387</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-14.310</td>
<td>VRAM_inst/dpx9b_inst_5/DOA[6]</td>
<td>cpuA/A_6_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.143</td>
<td>15.348</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.885</td>
<td>sndclkd/n132_s0/I2</td>
<td>sndclkd/clkd_s0/D</td>
<td>clkU_sound:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-2.207</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.983</td>
<td>n31_s0/I3</td>
<td>cpu_div_3_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.006</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.658</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.006</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.658</td>
<td>0.699</td>
</tr>
<tr>
<td>5</td>
<td>0.053</td>
<td>cpuA/odata_4_s1/Q</td>
<td>low_mem_inst/sp_inst_9/DI[0]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.463</td>
</tr>
<tr>
<td>6</td>
<td>0.055</td>
<td>cpuA/odata_5_s1/Q</td>
<td>low_mem_inst/sp_inst_11/DI[0]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.465</td>
</tr>
<tr>
<td>7</td>
<td>0.175</td>
<td>cpuA/odata_7_s1/Q</td>
<td>ROMRAM/sp_inst_3/DI[1]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.585</td>
</tr>
<tr>
<td>8</td>
<td>0.178</td>
<td>cpuA/addr_8_s0/Q</td>
<td>low_mem_inst/sp_inst_9/AD[8]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.457</td>
</tr>
<tr>
<td>9</td>
<td>0.188</td>
<td>timer_ins/t0/old_clk_s0/D</td>
<td>timer_ins/t0/old_clk_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.406</td>
</tr>
<tr>
<td>10</td>
<td>0.193</td>
<td>cpuA/odata_7_s1/Q</td>
<td>low_mem_inst/sp_inst_15/DI[0]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.603</td>
</tr>
<tr>
<td>11</td>
<td>0.194</td>
<td>cpuA/addr_12_s0/Q</td>
<td>ROMRAM/sp_inst_3/AD[13]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.473</td>
</tr>
<tr>
<td>12</td>
<td>0.196</td>
<td>cpuA/addr_13_s0/Q</td>
<td>low_mem_inst/sp_inst_9/AD[13]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.475</td>
</tr>
<tr>
<td>13</td>
<td>0.196</td>
<td>cpuA/odata_6_s1/Q</td>
<td>ROMRAM/sp_inst_3/DI[0]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.606</td>
</tr>
<tr>
<td>14</td>
<td>0.197</td>
<td>cpuA/addr_12_s0/Q</td>
<td>low_mem_inst/sp_inst_9/AD[12]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.476</td>
</tr>
<tr>
<td>15</td>
<td>0.231</td>
<td>cpuA/addr_11_s0/Q</td>
<td>low_mem_inst/sp_inst_13/AD[11]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.510</td>
</tr>
<tr>
<td>16</td>
<td>0.232</td>
<td>cpuA/odata_6_s1/Q</td>
<td>low_mem_inst/sp_inst_12/DI[0]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.642</td>
</tr>
<tr>
<td>17</td>
<td>0.305</td>
<td>cpuA/addr_13_s0/Q</td>
<td>low_mem_inst/sp_inst_11/AD[13]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.584</td>
</tr>
<tr>
<td>18</td>
<td>0.308</td>
<td>cpuA/odata_6_s1/Q</td>
<td>low_mem_inst/sp_inst_13/DI[0]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.718</td>
</tr>
<tr>
<td>19</td>
<td>0.312</td>
<td>timer_ins/t0/count_en_s10/I2</td>
<td>timer_ins/t0/count_en_s0/CE</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.530</td>
</tr>
<tr>
<td>20</td>
<td>0.318</td>
<td>snd/cpu/u0/A_i_14_s83/Q</td>
<td>snd/cpu/u0/A_i_14_s761/CE</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>21</td>
<td>0.319</td>
<td>snd/cpu/u0/XY_State_1_s0/Q</td>
<td>snd/cpu/u0/A_i_14_s770/SET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>22</td>
<td>0.322</td>
<td>timer_ins/t0/n465_s1/I0</td>
<td>timer_ins/t0/start_s0/CE</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.539</td>
</tr>
<tr>
<td>23</td>
<td>0.322</td>
<td>timer_ins/t0/n465_s1/I0</td>
<td>timer_ins/t0/stop2_s0/CE</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.539</td>
</tr>
<tr>
<td>24</td>
<td>0.327</td>
<td>snd/cpu/u0/A_i_14_s7/Q</td>
<td>snd/cpu/u0/A_i_14_s728/CE</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.338</td>
</tr>
<tr>
<td>25</td>
<td>0.328</td>
<td>cpuA/addr_9_s0/Q</td>
<td>ROMRAM/sp_inst_3/AD[10]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.126</td>
<td>0.607</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_0_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_2_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_5_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_6_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_7_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_1_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_3_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/odata_4_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/wr_n_s0/PRESET</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/M17_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/rd__s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/jmp_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/halt_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_alu_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_a_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_r_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/save_rp_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/incdec_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_0_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_1_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_2_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_3_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_4_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_5_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.786</td>
<td>cpu_nRESET_s0/Q</td>
<td>cpuA/addr_6_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.754</td>
<td>1.963</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/SP_13_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>2</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/SP_15_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>3</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/ACC_1_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>4</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/R_0_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>5</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/R_7_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>6</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/I_6_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>7</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/I_7_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>8</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Fp_3_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>9</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Fp_5_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>10</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Fp_6_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>11</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_0_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>12</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_1_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>13</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_3_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>14</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_4_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>15</td>
<td>0.682</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/FChanged_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.693</td>
</tr>
<tr>
<td>16</td>
<td>0.685</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/I_RXDD_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>17</td>
<td>0.685</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Z16_r_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>18</td>
<td>0.685</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/I_4_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>19</td>
<td>0.685</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Ap_6_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>20</td>
<td>0.685</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_2_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>21</td>
<td>0.685</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_6_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>22</td>
<td>0.685</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/DO_7_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>23</td>
<td>0.685</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/IORQ_n_i_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>24</td>
<td>0.687</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/SP_0_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.698</td>
</tr>
<tr>
<td>25</td>
<td>0.687</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/SP_1_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.698</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/cdiv_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/clkd_s0</td>
</tr>
<tr>
<td>3</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/sdiff_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/sdiff_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/sdiff_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/cdiv_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/cdiv_5_s1</td>
</tr>
<tr>
<td>10</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/cdiv_0_s13</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.900</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>cpuA/n838_s7/I1</td>
</tr>
<tr>
<td>233.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>234.545</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cpuA/n3322_s7/I2</td>
</tr>
<tr>
<td>235.007</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s7/F</td>
</tr>
<tr>
<td>235.179</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>cpuA/n3322_s4/I2</td>
</tr>
<tr>
<td>235.696</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s4/F</td>
</tr>
<tr>
<td>236.219</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>cpuA/n3322_s3/I0</td>
</tr>
<tr>
<td>236.789</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s3/F</td>
</tr>
<tr>
<td>236.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">cpuA/Z_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>cpuA/Z_5_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_5_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>cpuA/Z_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.175, 31.545%; route: 8.970, 54.679%; tC2Q: 2.260, 13.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.804</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>cpuA/n914_s6/I2</td>
</tr>
<tr>
<td>233.175</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n914_s6/F</td>
</tr>
<tr>
<td>234.319</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>cpuA/M7_s5/I3</td>
</tr>
<tr>
<td>234.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">cpuA/M7_s5/F</td>
</tr>
<tr>
<td>235.379</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C47[3][B]</td>
<td>cpuA/M7_s4/I0</td>
</tr>
<tr>
<td>235.928</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C47[3][B]</td>
<td style=" background: #97FFFF;">cpuA/M7_s4/F</td>
</tr>
<tr>
<td>236.651</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" font-weight:bold;">cpuA/M7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>cpuA/M7_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M7_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>cpuA/M7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.509, 33.865%; route: 8.499, 52.243%; tC2Q: 2.260, 13.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.900</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>cpuA/n838_s7/I1</td>
</tr>
<tr>
<td>233.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>234.538</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>cpuA/n3384_s11/I2</td>
</tr>
<tr>
<td>235.087</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s11/F</td>
</tr>
<tr>
<td>235.088</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>cpuA/n3384_s7/I0</td>
</tr>
<tr>
<td>235.605</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s7/F</td>
</tr>
<tr>
<td>236.168</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>cpuA/n3384_s5/I1</td>
</tr>
<tr>
<td>236.539</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s5/F</td>
</tr>
<tr>
<td>236.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td style=" font-weight:bold;">cpuA/A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>cpuA/A_7_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_7_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>cpuA/A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 31.339%; route: 8.833, 54.672%; tC2Q: 2.260, 13.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.820</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>cpuA/n1069_s8/I2</td>
</tr>
<tr>
<td>233.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s8/F</td>
</tr>
<tr>
<td>233.913</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][B]</td>
<td>cpuA/n3322_s6/I2</td>
</tr>
<tr>
<td>234.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s6/F</td>
</tr>
<tr>
<td>235.413</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>cpuA/W_7_s6/I2</td>
</tr>
<tr>
<td>235.740</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>236.538</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">cpuA/W_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cpuA/W_4_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_4_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cpuA/W_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.617, 34.771%; route: 8.277, 51.239%; tC2Q: 2.260, 13.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.903</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>cpuA/n838_s5/I1</td>
</tr>
<tr>
<td>233.356</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>234.086</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[2][A]</td>
<td>cpuA/M3_s5/I3</td>
</tr>
<tr>
<td>234.603</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/M3_s5/F</td>
</tr>
<tr>
<td>235.022</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>cpuA/M2_s4/I0</td>
</tr>
<tr>
<td>235.592</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">cpuA/M2_s4/F</td>
</tr>
<tr>
<td>236.499</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">cpuA/M2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>cpuA/M2_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M2_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>cpuA/M2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.758, 35.730%; route: 8.097, 50.245%; tC2Q: 2.260, 14.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.900</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>cpuA/n838_s7/I1</td>
</tr>
<tr>
<td>233.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>234.545</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>cpuA/n3322_s7/I2</td>
</tr>
<tr>
<td>235.007</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s7/F</td>
</tr>
<tr>
<td>235.179</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>cpuA/n3322_s4/I2</td>
</tr>
<tr>
<td>235.696</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s4/F</td>
</tr>
<tr>
<td>236.114</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>cpuA/n1275_s11/I1</td>
</tr>
<tr>
<td>236.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1275_s11/F</td>
</tr>
<tr>
<td>236.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>cpuA/Z_6_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_6_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>cpuA/Z_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.976, 30.904%; route: 8.865, 55.060%; tC2Q: 2.260, 14.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.820</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>cpuA/n1069_s8/I2</td>
</tr>
<tr>
<td>233.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s8/F</td>
</tr>
<tr>
<td>233.913</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][B]</td>
<td>cpuA/n3322_s6/I2</td>
</tr>
<tr>
<td>234.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s6/F</td>
</tr>
<tr>
<td>235.413</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>cpuA/W_7_s6/I2</td>
</tr>
<tr>
<td>235.740</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>236.430</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">cpuA/W_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>cpuA/W_6_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_6_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>cpuA/W_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.617, 35.005%; route: 8.169, 50.911%; tC2Q: 2.260, 14.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.430</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpuA/ccc_s34/S0</td>
</tr>
<tr>
<td>232.681</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpuA/ccc_s34/O</td>
</tr>
<tr>
<td>233.868</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td>cpuA/n3395_s4/I2</td>
</tr>
<tr>
<td>234.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s4/F</td>
</tr>
<tr>
<td>234.836</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>cpuA/n3395_s3/I0</td>
</tr>
<tr>
<td>235.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s3/F</td>
</tr>
<tr>
<td>235.867</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>cpuA/n3394_s1/I2</td>
</tr>
<tr>
<td>236.416</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3394_s1/F</td>
</tr>
<tr>
<td>236.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">cpuA/M9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>cpuA/M9_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M9_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>cpuA/M9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.797, 29.920%; route: 8.976, 55.983%; tC2Q: 2.260, 14.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.820</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>cpuA/n1069_s8/I2</td>
</tr>
<tr>
<td>233.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s8/F</td>
</tr>
<tr>
<td>233.913</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][B]</td>
<td>cpuA/n3322_s6/I2</td>
</tr>
<tr>
<td>234.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s6/F</td>
</tr>
<tr>
<td>235.413</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>cpuA/W_7_s6/I2</td>
</tr>
<tr>
<td>235.740</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>236.322</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" font-weight:bold;">cpuA/W_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>cpuA/W_7_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_7_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>cpuA/W_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.617, 35.241%; route: 8.062, 50.579%; tC2Q: 2.260, 14.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.820</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>cpuA/n1069_s8/I2</td>
</tr>
<tr>
<td>233.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s8/F</td>
</tr>
<tr>
<td>233.913</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][B]</td>
<td>cpuA/n3322_s6/I2</td>
</tr>
<tr>
<td>234.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s6/F</td>
</tr>
<tr>
<td>235.413</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>cpuA/W_7_s6/I2</td>
</tr>
<tr>
<td>235.740</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>236.288</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">cpuA/W_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cpuA/W_3_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_3_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cpuA/W_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.617, 35.318%; route: 8.027, 50.472%; tC2Q: 2.260, 14.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.820</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>cpuA/n1069_s8/I2</td>
</tr>
<tr>
<td>233.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s8/F</td>
</tr>
<tr>
<td>233.913</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][B]</td>
<td>cpuA/n3322_s6/I2</td>
</tr>
<tr>
<td>234.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s6/F</td>
</tr>
<tr>
<td>235.413</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>cpuA/W_7_s6/I2</td>
</tr>
<tr>
<td>235.740</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>236.287</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">cpuA/W_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>cpuA/W_5_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_5_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>cpuA/W_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.617, 35.320%; route: 8.026, 50.470%; tC2Q: 2.260, 14.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.820</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>cpuA/n1069_s8/I2</td>
</tr>
<tr>
<td>233.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s8/F</td>
</tr>
<tr>
<td>233.913</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][B]</td>
<td>cpuA/n3322_s6/I2</td>
</tr>
<tr>
<td>234.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s6/F</td>
</tr>
<tr>
<td>235.413</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>cpuA/W_7_s6/I2</td>
</tr>
<tr>
<td>235.740</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>236.106</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" font-weight:bold;">cpuA/W_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td>cpuA/W_0_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_0_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[2][B]</td>
<td>cpuA/W_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.617, 35.725%; route: 7.846, 49.901%; tC2Q: 2.260, 14.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.820</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>cpuA/n1069_s8/I2</td>
</tr>
<tr>
<td>233.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s8/F</td>
</tr>
<tr>
<td>233.913</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][B]</td>
<td>cpuA/n3322_s6/I2</td>
</tr>
<tr>
<td>234.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s6/F</td>
</tr>
<tr>
<td>235.413</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>cpuA/W_7_s6/I2</td>
</tr>
<tr>
<td>235.740</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>236.104</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td style=" font-weight:bold;">cpuA/W_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>cpuA/W_1_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_1_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>cpuA/W_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.617, 35.731%; route: 7.843, 49.893%; tC2Q: 2.260, 14.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.820</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>cpuA/n1069_s8/I2</td>
</tr>
<tr>
<td>233.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s8/F</td>
</tr>
<tr>
<td>233.913</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][B]</td>
<td>cpuA/n3322_s6/I2</td>
</tr>
<tr>
<td>234.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s6/F</td>
</tr>
<tr>
<td>235.413</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>cpuA/W_7_s6/I2</td>
</tr>
<tr>
<td>235.740</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>236.104</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td style=" font-weight:bold;">cpuA/W_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>cpuA/W_2_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_2_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>cpuA/W_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.617, 35.731%; route: 7.843, 49.893%; tC2Q: 2.260, 14.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.430</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpuA/ccc_s34/S0</td>
</tr>
<tr>
<td>232.681</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpuA/ccc_s34/O</td>
</tr>
<tr>
<td>233.868</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td>cpuA/n3395_s4/I2</td>
</tr>
<tr>
<td>234.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s4/F</td>
</tr>
<tr>
<td>234.836</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>cpuA/n3395_s3/I0</td>
</tr>
<tr>
<td>235.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s3/F</td>
</tr>
<tr>
<td>235.701</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>cpuA/n3395_s1/I2</td>
</tr>
<tr>
<td>236.072</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s1/F</td>
</tr>
<tr>
<td>236.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" font-weight:bold;">cpuA/M8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>cpuA/M8_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M8_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>cpuA/M8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.619, 29.442%; route: 8.810, 56.153%; tC2Q: 2.260, 14.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.900</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>cpuA/n838_s7/I1</td>
</tr>
<tr>
<td>233.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>234.267</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>cpuA/n3389_s9/I2</td>
</tr>
<tr>
<td>234.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3389_s9/F</td>
</tr>
<tr>
<td>234.817</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>cpuA/n3389_s5/I0</td>
</tr>
<tr>
<td>235.188</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3389_s5/F</td>
</tr>
<tr>
<td>235.601</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpuA/n3389_s3/I1</td>
</tr>
<tr>
<td>236.063</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3389_s3/F</td>
</tr>
<tr>
<td>236.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">cpuA/A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpuA/A_2_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_2_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>cpuA/A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.008, 31.939%; route: 8.412, 53.647%; tC2Q: 2.260, 14.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.804</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][A]</td>
<td>cpuA/n914_s6/I2</td>
</tr>
<tr>
<td>233.175</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C37[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n914_s6/F</td>
</tr>
<tr>
<td>234.319</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>cpuA/M7_s5/I3</td>
</tr>
<tr>
<td>234.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">cpuA/M7_s5/F</td>
</tr>
<tr>
<td>235.545</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td>cpuA/M6_s4/I0</td>
</tr>
<tr>
<td>235.872</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C46[0][A]</td>
<td style=" background: #97FFFF;">cpuA/M6_s4/F</td>
</tr>
<tr>
<td>236.016</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][B]</td>
<td style=" font-weight:bold;">cpuA/M6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[0][B]</td>
<td>cpuA/M6_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M6_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C46[0][B]</td>
<td>cpuA/M6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.287, 33.821%; route: 8.085, 51.722%; tC2Q: 2.260, 14.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/IR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.900</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>cpuA/n838_s7/I1</td>
</tr>
<tr>
<td>233.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>234.141</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>cpuA/n838_s4/I3</td>
</tr>
<tr>
<td>234.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s4/F</td>
</tr>
<tr>
<td>235.080</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>cpuA/n1037_s2/I0</td>
</tr>
<tr>
<td>235.650</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1037_s2/F</td>
</tr>
<tr>
<td>235.979</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" font-weight:bold;">cpuA/IR_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>cpuA/IR_4_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/IR_4_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>cpuA/IR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.713, 30.220%; route: 8.623, 55.289%; tC2Q: 2.260, 14.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.900</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>cpuA/n838_s7/I1</td>
</tr>
<tr>
<td>233.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>234.141</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>cpuA/n838_s4/I3</td>
</tr>
<tr>
<td>234.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s4/F</td>
</tr>
<tr>
<td>235.080</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>cpuA/n1037_s2/I0</td>
</tr>
<tr>
<td>235.650</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1037_s2/F</td>
</tr>
<tr>
<td>235.979</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" font-weight:bold;">cpuA/IR_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>cpuA/IR_5_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/IR_5_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>cpuA/IR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.713, 30.220%; route: 8.623, 55.289%; tC2Q: 2.260, 14.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.430</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpuA/ccc_s34/S0</td>
</tr>
<tr>
<td>232.681</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpuA/ccc_s34/O</td>
</tr>
<tr>
<td>233.775</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>cpuA/n1069_s7/I1</td>
</tr>
<tr>
<td>234.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s7/F</td>
</tr>
<tr>
<td>234.674</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>cpuA/n3398_s2/I3</td>
</tr>
<tr>
<td>235.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n3398_s2/F</td>
</tr>
<tr>
<td>235.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>cpuA/n3398_s1/I1</td>
</tr>
<tr>
<td>235.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3398_s1/F</td>
</tr>
<tr>
<td>235.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">cpuA/M11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>cpuA/M11_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M11_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>cpuA/M11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.716, 30.308%; route: 8.584, 55.168%; tC2Q: 2.260, 14.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/FC_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.900</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>cpuA/n838_s7/I1</td>
</tr>
<tr>
<td>233.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>234.655</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>cpuA/n1346_s11/I0</td>
</tr>
<tr>
<td>235.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1346_s11/F</td>
</tr>
<tr>
<td>235.397</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>cpuA/n1346_s9/I1</td>
</tr>
<tr>
<td>235.859</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1346_s9/F</td>
</tr>
<tr>
<td>235.859</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">cpuA/FC_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>cpuA/FC_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/FC_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>cpuA/FC_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.658, 30.099%; route: 8.557, 55.297%; tC2Q: 2.260, 14.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/IR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.900</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>cpuA/n838_s7/I1</td>
</tr>
<tr>
<td>233.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C41[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s7/F</td>
</tr>
<tr>
<td>234.141</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>cpuA/n838_s4/I3</td>
</tr>
<tr>
<td>234.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s4/F</td>
</tr>
<tr>
<td>235.080</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>cpuA/n1037_s2/I0</td>
</tr>
<tr>
<td>235.650</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1037_s2/F</td>
</tr>
<tr>
<td>235.796</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" font-weight:bold;">cpuA/IR_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>cpuA/IR_3_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/IR_3_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>cpuA/IR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.713, 30.580%; route: 8.439, 54.756%; tC2Q: 2.260, 14.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.820</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>cpuA/n1069_s8/I2</td>
</tr>
<tr>
<td>233.337</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s8/F</td>
</tr>
<tr>
<td>233.913</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][B]</td>
<td>cpuA/n3322_s6/I2</td>
</tr>
<tr>
<td>234.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s6/F</td>
</tr>
<tr>
<td>235.416</td>
<td>0.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cpuA/n1277_s11/I0</td>
</tr>
<tr>
<td>235.787</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s11/F</td>
</tr>
<tr>
<td>235.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">cpuA/Z_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cpuA/Z_4_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_4_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cpuA/Z_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 36.752%; route: 7.482, 48.576%; tC2Q: 2.260, 14.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[1]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[5]</td>
</tr>
<tr>
<td>224.937</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td>VRAM_inst/mux_inst_35/I1</td>
</tr>
<tr>
<td>225.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_35/O</td>
</tr>
<tr>
<td>225.394</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td>VRAM_inst/mux_inst_39/I0</td>
</tr>
<tr>
<td>225.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_39/O</td>
</tr>
<tr>
<td>225.852</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>VRAM_inst/mux_inst_41/I0</td>
</tr>
<tr>
<td>226.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_41/O</td>
</tr>
<tr>
<td>227.053</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>i_cpu_data_5_s12/I1</td>
</tr>
<tr>
<td>227.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s12/F</td>
</tr>
<tr>
<td>228.161</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>i_cpu_data_5_s5/I1</td>
</tr>
<tr>
<td>228.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s5/F</td>
</tr>
<tr>
<td>229.366</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td>i_cpu_data_5_s1/I0</td>
</tr>
<tr>
<td>229.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s1/F</td>
</tr>
<tr>
<td>230.233</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>i_cpu_data_5_s0/I0</td>
</tr>
<tr>
<td>230.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_5_s0/F</td>
</tr>
<tr>
<td>232.430</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cpuA/ccc_s34/S0</td>
</tr>
<tr>
<td>232.681</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cpuA/ccc_s34/O</td>
</tr>
<tr>
<td>233.775</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>cpuA/n1069_s7/I1</td>
</tr>
<tr>
<td>234.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n1069_s7/F</td>
</tr>
<tr>
<td>234.674</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>cpuA/n3399_s2/I3</td>
</tr>
<tr>
<td>235.136</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3399_s2/F</td>
</tr>
<tr>
<td>235.308</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>cpuA/n3399_s1/I1</td>
</tr>
<tr>
<td>235.770</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3399_s1/F</td>
</tr>
<tr>
<td>235.770</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" font-weight:bold;">cpuA/M10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>cpuA/M10_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M10_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>cpuA/M10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.617, 30.006%; route: 8.510, 55.306%; tC2Q: 2.260, 14.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.384</td>
<td>1.634</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R46[11]</td>
<td>VRAM_inst/dpx9b_inst_5/CLKA</td>
</tr>
<tr>
<td>222.644</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_5/DOA[6]</td>
</tr>
<tr>
<td>224.140</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td>VRAM_inst/mux_inst_44/I1</td>
</tr>
<tr>
<td>224.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_44/O</td>
</tr>
<tr>
<td>225.249</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>VRAM_inst/mux_inst_47/I0</td>
</tr>
<tr>
<td>225.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_47/O</td>
</tr>
<tr>
<td>225.771</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>VRAM_inst/mux_inst_48/I1</td>
</tr>
<tr>
<td>226.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>226.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>cpuA/n1041_s23/I1</td>
</tr>
<tr>
<td>227.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s23/F</td>
</tr>
<tr>
<td>227.863</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>cpuA/n1041_s21/I1</td>
</tr>
<tr>
<td>228.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s21/F</td>
</tr>
<tr>
<td>229.345</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>cpuA/n1041_s13/I0</td>
</tr>
<tr>
<td>229.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s13/F</td>
</tr>
<tr>
<td>229.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td>cpuA/n1041_s6/I2</td>
</tr>
<tr>
<td>230.450</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s6/F</td>
</tr>
<tr>
<td>231.361</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>cpuA/n1041_s3/I1</td>
</tr>
<tr>
<td>231.878</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n1041_s3/F</td>
</tr>
<tr>
<td>232.903</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>cpuA/n838_s5/I1</td>
</tr>
<tr>
<td>233.356</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s5/F</td>
</tr>
<tr>
<td>234.064</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>cpuA/n3385_s5/I1</td>
</tr>
<tr>
<td>234.619</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s5/F</td>
</tr>
<tr>
<td>235.182</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>cpuA/n3385_s3/I1</td>
</tr>
<tr>
<td>235.731</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s3/F</td>
</tr>
<tr>
<td>235.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">cpuA/A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>cpuA/A_6_s0/CLK</td>
</tr>
<tr>
<td>221.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_6_s0</td>
</tr>
<tr>
<td>221.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>cpuA/A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.634, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.775, 37.628%; route: 7.313, 47.646%; tC2Q: 2.260, 14.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>sndclkd/n132_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sndclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">sndclkd/n132_s0/I2</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">sndclkd/n132_s0/F</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">sndclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sndclkd/clkd_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>n31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>250.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[1][A]</td>
<td style=" font-weight:bold;">n31_s0/I3</td>
</tr>
<tr>
<td>250.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C44[1][A]</td>
<td style=" background: #97FFFF;">n31_s0/F</td>
</tr>
<tr>
<td>250.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][A]</td>
<td style=" font-weight:bold;">cpu_div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_div_3_s0</td>
</tr>
<tr>
<td>251.218</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4001.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C36[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>4001.881</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>666</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C35[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>4001.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C49[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>4001.881</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>666</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C48[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>cpuA/odata_4_s1/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R8C41[2][A]</td>
<td style=" font-weight:bold;">cpuA/odata_4_s1/Q</td>
</tr>
<tr>
<td>251.508</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_9/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td>251.456</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.348%; tC2Q: 0.202, 43.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>cpuA/odata_5_s1/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R12C45[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_5_s1/Q</td>
</tr>
<tr>
<td>251.510</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_11/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>low_mem_inst/sp_inst_11/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
<tr>
<td>251.456</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>cpuA/odata_7_s1/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R8C40[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_7_s1/Q</td>
</tr>
<tr>
<td>251.631</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">ROMRAM/sp_inst_3/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td>251.456</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.383, 65.488%; tC2Q: 0.202, 34.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>cpuA/addr_8_s0/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R12C41[0][B]</td>
<td style=" font-weight:bold;">cpuA/addr_8_s0/Q</td>
</tr>
<tr>
<td>251.503</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_9/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td>251.325</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_ins/t0/old_clk_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_ins/t0/old_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.406</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[0][A]</td>
<td style=" font-weight:bold;">timer_ins/t0/old_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[0][A]</td>
<td>timer_ins/t0/old_clk_s0/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>timer_ins/t0/old_clk_s0</td>
</tr>
<tr>
<td>251.218</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C26[0][A]</td>
<td>timer_ins/t0/old_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>cpuA/odata_7_s1/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R8C40[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_7_s1/Q</td>
</tr>
<tr>
<td>251.648</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_15/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>low_mem_inst/sp_inst_15/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_15</td>
</tr>
<tr>
<td>251.456</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>low_mem_inst/sp_inst_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 66.478%; tC2Q: 0.202, 33.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>cpuA/addr_12_s0/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">cpuA/addr_12_s0/Q</td>
</tr>
<tr>
<td>251.519</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">ROMRAM/sp_inst_3/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td>251.325</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.329%; tC2Q: 0.202, 42.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>cpuA/addr_13_s0/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_13_s0/Q</td>
</tr>
<tr>
<td>251.520</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_9/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td>251.325</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.434%; tC2Q: 0.202, 42.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>cpuA/odata_6_s1/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_6_s1/Q</td>
</tr>
<tr>
<td>251.652</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">ROMRAM/sp_inst_3/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td>251.456</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 66.670%; tC2Q: 0.202, 33.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>cpuA/addr_12_s0/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">cpuA/addr_12_s0/Q</td>
</tr>
<tr>
<td>251.521</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_9/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td>251.325</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.538%; tC2Q: 0.202, 42.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>cpuA/addr_11_s0/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R17C47[1][B]</td>
<td style=" font-weight:bold;">cpuA/addr_11_s0/Q</td>
</tr>
<tr>
<td>251.555</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_13/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>low_mem_inst/sp_inst_13/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_13</td>
</tr>
<tr>
<td>251.325</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>low_mem_inst/sp_inst_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.308, 60.382%; tC2Q: 0.202, 39.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>cpuA/odata_6_s1/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_6_s1/Q</td>
</tr>
<tr>
<td>251.688</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>low_mem_inst/sp_inst_12/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_12</td>
</tr>
<tr>
<td>251.456</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>low_mem_inst/sp_inst_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 68.552%; tC2Q: 0.202, 31.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>cpuA/addr_13_s0/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_13_s0/Q</td>
</tr>
<tr>
<td>251.630</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_11/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>low_mem_inst/sp_inst_11/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
<tr>
<td>251.325</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.422%; tC2Q: 0.202, 34.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.456</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>cpuA/odata_6_s1/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_6_s1/Q</td>
</tr>
<tr>
<td>251.763</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_13/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>low_mem_inst/sp_inst_13/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_13</td>
</tr>
<tr>
<td>251.456</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>low_mem_inst/sp_inst_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 71.854%; tC2Q: 0.202, 28.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_ins/t0/count_en_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_ins/t0/count_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.168</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][B]</td>
<td style=" font-weight:bold;">timer_ins/t0/count_en_s10/I2</td>
</tr>
<tr>
<td>251.403</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][B]</td>
<td style=" background: #97FFFF;">timer_ins/t0/count_en_s10/F</td>
</tr>
<tr>
<td>251.530</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">timer_ins/t0/count_en_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>timer_ins/t0/count_en_s0/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>timer_ins/t0/count_en_s0</td>
</tr>
<tr>
<td>251.218</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>timer_ins/t0/count_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.362%; route: 0.127, 8.317%; tC2Q: 1.168, 76.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/A_i_14_s83</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/A_i_14_s761</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>snd/cpu/u0/A_i_14_s83/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R23C17[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/A_i_14_s83/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/A_i_14_s761/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>snd/cpu/u0/A_i_14_s761/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>snd/cpu/u0/A_i_14_s761</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.581%; tC2Q: 0.202, 61.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/XY_State_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/A_i_14_s770</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>snd/cpu/u0/XY_State_1_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/XY_State_1_s0/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/A_i_14_s770/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>snd/cpu/u0/A_i_14_s770/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>snd/cpu/u0/A_i_14_s770</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.808%; tC2Q: 0.202, 61.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_ins/t0/n465_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_ins/t0/start_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[0][B]</td>
<td style=" font-weight:bold;">timer_ins/t0/n465_s1/I0</td>
</tr>
<tr>
<td>251.406</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R32C26[0][B]</td>
<td style=" background: #97FFFF;">timer_ins/t0/n465_s1/F</td>
</tr>
<tr>
<td>251.539</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">timer_ins/t0/start_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>timer_ins/t0/start_s0/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>timer_ins/t0/start_s0</td>
</tr>
<tr>
<td>251.218</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>timer_ins/t0/start_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.269%; route: 0.134, 8.676%; tC2Q: 1.171, 76.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_ins/t0/n465_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_ins/t0/stop2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.171</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[0][B]</td>
<td style=" font-weight:bold;">timer_ins/t0/n465_s1/I0</td>
</tr>
<tr>
<td>251.406</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R32C26[0][B]</td>
<td style=" background: #97FFFF;">timer_ins/t0/n465_s1/F</td>
</tr>
<tr>
<td>251.539</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" font-weight:bold;">timer_ins/t0/stop2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>timer_ins/t0/stop2_s0/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>timer_ins/t0/stop2_s0</td>
</tr>
<tr>
<td>251.218</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>timer_ins/t0/stop2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.269%; route: 0.134, 8.676%; tC2Q: 1.171, 76.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/A_i_14_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/A_i_14_s728</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>snd/cpu/u0/A_i_14_s7/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R23C23[2][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/A_i_14_s7/Q</td>
</tr>
<tr>
<td>2.420</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/A_i_14_s728/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>snd/cpu/u0/A_i_14_s728/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>snd/cpu/u0/A_i_14_s728</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 40.192%; tC2Q: 0.202, 59.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>cpuA/addr_9_s0/CLK</td>
</tr>
<tr>
<td>251.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_9_s0/Q</td>
</tr>
<tr>
<td>251.653</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">ROMRAM/sp_inst_3/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>R8C9[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.172</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>251.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td>251.325</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 66.737%; tC2Q: 0.202, 33.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>cpuA/odata_0_s1/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>cpuA/odata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" font-weight:bold;">cpuA/odata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>cpuA/odata_2_s1/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>cpuA/odata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>cpuA/odata_5_s1/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>cpuA/odata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>cpuA/odata_6_s1/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>cpuA/odata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>cpuA/odata_7_s1/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>cpuA/odata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpuA/odata_1_s1/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpuA/odata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">cpuA/odata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>cpuA/odata_3_s1/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>cpuA/odata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" font-weight:bold;">cpuA/odata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>cpuA/odata_4_s1/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>cpuA/odata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/wr_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td style=" font-weight:bold;">cpuA/wr_n_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>cpuA/wr_n_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/wr_n_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>cpuA/wr_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td style=" font-weight:bold;">cpuA/M17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>cpuA/M17_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>cpuA/M17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/rd__s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" font-weight:bold;">cpuA/rd__s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>cpuA/rd__s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/rd__s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>cpuA/rd__s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">cpuA/jmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>cpuA/jmp_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>cpuA/jmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/halt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>cpuA/halt_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>cpuA/halt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">cpuA/save_alu_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>cpuA/save_alu_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>cpuA/save_alu_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_a_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">cpuA/save_a_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>cpuA/save_a_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_a_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>cpuA/save_a_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" font-weight:bold;">cpuA/save_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>cpuA/save_r_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_r_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>cpuA/save_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">cpuA/save_rp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>cpuA/save_rp_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>cpuA/save_rp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/incdec_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td style=" font-weight:bold;">cpuA/incdec_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>cpuA/incdec_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/incdec_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[2][B]</td>
<td>cpuA/incdec_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td style=" font-weight:bold;">cpuA/addr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>cpuA/addr_0_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_0_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>cpuA/addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>cpuA/addr_1_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_1_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>cpuA/addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td style=" font-weight:bold;">cpuA/addr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>cpuA/addr_2_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_2_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>cpuA/addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>cpuA/addr_3_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_3_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>cpuA/addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">cpuA/addr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>cpuA/addr_4_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_4_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>cpuA/addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td>cpuA/addr_5_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_5_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C45[0][A]</td>
<td>cpuA/addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>cpu_nRESET_s0/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">cpu_nRESET_s0/Q</td>
</tr>
<tr>
<td>1005.207</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">cpuA/addr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>R23C44[1][A]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.491</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>cpuA/addr_6_s0/CLK</td>
</tr>
<tr>
<td>1001.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_6_s0</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>cpuA/addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.731, 88.183%; tC2Q: 0.232, 11.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.491, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/SP_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/SP_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[2][A]</td>
<td>snd/cpu/u0/SP_13_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C14[2][A]</td>
<td>snd/cpu/u0/SP_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/SP_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/SP_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>snd/cpu/u0/SP_15_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>snd/cpu/u0/SP_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/ACC_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/ACC_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>snd/cpu/u0/ACC_1_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13[1][A]</td>
<td>snd/cpu/u0/ACC_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/R_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/R_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][B]</td>
<td>snd/cpu/u0/R_0_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C11[0][B]</td>
<td>snd/cpu/u0/R_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/R_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/R_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>snd/cpu/u0/R_7_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>snd/cpu/u0/R_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/I_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/I_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>snd/cpu/u0/I_6_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>snd/cpu/u0/I_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/I_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/I_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td>snd/cpu/u0/I_7_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C12[0][A]</td>
<td>snd/cpu/u0/I_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Fp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Fp_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>snd/cpu/u0/Fp_3_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>snd/cpu/u0/Fp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Fp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[2][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Fp_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[2][B]</td>
<td>snd/cpu/u0/Fp_5_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C12[2][B]</td>
<td>snd/cpu/u0/Fp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Fp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Fp_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>snd/cpu/u0/Fp_6_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>snd/cpu/u0/Fp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][B]</td>
<td>snd/cpu/u0/Ap_0_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C13[0][B]</td>
<td>snd/cpu/u0/Ap_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>snd/cpu/u0/Ap_1_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>snd/cpu/u0/Ap_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>snd/cpu/u0/Ap_3_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>snd/cpu/u0/Ap_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td>snd/cpu/u0/DO_4_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[0][A]</td>
<td>snd/cpu/u0/DO_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/FChanged_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.776</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/FChanged_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>snd/cpu/u0/FChanged_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>snd/cpu/u0/FChanged_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.491, 70.871%; tC2Q: 0.202, 29.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/I_RXDD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/I_RXDD_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td>snd/cpu/u0/I_RXDD_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C9[0][A]</td>
<td>snd/cpu/u0/I_RXDD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.494, 70.996%; tC2Q: 0.202, 29.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Z16_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Z16_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>snd/cpu/u0/Z16_r_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>snd/cpu/u0/Z16_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.494, 70.996%; tC2Q: 0.202, 29.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/I_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/I_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>snd/cpu/u0/I_4_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>snd/cpu/u0/I_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.494, 70.996%; tC2Q: 0.202, 29.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Ap_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Ap_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[0][A]</td>
<td>snd/cpu/u0/Ap_6_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C9[0][A]</td>
<td>snd/cpu/u0/Ap_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.494, 70.996%; tC2Q: 0.202, 29.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>snd/cpu/u0/DO_2_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>snd/cpu/u0/DO_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.494, 70.996%; tC2Q: 0.202, 29.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/u0/DO_6_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>snd/cpu/u0/DO_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.494, 70.996%; tC2Q: 0.202, 29.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/DO_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/DO_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[0][A]</td>
<td>snd/cpu/u0/DO_7_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C10[0][A]</td>
<td>snd/cpu/u0/DO_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.494, 70.996%; tC2Q: 0.202, 29.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/IORQ_n_i_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.779</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/IORQ_n_i_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>snd/cpu/IORQ_n_i_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>snd/cpu/IORQ_n_i_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.494, 70.996%; tC2Q: 0.202, 29.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/SP_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.781</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/SP_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>snd/cpu/u0/SP_0_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>snd/cpu/u0/SP_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.496, 71.078%; tC2Q: 0.202, 28.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/SP_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>280</td>
<td>R29C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.781</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[2][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/SP_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>674</td>
<td>R11C8[1][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[2][B]</td>
<td>snd/cpu/u0/SP_1_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C12[2][B]</td>
<td>snd/cpu/u0/SP_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.496, 71.078%; tC2Q: 0.202, 28.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/cdiv_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/cdiv_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/cdiv_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/clkd_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/clkd_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/clkd_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/sdiff_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/sdiff_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/sdiff_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/sdiff_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/sdiff_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/sdiff_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/sdiff_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/sdiff_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/sdiff_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/cdiv_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/cdiv_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/cdiv_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/cdiv_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/cdiv_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/cdiv_5_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/cdiv_0_s13</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/cdiv_0_s13/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/cdiv_0_s13/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>674</td>
<td>clkU12mhz</td>
<td>31.698</td>
<td>3.498</td>
</tr>
<tr>
<td>666</td>
<td>clkU_pixel</td>
<td>4.729</td>
<td>2.442</td>
</tr>
<tr>
<td>401</td>
<td>clkU32mhz</td>
<td>-15.368</td>
<td>1.884</td>
</tr>
<tr>
<td>280</td>
<td>Reset_s</td>
<td>34.872</td>
<td>3.845</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>8.623</td>
<td>1.482</td>
</tr>
<tr>
<td>238</td>
<td>cpu_nRESET</td>
<td>-7.844</td>
<td>1.974</td>
</tr>
<tr>
<td>230</td>
<td>cpu_div[3]</td>
<td>-7.072</td>
<td>2.354</td>
</tr>
<tr>
<td>169</td>
<td>IR[1]</td>
<td>33.200</td>
<td>1.847</td>
</tr>
<tr>
<td>163</td>
<td>IR[0]</td>
<td>33.568</td>
<td>1.776</td>
</tr>
<tr>
<td>154</td>
<td>IR[2]</td>
<td>33.159</td>
<td>2.191</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R40C45</td>
<td>94.44%</td>
</tr>
<tr>
<td>R40C16</td>
<td>91.67%</td>
</tr>
<tr>
<td>R12C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R36C30</td>
<td>88.89%</td>
</tr>
<tr>
<td>R44C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R38C14</td>
<td>87.50%</td>
</tr>
<tr>
<td>R39C43</td>
<td>87.50%</td>
</tr>
<tr>
<td>R41C38</td>
<td>87.50%</td>
</tr>
<tr>
<td>R40C17</td>
<td>87.50%</td>
</tr>
<tr>
<td>R35C27</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27mhz -period 37.037 -waveform {0 18.518} [get_ports {clk27mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkU12mhz -period 83.333 -waveform {0 41.666} [get_nets {clkU12mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkU32mhz -period 31.25 -waveform {0 15.625} [get_nets {clkU32mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkB27mhz -period 37.037 -waveform {0 18.518} [get_nets {clkB27mhz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
