{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750118376788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750118376788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 20:59:36 2025 " "Processing started: Mon Jun 16 20:59:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750118376788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750118376788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750118376788 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750118377065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750118377133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_generator-behavioral " "Found design unit 1: sine_generator-behavioral" {  } { { "sine_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_generator " "Found entity 1: sine_generator" {  } { { "sine_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_clock_divider-Behavioral " "Found design unit 1: sine_clock_divider-Behavioral" {  } { { "sine_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_clock_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_clock_divider " "Found entity 1: sine_clock_divider" {  } { { "sine_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_clock_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangular_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangular_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangular_generator-behavioral " "Found design unit 1: triangular_generator-behavioral" {  } { { "triangular_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/triangular_generator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangular_generator " "Found entity 1: triangular_generator" {  } { { "triangular_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/triangular_generator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangular_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangular_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangular_clock_divider-Behavioral " "Found design unit 1: triangular_clock_divider-Behavioral" {  } { { "triangular_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/triangular_clock_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangular_clock_divider " "Found entity 1: triangular_clock_divider" {  } { { "triangular_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/triangular_clock_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750118377460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_comparator-behavioral " "Found design unit 1: pwm_comparator-behavioral" {  } { { "pwm_comparator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/pwm_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377476 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_comparator " "Found entity 1: pwm_comparator" {  } { { "pwm_comparator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/pwm_comparator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750118377476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_design-Structural " "Found design unit 1: top_level_design-Structural" {  } { { "top_level_design.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/top_level_design.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377476 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_design " "Found entity 1: top_level_design" {  } { { "top_level_design.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/top_level_design.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750118377476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750118377476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750118377511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_comparator pwm_comparator:inst " "Elaborating entity \"pwm_comparator\" for hierarchy \"pwm_comparator:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 248 816 1056 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750118377513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_generator sine_generator:inst2 " "Elaborating entity \"sine_generator\" for hierarchy \"sine_generator:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 264 544 720 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750118377517 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "auxA sine_generator.vhd(192) " "VHDL Process Statement warning at sine_generator.vhd(192): signal \"auxA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sine_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_generator.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1750118377526 "|test|sine_generator:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_clock_divider sine_clock_divider:inst1 " "Elaborating entity \"sine_clock_divider\" for hierarchy \"sine_clock_divider:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 264 304 472 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750118377531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_generator triangular_generator:inst4 " "Elaborating entity \"triangular_generator\" for hierarchy \"triangular_generator:inst4\"" {  } { { "test.bdf" "inst4" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 376 544 752 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750118377541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_clock_divider triangular_clock_divider:inst3 " "Elaborating entity \"triangular_clock_divider\" for hierarchy \"triangular_clock_divider:inst3\"" {  } { { "test.bdf" "inst3" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 376 312 472 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750118377541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1750118379249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750118383513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750118383513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "712 " "Implemented 712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750118383604 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750118383604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "666 " "Implemented 666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750118383604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750118383604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750118383622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 20:59:43 2025 " "Processing ended: Mon Jun 16 20:59:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750118383622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750118383622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750118383622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750118383622 ""}
