#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul 23 18:32:05 2025
# Process ID: 209918
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 2349.659 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.000 ; gain = 114.992 ; free physical = 726531 ; free virtual = 941071
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 209929
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2823.449 ; gain = 390.602 ; free physical = 725760 ; free virtual = 940300
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1101]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1102]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1103]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1104]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1105]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1106]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1107]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1108]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1109]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1110]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1111]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1112]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1113]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1114]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1115]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1116]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1117]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1118]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1119]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1120]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1121]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1122]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1123]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1124]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1125]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1126]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1127]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1128]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1129]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1130]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1131]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1132]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1133]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1134]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1135]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1136]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1137]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1138]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1139]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1140]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1141]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1142]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1143]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1144]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1145]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1146]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1147]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1148]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1149]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1150]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1151]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1152]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1153]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1154]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1155]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1156]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1157]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1158]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1159]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1160]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1161]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1162]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1163]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1164]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1165]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1166]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1167]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1168]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1169]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1170]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1171]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1172]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1173]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1174]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1175]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1176]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1177]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1178]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1179]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1180]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1181]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1182]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1183]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1184]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1185]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1186]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1187]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1188]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1189]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1190]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2983.324 ; gain = 550.477 ; free physical = 725544 ; free virtual = 940087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2983.324 ; gain = 550.477 ; free physical = 725658 ; free virtual = 940201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2991.328 ; gain = 558.480 ; free physical = 725611 ; free virtual = 940153
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3153.680 ; gain = 720.832 ; free physical = 725712 ; free virtual = 940257
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 20    
	   2 Input   12 Bit       Adders := 20    
	   2 Input    8 Bit       Adders := 58    
	   3 Input    8 Bit       Adders := 52    
	   5 Input    8 Bit       Adders := 20    
	   4 Input    8 Bit       Adders := 16    
	   2 Input    6 Bit       Adders := 180   
	   3 Input    5 Bit       Adders := 180   
	   2 Input    5 Bit       Adders := 40    
	   2 Input    4 Bit       Adders := 91    
	   4 Input    4 Bit       Adders := 90    
	   2 Input    2 Bit       Adders := 180   
+---XORs : 
	   2 Input      1 Bit         XORs := 141   
+---Registers : 
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 608   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 118   
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 400   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 207   
	   2 Input    8 Bit        Muxes := 553   
	   2 Input    7 Bit        Muxes := 154   
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 93    
	   2 Input    1 Bit        Muxes := 380   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724028 ; free virtual = 938596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724030 ; free virtual = 938599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 720593 ; free virtual = 935161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724270 ; free virtual = 938838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724295 ; free virtual = 938863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724232 ; free virtual = 938800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724214 ; free virtual = 938782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724206 ; free virtual = 938775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724207 ; free virtual = 938775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1360|
|3     |LUT1   |   103|
|4     |LUT2   |  5039|
|5     |LUT3   |  1957|
|6     |LUT4   |  7449|
|7     |LUT5   |  2005|
|8     |LUT6   |  8902|
|9     |MUXF7  |    15|
|10    |FDRE   |  5604|
|11    |FDSE   |   273|
|12    |IBUF   |   804|
|13    |OBUF   |   183|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 33695|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |   124|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |    83|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_363                                                        |    72|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                   |    88|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_362                                                        |    77|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                   |    54|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_361                                                        |    41|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                   |    51|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_360                                                        |    41|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                   |    52|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_359                                                        |    41|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |    53|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_358                                                        |    41|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |    74|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_357                                                        |    61|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |    73|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_356                                                        |    61|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |    63|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_355                                                        |    52|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |    63|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_354                                                        |    52|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                   |    44|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_353                                                        |    33|
|25    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_10                                                                  |    48|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_352                                                        |    35|
|27    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_11                                                                  |    47|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_351                                                        |    36|
|29    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_12                                                                  |    52|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_350                                                        |    40|
|31    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_13                                                                  |    52|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_349                                                        |    40|
|33    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_14                                                                  |    59|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_348                                                        |    48|
|35    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_15                                                                  |    54|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_347                                                        |    43|
|37    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_16                                                                  |    52|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_346                                                        |    41|
|39    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_17                                                                  |    53|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_345                                                        |    41|
|41    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_18                                                                  |    46|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_344                                                        |    34|
|43    |  sparse_arr_feat_pool1_out_10_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                  |    33|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_343                                                        |    24|
|45    |  sparse_arr_feat_pool1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_20                                                                  |    32|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_342                                                        |    24|
|47    |  sparse_arr_feat_pool1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_21                                                                  |    36|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_341                                                        |    24|
|49    |  sparse_arr_feat_pool1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_22                                                                  |    32|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_340                                                        |    24|
|51    |  sparse_arr_feat_pool1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_23                                                                  |    34|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_339                                                        |    24|
|53    |  sparse_arr_feat_pool1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                  |    32|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_338                                                        |    24|
|55    |  sparse_arr_feat_pool1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                  |    32|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_337                                                        |    24|
|57    |  sparse_arr_feat_pool1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                  |    33|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_336                                                        |    24|
|59    |  sparse_arr_feat_pool1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                  |    40|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_335                                                        |    32|
|61    |  sparse_arr_feat_pool1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_28                                                                  |    40|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_334                                                        |    32|
|63    |  sparse_arr_feat_pool1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_29                                                                  |    32|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_333                                                        |    24|
|65    |  sparse_arr_feat_pool1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_30                                                                  |    32|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_332                                                        |    24|
|67    |  sparse_arr_feat_pool1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_31                                                                  |    32|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_331                                                        |    24|
|69    |  sparse_arr_feat_pool1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_32                                                                  |    33|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_330                                                        |    24|
|71    |  sparse_arr_feat_pool1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_33                                                                  |    33|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_329                                                        |    24|
|73    |  sparse_arr_feat_pool1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_34                                                                  |    32|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_328                                                        |    24|
|75    |  sparse_arr_feat_pool1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_35                                                                  |    32|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_327                                                        |    24|
|77    |  sparse_arr_feat_pool1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_36                                                                  |    32|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_326                                                        |    24|
|79    |  sparse_arr_feat_pool1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_37                                                                  |    34|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_325                                                        |    24|
|81    |  sparse_arr_feat_pool1_out_U                                         |hls_dummy_fifo_w8_d2_S_38                                                                  |    34|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_324                                                        |    24|
|83    |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_39                                                                  |   837|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_323                                                        |   827|
|85    |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_40                                                                  |   792|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_322                                                        |   783|
|87    |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_41                                                                  |   747|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_321                                                        |   737|
|89    |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_42                                                                  |   697|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_320                                                        |   687|
|91    |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_43                                                                  |   660|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_319                                                        |   651|
|93    |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_44                                                                  |   608|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_318                                                        |   599|
|95    |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_45                                                                  |   567|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_317                                                        |   555|
|97    |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_46                                                                  |   521|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_316                                                        |   512|
|99    |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_47                                                                  |   476|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_315                                                        |   467|
|101   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_48                                                                  |   873|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   863|
|103   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |    93|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_314                                                        |    84|
|105   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_49                                                                  |    23|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_313                                                        |    13|
|107   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_50                                                                  |    79|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_312                                                        |    70|
|109   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_51                                                                  |    23|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_311                                                        |    13|
|111   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_52                                                                  |    93|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_310                                                        |    83|
|113   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_53                                                                  |    22|
|114   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_309                                                        |    13|
|115   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_54                                                                  |    87|
|116   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_308                                                        |    78|
|117   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_55                                                                  |    23|
|118   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_307                                                        |    14|
|119   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_56                                                                  |   126|
|120   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_306                                                        |   115|
|121   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_57                                                                  |    22|
|122   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_305                                                        |    13|
|123   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_58                                                                  |    81|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_304                                                        |    71|
|125   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_59                                                                  |    22|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_303                                                        |    13|
|127   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_60                                                                  |   115|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_302                                                        |   106|
|129   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_61                                                                  |    23|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_301                                                        |    14|
|131   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_62                                                                  |    87|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_300                                                        |    75|
|133   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_63                                                                  |    22|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_299                                                        |    13|
|135   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_64                                                                  |    61|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_298                                                        |    51|
|137   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_65                                                                  |    22|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_297                                                        |    13|
|139   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_66                                                                  |    82|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_296                                                        |    73|
|141   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_67                                                                  |    22|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_295                                                        |    13|
|143   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_68                                                                  |   100|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_294                                                        |    91|
|145   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_69                                                                  |    30|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_293                                                        |    20|
|147   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_70                                                                  |   130|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_292                                                        |   120|
|149   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_71                                                                  |    30|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_291                                                        |    20|
|151   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_72                                                                  |   100|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_290                                                        |    91|
|153   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_73                                                                  |    30|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_289                                                        |    20|
|155   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_74                                                                  |   131|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_288                                                        |   121|
|157   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_75                                                                  |    31|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_287                                                        |    21|
|159   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_76                                                                  |    84|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_286                                                        |    75|
|161   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_77                                                                  |    30|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_285                                                        |    20|
|163   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_78                                                                  |    96|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_284                                                        |    86|
|165   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_79                                                                  |    22|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_283                                                        |    13|
|167   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_80                                                                  |   100|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_282                                                        |    91|
|169   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_81                                                                  |    25|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_281                                                        |    14|
|171   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_82                                                                  |   111|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_280                                                        |   101|
|173   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_83                                                                  |    22|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_279                                                        |    13|
|175   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_84                                                                  |    85|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_278                                                        |    76|
|177   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_85                                                                  |    23|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_277                                                        |    13|
|179   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_86                                                                  |   144|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_276                                                        |   134|
|181   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_87                                                                  |    32|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    21|
|183   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | 15400|
|184   |    mul_8s_7s_14_1_1_U119                                             |hls_dummy_mul_8s_7s_14_1_1                                                                 |     2|
|185   |    mul_8s_7s_14_1_1_U139                                             |hls_dummy_mul_8s_7s_14_1_1_88                                                              |     2|
|186   |    mul_8s_7s_14_1_1_U159                                             |hls_dummy_mul_8s_7s_14_1_1_89                                                              |     2|
|187   |    mul_8s_7s_14_1_1_U179                                             |hls_dummy_mul_8s_7s_14_1_1_90                                                              |     2|
|188   |    mul_8s_7s_14_1_1_U19                                              |hls_dummy_mul_8s_7s_14_1_1_91                                                              |     2|
|189   |    mul_8s_7s_14_1_1_U199                                             |hls_dummy_mul_8s_7s_14_1_1_92                                                              |     2|
|190   |    mul_8s_7s_14_1_1_U39                                              |hls_dummy_mul_8s_7s_14_1_1_93                                                              |     2|
|191   |    mul_8s_7s_14_1_1_U59                                              |hls_dummy_mul_8s_7s_14_1_1_94                                                              |     2|
|192   |    mul_8s_7s_14_1_1_U79                                              |hls_dummy_mul_8s_7s_14_1_1_95                                                              |     2|
|193   |    mul_8s_7s_14_1_1_U99                                              |hls_dummy_mul_8s_7s_14_1_1_96                                                              |     2|
|194   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1                                                                 |    16|
|195   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_97                                                              |    17|
|196   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_98                                                              |    16|
|197   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_99                                                              |    22|
|198   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_100                                                             |    25|
|199   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_101                                                             |    34|
|200   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_102                                                             |    16|
|201   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_103                                                             |    34|
|202   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_104                                                             |    24|
|203   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_105                                                             |    16|
|204   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_106                                                             |    17|
|205   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_107                                                             |    33|
|206   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_108                                                             |    16|
|207   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_109                                                             |    25|
|208   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_110                                                             |    22|
|209   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_111                                                             |    22|
|210   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_112                                                             |    16|
|211   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_113                                                             |    17|
|212   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_114                                                             |    16|
|213   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_115                                                             |    34|
|214   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_116                                                             |    17|
|215   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_117                                                             |    22|
|216   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_118                                                             |    16|
|217   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_119                                                             |    22|
|218   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_120                                                             |    25|
|219   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_121                                                             |    34|
|220   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_122                                                             |    16|
|221   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_123                                                             |    34|
|222   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_124                                                             |    24|
|223   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_125                                                             |    16|
|224   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_126                                                             |    17|
|225   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_127                                                             |    16|
|226   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_128                                                             |    16|
|227   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_129                                                             |    25|
|228   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_130                                                             |    22|
|229   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_131                                                             |    22|
|230   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_132                                                             |    16|
|231   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_133                                                             |    17|
|232   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_134                                                             |    16|
|233   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_135                                                             |    34|
|234   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_136                                                             |    17|
|235   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_137                                                             |    16|
|236   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_138                                                             |    17|
|237   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_139                                                             |    22|
|238   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_140                                                             |    25|
|239   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_141                                                             |    34|
|240   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_142                                                             |    16|
|241   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_143                                                             |    34|
|242   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_144                                                             |    24|
|243   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_145                                                             |    16|
|244   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_146                                                             |    17|
|245   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_147                                                             |    16|
|246   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_148                                                             |    26|
|247   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_149                                                             |    16|
|248   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_150                                                             |    22|
|249   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_151                                                             |    22|
|250   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_152                                                             |    16|
|251   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_153                                                             |    17|
|252   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_154                                                             |    16|
|253   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_155                                                             |    34|
|254   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_156                                                             |    17|
|255   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_157                                                             |    16|
|256   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_158                                                             |    22|
|257   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_159                                                             |    25|
|258   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_160                                                             |    26|
|259   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_161                                                             |    34|
|260   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_162                                                             |    16|
|261   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_163                                                             |    34|
|262   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_164                                                             |    24|
|263   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_165                                                             |    16|
|264   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_166                                                             |    17|
|265   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_167                                                             |    16|
|266   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_168                                                             |    27|
|267   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_169                                                             |    22|
|268   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_170                                                             |    22|
|269   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_171                                                             |    22|
|270   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_172                                                             |    16|
|271   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_173                                                             |    17|
|272   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_174                                                             |    16|
|273   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_175                                                             |    34|
|274   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_176                                                             |    17|
|275   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_177                                                             |    16|
|276   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_178                                                             |    22|
|277   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_179                                                             |    27|
|278   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_180                                                             |    23|
|279   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_181                                                             |    34|
|280   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_182                                                             |    16|
|281   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_183                                                             |    34|
|282   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_184                                                             |    24|
|283   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_185                                                             |    16|
|284   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_186                                                             |    17|
|285   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_187                                                             |    16|
|286   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_188                                                             |    27|
|287   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_189                                                             |    22|
|288   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_190                                                             |    22|
|289   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_191                                                             |    16|
|290   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_192                                                             |    17|
|291   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_193                                                             |    16|
|292   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_194                                                             |    34|
|293   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_195                                                             |    17|
|294   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_196                                                             |    16|
|295   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_197                                                             |    22|
|296   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_198                                                             |    27|
|297   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_199                                                             |    34|
|298   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_200                                                             |    16|
|299   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_201                                                             |    17|
|300   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_202                                                             |    16|
|301   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_203                                                             |    33|
|302   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_204                                                             |    17|
|303   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_205                                                             |    16|
|304   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_206                                                             |    22|
|305   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_207                                                             |    25|
|306   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_208                                                             |    33|
|307   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_209                                                             |    16|
|308   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_210                                                             |    33|
|309   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_211                                                             |    22|
|310   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_212                                                             |    16|
|311   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_213                                                             |    17|
|312   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_214                                                             |    16|
|313   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_215                                                             |    25|
|314   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_216                                                             |    22|
|315   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_217                                                             |    23|
|316   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_218                                                             |    16|
|317   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_219                                                             |    17|
|318   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_220                                                             |    16|
|319   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_221                                                             |    33|
|320   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_222                                                             |    17|
|321   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_223                                                             |    16|
|322   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_224                                                             |    22|
|323   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_225                                                             |    25|
|324   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_226                                                             |    33|
|325   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_227                                                             |    16|
|326   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_228                                                             |    33|
|327   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_229                                                             |    22|
|328   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_230                                                             |    16|
|329   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_231                                                             |    17|
|330   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_232                                                             |    16|
|331   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_233                                                             |    25|
|332   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_234                                                             |    22|
|333   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_235                                                             |    23|
|334   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_236                                                             |    16|
|335   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_237                                                             |    17|
|336   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_238                                                             |    16|
|337   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_239                                                             |    33|
|338   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_240                                                             |    17|
|339   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_241                                                             |    16|
|340   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_242                                                             |    22|
|341   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_243                                                             |    25|
|342   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_244                                                             |    33|
|343   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_245                                                             |    16|
|344   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_246                                                             |    33|
|345   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_247                                                             |    24|
|346   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_248                                                             |    16|
|347   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_249                                                             |    17|
|348   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_250                                                             |    16|
|349   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_251                                                             |    25|
|350   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_252                                                             |    22|
|351   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_253                                                             |    22|
|352   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_254                                                             |    16|
|353   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_255                                                             |    17|
|354   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_256                                                             |    16|
|355   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_257                                                             |    33|
|356   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_258                                                             |    17|
|357   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_259                                                             |    16|
|358   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_260                                                             |    22|
|359   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_261                                                             |    25|
|360   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_262                                                             |    34|
|361   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_263                                                             |    16|
|362   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_264                                                             |    33|
|363   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_265                                                             |    24|
|364   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_266                                                             |    16|
|365   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_267                                                             |    17|
|366   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_268                                                             |    16|
|367   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_269                                                             |    25|
|368   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_270                                                             |    22|
|369   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_271                                                             |    22|
|370   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_272                                                             |    16|
|371   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_273                                                             |    17|
|372   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_274                                                             |    16|
|373   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_275                                                             |    33|
|374   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb |  7883|
|375   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4                   |  3764|
|376   |  sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_U0 |hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_8_2_5_3_0_ap_uint_10_10_2_2_s               |  2256|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724207 ; free virtual = 938775
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 4579.492 ; gain = 2146.645 ; free physical = 724207 ; free virtual = 938775
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 4579.500 ; gain = 2146.645 ; free physical = 724207 ; free virtual = 938775
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4579.500 ; gain = 0.000 ; free physical = 724539 ; free virtual = 939108
INFO: [Netlist 29-17] Analyzing 2180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4635.520 ; gain = 0.000 ; free physical = 724400 ; free virtual = 938968
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 1d8123bc
INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 4635.520 ; gain = 2226.520 ; free physical = 724377 ; free virtual = 938946
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4235.019; main = 3964.496; forked = 368.379
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5546.852; main = 4635.523; forked = 967.355
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 4699.551 ; gain = 64.031 ; free physical = 724404 ; free virtual = 938972

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 3938058c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4739.129 ; gain = 39.578 ; free physical = 724353 ; free virtual = 938922

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bc533bef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 724385 ; free virtual = 938953
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 172b08dc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 723802 ; free virtual = 938371
INFO: [Opt 31-389] Phase Constant propagation created 41 cells and removed 138 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17dccb6d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 722819 ; free virtual = 937388
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 175dd4722

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 720338 ; free virtual = 934906
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10d821fde

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 720079 ; free virtual = 934647
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               5  |                                              0  |
|  Constant propagation         |              41  |             138  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ee5c01cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 720031 ; free virtual = 934600

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ee5c01cf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 719617 ; free virtual = 934185

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ee5c01cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 719610 ; free virtual = 934179

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 719600 ; free virtual = 934168
Ending Netlist Obfuscation Task | Checksum: ee5c01cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.129 ; gain = 0.000 ; free physical = 719594 ; free virtual = 934163
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4739.129 ; gain = 103.609 ; free physical = 719592 ; free virtual = 934161
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 18:34:02 2025...
