
Stella_C1_Firmware_V1.91.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009678  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000124  20000000  00009678  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000256c  20000124  0000979c  00018124  2**2
                  ALLOC
  3 .debug_abbrev 00001bf1  00000000  00000000  00018124  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   000081cc  00000000  00000000  00019d15  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_line   00002497  00000000  00000000  00021ee1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_loc    000048e2  00000000  00000000  00024378  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000030a6  00000000  00000000  00028c5a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000002e0  00000000  00000000  0002bd00  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000035bb  00000000  00000000  0002bfe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      000003dd  00000000  00000000  0002f59b  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  0002f978  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00002878  00000000  00000000  0002f9ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000030  00000000  00000000  00032224  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <g_pfnVectors>:
       0:	a8 02 00 20 25 67 00 00 05 67 00 00 e5 66 00 00     ... %g...g...f..
      10:	c5 66 00 00 c5 66 00 00 c5 66 00 00 00 00 00 00     .f...f...f......
	...
      2c:	c5 66 00 00 c5 66 00 00 00 00 00 00 c5 66 00 00     .f...f.......f..
      3c:	c5 66 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .f...f...f...f..
      4c:	11 65 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .e...f...f...f..
      5c:	c5 66 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .f...f...f...f..
      6c:	c5 66 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .f...f...f...f..
      7c:	c5 66 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .f...f...f...f..
      8c:	61 62 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     ab...f...f...f..
      9c:	c5 66 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .f...f...f...f..
      ac:	c5 66 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .f...f...f...f..
      bc:	c5 66 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .f...f...f...f..
      cc:	c5 66 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .f...f...f...f..
      dc:	c5 66 00 00 c5 66 00 00 c5 66 00 00 c5 66 00 00     .f...f...f...f..
      ec:	c5 66 00 00                                         .f..

000000f0 <isqrt>:
//! \return Returns the square root of the input value.
//
//*****************************************************************************
unsigned long
isqrt(unsigned long ulValue)
{
      f0:	2100      	movs	r1, #0
      f2:	460b      	mov	r3, r1
      f4:	460a      	mov	r2, r1
    {
        //
        // Shift the root up by a bit to make room for the new bit that is
        // about to be computed.
        //
        ulRoot <<= 1;
      f6:	005b      	lsls	r3, r3, #1

        //
        // Get two more bits from the input into the remainder.
        //
        ulRem = ((ulRem << 2) + (ulValue >> 30));
      f8:	ea4f 7c90 	mov.w	ip, r0, lsr #30
      fc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
        ulValue <<= 2;

        //
        // Make the test root be 2n + 1.
        //
        ulRoot++;
     100:	f103 0c01 	add.w	ip, r3, #1

        //
        // Get two more bits from the input into the remainder.
        //
        ulRem = ((ulRem << 2) + (ulValue >> 30));
        ulValue <<= 2;
     104:	0080      	lsls	r0, r0, #2
        ulRoot++;

        //
        // See if the root is greater than the remainder.
        //
        if(ulRoot <= ulRem)
     106:	4594      	cmp	ip, r2
        {
            //
            // Subtract the test root from the remainder.
            //
            ulRem -= ulRoot;
     108:	bf9c      	itt	ls
     10a:	ebcc 0202 	rsbls	r2, ip, r2

            //
            // Increment the root, setting the second LSB.
            //
            ulRoot++;
     10e:	f10c 0301 	addls.w	r3, ip, #1
    ulRoot = 0;

    //
    // Loop over the sixteen bits in the root.
    //
    for(ulIdx = 0; ulIdx < 16; ulIdx++)
     112:	3101      	adds	r1, #1
     114:	2910      	cmp	r1, #16
     116:	d1ee      	bne.n	f6 <isqrt+0x6>

    //
    // Return the computed root.
    //
    return(ulRoot >> 1);
}
     118:	0858      	lsrs	r0, r3, #1
     11a:	4770      	bx	lr

0000011c <RingBufFull>:
    ASSERT(ptRingBuf != NULL);

    //
    // Copy the Read/Write indices for calculation.
    //
    ulWrite = ptRingBuf->ulWriteIndex;
     11c:	7903      	ldrb	r3, [r0, #4]
     11e:	7942      	ldrb	r2, [r0, #5]
    ulRead = ptRingBuf->ulReadIndex;
     120:	f890 c001 	ldrb.w	ip, [r0, #1]
    ASSERT(ptRingBuf != NULL);

    //
    // Copy the Read/Write indices for calculation.
    //
    ulWrite = ptRingBuf->ulWriteIndex;
     124:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
     128:	7983      	ldrb	r3, [r0, #6]
     12a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     12e:	79c3      	ldrb	r3, [r0, #7]
     130:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    ulRead = ptRingBuf->ulReadIndex;
     134:	7a03      	ldrb	r3, [r0, #8]
     136:	7a41      	ldrb	r1, [r0, #9]
     138:	3201      	adds	r2, #1
     13a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
     13e:	7a83      	ldrb	r3, [r0, #10]
     140:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     144:	7ac3      	ldrb	r3, [r0, #11]
     146:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
     14a:	7803      	ldrb	r3, [r0, #0]
     14c:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
     150:	f890 c002 	ldrb.w	ip, [r0, #2]
     154:	78c0      	ldrb	r0, [r0, #3]
     156:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     15a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
     15e:	fbb2 f0f3 	udiv	r0, r2, r3
     162:	fb03 2310 	mls	r3, r3, r0, r2

    //
    // Return the full status of the buffer.
    //
    return((((ulWrite + 1) % ptRingBuf->ulSize) == ulRead) ? true : false);
}
     166:	428b      	cmp	r3, r1
     168:	bf14      	ite	ne
     16a:	2000      	movne	r0, #0
     16c:	2001      	moveq	r0, #1
     16e:	4770      	bx	lr

00000170 <RingBufEmpty>:
    ASSERT(ptRingBuf != NULL);

    //
    // Copy the Read/Write indices for calculation.
    //
    ulWrite = ptRingBuf->ulWriteIndex;
     170:	7903      	ldrb	r3, [r0, #4]
     172:	7942      	ldrb	r2, [r0, #5]
     174:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
     178:	7983      	ldrb	r3, [r0, #6]
     17a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     17e:	79c3      	ldrb	r3, [r0, #7]
     180:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    ulRead = ptRingBuf->ulReadIndex;
     184:	7a03      	ldrb	r3, [r0, #8]
     186:	7a41      	ldrb	r1, [r0, #9]
     188:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
     18c:	7a81      	ldrb	r1, [r0, #10]
     18e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     192:	7ac1      	ldrb	r1, [r0, #11]
     194:	ea43 6301 	orr.w	r3, r3, r1, lsl #24

    //
    // Return the empty status of the buffer.
    //
    return((ulWrite == ulRead) ? true : false);
}
     198:	429a      	cmp	r2, r3
     19a:	bf14      	ite	ne
     19c:	2000      	movne	r0, #0
     19e:	2001      	moveq	r0, #1
     1a0:	4770      	bx	lr

000001a2 <RingBufUsed>:
    ASSERT(ptRingBuf != NULL);

    //
    // Copy the Read/Write indices for calculation.
    //
    ulWrite = ptRingBuf->ulWriteIndex;
     1a2:	7903      	ldrb	r3, [r0, #4]
     1a4:	7942      	ldrb	r2, [r0, #5]
     1a6:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
     1aa:	7983      	ldrb	r3, [r0, #6]
     1ac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     1b0:	79c3      	ldrb	r3, [r0, #7]
     1b2:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    ulRead = ptRingBuf->ulReadIndex;
     1b6:	7a03      	ldrb	r3, [r0, #8]
     1b8:	7a41      	ldrb	r1, [r0, #9]
     1ba:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
     1be:	7a81      	ldrb	r1, [r0, #10]
     1c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     1c4:	7ac1      	ldrb	r1, [r0, #11]
     1c6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24

    //
    // Return the number of bytes contained in the ring buffer.
    //
    return((ulWrite >= ulRead) ? (ulWrite - ulRead) :
     1ca:	429a      	cmp	r2, r3
     1cc:	d301      	bcc.n	1d2 <RingBufUsed+0x30>
     1ce:	1ad0      	subs	r0, r2, r3
     1d0:	4770      	bx	lr
     1d2:	f890 c001 	ldrb.w	ip, [r0, #1]
     1d6:	7801      	ldrb	r1, [r0, #0]
     1d8:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
     1dc:	f890 c002 	ldrb.w	ip, [r0, #2]
     1e0:	78c0      	ldrb	r0, [r0, #3]
     1e2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
     1e6:	ea41 6000 	orr.w	r0, r1, r0, lsl #24
     1ea:	1882      	adds	r2, r0, r2
     1ec:	1ad0      	subs	r0, r2, r3
           (ptRingBuf->ulSize - (ulRead - ulWrite)));
}
     1ee:	4770      	bx	lr

000001f0 <RingBufFree>:
//! \return Returns the number of bytes available in the ring buffer.
//
//*****************************************************************************
unsigned long
RingBufFree(tRingBufObject *ptRingBuf)
{
     1f0:	b510      	push	{r4, lr}
    ASSERT(ptRingBuf != NULL);

    //
    // Return the number of bytes available in the ring buffer.
    //
    return((ptRingBuf->ulSize - 1) - RingBufUsed(ptRingBuf));
     1f2:	7803      	ldrb	r3, [r0, #0]
     1f4:	7844      	ldrb	r4, [r0, #1]
     1f6:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
     1fa:	7883      	ldrb	r3, [r0, #2]
     1fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     200:	78c3      	ldrb	r3, [r0, #3]
     202:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
     206:	f7ff ffcc 	bl	1a2 <RingBufUsed>
     20a:	1e63      	subs	r3, r4, #1
}
     20c:	1a18      	subs	r0, r3, r0
     20e:	bd10      	pop	{r4, pc}

00000210 <RingBufContigUsed>:
    ASSERT(ptRingBuf != NULL);

    //
    // Copy the Read/Write indices for calculation.
    //
    ulWrite = ptRingBuf->ulWriteIndex;
     210:	7903      	ldrb	r3, [r0, #4]
     212:	7942      	ldrb	r2, [r0, #5]
     214:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
     218:	7983      	ldrb	r3, [r0, #6]
     21a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     21e:	79c3      	ldrb	r3, [r0, #7]
     220:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    ulRead = ptRingBuf->ulReadIndex;
     224:	7a03      	ldrb	r3, [r0, #8]
     226:	7a41      	ldrb	r1, [r0, #9]
     228:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
     22c:	7a81      	ldrb	r1, [r0, #10]
     22e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     232:	7ac1      	ldrb	r1, [r0, #11]
     234:	ea43 6301 	orr.w	r3, r3, r1, lsl #24

    //
    // Return the number of contiguous bytes available.
    //
    return((ulWrite >= ulRead) ? (ulWrite - ulRead) :
     238:	429a      	cmp	r2, r3
     23a:	d301      	bcc.n	240 <RingBufContigUsed+0x30>
     23c:	1ad0      	subs	r0, r2, r3
     23e:	4770      	bx	lr
     240:	7841      	ldrb	r1, [r0, #1]
     242:	7802      	ldrb	r2, [r0, #0]
     244:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
     248:	7881      	ldrb	r1, [r0, #2]
     24a:	78c0      	ldrb	r0, [r0, #3]
     24c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
     250:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
     254:	1ac0      	subs	r0, r0, r3
           (ptRingBuf->ulSize - ulRead));
}
     256:	4770      	bx	lr

00000258 <RingBufContigFree>:
    ASSERT(ptRingBuf != NULL);

    //
    // Copy the Read/Write indices for calculation.
    //
    ulWrite = ptRingBuf->ulWriteIndex;
     258:	7903      	ldrb	r3, [r0, #4]
     25a:	7942      	ldrb	r2, [r0, #5]
     25c:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
     260:	7983      	ldrb	r3, [r0, #6]
     262:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     266:	79c3      	ldrb	r3, [r0, #7]
     268:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    ulRead = ptRingBuf->ulReadIndex;
     26c:	7a03      	ldrb	r3, [r0, #8]
     26e:	7a41      	ldrb	r1, [r0, #9]
     270:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
     274:	7a81      	ldrb	r1, [r0, #10]
     276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     27a:	7ac1      	ldrb	r1, [r0, #11]
     27c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24

    //
    // Return the number of contiguous bytes available.
    //
    if(ulRead > ulWrite)
     280:	4293      	cmp	r3, r2
     282:	d902      	bls.n	28a <RingBufContigFree+0x32>
        //
        // The read pointer is above the write pointer so the amount of free
        // space is the difference between the two indices minus 1 to account
        // for the buffer full condition (write index one behind read index).
        //
        return((ulRead - ulWrite) - 1);
     284:	3b01      	subs	r3, #1
     286:	1a98      	subs	r0, r3, r2
     288:	4770      	bx	lr
        // space is the size of the buffer minus the write index. We need to
        // add a special-case adjustment if the read index is 0 since we need
        // to leave 1 byte empty to ensure we can tell the difference between
        // the buffer being full and empty.
        //
        return(ptRingBuf->ulSize - ulWrite - ((ulRead == 0) ? 1 : 0));
     28a:	f890 c001 	ldrb.w	ip, [r0, #1]
     28e:	7801      	ldrb	r1, [r0, #0]
     290:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
     294:	f890 c002 	ldrb.w	ip, [r0, #2]
     298:	78c0      	ldrb	r0, [r0, #3]
     29a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
     29e:	ea41 6000 	orr.w	r0, r1, r0, lsl #24
     2a2:	1a82      	subs	r2, r0, r2
     2a4:	2b00      	cmp	r3, #0
     2a6:	bf14      	ite	ne
     2a8:	4610      	movne	r0, r2
     2aa:	1e50      	subeq	r0, r2, #1
    }
}
     2ac:	4770      	bx	lr

000002ae <RingBufSize>:
//! \return Returns the size in bytes of the ring buffer.
//
//*****************************************************************************
unsigned long
RingBufSize(tRingBufObject *ptRingBuf)
{
     2ae:	7842      	ldrb	r2, [r0, #1]
     2b0:	7803      	ldrb	r3, [r0, #0]
     2b2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     2b6:	7882      	ldrb	r2, [r0, #2]
     2b8:	78c0      	ldrb	r0, [r0, #3]
     2ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    //
    // Return the number of bytes available in the ring buffer.
    //
    return(ptRingBuf->ulSize);
}
     2be:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
     2c2:	4770      	bx	lr

000002c4 <RingBufInit>:
    ASSERT(ulSize != 0);

    //
    // Initialize the ring buffer object.
    //
    ptRingBuf->ulSize = ulSize;
     2c4:	ea4f 2c12 	mov.w	ip, r2, lsr #8
     2c8:	7002      	strb	r2, [r0, #0]
     2ca:	f880 c001 	strb.w	ip, [r0, #1]
     2ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
     2d2:	0e12      	lsrs	r2, r2, #24
     2d4:	70c2      	strb	r2, [r0, #3]
    ptRingBuf->pucBuf = pucBuf;
     2d6:	0a0a      	lsrs	r2, r1, #8
    ASSERT(ulSize != 0);

    //
    // Initialize the ring buffer object.
    //
    ptRingBuf->ulSize = ulSize;
     2d8:	2300      	movs	r3, #0
    ptRingBuf->pucBuf = pucBuf;
     2da:	7342      	strb	r2, [r0, #13]
     2dc:	0c0a      	lsrs	r2, r1, #16
     2de:	7382      	strb	r2, [r0, #14]
    ptRingBuf->ulWriteIndex = ptRingBuf->ulReadIndex = 0;
     2e0:	7a02      	ldrb	r2, [r0, #8]
     2e2:	7203      	strb	r3, [r0, #8]
     2e4:	7a42      	ldrb	r2, [r0, #9]
     2e6:	7243      	strb	r3, [r0, #9]
     2e8:	7a82      	ldrb	r2, [r0, #10]
     2ea:	7283      	strb	r3, [r0, #10]
     2ec:	7ac2      	ldrb	r2, [r0, #11]
     2ee:	72c3      	strb	r3, [r0, #11]
     2f0:	7a03      	ldrb	r3, [r0, #8]
     2f2:	7a42      	ldrb	r2, [r0, #9]

    //
    // Initialize the ring buffer object.
    //
    ptRingBuf->ulSize = ulSize;
    ptRingBuf->pucBuf = pucBuf;
     2f4:	7301      	strb	r1, [r0, #12]
    ptRingBuf->ulWriteIndex = ptRingBuf->ulReadIndex = 0;
     2f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     2fa:	7a82      	ldrb	r2, [r0, #10]

    //
    // Initialize the ring buffer object.
    //
    ptRingBuf->ulSize = ulSize;
    ptRingBuf->pucBuf = pucBuf;
     2fc:	0e09      	lsrs	r1, r1, #24
    ptRingBuf->ulWriteIndex = ptRingBuf->ulReadIndex = 0;
     2fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     302:	7ac2      	ldrb	r2, [r0, #11]

    //
    // Initialize the ring buffer object.
    //
    ptRingBuf->ulSize = ulSize;
    ptRingBuf->pucBuf = pucBuf;
     304:	73c1      	strb	r1, [r0, #15]
    ptRingBuf->ulWriteIndex = ptRingBuf->ulReadIndex = 0;
     306:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
     30a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     30e:	7901      	ldrb	r1, [r0, #4]
     310:	7102      	strb	r2, [r0, #4]
     312:	0a1a      	lsrs	r2, r3, #8
     314:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     318:	7941      	ldrb	r1, [r0, #5]
     31a:	7142      	strb	r2, [r0, #5]
     31c:	0c1a      	lsrs	r2, r3, #16
     31e:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     322:	7981      	ldrb	r1, [r0, #6]
     324:	0e1b      	lsrs	r3, r3, #24
     326:	7182      	strb	r2, [r0, #6]
     328:	79c2      	ldrb	r2, [r0, #7]
    ASSERT(ulSize != 0);

    //
    // Initialize the ring buffer object.
    //
    ptRingBuf->ulSize = ulSize;
     32a:	f880 c002 	strb.w	ip, [r0, #2]
    ptRingBuf->pucBuf = pucBuf;
    ptRingBuf->ulWriteIndex = ptRingBuf->ulReadIndex = 0;
     32e:	71c3      	strb	r3, [r0, #7]
}
     330:	4770      	bx	lr

00000332 <UpdateIndexAtomic>:
//
//*****************************************************************************
static void
UpdateIndexAtomic(volatile unsigned long *pulVal, unsigned long ulDelta,
                  unsigned long ulSize)
{
     332:	b570      	push	{r4, r5, r6, lr}
     334:	4604      	mov	r4, r0
     336:	460d      	mov	r5, r1
     338:	4616      	mov	r6, r2
    tBoolean bIntsOff;

    //
    // Turn interrupts off temporarily.
    //
    bIntsOff = IntMasterDisable();
     33a:	f006 fff5 	bl	7328 <IntMasterDisable>

    //
    // Update the variable value.
    //
    *pulVal += ulDelta;
     33e:	6823      	ldr	r3, [r4, #0]
     340:	18ed      	adds	r5, r5, r3
     342:	6025      	str	r5, [r4, #0]
    //
    // Correct for wrap. We use a loop here since we don't want to use a
    // modulus operation with interrupts off but we don't want to fail in
    // case ulDelta is greater than ulSize (which is extremely unlikely but...)
    //
    while(*pulVal >= ulSize)
     344:	e002      	b.n	34c <UpdateIndexAtomic+0x1a>
    {
        *pulVal -= ulSize;
     346:	6823      	ldr	r3, [r4, #0]
     348:	1b9b      	subs	r3, r3, r6
     34a:	6023      	str	r3, [r4, #0]
    //
    // Correct for wrap. We use a loop here since we don't want to use a
    // modulus operation with interrupts off but we don't want to fail in
    // case ulDelta is greater than ulSize (which is extremely unlikely but...)
    //
    while(*pulVal >= ulSize)
     34c:	6823      	ldr	r3, [r4, #0]
     34e:	42b3      	cmp	r3, r6
     350:	d2f9      	bcs.n	346 <UpdateIndexAtomic+0x14>
    }

    //
    // Restore the interrupt state
    //
    if(!bIntsOff)
     352:	b918      	cbnz	r0, 35c <UpdateIndexAtomic+0x2a>
    {
        IntMasterEnable();
    }
}
     354:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    //
    // Restore the interrupt state
    //
    if(!bIntsOff)
    {
        IntMasterEnable();
     358:	f006 bfeb 	b.w	7332 <IntMasterEnable>
     35c:	bd70      	pop	{r4, r5, r6, pc}

0000035e <RingBufWriteOne>:
    ASSERT(RingBufFree(ptRingBuf) != 0);

    //
    // Write the data byte.
    //
    ptRingBuf->pucBuf[ptRingBuf->ulWriteIndex] = ucData;
     35e:	7903      	ldrb	r3, [r0, #4]
     360:	7942      	ldrb	r2, [r0, #5]
     362:	f890 c00d 	ldrb.w	ip, [r0, #13]
     366:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     36a:	7982      	ldrb	r2, [r0, #6]
     36c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     370:	79c2      	ldrb	r2, [r0, #7]
     372:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
     376:	7b02      	ldrb	r2, [r0, #12]
     378:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
     37c:	f890 c00e 	ldrb.w	ip, [r0, #14]
     380:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
     384:	f890 c00f 	ldrb.w	ip, [r0, #15]
     388:	ea42 620c 	orr.w	r2, r2, ip, lsl #24
     38c:	54d1      	strb	r1, [r2, r3]

    //
    // Increment the write index.
    //
    UpdateIndexAtomic(&ptRingBuf->ulWriteIndex, 1, ptRingBuf->ulSize);
     38e:	7842      	ldrb	r2, [r0, #1]
     390:	7803      	ldrb	r3, [r0, #0]
     392:	2101      	movs	r1, #1
     394:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     398:	7882      	ldrb	r2, [r0, #2]
     39a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     39e:	78c2      	ldrb	r2, [r0, #3]
     3a0:	3004      	adds	r0, #4
     3a2:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
     3a6:	e7c4      	b.n	332 <UpdateIndexAtomic>

000003a8 <RingBufWrite>:
//
//*****************************************************************************
void
RingBufWrite(tRingBufObject *ptRingBuf, unsigned char *pucData,
                unsigned long ulLength)
{
     3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     3aa:	4605      	mov	r5, r0
     3ac:	460c      	mov	r4, r1
     3ae:	4617      	mov	r7, r2
     3b0:	2600      	movs	r6, #0
    ASSERT(ulLength <= RingBufFree(ptRingBuf));

    //
    // Write the data into the ring buffer.
    //
    for(ulTemp = 0; ulTemp < ulLength; ulTemp++)
     3b2:	e004      	b.n	3be <RingBufWrite+0x16>
    {
        RingBufWriteOne(ptRingBuf, pucData[ulTemp]);
     3b4:	5da1      	ldrb	r1, [r4, r6]
     3b6:	4628      	mov	r0, r5
     3b8:	f7ff ffd1 	bl	35e <RingBufWriteOne>
    ASSERT(ulLength <= RingBufFree(ptRingBuf));

    //
    // Write the data into the ring buffer.
    //
    for(ulTemp = 0; ulTemp < ulLength; ulTemp++)
     3bc:	3601      	adds	r6, #1
     3be:	42be      	cmp	r6, r7
     3c0:	d3f8      	bcc.n	3b4 <RingBufWrite+0xc>
    {
        RingBufWriteOne(ptRingBuf, pucData[ulTemp]);
    }
}
     3c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000003c4 <RingBufAdvanceRead>:
//
//*****************************************************************************
void
RingBufAdvanceRead(tRingBufObject *ptRingBuf,
                      unsigned long ulNumBytes)
{
     3c4:	b570      	push	{r4, r5, r6, lr}
     3c6:	4604      	mov	r4, r0
     3c8:	460d      	mov	r5, r1

    //
    // Make sure that we are not being asked to remove more data than is
    // there to be removed.
    //
    ulCount = RingBufUsed(ptRingBuf);
     3ca:	f7ff feea 	bl	1a2 <RingBufUsed>
    ulCount =  (ulCount < ulNumBytes) ? ulCount : ulNumBytes;

    //
    // Advance the buffer read index by the required number of bytes.
    //
    UpdateIndexAtomic(&ptRingBuf->ulReadIndex, ulCount,
     3ce:	7862      	ldrb	r2, [r4, #1]
     3d0:	7823      	ldrb	r3, [r4, #0]
     3d2:	42a8      	cmp	r0, r5
     3d4:	bf34      	ite	cc
     3d6:	4601      	movcc	r1, r0
     3d8:	4629      	movcs	r1, r5
     3da:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     3de:	78a2      	ldrb	r2, [r4, #2]
     3e0:	f104 0008 	add.w	r0, r4, #8
     3e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     3e8:	78e2      	ldrb	r2, [r4, #3]
     3ea:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
                      ptRingBuf->ulSize);
}
     3ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ulCount =  (ulCount < ulNumBytes) ? ulCount : ulNumBytes;

    //
    // Advance the buffer read index by the required number of bytes.
    //
    UpdateIndexAtomic(&ptRingBuf->ulReadIndex, ulCount,
     3f2:	e79e      	b.n	332 <UpdateIndexAtomic>

000003f4 <RingBufReadOne>:
//! \return The byte read from the ring buffer.
//
//*****************************************************************************
unsigned char
RingBufReadOne(tRingBufObject *ptRingBuf)
{
     3f4:	b510      	push	{r4, lr}
    ASSERT(RingBufUsed(ptRingBuf) != 0);

    //
    // Write the data byte.
    //
    ucTemp = ptRingBuf->pucBuf[ptRingBuf->ulReadIndex];
     3f6:	7a03      	ldrb	r3, [r0, #8]
     3f8:	7a42      	ldrb	r2, [r0, #9]
     3fa:	7b41      	ldrb	r1, [r0, #13]
     3fc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     400:	7a82      	ldrb	r2, [r0, #10]
     402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     406:	7ac2      	ldrb	r2, [r0, #11]
     408:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
     40c:	7b02      	ldrb	r2, [r0, #12]
     40e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
     412:	7b81      	ldrb	r1, [r0, #14]
     414:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
     418:	7bc1      	ldrb	r1, [r0, #15]
     41a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
     41e:	5cd4      	ldrb	r4, [r2, r3]

    //
    // Increment the read index.
    //
    UpdateIndexAtomic(&ptRingBuf->ulReadIndex, 1, ptRingBuf->ulSize);
     420:	7842      	ldrb	r2, [r0, #1]
     422:	7803      	ldrb	r3, [r0, #0]
     424:	2101      	movs	r1, #1
     426:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     42a:	7882      	ldrb	r2, [r0, #2]
     42c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     430:	78c2      	ldrb	r2, [r0, #3]
     432:	3008      	adds	r0, #8
     434:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
     438:	f7ff ff7b 	bl	332 <UpdateIndexAtomic>

    //
    // Return the character read.
    //
    return(ucTemp);
}
     43c:	4620      	mov	r0, r4
     43e:	bd10      	pop	{r4, pc}

00000440 <RingBufRead>:
//
//*****************************************************************************
void
RingBufRead(tRingBufObject *ptRingBuf, unsigned char *pucData,
               unsigned long ulLength)
{
     440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     442:	4604      	mov	r4, r0
     444:	460d      	mov	r5, r1
     446:	4617      	mov	r7, r2
     448:	2600      	movs	r6, #0
    ASSERT(ulLength <= RingBufUsed(ptRingBuf));

    //
    // Read the data from the ring buffer.
    //
    for(ulTemp = 0; ulTemp < ulLength; ulTemp++)
     44a:	e004      	b.n	456 <RingBufRead+0x16>
    {
        pucData[ulTemp] = RingBufReadOne(ptRingBuf);
     44c:	4620      	mov	r0, r4
     44e:	f7ff ffd1 	bl	3f4 <RingBufReadOne>
     452:	55a8      	strb	r0, [r5, r6]
    ASSERT(ulLength <= RingBufUsed(ptRingBuf));

    //
    // Read the data from the ring buffer.
    //
    for(ulTemp = 0; ulTemp < ulLength; ulTemp++)
     454:	3601      	adds	r6, #1
     456:	42be      	cmp	r6, r7
     458:	d3f8      	bcc.n	44c <RingBufRead+0xc>
    {
        pucData[ulTemp] = RingBufReadOne(ptRingBuf);
    }
}
     45a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000045c <RingBufAdvanceWrite>:
//
//*****************************************************************************
void
RingBufAdvanceWrite(tRingBufObject *ptRingBuf,
                       unsigned long ulNumBytes)
{
     45c:	b570      	push	{r4, r5, r6, lr}
     45e:	4604      	mov	r4, r0
     460:	460d      	mov	r5, r1
    ASSERT(ulNumBytes <= ptRingBuf->ulSize);

    //
    // Determine how much free space we currently think the buffer has.
    //
    ulCount = RingBufFree(ptRingBuf);
     462:	f7ff fec5 	bl	1f0 <RingBufFree>
     466:	4606      	mov	r6, r0
    // Advance the buffer write index by the required number of bytes and
    // check that we have not run past the read index. Note that we must do
    // this within a critical section (interrupts disabled) to prevent
    // race conditions that could corrupt one or other of the indices.
    //
    bIntsOff = IntMasterDisable();
     468:	f006 ff5e 	bl	7328 <IntMasterDisable>

    //
    // Update the write pointer.
    //
    ptRingBuf->ulWriteIndex += ulNumBytes;
     46c:	7923      	ldrb	r3, [r4, #4]
     46e:	7962      	ldrb	r2, [r4, #5]
     470:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     474:	79a2      	ldrb	r2, [r4, #6]
     476:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     47a:	79e2      	ldrb	r2, [r4, #7]
     47c:	7921      	ldrb	r1, [r4, #4]
     47e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
     482:	18eb      	adds	r3, r5, r3
     484:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     488:	7122      	strb	r2, [r4, #4]
     48a:	0a1a      	lsrs	r2, r3, #8
     48c:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     490:	7961      	ldrb	r1, [r4, #5]
     492:	7162      	strb	r2, [r4, #5]
     494:	0c1a      	lsrs	r2, r3, #16
     496:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     49a:	79a1      	ldrb	r1, [r4, #6]
     49c:	0e1b      	lsrs	r3, r3, #24
     49e:	71a2      	strb	r2, [r4, #6]
     4a0:	79e2      	ldrb	r2, [r4, #7]
     4a2:	71e3      	strb	r3, [r4, #7]

    //
    // Check and correct for wrap.
    //
    if(ptRingBuf->ulWriteIndex >= ptRingBuf->ulSize)
     4a4:	7923      	ldrb	r3, [r4, #4]
     4a6:	7961      	ldrb	r1, [r4, #5]
     4a8:	7862      	ldrb	r2, [r4, #1]
     4aa:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
     4ae:	79a3      	ldrb	r3, [r4, #6]
     4b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     4b4:	79e3      	ldrb	r3, [r4, #7]
     4b6:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
     4ba:	7823      	ldrb	r3, [r4, #0]
     4bc:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
     4c0:	78a3      	ldrb	r3, [r4, #2]
     4c2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     4c6:	78e3      	ldrb	r3, [r4, #3]
     4c8:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
     4cc:	4291      	cmp	r1, r2
     4ce:	d31b      	bcc.n	508 <RingBufAdvanceWrite+0xac>
    {
        ptRingBuf->ulWriteIndex -= ptRingBuf->ulSize;
     4d0:	7923      	ldrb	r3, [r4, #4]
     4d2:	7961      	ldrb	r1, [r4, #5]
     4d4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
     4d8:	79a1      	ldrb	r1, [r4, #6]
     4da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     4de:	79e1      	ldrb	r1, [r4, #7]
     4e0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
     4e4:	1a9b      	subs	r3, r3, r2
     4e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     4ea:	7921      	ldrb	r1, [r4, #4]
     4ec:	7122      	strb	r2, [r4, #4]
     4ee:	0a1a      	lsrs	r2, r3, #8
     4f0:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     4f4:	7961      	ldrb	r1, [r4, #5]
     4f6:	7162      	strb	r2, [r4, #5]
     4f8:	0c1a      	lsrs	r2, r3, #16
     4fa:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     4fe:	79a1      	ldrb	r1, [r4, #6]
     500:	0e1b      	lsrs	r3, r3, #24
     502:	71a2      	strb	r2, [r4, #6]
     504:	79e2      	ldrb	r2, [r4, #7]
     506:	71e3      	strb	r3, [r4, #7]
    }

    //
    // Did the client add more bytes than the buffer had free space for?
    //
    if(ulCount < ulNumBytes)
     508:	42ae      	cmp	r6, r5
     50a:	d24d      	bcs.n	5a8 <RingBufAdvanceWrite+0x14c>
    {
        //
        // Yes - we need to advance the read pointer to ahead of the write
        // pointer to discard some of the oldest data.
        //
        ptRingBuf->ulReadIndex = ptRingBuf->ulWriteIndex + 1;
     50c:	7923      	ldrb	r3, [r4, #4]
     50e:	7962      	ldrb	r2, [r4, #5]
     510:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     514:	79a2      	ldrb	r2, [r4, #6]
     516:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     51a:	79e2      	ldrb	r2, [r4, #7]
     51c:	7a21      	ldrb	r1, [r4, #8]
     51e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
     522:	3301      	adds	r3, #1
     524:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     528:	7222      	strb	r2, [r4, #8]
     52a:	0a1a      	lsrs	r2, r3, #8
     52c:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     530:	7a61      	ldrb	r1, [r4, #9]
     532:	7262      	strb	r2, [r4, #9]
     534:	0c1a      	lsrs	r2, r3, #16
     536:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     53a:	7aa1      	ldrb	r1, [r4, #10]
     53c:	0e1b      	lsrs	r3, r3, #24
     53e:	72a2      	strb	r2, [r4, #10]
     540:	7ae2      	ldrb	r2, [r4, #11]
     542:	72e3      	strb	r3, [r4, #11]

        //
        // Correct for buffer wrap if necessary.
        //
        if(ptRingBuf->ulReadIndex >= ptRingBuf->ulSize)
     544:	7a23      	ldrb	r3, [r4, #8]
     546:	7a61      	ldrb	r1, [r4, #9]
     548:	7862      	ldrb	r2, [r4, #1]
     54a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
     54e:	7aa3      	ldrb	r3, [r4, #10]
     550:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     554:	7ae3      	ldrb	r3, [r4, #11]
     556:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
     55a:	7823      	ldrb	r3, [r4, #0]
     55c:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
     560:	78a3      	ldrb	r3, [r4, #2]
     562:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
     566:	78e3      	ldrb	r3, [r4, #3]
     568:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
     56c:	4291      	cmp	r1, r2
     56e:	d31b      	bcc.n	5a8 <RingBufAdvanceWrite+0x14c>
        {
            ptRingBuf->ulReadIndex -= ptRingBuf->ulSize;
     570:	7a23      	ldrb	r3, [r4, #8]
     572:	7a61      	ldrb	r1, [r4, #9]
     574:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
     578:	7aa1      	ldrb	r1, [r4, #10]
     57a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     57e:	7ae1      	ldrb	r1, [r4, #11]
     580:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
     584:	1a9b      	subs	r3, r3, r2
     586:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     58a:	7a21      	ldrb	r1, [r4, #8]
     58c:	7222      	strb	r2, [r4, #8]
     58e:	0a1a      	lsrs	r2, r3, #8
     590:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     594:	7a61      	ldrb	r1, [r4, #9]
     596:	7262      	strb	r2, [r4, #9]
     598:	0c1a      	lsrs	r2, r3, #16
     59a:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     59e:	7aa1      	ldrb	r1, [r4, #10]
     5a0:	0e1b      	lsrs	r3, r3, #24
     5a2:	72a2      	strb	r2, [r4, #10]
     5a4:	7ae2      	ldrb	r2, [r4, #11]
     5a6:	72e3      	strb	r3, [r4, #11]
    }

    //
    // Restore interrupts if we turned them off earlier.
    //
    if(!bIntsOff)
     5a8:	b918      	cbnz	r0, 5b2 <RingBufAdvanceWrite+0x156>
    {
        IntMasterEnable();
    }
}
     5aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    //
    // Restore interrupts if we turned them off earlier.
    //
    if(!bIntsOff)
    {
        IntMasterEnable();
     5ae:	f006 bec0 	b.w	7332 <IntMasterEnable>
     5b2:	bd70      	pop	{r4, r5, r6, pc}

000005b4 <RingBufFlush>:
//! \return None.
//
//*****************************************************************************
void
RingBufFlush(tRingBufObject *ptRingBuf)
{
     5b4:	b510      	push	{r4, lr}
     5b6:	4604      	mov	r4, r0

    //
    // Set the Read/Write pointers to be the same. Do this with interrupts
    // disabled to prevent the possibility of corruption of the read index.
    //
    bIntsOff = IntMasterDisable();
     5b8:	f006 feb6 	bl	7328 <IntMasterDisable>
    ptRingBuf->ulReadIndex = ptRingBuf->ulWriteIndex;
     5bc:	7923      	ldrb	r3, [r4, #4]
     5be:	7962      	ldrb	r2, [r4, #5]
     5c0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
     5c4:	79a2      	ldrb	r2, [r4, #6]
     5c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     5ca:	79e2      	ldrb	r2, [r4, #7]
     5cc:	7a21      	ldrb	r1, [r4, #8]
     5ce:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
     5d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     5d6:	7222      	strb	r2, [r4, #8]
     5d8:	0a1a      	lsrs	r2, r3, #8
     5da:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     5de:	7a61      	ldrb	r1, [r4, #9]
     5e0:	7262      	strb	r2, [r4, #9]
     5e2:	0c1a      	lsrs	r2, r3, #16
     5e4:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     5e8:	7aa1      	ldrb	r1, [r4, #10]
     5ea:	0e1b      	lsrs	r3, r3, #24
     5ec:	72a2      	strb	r2, [r4, #10]
     5ee:	7ae2      	ldrb	r2, [r4, #11]
     5f0:	72e3      	strb	r3, [r4, #11]
    if(!bIntsOff)
     5f2:	b918      	cbnz	r0, 5fc <RingBufFlush+0x48>
    {
        IntMasterEnable();
    }
}
     5f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    //
    bIntsOff = IntMasterDisable();
    ptRingBuf->ulReadIndex = ptRingBuf->ulWriteIndex;
    if(!bIntsOff)
    {
        IntMasterEnable();
     5f8:	f006 be9b 	b.w	7332 <IntMasterEnable>
     5fc:	bd10      	pop	{r4, pc}
	...

00000600 <UARTwrite>:
//!
//! \return Returns the count of characters written.
//
//*****************************************************************************
int UARTwrite(const char *pcBuf, unsigned long ulLen)
{
     600:	b570      	push	{r4, r5, r6, lr}
     602:	4606      	mov	r6, r0
     604:	460d      	mov	r5, r1
     606:	2400      	movs	r4, #0
	unsigned int uIdx;

	//
	// Send the characters
	//
	for (uIdx = 0; uIdx < ulLen; uIdx++)
     608:	e00b      	b.n	622 <UARTwrite+0x22>
		//
		// If the character to the UART is \n, then add a \r before it so that
		// \n is translated to \n\r in the output.
		//

		if (pcBuf[uIdx] == '\n')
     60a:	5733      	ldrsb	r3, [r6, r4]
     60c:	2b0a      	cmp	r3, #10
     60e:	d103      	bne.n	618 <UARTwrite+0x18>
		{
			UARTCharPut(UART_DEBUG_PORT, '\r');
     610:	4806      	ldr	r0, [pc, #24]	; (62c <UARTwrite+0x2c>)
     612:	210d      	movs	r1, #13
     614:	f007 fdc3 	bl	819e <UARTCharPut>
		}

		//
		// Send the character to the UART output.
		//
		UARTCharPut(UART_DEBUG_PORT, pcBuf[uIdx]);
     618:	5d31      	ldrb	r1, [r6, r4]
     61a:	4804      	ldr	r0, [pc, #16]	; (62c <UARTwrite+0x2c>)
     61c:	f007 fdbf 	bl	819e <UARTCharPut>
	unsigned int uIdx;

	//
	// Send the characters
	//
	for (uIdx = 0; uIdx < ulLen; uIdx++)
     620:	3401      	adds	r4, #1
     622:	42ac      	cmp	r4, r5
     624:	d3f1      	bcc.n	60a <UARTwrite+0xa>

	//
	// Return the number of characters written.
	//
	return (uIdx);
}
     626:	4628      	mov	r0, r5
     628:	bd70      	pop	{r4, r5, r6, pc}
     62a:	bf00      	nop
     62c:	4000d000 	.word	0x4000d000

00000630 <Print>:
//!
//! \return None.
//
//*****************************************************************************
void Print(const char *pcString, ...)
{
     630:	b40f      	push	{r0, r1, r2, r3}
     632:	b5f0      	push	{r4, r5, r6, r7, lr}
     634:	b087      	sub	sp, #28
     636:	ab0c      	add	r3, sp, #48	; 0x30
     638:	f853 4b04 	ldr.w	r4, [r3], #4
	//
	// Start the varargs processing.
	//
	va_start(vaArgP, pcString);

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
     63c:	2108      	movs	r1, #8
     63e:	4875      	ldr	r0, [pc, #468]	; (814 <Print+0x1e4>)
     640:	460a      	mov	r2, r1
	ASSERT(pcString != 0);

	//
	// Start the varargs processing.
	//
	va_start(vaArgP, pcString);
     642:	9304      	str	r3, [sp, #16]

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
     644:	f006 fc39 	bl	6eba <GPIOPinWrite>

	//
	// Loop while there are more characters in the string.
	//
	while (*pcString)
     648:	e0cf      	b.n	7ea <Print+0x1ba>
	{
		//
		// Find the first non-% character, or the end of the string.
		//
		for (ulIdx = 0; (pcString[ulIdx] != '%') && (pcString[ulIdx] != '\0'); ulIdx++)
     64a:	3101      	adds	r1, #1
     64c:	5c63      	ldrb	r3, [r4, r1]
//! was expected, an error of some kind will most likely occur.
//!
//! \return None.
//
//*****************************************************************************
void Print(const char *pcString, ...)
     64e:	190d      	adds	r5, r1, r4
	while (*pcString)
	{
		//
		// Find the first non-% character, or the end of the string.
		//
		for (ulIdx = 0; (pcString[ulIdx] != '%') && (pcString[ulIdx] != '\0'); ulIdx++)
     650:	2b25      	cmp	r3, #37	; 0x25
     652:	d001      	beq.n	658 <Print+0x28>
     654:	2b00      	cmp	r3, #0
     656:	d1f8      	bne.n	64a <Print+0x1a>
		}

		//
		// Write this portion of the string.
		//
		UARTwrite(pcString, ulIdx);
     658:	4620      	mov	r0, r4
     65a:	f7ff ffd1 	bl	600 <UARTwrite>
		pcString += ulIdx;

		//
		// See if the next character is a %.
		//
		if (*pcString == '%')
     65e:	f995 3000 	ldrsb.w	r3, [r5]
     662:	2b25      	cmp	r3, #37	; 0x25
     664:	d001      	beq.n	66a <Print+0x3a>
     666:	462c      	mov	r4, r5
     668:	e0bf      	b.n	7ea <Print+0x1ba>
		{
			//
			// Skip the %.
			//
			pcString++;
     66a:	1c68      	adds	r0, r5, #1
     66c:	f04f 0e20 	mov.w	lr, #32
     670:	2500      	movs	r5, #0
			again:

			//
			// Determine how to handle the next character.
			//
			switch (*pcString++)
     672:	4604      	mov	r4, r0
     674:	f814 2b01 	ldrb.w	r2, [r4], #1
     678:	b253      	sxtb	r3, r2
     67a:	2b64      	cmp	r3, #100	; 0x64
     67c:	d02c      	beq.n	6d8 <Print+0xa8>
     67e:	dc0d      	bgt.n	69c <Print+0x6c>
     680:	2b39      	cmp	r3, #57	; 0x39
     682:	dc05      	bgt.n	690 <Print+0x60>
     684:	2b30      	cmp	r3, #48	; 0x30
     686:	da14      	bge.n	6b2 <Print+0x82>
     688:	2b25      	cmp	r3, #37	; 0x25
     68a:	f040 80aa 	bne.w	7e2 <Print+0x1b2>
     68e:	e0a6      	b.n	7de <Print+0x1ae>
     690:	2b58      	cmp	r3, #88	; 0x58
     692:	d04d      	beq.n	730 <Print+0x100>
     694:	2b63      	cmp	r3, #99	; 0x63
     696:	f040 80a4 	bne.w	7e2 <Print+0x1b2>
     69a:	e015      	b.n	6c8 <Print+0x98>
     69c:	2b73      	cmp	r3, #115	; 0x73
     69e:	d027      	beq.n	6f0 <Print+0xc0>
     6a0:	dc01      	bgt.n	6a6 <Print+0x76>
     6a2:	2b70      	cmp	r3, #112	; 0x70
     6a4:	e002      	b.n	6ac <Print+0x7c>
     6a6:	2b75      	cmp	r3, #117	; 0x75
     6a8:	d03b      	beq.n	722 <Print+0xf2>
     6aa:	2b78      	cmp	r3, #120	; 0x78
     6ac:	f040 8099 	bne.w	7e2 <Print+0x1b2>
     6b0:	e03e      	b.n	730 <Print+0x100>
			{
				//
				// If this is a zero, and it is the first digit, then the
				// fill character is a zero instead of a space.
				//
				if ((pcString[-1] == '0') && (ulCount == 0))
     6b2:	d102      	bne.n	6ba <Print+0x8a>
     6b4:	2d00      	cmp	r5, #0
     6b6:	bf08      	it	eq
     6b8:	469e      	moveq	lr, r3

				//
				// Update the digit count.
				//
				ulCount *= 10;
				ulCount += pcString[-1] - '0';
     6ba:	b252      	sxtb	r2, r2
     6bc:	3a30      	subs	r2, #48	; 0x30
     6be:	230a      	movs	r3, #10
     6c0:	fb03 2505 	mla	r5, r3, r5, r2
     6c4:	4620      	mov	r0, r4

				//
				// Get the next character.
				//
				goto again;
     6c6:	e7d4      	b.n	672 <Print+0x42>
			case 'c':
			{
				//
				// Get the value from the varargs.
				//
				ulValue = va_arg(vaArgP, unsigned long);
     6c8:	9b04      	ldr	r3, [sp, #16]
     6ca:	a806      	add	r0, sp, #24
     6cc:	1d1a      	adds	r2, r3, #4
     6ce:	681b      	ldr	r3, [r3, #0]
     6d0:	9204      	str	r2, [sp, #16]
     6d2:	f840 3d04 	str.w	r3, [r0, #-4]!
     6d6:	e082      	b.n	7de <Print+0x1ae>
			case 'd':
			{
				//
				// Get the value from the varargs.
				//
				ulValue = va_arg(vaArgP, unsigned long);
     6d8:	9b04      	ldr	r3, [sp, #16]
     6da:	1d1a      	adds	r2, r3, #4
     6dc:	681b      	ldr	r3, [r3, #0]
     6de:	9204      	str	r2, [sp, #16]

				//
				// If the value is negative, make it positive and indicate
				// that a minus sign is needed.
				//
				if ((long) ulValue < 0)
     6e0:	2b00      	cmp	r3, #0
			case 'd':
			{
				//
				// Get the value from the varargs.
				//
				ulValue = va_arg(vaArgP, unsigned long);
     6e2:	9305      	str	r3, [sp, #20]

				//
				// If the value is negative, make it positive and indicate
				// that a minus sign is needed.
				//
				if ((long) ulValue < 0)
     6e4:	da22      	bge.n	72c <Print+0xfc>
				{
					//
					// Make the value positive.
					//
					ulValue = -(long) ulValue;
     6e6:	425b      	negs	r3, r3
     6e8:	9305      	str	r3, [sp, #20]
     6ea:	2201      	movs	r2, #1
     6ec:	230a      	movs	r3, #10
     6ee:	e026      	b.n	73e <Print+0x10e>
			case 's':
			{
				//
				// Get the string pointer from the varargs.
				//
				pcStr = va_arg(vaArgP, char *);
     6f0:	9b04      	ldr	r3, [sp, #16]
     6f2:	2600      	movs	r6, #0
     6f4:	1d1a      	adds	r2, r3, #4
     6f6:	9204      	str	r2, [sp, #16]
     6f8:	6818      	ldr	r0, [r3, #0]

				//
				// Determine the length of the string.
				//
				for (ulIdx = 0; pcStr[ulIdx] != '\0'; ulIdx++)
     6fa:	e000      	b.n	6fe <Print+0xce>
     6fc:	3601      	adds	r6, #1
     6fe:	5783      	ldrsb	r3, [r0, r6]
     700:	2b00      	cmp	r3, #0
     702:	d1fb      	bne.n	6fc <Print+0xcc>
				}

				//
				// Write the string.
				//
				UARTwrite(pcStr, ulIdx);
     704:	4631      	mov	r1, r6
     706:	f7ff ff7b 	bl	600 <UARTwrite>

				//
				// Write any required padding spaces
				//
				if (ulCount > ulIdx)
     70a:	42b5      	cmp	r5, r6
     70c:	d96d      	bls.n	7ea <Print+0x1ba>
				{
					ulCount -= ulIdx;
     70e:	1bad      	subs	r5, r5, r6
					while (ulCount--)
     710:	e004      	b.n	71c <Print+0xec>
					{
						UARTwrite(" ", 1);
     712:	4841      	ldr	r0, [pc, #260]	; (818 <Print+0x1e8>)
     714:	2101      	movs	r1, #1
     716:	f7ff ff73 	bl	600 <UARTwrite>
     71a:	3d01      	subs	r5, #1
				// Write any required padding spaces
				//
				if (ulCount > ulIdx)
				{
					ulCount -= ulIdx;
					while (ulCount--)
     71c:	2d00      	cmp	r5, #0
     71e:	d1f8      	bne.n	712 <Print+0xe2>
     720:	e063      	b.n	7ea <Print+0x1ba>
			case 'u':
			{
				//
				// Get the value from the varargs.
				//
				ulValue = va_arg(vaArgP, unsigned long);
     722:	9b04      	ldr	r3, [sp, #16]
     724:	1d1a      	adds	r2, r3, #4
     726:	681b      	ldr	r3, [r3, #0]
     728:	9204      	str	r2, [sp, #16]
     72a:	9305      	str	r3, [sp, #20]
     72c:	2200      	movs	r2, #0
     72e:	e7dd      	b.n	6ec <Print+0xbc>
			case 'p':
			{
				//
				// Get the value from the varargs.
				//
				ulValue = va_arg(vaArgP, unsigned long);
     730:	9b04      	ldr	r3, [sp, #16]
     732:	1d1a      	adds	r2, r3, #4
     734:	681b      	ldr	r3, [r3, #0]
     736:	9204      	str	r2, [sp, #16]
     738:	9305      	str	r3, [sp, #20]
     73a:	2200      	movs	r2, #0
     73c:	2310      	movs	r3, #16

				//
				// Determine the number of digits in the string version of
				// the value.
				//
				convert: for (ulIdx = 1; (((ulIdx * ulBase) <= ulValue)
     73e:	9f05      	ldr	r7, [sp, #20]
     740:	2001      	movs	r0, #1
     742:	e001      	b.n	748 <Print+0x118>
						&& (((ulIdx * ulBase) / ulBase) == ulIdx)); ulIdx
						*= ulBase, ulCount--)
     744:	3d01      	subs	r5, #1
     746:	4608      	mov	r0, r1

				//
				// Determine the number of digits in the string version of
				// the value.
				//
				convert: for (ulIdx = 1; (((ulIdx * ulBase) <= ulValue)
     748:	fb03 f100 	mul.w	r1, r3, r0
     74c:	42b9      	cmp	r1, r7
     74e:	d803      	bhi.n	758 <Print+0x128>
     750:	fbb1 fcf3 	udiv	ip, r1, r3
     754:	4584      	cmp	ip, r0
     756:	d0f5      	beq.n	744 <Print+0x114>

				//
				// If the value is negative, reduce the count of padding
				// characters needed.
				//
				if (ulNeg)
     758:	b90a      	cbnz	r2, 75e <Print+0x12e>
     75a:	4611      	mov	r1, r2
     75c:	e00c      	b.n	778 <Print+0x148>

				//
				// If the value is negative and the value is padded with
				// zeros, then place the minus sign before the padding.
				//
				if (ulNeg && (cFill == '0'))
     75e:	fa4f f28e 	sxtb.w	r2, lr
				// If the value is negative, reduce the count of padding
				// characters needed.
				//
				if (ulNeg)
				{
					ulCount--;
     762:	3d01      	subs	r5, #1

				//
				// If the value is negative and the value is padded with
				// zeros, then place the minus sign before the padding.
				//
				if (ulNeg && (cFill == '0'))
     764:	2a30      	cmp	r2, #48	; 0x30
     766:	d002      	beq.n	76e <Print+0x13e>
     768:	2201      	movs	r2, #1
     76a:	2100      	movs	r1, #0
     76c:	e004      	b.n	778 <Print+0x148>
				{
					//
					// Place the minus sign in the output buffer.
					//
					pcBuf[ulPos++] = '-';
     76e:	222d      	movs	r2, #45	; 0x2d
     770:	f88d 2000 	strb.w	r2, [sp]
     774:	2101      	movs	r1, #1
     776:	3a2d      	subs	r2, #45	; 0x2d

				//
				// Provide additional padding at the beginning of the
				// string conversion if needed.
				//
				if ((ulCount > 1) && (ulCount < 16))
     778:	f1a5 0c02 	sub.w	ip, r5, #2
     77c:	f1bc 0f0d 	cmp.w	ip, #13
     780:	d80d      	bhi.n	79e <Print+0x16e>
     782:	466e      	mov	r6, sp
     784:	1876      	adds	r6, r6, r1
     786:	f04f 0c00 	mov.w	ip, #0
				{
					for (ulCount--; ulCount; ulCount--)
     78a:	e001      	b.n	790 <Print+0x160>
					{
						pcBuf[ulPos++] = cFill;
     78c:	f806 ec01 	strb.w	lr, [r6, #-1]
     790:	f10c 0c01 	add.w	ip, ip, #1
     794:	3601      	adds	r6, #1
				// Provide additional padding at the beginning of the
				// string conversion if needed.
				//
				if ((ulCount > 1) && (ulCount < 16))
				{
					for (ulCount--; ulCount; ulCount--)
     796:	45ac      	cmp	ip, r5
     798:	d1f8      	bne.n	78c <Print+0x15c>
//! was expected, an error of some kind will most likely occur.
//!
//! \return None.
//
//*****************************************************************************
void Print(const char *pcString, ...)
     79a:	4461      	add	r1, ip
     79c:	3901      	subs	r1, #1

				//
				// If the value is negative, then place the minus sign
				// before the number.
				//
				if (ulNeg)
     79e:	b142      	cbz	r2, 7b2 <Print+0x182>
				{
					//
					// Place the minus sign in the output buffer.
					//
					pcBuf[ulPos++] = '-';
     7a0:	f10d 0c18 	add.w	ip, sp, #24
     7a4:	eb0c 0201 	add.w	r2, ip, r1
     7a8:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
     7ac:	f802 cc18 	strb.w	ip, [r2, #-24]
     7b0:	3101      	adds	r1, #1
     7b2:	466a      	mov	r2, sp
     7b4:	1852      	adds	r2, r2, r1
     7b6:	e00d      	b.n	7d4 <Print+0x1a4>
				//
				// Convert the value into a string.
				//
				for (; ulIdx; ulIdx /= ulBase)
				{
					pcBuf[ulPos++] = g_pcHex[(ulValue / ulIdx) % ulBase];
     7b8:	fbb7 fcf0 	udiv	ip, r7, r0
     7bc:	fbbc fef3 	udiv	lr, ip, r3
     7c0:	fb03 cc1e 	mls	ip, r3, lr, ip
     7c4:	4d15      	ldr	r5, [pc, #84]	; (81c <Print+0x1ec>)
     7c6:	3101      	adds	r1, #1
     7c8:	f81c c005 	ldrb.w	ip, [ip, r5]
				}

				//
				// Convert the value into a string.
				//
				for (; ulIdx; ulIdx /= ulBase)
     7cc:	fbb0 f0f3 	udiv	r0, r0, r3
				{
					pcBuf[ulPos++] = g_pcHex[(ulValue / ulIdx) % ulBase];
     7d0:	f802 cc01 	strb.w	ip, [r2, #-1]
				}

				//
				// Convert the value into a string.
				//
				for (; ulIdx; ulIdx /= ulBase)
     7d4:	3201      	adds	r2, #1
     7d6:	2800      	cmp	r0, #0
     7d8:	d1ee      	bne.n	7b8 <Print+0x188>
				}

				//
				// Write the string.
				//
				UARTwrite(pcBuf, ulPos);
     7da:	4668      	mov	r0, sp
     7dc:	e003      	b.n	7e6 <Print+0x1b6>
			case '%':
			{
				//
				// Simply write a single %.
				//
				UARTwrite(pcString - 1, 1);
     7de:	2101      	movs	r1, #1
     7e0:	e001      	b.n	7e6 <Print+0x1b6>
			default:
			{
				//
				// Indicate an error.
				//
				UARTwrite("ERROR", 5);
     7e2:	480f      	ldr	r0, [pc, #60]	; (820 <Print+0x1f0>)
     7e4:	2105      	movs	r1, #5
     7e6:	f7ff ff0b 	bl	600 <UARTwrite>
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);

	//
	// Loop while there are more characters in the string.
	//
	while (*pcString)
     7ea:	f994 3000 	ldrsb.w	r3, [r4]
     7ee:	b10b      	cbz	r3, 7f4 <Print+0x1c4>
     7f0:	2100      	movs	r1, #0
     7f2:	e72b      	b.n	64c <Print+0x1c>
			}
			}
		}
	}

	while (UARTBusy(UART1_BASE))
     7f4:	480b      	ldr	r0, [pc, #44]	; (824 <Print+0x1f4>)
     7f6:	f007 fce4 	bl	81c2 <UARTBusy>
     7fa:	4602      	mov	r2, r0
     7fc:	2800      	cmp	r0, #0
     7fe:	d1f9      	bne.n	7f4 <Print+0x1c4>
	{
	}
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
     800:	4804      	ldr	r0, [pc, #16]	; (814 <Print+0x1e4>)
     802:	2108      	movs	r1, #8
     804:	f006 fb59 	bl	6eba <GPIOPinWrite>

	//
	// End the varargs processing.
	//
	va_end(vaArgP);
}
     808:	b007      	add	sp, #28
     80a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
     80e:	b004      	add	sp, #16
     810:	4770      	bx	lr
     812:	bf00      	nop
     814:	40026000 	.word	0x40026000
     818:	00009124 	.word	0x00009124
     81c:	00009126 	.word	0x00009126
     820:	00009137 	.word	0x00009137
     824:	4000d000 	.word	0x4000d000

00000828 <isnotdigit>:

	if (*buf < '0' || *buf > 9 || *buf != '.')
		return 1;
	else
		return 0;
}
     828:	2001      	movs	r0, #1
     82a:	4770      	bx	lr

0000082c <strncpy>:
char *
strncpy (s1, s2, n)
     char *s1;
     const char *s2;
     unsigned long n;
{
     82c:	b530      	push	{r4, r5, lr}
  char c;
  char *s = s1;

  --s1;
     82e:	1e44      	subs	r4, r0, #1

  if (n >= 4)
     830:	2a03      	cmp	r2, #3
     832:	d91d      	bls.n	870 <strncpy+0x44>
    {
      unsigned long n4 = n >> 2;
     834:	ea4f 0c92 	mov.w	ip, r2, lsr #2
     838:	4603      	mov	r3, r0

      for (;;)
	{
	  c = *s2++;
     83a:	780d      	ldrb	r5, [r1, #0]
     83c:	461c      	mov	r4, r3
	  *++s1 = c;
     83e:	701d      	strb	r5, [r3, #0]
	  if (c == '\0')
     840:	b18d      	cbz	r5, 866 <strncpy+0x3a>
	    break;
	  c = *s2++;
     842:	784d      	ldrb	r5, [r1, #1]
     844:	1c5c      	adds	r4, r3, #1
	  *++s1 = c;
     846:	705d      	strb	r5, [r3, #1]
	  if (c == '\0')
     848:	b16d      	cbz	r5, 866 <strncpy+0x3a>
	    break;
	  c = *s2++;
     84a:	788d      	ldrb	r5, [r1, #2]
     84c:	1c9c      	adds	r4, r3, #2
	  *++s1 = c;
     84e:	709d      	strb	r5, [r3, #2]
	  if (c == '\0')
     850:	b14d      	cbz	r5, 866 <strncpy+0x3a>
	    break;
	  c = *s2++;
     852:	78cd      	ldrb	r5, [r1, #3]
     854:	1cdc      	adds	r4, r3, #3
	  *++s1 = c;
     856:	70dd      	strb	r5, [r3, #3]
	  if (c == '\0')
     858:	b12d      	cbz	r5, 866 <strncpy+0x3a>
//! @{
//
//*****************************************************************************

char *
strncpy (s1, s2, n)
     85a:	3104      	adds	r1, #4
	    break;
	  c = *s2++;
	  *++s1 = c;
	  if (c == '\0')
	    break;
	  if (--n4 == 0)
     85c:	3304      	adds	r3, #4
     85e:	f1bc 0c01 	subs.w	ip, ip, #1
     862:	d1ea      	bne.n	83a <strncpy+0xe>
     864:	e004      	b.n	870 <strncpy+0x44>
	    goto last_chars;
	}
      n = n - (s1 - s) - 1;
     866:	3a01      	subs	r2, #1
     868:	1b03      	subs	r3, r0, r4
      if (n == 0)
     86a:	18d2      	adds	r2, r2, r3
     86c:	d10c      	bne.n	888 <strncpy+0x5c>
     86e:	bd30      	pop	{r4, r5, pc}
      goto zero_fill;
    }

 last_chars:
  n &= 3;
  if (n == 0)
     870:	f012 0203 	ands.w	r2, r2, #3
     874:	d011      	beq.n	89a <strncpy+0x6e>
     876:	2300      	movs	r3, #0
    return s;

  do
    {
      c = *s2++;
     878:	5ccd      	ldrb	r5, [r1, r3]
      *++s1 = c;
      if (--n == 0)
     87a:	3a01      	subs	r2, #1
    return s;

  do
    {
      c = *s2++;
      *++s1 = c;
     87c:	f804 5f01 	strb.w	r5, [r4, #1]!
      if (--n == 0)
     880:	d00b      	beq.n	89a <strncpy+0x6e>
     882:	3301      	adds	r3, #1
	return s;
    }
  while (c != '\0');
     884:	2d00      	cmp	r5, #0
     886:	d1f7      	bne.n	878 <strncpy+0x4c>
     888:	2300      	movs	r3, #0

 zero_fill:
  do
    *++s1 = '\0';
     88a:	18e1      	adds	r1, r4, r3
     88c:	3301      	adds	r3, #1
     88e:	f04f 0c00 	mov.w	ip, #0
  while (--n > 0);
     892:	429a      	cmp	r2, r3
    }
  while (c != '\0');

 zero_fill:
  do
    *++s1 = '\0';
     894:	f881 c001 	strb.w	ip, [r1, #1]
  while (--n > 0);
     898:	d1f7      	bne.n	88a <strncpy+0x5e>

  return s;
}
     89a:	bd30      	pop	{r4, r5, pc}

0000089c <memcpy>:
	unsigned long *pulSrc, *pulDest;

	pulSrc  = (unsigned long) dstpp;
	pulDest = (unsigned long) srcpp;

	for (i=0; i<len; i++)
     89c:	2300      	movs	r3, #0
     89e:	b510      	push	{r4, lr}
     8a0:	469c      	mov	ip, r3
     8a2:	e004      	b.n	8ae <memcpy+0x12>
	{
		*pulDest++ = *pulSrc++;
     8a4:	58c4      	ldr	r4, [r0, r3]
	unsigned long *pulSrc, *pulDest;

	pulSrc  = (unsigned long) dstpp;
	pulDest = (unsigned long) srcpp;

	for (i=0; i<len; i++)
     8a6:	f10c 0c01 	add.w	ip, ip, #1
	{
		*pulDest++ = *pulSrc++;
     8aa:	50cc      	str	r4, [r1, r3]
	unsigned long *pulSrc, *pulDest;

	pulSrc  = (unsigned long) dstpp;
	pulDest = (unsigned long) srcpp;

	for (i=0; i<len; i++)
     8ac:	3304      	adds	r3, #4
     8ae:	4594      	cmp	ip, r2
     8b0:	d3f8      	bcc.n	8a4 <memcpy+0x8>
	{
		*pulDest++ = *pulSrc++;
	}

	return dstpp;
}
     8b2:	bd10      	pop	{r4, pc}

000008b4 <strncmp>:
     unsigned long n;
{
  char c1 = '\0';
  char c2 = '\0';

  if (n >= 4)
     8b4:	2a03      	cmp	r2, #3
int
strncmp (s1, s2, n)
     const char *s1;
     const char *s2;
     unsigned long n;
{
     8b6:	b510      	push	{r4, lr}
  char c1 = '\0';
  char c2 = '\0';

  if (n >= 4)
     8b8:	d920      	bls.n	8fc <strncmp+0x48>
    {
      unsigned long n4 = n >> 2;
     8ba:	ea4f 0c92 	mov.w	ip, r2, lsr #2
      do
	{
	  c1 = (unsigned char) *s1++;
     8be:	7803      	ldrb	r3, [r0, #0]
	  c2 = (unsigned char) *s2++;
     8c0:	780c      	ldrb	r4, [r1, #0]
	  if (c1 == '\0' || c1 != c2)
     8c2:	b183      	cbz	r3, 8e6 <strncmp+0x32>
     8c4:	429c      	cmp	r4, r3
     8c6:	d10e      	bne.n	8e6 <strncmp+0x32>
	    return c1 - c2;
	  c1 = (unsigned char) *s1++;
     8c8:	7843      	ldrb	r3, [r0, #1]
	  c2 = (unsigned char) *s2++;
     8ca:	784c      	ldrb	r4, [r1, #1]
	  if (c1 == '\0' || c1 != c2)
     8cc:	b15b      	cbz	r3, 8e6 <strncmp+0x32>
     8ce:	429c      	cmp	r4, r3
     8d0:	d109      	bne.n	8e6 <strncmp+0x32>
	    return c1 - c2;
	  c1 = (unsigned char) *s1++;
     8d2:	7883      	ldrb	r3, [r0, #2]
	  c2 = (unsigned char) *s2++;
     8d4:	788c      	ldrb	r4, [r1, #2]
	  if (c1 == '\0' || c1 != c2)
     8d6:	b133      	cbz	r3, 8e6 <strncmp+0x32>
     8d8:	429c      	cmp	r4, r3
     8da:	d104      	bne.n	8e6 <strncmp+0x32>
	    return c1 - c2;
	  c1 = (unsigned char) *s1++;
     8dc:	78c3      	ldrb	r3, [r0, #3]
	  c2 = (unsigned char) *s2++;
     8de:	78cc      	ldrb	r4, [r1, #3]
	  if (c1 == '\0' || c1 != c2)
     8e0:	b10b      	cbz	r3, 8e6 <strncmp+0x32>
     8e2:	429c      	cmp	r4, r3
     8e4:	d003      	beq.n	8ee <strncmp+0x3a>
	    return c1 - c2;
     8e6:	b258      	sxtb	r0, r3
     8e8:	b264      	sxtb	r4, r4
     8ea:	1b00      	subs	r0, r0, r4
     8ec:	bd10      	pop	{r4, pc}

	return dstpp;
}

int
strncmp (s1, s2, n)
     8ee:	3004      	adds	r0, #4
     8f0:	3104      	adds	r1, #4
	    return c1 - c2;
	  c1 = (unsigned char) *s1++;
	  c2 = (unsigned char) *s2++;
	  if (c1 == '\0' || c1 != c2)
	    return c1 - c2;
	} while (--n4 > 0);
     8f2:	f1bc 0c01 	subs.w	ip, ip, #1
     8f6:	d1e2      	bne.n	8be <strncmp+0xa>
      n &= 3;
     8f8:	f002 0203 	and.w	r2, r2, #3
     8fc:	2300      	movs	r3, #0
     8fe:	e00d      	b.n	91c <strncmp+0x68>
    }

  while (n > 0)
    {
      c1 = (unsigned char) *s1++;
     900:	5cc4      	ldrb	r4, [r0, r3]
      c2 = (unsigned char) *s2++;
     902:	f811 c003 	ldrb.w	ip, [r1, r3]
      if (c1 == '\0' || c1 != c2)
     906:	b114      	cbz	r4, 90e <strncmp+0x5a>
     908:	3301      	adds	r3, #1
     90a:	45a4      	cmp	ip, r4
     90c:	d005      	beq.n	91a <strncmp+0x66>
	return c1 - c2;
     90e:	b260      	sxtb	r0, r4
     910:	fa4f fc8c 	sxtb.w	ip, ip
     914:	ebcc 0000 	rsb	r0, ip, r0
     918:	bd10      	pop	{r4, pc}
      n--;
     91a:	3a01      	subs	r2, #1
	    return c1 - c2;
	} while (--n4 > 0);
      n &= 3;
    }

  while (n > 0)
     91c:	2a00      	cmp	r2, #0
     91e:	d1ef      	bne.n	900 <strncmp+0x4c>
     920:	4610      	mov	r0, r2
	return c1 - c2;
      n--;
    }

  return c1 - c2;
}
     922:	bd10      	pop	{r4, pc}

00000924 <strlen>:

unsigned long
strlen (str)
     const char *str;
{
     924:	4603      	mov	r3, r0
  const unsigned long int *longword_ptr;
  unsigned long int longword, himagic, lomagic;

  /* Handle the first few characters by reading one character at a time.
     Do this until CHAR_PTR is aligned on a longword boundary.  */
  for (char_ptr = str; ((unsigned long int) char_ptr
     926:	e003      	b.n	930 <strlen+0xc>
			& (sizeof (longword) - 1)) != 0;
       ++char_ptr)
    if (*char_ptr == '\0')
     928:	f993 2000 	ldrsb.w	r2, [r3]
     92c:	b182      	cbz	r2, 950 <strlen+0x2c>

  /* Handle the first few characters by reading one character at a time.
     Do this until CHAR_PTR is aligned on a longword boundary.  */
  for (char_ptr = str; ((unsigned long int) char_ptr
			& (sizeof (longword) - 1)) != 0;
       ++char_ptr)
     92e:	3301      	adds	r3, #1
  const unsigned long int *longword_ptr;
  unsigned long int longword, himagic, lomagic;

  /* Handle the first few characters by reading one character at a time.
     Do this until CHAR_PTR is aligned on a longword boundary.  */
  for (char_ptr = str; ((unsigned long int) char_ptr
     930:	f013 0f03 	tst.w	r3, #3
     934:	d1f8      	bne.n	928 <strlen+0x4>
     936:	e000      	b.n	93a <strlen+0x16>
      /* 64-bit version of the magic.  */
      /* Do the shift in two steps to avoid a warning if long has 32 bits.  */
      himagic = ((himagic << 16) << 16) | himagic;
      lomagic = ((lomagic << 16) << 16) | lomagic;
    }
  if (sizeof (longword) > 8)
     938:	3304      	adds	r3, #4
  /* Instead of the traditional loop which tests each character,
     we will test a longword at a time.  The tricky part is testing
     if *any of the four* bytes in the longword in question are zero.  */
  for (;;)
    {
      longword = *longword_ptr++;
     93a:	681a      	ldr	r2, [r3, #0]

      if (((longword - lomagic) & ~longword & himagic) != 0)
     93c:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
     940:	ea21 0202 	bic.w	r2, r1, r2
     944:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
     948:	d0f6      	beq.n	938 <strlen+0x14>
	  /* Which of the bytes was the zero?  If none of them were, it was
	     a misfire; continue the search.  */

	  const char *cp = (const char *) (longword_ptr - 1);

	  if (cp[0] == 0)
     94a:	f993 2000 	ldrsb.w	r2, [r3]
     94e:	b90a      	cbnz	r2, 954 <strlen+0x30>
	    return cp - str;
     950:	1a18      	subs	r0, r3, r0
     952:	4770      	bx	lr
	  if (cp[1] == 0)
     954:	f993 2001 	ldrsb.w	r2, [r3, #1]
     958:	b912      	cbnz	r2, 960 <strlen+0x3c>
	    return cp - str + 1;
     95a:	f1c0 0001 	rsb	r0, r0, #1
     95e:	e004      	b.n	96a <strlen+0x46>
	  if (cp[2] == 0)
     960:	f993 2002 	ldrsb.w	r2, [r3, #2]
     964:	b91a      	cbnz	r2, 96e <strlen+0x4a>
	    return cp - str + 2;
     966:	f1c0 0002 	rsb	r0, r0, #2
     96a:	18c0      	adds	r0, r0, r3
     96c:	4770      	bx	lr
	  if (cp[3] == 0)
     96e:	f993 2003 	ldrsb.w	r2, [r3, #3]
     972:	2a00      	cmp	r2, #0
     974:	d1e0      	bne.n	938 <strlen+0x14>
	    return cp - str + 3;
     976:	f1c0 0003 	rsb	r0, r0, #3
     97a:	18c0      	adds	r0, r0, r3
	      if (cp[7] == 0)
		return cp - str + 7;
	    }
	}
    }
}
     97c:	4770      	bx	lr

0000097e <uvsnprintf>:
//
//*****************************************************************************
int
uvsnprintf(char *pcBuf, unsigned long ulSize, const char *pcString,
           va_list vaArgP)
{
     97e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     982:	4604      	mov	r4, r0
     984:	4691      	mov	r9, r2
     986:	461f      	mov	r7, r3
    ASSERT(ulSize != 0);

    //
    // Adjust buffer size limit to allow one space for null termination.
    //
    if(ulSize)
     988:	460d      	mov	r5, r1
     98a:	b101      	cbz	r1, 98e <uvsnprintf+0x10>
    {
        ulSize--;
     98c:	1e4d      	subs	r5, r1, #1
     98e:	2600      	movs	r6, #0
     990:	e10d      	b.n	bae <uvsnprintf+0x230>
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ulIdx = 0; (pcString[ulIdx] != '%') && (pcString[ulIdx] != '\0');
            ulIdx++)
     992:	f108 0801 	add.w	r8, r8, #1
    while(*pcString)
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ulIdx = 0; (pcString[ulIdx] != '%') && (pcString[ulIdx] != '\0');
     996:	f819 3008 	ldrb.w	r3, [r9, r8]
//! including the NULL termination character, regardless of space in the
//! buffer.
//
//*****************************************************************************
int
uvsnprintf(char *pcBuf, unsigned long ulSize, const char *pcString,
     99a:	eb08 0a09 	add.w	sl, r8, r9
    while(*pcString)
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ulIdx = 0; (pcString[ulIdx] != '%') && (pcString[ulIdx] != '\0');
     99e:	2b25      	cmp	r3, #37	; 0x25
     9a0:	d001      	beq.n	9a6 <uvsnprintf+0x28>
     9a2:	2b00      	cmp	r3, #0
     9a4:	d1f5      	bne.n	992 <uvsnprintf+0x14>
        //
        // Write this portion of the string to the output buffer.  If there are
        // more characters to write than there is space in the buffer, then
        // only write as much as will fit in the buffer.
        //
        if(ulIdx > ulSize)
     9a6:	45a8      	cmp	r8, r5
        {
            strncpy(pcBuf, pcString, ulSize);
     9a8:	4620      	mov	r0, r4
     9aa:	4649      	mov	r1, r9
        //
        // Write this portion of the string to the output buffer.  If there are
        // more characters to write than there is space in the buffer, then
        // only write as much as will fit in the buffer.
        //
        if(ulIdx > ulSize)
     9ac:	d905      	bls.n	9ba <uvsnprintf+0x3c>
        {
            strncpy(pcBuf, pcString, ulSize);
     9ae:	462a      	mov	r2, r5
            pcBuf += ulSize;
     9b0:	1964      	adds	r4, r4, r5
        // more characters to write than there is space in the buffer, then
        // only write as much as will fit in the buffer.
        //
        if(ulIdx > ulSize)
        {
            strncpy(pcBuf, pcString, ulSize);
     9b2:	f7ff ff3b 	bl	82c <strncpy>
            pcBuf += ulSize;
     9b6:	2500      	movs	r5, #0
     9b8:	e005      	b.n	9c6 <uvsnprintf+0x48>
            ulSize = 0;
        }
        else
        {
            strncpy(pcBuf, pcString, ulIdx);
     9ba:	4642      	mov	r2, r8
     9bc:	f7ff ff36 	bl	82c <strncpy>
            pcBuf += ulIdx;
     9c0:	4444      	add	r4, r8
            ulSize -= ulIdx;
     9c2:	ebc8 0505 	rsb	r5, r8, r5
        pcString += ulIdx;

        //
        // See if the next character is a %.
        //
        if(*pcString == '%')
     9c6:	f99a 3000 	ldrsb.w	r3, [sl]
        //
        // Update the conversion count.  This will be the number of characters
        // that should have been written, even if there was not room in the
        // buffer.
        //
        iConvertCount += ulIdx;
     9ca:	4446      	add	r6, r8
        pcString += ulIdx;

        //
        // See if the next character is a %.
        //
        if(*pcString == '%')
     9cc:	2b25      	cmp	r3, #37	; 0x25
     9ce:	d001      	beq.n	9d4 <uvsnprintf+0x56>
     9d0:	46d1      	mov	r9, sl
     9d2:	e0ec      	b.n	bae <uvsnprintf+0x230>
     9d4:	462b      	mov	r3, r5
     9d6:	f10a 0102 	add.w	r1, sl, #2
     9da:	f04f 0b20 	mov.w	fp, #32
     9de:	f04f 0800 	mov.w	r8, #0
again:

            //
            // Determine how to handle the next character.
            //
            switch(*pcString++)
     9e2:	f811 0c01 	ldrb.w	r0, [r1, #-1]
     9e6:	4689      	mov	r9, r1
     9e8:	b242      	sxtb	r2, r0
     9ea:	2a64      	cmp	r2, #100	; 0x64
     9ec:	d02c      	beq.n	a48 <uvsnprintf+0xca>
     9ee:	dc0d      	bgt.n	a0c <uvsnprintf+0x8e>
     9f0:	2a39      	cmp	r2, #57	; 0x39
     9f2:	dc05      	bgt.n	a00 <uvsnprintf+0x82>
     9f4:	2a30      	cmp	r2, #48	; 0x30
     9f6:	da14      	bge.n	a22 <uvsnprintf+0xa4>
     9f8:	2a25      	cmp	r2, #37	; 0x25
     9fa:	f040 80c8 	bne.w	b8e <uvsnprintf+0x210>
     9fe:	e0bf      	b.n	b80 <uvsnprintf+0x202>
     a00:	2a58      	cmp	r2, #88	; 0x58
     a02:	d067      	beq.n	ad4 <uvsnprintf+0x156>
     a04:	2a63      	cmp	r2, #99	; 0x63
     a06:	f040 80c2 	bne.w	b8e <uvsnprintf+0x210>
     a0a:	e016      	b.n	a3a <uvsnprintf+0xbc>
     a0c:	2a73      	cmp	r2, #115	; 0x73
     a0e:	d029      	beq.n	a64 <uvsnprintf+0xe6>
     a10:	dc01      	bgt.n	a16 <uvsnprintf+0x98>
     a12:	2a70      	cmp	r2, #112	; 0x70
     a14:	e002      	b.n	a1c <uvsnprintf+0x9e>
     a16:	2a75      	cmp	r2, #117	; 0x75
     a18:	d057      	beq.n	aca <uvsnprintf+0x14c>
     a1a:	2a78      	cmp	r2, #120	; 0x78
     a1c:	f040 80b7 	bne.w	b8e <uvsnprintf+0x210>
     a20:	e058      	b.n	ad4 <uvsnprintf+0x156>
                {
                    //
                    // If this is a zero, and it is the first digit, then the
                    // fill character is a zero instead of a space.
                    //
                    if((pcString[-1] == '0') && (ulCount == 0))
     a22:	d103      	bne.n	a2c <uvsnprintf+0xae>
     a24:	f1b8 0f00 	cmp.w	r8, #0
     a28:	bf08      	it	eq
     a2a:	4693      	moveq	fp, r2

                    //
                    // Update the digit count.
                    //
                    ulCount *= 10;
                    ulCount += pcString[-1] - '0';
     a2c:	b240      	sxtb	r0, r0
     a2e:	3830      	subs	r0, #48	; 0x30
     a30:	220a      	movs	r2, #10
     a32:	fb02 0808 	mla	r8, r2, r8, r0
     a36:	3101      	adds	r1, #1

                    //
                    // Get the next character.
                    //
                    goto again;
     a38:	e7d3      	b.n	9e2 <uvsnprintf+0x64>
                case 'c':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
     a3a:	683a      	ldr	r2, [r7, #0]

                    //
                    // Copy the character to the output buffer, if there is
                    // room.  Update the buffer size remaining.
                    //
                    if(ulSize != 0)
     a3c:	b115      	cbz	r5, a44 <uvsnprintf+0xc6>
                    {
                        *pcBuf++ = (char)ulValue;
     a3e:	f804 2b01 	strb.w	r2, [r4], #1
                        ulSize--;
     a42:	1e6b      	subs	r3, r5, #1
                case 'c':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
     a44:	3704      	adds	r7, #4
     a46:	e09f      	b.n	b88 <uvsnprintf+0x20a>
                case 'd':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
     a48:	f8d7 c000 	ldr.w	ip, [r7]
     a4c:	1d3a      	adds	r2, r7, #4

                    //
                    // If the value is negative, make it positive and indicate
                    // that a minus sign is needed.
                    //
                    if((long)ulValue < 0)
     a4e:	f1bc 0f00 	cmp.w	ip, #0
     a52:	db01      	blt.n	a58 <uvsnprintf+0xda>
     a54:	4617      	mov	r7, r2
     a56:	e03b      	b.n	ad0 <uvsnprintf+0x152>
                    {
                        //
                        // Make the value positive.
                        //
                        ulValue = -(long)ulValue;
     a58:	f1cc 0c00 	rsb	ip, ip, #0
     a5c:	4617      	mov	r7, r2
     a5e:	2101      	movs	r1, #1
     a60:	220a      	movs	r2, #10
     a62:	e03c      	b.n	ade <uvsnprintf+0x160>
                case 's':
                {
                    //
                    // Get the string pointer from the varargs.
                    //
                    pcStr = va_arg(vaArgP, char *);
     a64:	6839      	ldr	r1, [r7, #0]
     a66:	f04f 0a00 	mov.w	sl, #0

                    //
                    // Determine the length of the string.
                    //
                    for(ulIdx = 0; pcStr[ulIdx] != '\0'; ulIdx++)
     a6a:	e001      	b.n	a70 <uvsnprintf+0xf2>
     a6c:	f10a 0a01 	add.w	sl, sl, #1
     a70:	f911 300a 	ldrsb.w	r3, [r1, sl]
     a74:	2b00      	cmp	r3, #0
     a76:	d1f9      	bne.n	a6c <uvsnprintf+0xee>
                    //
                    // Update the convert count to include any padding that
                    // should be necessary (regardless of whether we have space
                    // to write it or not).
                    //
                    if(ulCount > ulIdx)
     a78:	45d0      	cmp	r8, sl
                    {
                        iConvertCount += (ulCount - ulIdx);
     a7a:	bf84      	itt	hi
     a7c:	4446      	addhi	r6, r8
     a7e:	ebca 0606 	rsbhi	r6, sl, r6
                    //
                    // Copy the string to the output buffer.  Only copy as much
                    // as will fit in the buffer.  Update the output buffer
                    // pointer and the space remaining.
                    //
                    if(ulIdx > ulSize)
     a82:	45aa      	cmp	sl, r5
                    {
                        strncpy(pcBuf, pcStr, ulSize);
     a84:	4620      	mov	r0, r4
                    //
                    // Copy the string to the output buffer.  Only copy as much
                    // as will fit in the buffer.  Update the output buffer
                    // pointer and the space remaining.
                    //
                    if(ulIdx > ulSize)
     a86:	d905      	bls.n	a94 <uvsnprintf+0x116>
                    {
                        strncpy(pcBuf, pcStr, ulSize);
     a88:	462a      	mov	r2, r5
                        pcBuf += ulSize;
     a8a:	1964      	adds	r4, r4, r5
                    // as will fit in the buffer.  Update the output buffer
                    // pointer and the space remaining.
                    //
                    if(ulIdx > ulSize)
                    {
                        strncpy(pcBuf, pcStr, ulSize);
     a8c:	f7ff fece 	bl	82c <strncpy>
                        pcBuf += ulSize;
     a90:	2500      	movs	r5, #0
     a92:	e017      	b.n	ac4 <uvsnprintf+0x146>
                        ulSize = 0;
                    }
                    else
                    {
                        strncpy(pcBuf, pcStr, ulIdx);
     a94:	4652      	mov	r2, sl
     a96:	f7ff fec9 	bl	82c <strncpy>

                        //
                        // Write any required padding spaces assuming there is
                        // still space in the buffer.
                        //
                        if(ulCount > ulIdx)
     a9a:	45d0      	cmp	r8, sl
                        ulSize = 0;
                    }
                    else
                    {
                        strncpy(pcBuf, pcStr, ulIdx);
                        pcBuf += ulIdx;
     a9c:	4454      	add	r4, sl
                        ulSize -= ulIdx;
     a9e:	ebca 0505 	rsb	r5, sl, r5

                        //
                        // Write any required padding spaces assuming there is
                        // still space in the buffer.
                        //
                        if(ulCount > ulIdx)
     aa2:	d90f      	bls.n	ac4 <uvsnprintf+0x146>
                        {
                            ulCount -= ulIdx;
     aa4:	ebca 0808 	rsb	r8, sl, r8
     aa8:	45a8      	cmp	r8, r5
     aaa:	bf38      	it	cc
     aac:	4645      	movcc	r5, r8
     aae:	462a      	mov	r2, r5
     ab0:	2300      	movs	r3, #0
                            {
                                ulCount = ulSize;
                            }
                            ulSize =- ulCount;

                            while(ulCount--)
     ab2:	e003      	b.n	abc <uvsnprintf+0x13e>
                            {
                                *pcBuf++ = ' ';
     ab4:	2120      	movs	r1, #32
     ab6:	54e1      	strb	r1, [r4, r3]
     ab8:	3a01      	subs	r2, #1
     aba:	3301      	adds	r3, #1
                            {
                                ulCount = ulSize;
                            }
                            ulSize =- ulCount;

                            while(ulCount--)
     abc:	2a00      	cmp	r2, #0
     abe:	d1f9      	bne.n	ab4 <uvsnprintf+0x136>
     ac0:	1964      	adds	r4, r4, r5
                            ulCount -= ulIdx;
                            if(ulCount > ulSize)
                            {
                                ulCount = ulSize;
                            }
                            ulSize =- ulCount;
     ac2:	426d      	negs	r5, r5
                case 's':
                {
                    //
                    // Get the string pointer from the varargs.
                    //
                    pcStr = va_arg(vaArgP, char *);
     ac4:	3704      	adds	r7, #4
                    //
                    // Update the conversion count.  This will be the number of
                    // characters that should have been written, even if there
                    // was not room in the buffer.
                    //
                    iConvertCount += ulIdx;
     ac6:	4456      	add	r6, sl

                    //
                    // This command has been handled.
                    //
                    break;
     ac8:	e071      	b.n	bae <uvsnprintf+0x230>
                case 'u':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
     aca:	f8d7 c000 	ldr.w	ip, [r7]
     ace:	3704      	adds	r7, #4
     ad0:	2100      	movs	r1, #0
     ad2:	e7c5      	b.n	a60 <uvsnprintf+0xe2>
                case 'p':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
     ad4:	f8d7 c000 	ldr.w	ip, [r7]
     ad8:	2100      	movs	r1, #0
     ada:	3704      	adds	r7, #4
     adc:	2210      	movs	r2, #16
     ade:	2001      	movs	r0, #1
     ae0:	9301      	str	r3, [sp, #4]
     ae2:	46ba      	mov	sl, r7
                    //
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ulIdx = 1;
     ae4:	e002      	b.n	aec <uvsnprintf+0x16e>
                        (((ulIdx * ulBase) <= ulValue) &&
                         (((ulIdx * ulBase) / ulBase) == ulIdx));
                        ulIdx *= ulBase, ulCount--)
     ae6:	f108 38ff 	add.w	r8, r8, #4294967295
     aea:	4618      	mov	r0, r3
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ulIdx = 1;
                        (((ulIdx * ulBase) <= ulValue) &&
     aec:	fb02 f300 	mul.w	r3, r2, r0
                    //
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ulIdx = 1;
     af0:	4563      	cmp	r3, ip
     af2:	d803      	bhi.n	afc <uvsnprintf+0x17e>
     af4:	fbb3 f7f2 	udiv	r7, r3, r2
     af8:	4287      	cmp	r7, r0
     afa:	d0f4      	beq.n	ae6 <uvsnprintf+0x168>
     afc:	9b01      	ldr	r3, [sp, #4]
     afe:	4657      	mov	r7, sl

                    //
                    // If the value is negative, reduce the count of padding
                    // characters needed.
                    //
                    if(ulNeg)
     b00:	b909      	cbnz	r1, b06 <uvsnprintf+0x188>
     b02:	462b      	mov	r3, r5
     b04:	e00f      	b.n	b26 <uvsnprintf+0x1a8>
                    {
                        ulCount--;
     b06:	f108 38ff 	add.w	r8, r8, #4294967295

                    //
                    // If the value is negative and the value is padded with
                    // zeros, then place the minus sign before the padding.
                    //
                    if(ulNeg && (ulSize != 0) && (cFill == '0'))
     b0a:	b125      	cbz	r5, b16 <uvsnprintf+0x198>
     b0c:	fa4f f38b 	sxtb.w	r3, fp
     b10:	2b30      	cmp	r3, #48	; 0x30
     b12:	d002      	beq.n	b1a <uvsnprintf+0x19c>
     b14:	462b      	mov	r3, r5
     b16:	2101      	movs	r1, #1
     b18:	e005      	b.n	b26 <uvsnprintf+0x1a8>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        *pcBuf++ = '-';
     b1a:	232d      	movs	r3, #45	; 0x2d
     b1c:	f804 3b01 	strb.w	r3, [r4], #1
                        ulSize--;

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
     b20:	3601      	adds	r6, #1
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        *pcBuf++ = '-';
                        ulSize--;
     b22:	1e6b      	subs	r3, r5, #1

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
     b24:	2100      	movs	r1, #0

                    //
                    // See if there are more characters in the specified field
                    // width than there are in the conversion of this value.
                    //
                    if((ulCount > 1) && (ulCount < 65536))
     b26:	f1a8 0a02 	sub.w	sl, r8, #2
     b2a:	f64f 75fd 	movw	r5, #65533	; 0xfffd
     b2e:	45aa      	cmp	sl, r5
     b30:	d80b      	bhi.n	b4a <uvsnprintf+0x1cc>
                    {
                        //
                        // Loop through the required padding characters.
                        //
                        for(ulCount--; ulCount; ulCount--)
     b32:	f108 38ff 	add.w	r8, r8, #4294967295
     b36:	4645      	mov	r5, r8
     b38:	e004      	b.n	b44 <uvsnprintf+0x1c6>
                        {
                            //
                            // Copy the character to the output buffer if there
                            // is room.
                            //
                            if(ulSize != 0)
     b3a:	b113      	cbz	r3, b42 <uvsnprintf+0x1c4>
                            {
                                *pcBuf++ = cFill;
     b3c:	f804 bb01 	strb.w	fp, [r4], #1
                                ulSize--;
     b40:	3b01      	subs	r3, #1
                    if((ulCount > 1) && (ulCount < 65536))
                    {
                        //
                        // Loop through the required padding characters.
                        //
                        for(ulCount--; ulCount; ulCount--)
     b42:	3d01      	subs	r5, #1
     b44:	2d00      	cmp	r5, #0
     b46:	d1f8      	bne.n	b3a <uvsnprintf+0x1bc>
     b48:	4446      	add	r6, r8

                    //
                    // If the value is negative, then place the minus sign
                    // before the number.
                    //
                    if(ulNeg && (ulSize != 0))
     b4a:	b129      	cbz	r1, b58 <uvsnprintf+0x1da>
     b4c:	b123      	cbz	r3, b58 <uvsnprintf+0x1da>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        *pcBuf++ = '-';
     b4e:	212d      	movs	r1, #45	; 0x2d
     b50:	f804 1b01 	strb.w	r1, [r4], #1
                        ulSize--;
     b54:	3b01      	subs	r3, #1

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
     b56:	3601      	adds	r6, #1
     b58:	461d      	mov	r5, r3
     b5a:	e00e      	b.n	b7a <uvsnprintf+0x1fc>
                    {
                        //
                        // Copy the character to the output buffer if there is
                        // room.
                        //
                        if(ulSize != 0)
     b5c:	b155      	cbz	r5, b74 <uvsnprintf+0x1f6>
                        {
                            *pcBuf++ = g_pcHex[(ulValue / ulIdx) % ulBase];
     b5e:	fbbc f3f0 	udiv	r3, ip, r0
     b62:	fbb3 f1f2 	udiv	r1, r3, r2
     b66:	fb02 3311 	mls	r3, r2, r1, r3
     b6a:	4916      	ldr	r1, [pc, #88]	; (bc4 <uvsnprintf+0x246>)
                            ulSize--;
     b6c:	3d01      	subs	r5, #1
                        // Copy the character to the output buffer if there is
                        // room.
                        //
                        if(ulSize != 0)
                        {
                            *pcBuf++ = g_pcHex[(ulValue / ulIdx) % ulBase];
     b6e:	5c5b      	ldrb	r3, [r3, r1]
     b70:	f804 3b01 	strb.w	r3, [r4], #1
                        }

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
     b74:	3601      	adds	r6, #1
                    }

                    //
                    // Convert the value into a string.
                    //
                    for(; ulIdx; ulIdx /= ulBase)
     b76:	fbb0 f0f2 	udiv	r0, r0, r2
     b7a:	2800      	cmp	r0, #0
     b7c:	d1ee      	bne.n	b5c <uvsnprintf+0x1de>
     b7e:	e016      	b.n	bae <uvsnprintf+0x230>
                case '%':
                {
                    //
                    // Simply write a single %.
                    //
                    if(ulSize != 0)
     b80:	b115      	cbz	r5, b88 <uvsnprintf+0x20a>
                    {
                        *pcBuf++ = pcString[-1];
     b82:	f804 2b01 	strb.w	r2, [r4], #1
                        ulSize--;
     b86:	1e6b      	subs	r3, r5, #1
                    }

                    //
                    // Update the conversion count.
                    //
                    iConvertCount++;
     b88:	3601      	adds	r6, #1
     b8a:	461d      	mov	r5, r3

                    //
                    // This command has been handled.
                    //
                    break;
     b8c:	e00f      	b.n	bae <uvsnprintf+0x230>
                default:
                {
                    //
                    // Indicate an error.
                    //
                    if(ulSize >= 5)
     b8e:	2d04      	cmp	r5, #4
                    {
                        strncpy(pcBuf, "ERROR", 5);
     b90:	4620      	mov	r0, r4
     b92:	490d      	ldr	r1, [pc, #52]	; (bc8 <uvsnprintf+0x24a>)
                default:
                {
                    //
                    // Indicate an error.
                    //
                    if(ulSize >= 5)
     b94:	d905      	bls.n	ba2 <uvsnprintf+0x224>
                    {
                        strncpy(pcBuf, "ERROR", 5);
     b96:	2205      	movs	r2, #5
     b98:	f7ff fe48 	bl	82c <strncpy>
                        pcBuf += 5;
     b9c:	3405      	adds	r4, #5
                        ulSize -= 5;
     b9e:	3d05      	subs	r5, #5
     ba0:	e004      	b.n	bac <uvsnprintf+0x22e>
                    }
                    else
                    {
                        strncpy(pcBuf, "ERROR", ulSize);
     ba2:	462a      	mov	r2, r5
     ba4:	f7ff fe42 	bl	82c <strncpy>
                        pcBuf += ulSize;
     ba8:	1964      	adds	r4, r4, r5
     baa:	2500      	movs	r5, #0
                    }

                    //
                    // Update the conversion count.
                    //
                    iConvertCount += 5;
     bac:	3605      	adds	r6, #5
    iConvertCount = 0;

    //
    // Loop while there are more characters in the format string.
    //
    while(*pcString)
     bae:	f999 3000 	ldrsb.w	r3, [r9]
     bb2:	b113      	cbz	r3, bba <uvsnprintf+0x23c>
     bb4:	f04f 0800 	mov.w	r8, #0
     bb8:	e6ed      	b.n	996 <uvsnprintf+0x18>
    }

    //
    // Null terminate the string in the buffer.
    //
    *pcBuf = 0;
     bba:	7023      	strb	r3, [r4, #0]

    //
    // Return the number of characters in the full converted string.
    //
    return(iConvertCount);
}
     bbc:	4630      	mov	r0, r6
     bbe:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
     bc2:	bf00      	nop
     bc4:	00009126 	.word	0x00009126
     bc8:	00009137 	.word	0x00009137

00000bcc <ulocaltime>:
    unsigned long ulTemp;

    //
    // Extract the number of seconds, converting time to the number of minutes.
    //
    ulTemp = ulTime / 60;
     bcc:	233c      	movs	r3, #60	; 0x3c
     bce:	fbb0 fcf3 	udiv	ip, r0, r3
    psTime->ucSec = ulTime - (ulTemp * 60);
     bd2:	fb03 001c 	mls	r0, r3, ip, r0
    ulTime = ulTemp;

    //
    // Extract the number of minutes, converting time to the number of hours.
    //
    ulTemp = ulTime / 60;
     bd6:	fbbc f2f3 	udiv	r2, ip, r3
    psTime->ucMin = ulTime - (ulTemp * 60);
     bda:	fb03 c312 	mls	r3, r3, r2, ip

    //
    // Extract the number of seconds, converting time to the number of minutes.
    //
    ulTemp = ulTime / 60;
    psTime->ucSec = ulTime - (ulTemp * 60);
     bde:	71c8      	strb	r0, [r1, #7]
    ulTime = ulTemp;

    //
    // Extract the number of hours, converting time to the number of days.
    //
    ulTemp = ulTime / 24;
     be0:	2018      	movs	r0, #24

    //
    // Extract the number of minutes, converting time to the number of hours.
    //
    ulTemp = ulTime / 60;
    psTime->ucMin = ulTime - (ulTemp * 60);
     be2:	718b      	strb	r3, [r1, #6]
    ulTime = ulTemp;

    //
    // Extract the number of hours, converting time to the number of days.
    //
    ulTemp = ulTime / 24;
     be4:	fbb2 f3f0 	udiv	r3, r2, r0
    psTime->ucHour = ulTime - (ulTemp * 24);
     be8:	fb00 2213 	mls	r2, r0, r3, r2
    ulTime = ulTemp;

    //
    // Compute the day of the week.
    //
    psTime->ucWday = (ulTime + 4) % 7;
     bec:	3811      	subs	r0, #17

    //
    // Extract the number of hours, converting time to the number of days.
    //
    ulTemp = ulTime / 24;
    psTime->ucHour = ulTime - (ulTemp * 24);
     bee:	714a      	strb	r2, [r1, #5]
    ulTime = ulTemp;

    //
    // Compute the day of the week.
    //
    psTime->ucWday = (ulTime + 4) % 7;
     bf0:	1d1a      	adds	r2, r3, #4
     bf2:	fbb2 f0f0 	udiv	r0, r2, r0
     bf6:	ea4f 0cc0 	mov.w	ip, r0, lsl #3
     bfa:	ebc0 000c 	rsb	r0, r0, ip

    //
    // Compute the number of leap years that have occurred since 1968, the
    // first leap year before 1970.
    //
    ulTime += 366 + 365;
     bfe:	f503 7336 	add.w	r3, r3, #728	; 0x2d8
     c02:	3303      	adds	r3, #3
    ulTime = ulTemp;

    //
    // Compute the day of the week.
    //
    psTime->ucWday = (ulTime + 4) % 7;
     c04:	1a12      	subs	r2, r2, r0
    //
    // Compute the number of leap years that have occurred since 1968, the
    // first leap year before 1970.
    //
    ulTime += 366 + 365;
    ulTemp = ulTime / ((4 * 365) + 1);
     c06:	f240 50b5 	movw	r0, #1461	; 0x5b5
    ulTime = ulTemp;

    //
    // Compute the day of the week.
    //
    psTime->ucWday = (ulTime + 4) % 7;
     c0a:	710a      	strb	r2, [r1, #4]
    //
    // Compute the number of leap years that have occurred since 1968, the
    // first leap year before 1970.
    //
    ulTime += 366 + 365;
    ulTemp = ulTime / ((4 * 365) + 1);
     c0c:	fbb3 f2f0 	udiv	r2, r3, r0
    if((ulTime - (ulTemp * ((4 * 365) + 1))) > (31 + 29))
     c10:	fb00 3012 	mls	r0, r0, r2, r3
     c14:	283c      	cmp	r0, #60	; 0x3c
    {
        ulTemp++;
     c16:	bf88      	it	hi
     c18:	3201      	addhi	r2, #1
    }

    //
    // Extract the year.
    //
    psTime->usYear = ((ulTime - ulTemp) / 365) + 1968;
     c1a:	1a98      	subs	r0, r3, r2
     c1c:	f240 1c6d 	movw	ip, #365	; 0x16d
     c20:	fbb0 f0fc 	udiv	r0, r0, ip
     c24:	f500 60f6 	add.w	r0, r0, #1968	; 0x7b0
     c28:	b280      	uxth	r0, r0
//! \return None.
//
//*****************************************************************************
void
ulocaltime(unsigned long ulTime, tTime *psTime)
{
     c2a:	b510      	push	{r4, lr}
    }

    //
    // Extract the year.
    //
    psTime->usYear = ((ulTime - ulTemp) / 365) + 1968;
     c2c:	0a04      	lsrs	r4, r0, #8
     c2e:	704c      	strb	r4, [r1, #1]
    ulTime -= ((psTime->usYear - 1968) * 365) + ulTemp;
     c30:	4c0d      	ldr	r4, [pc, #52]	; (c68 <ulocaltime+0x9c>)
    }

    //
    // Extract the year.
    //
    psTime->usYear = ((ulTime - ulTemp) / 365) + 1968;
     c32:	7008      	strb	r0, [r1, #0]
    ulTime -= ((psTime->usYear - 1968) * 365) + ulTemp;
     c34:	191c      	adds	r4, r3, r4
     c36:	1aa2      	subs	r2, r4, r2
     c38:	fb0c 2010 	mls	r0, ip, r0, r2
     c3c:	2300      	movs	r3, #0
    //
    // Extract the month.
    //
    for(ulTemp = 0; ulTemp < 12; ulTemp++)
    {
        if(g_psDaysToMonth[ulTemp] > ulTime)
     c3e:	4a0b      	ldr	r2, [pc, #44]	; (c6c <ulocaltime+0xa0>)
     c40:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
     c44:	4282      	cmp	r2, r0
     c46:	d802      	bhi.n	c4e <ulocaltime+0x82>
    ulTime -= ((psTime->usYear - 1968) * 365) + ulTemp;

    //
    // Extract the month.
    //
    for(ulTemp = 0; ulTemp < 12; ulTemp++)
     c48:	3301      	adds	r3, #1
     c4a:	2b0c      	cmp	r3, #12
     c4c:	d1f7      	bne.n	c3e <ulocaltime+0x72>
        if(g_psDaysToMonth[ulTemp] > ulTime)
        {
            break;
        }
    }
    psTime->ucMon = ulTemp - 1;
     c4e:	1e5a      	subs	r2, r3, #1
     c50:	708a      	strb	r2, [r1, #2]

    //
    // Extract the day of the month.
    //
    psTime->ucMday = ulTime - g_psDaysToMonth[ulTemp - 1] + 1;
     c52:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
     c56:	4a05      	ldr	r2, [pc, #20]	; (c6c <ulocaltime+0xa0>)
     c58:	3b01      	subs	r3, #1
     c5a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
     c5e:	3001      	adds	r0, #1
     c60:	1ac0      	subs	r0, r0, r3
     c62:	70c8      	strb	r0, [r1, #3]
}
     c64:	bd10      	pop	{r4, pc}
     c66:	bf00      	nop
     c68:	000af5f0 	.word	0x000af5f0
     c6c:	00009140 	.word	0x00009140

00000c70 <ustrtoul>:
//! \return Returns the result of the conversion.
//
//*****************************************************************************
unsigned long
ustrtoul(const char *pcStr, const char **ppcStrRet, int iBase)
{
     c70:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     c74:	4603      	mov	r3, r0

    //
    // Skip past any leading white space.
    //
    pcPtr = pcStr;
    while((*pcPtr == ' ') || (*pcPtr == '\t'))
     c76:	e000      	b.n	c7a <ustrtoul+0xa>
    {
        pcPtr++;
     c78:	3001      	adds	r0, #1

    //
    // Skip past any leading white space.
    //
    pcPtr = pcStr;
    while((*pcPtr == ' ') || (*pcPtr == '\t'))
     c7a:	f990 c000 	ldrsb.w	ip, [r0]
     c7e:	f1bc 0f20 	cmp.w	ip, #32
     c82:	d0f9      	beq.n	c78 <ustrtoul+0x8>
     c84:	f1bc 0f09 	cmp.w	ip, #9
     c88:	d0f6      	beq.n	c78 <ustrtoul+0x8>
    }

    //
    // Take a leading + or - from the value.
    //
    if(*pcPtr == '-')
     c8a:	f1bc 0f2d 	cmp.w	ip, #45	; 0x2d
     c8e:	d102      	bne.n	c96 <ustrtoul+0x26>
    {
        ulNeg = 1;
        pcPtr++;
     c90:	3001      	adds	r0, #1
     c92:	2501      	movs	r5, #1
     c94:	e004      	b.n	ca0 <ustrtoul+0x30>
    }
    else if(*pcPtr == '+')
     c96:	f1bc 0f2b 	cmp.w	ip, #43	; 0x2b
    {
        pcPtr++;
     c9a:	bf08      	it	eq
     c9c:	3001      	addeq	r0, #1
     c9e:	2500      	movs	r5, #0

    //
    // See if the radix was not specified, or is 16, and the value starts with
    // "0x" or "0X" (to indicate a hex value).
    //
    if(((iBase == 0) || (iBase == 16)) && (*pcPtr == '0') &&
     ca0:	b10a      	cbz	r2, ca6 <ustrtoul+0x36>
     ca2:	2a10      	cmp	r2, #16
     ca4:	d113      	bne.n	cce <ustrtoul+0x5e>
     ca6:	f890 c000 	ldrb.w	ip, [r0]
     caa:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
     cae:	d108      	bne.n	cc2 <ustrtoul+0x52>
     cb0:	f990 4001 	ldrsb.w	r4, [r0, #1]
     cb4:	2c78      	cmp	r4, #120	; 0x78
     cb6:	d001      	beq.n	cbc <ustrtoul+0x4c>
     cb8:	2c58      	cmp	r4, #88	; 0x58
     cba:	d102      	bne.n	cc2 <ustrtoul+0x52>
       ((pcPtr[1] == 'x') || (pcPtr[1] == 'X')))
    {
        //
        // Skip the leading "0x".
        //
        pcPtr += 2;
     cbc:	3002      	adds	r0, #2
     cbe:	2210      	movs	r2, #16
     cc0:	e005      	b.n	cce <ustrtoul+0x5e>
    }

    //
    // See if the radix was not specified.
    //
    if(iBase == 0)
     cc2:	b922      	cbnz	r2, cce <ustrtoul+0x5e>
    {
        //
        // See if the value starts with "0".
        //
        if(*pcPtr == '0')
     cc4:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
     cc8:	bf0c      	ite	eq
     cca:	2208      	moveq	r2, #8
     ccc:	220a      	movne	r2, #10
     cce:	2700      	movs	r7, #0
     cd0:	1c44      	adds	r4, r0, #1
     cd2:	4638      	mov	r0, r7
    while(1)
    {
        //
        // See if this character is a number.
        //
        if((*pcPtr >= '0') && (*pcPtr <= '9'))
     cd4:	f814 cc01 	ldrb.w	ip, [r4, #-1]
    if(iBase == 0)
    {
        //
        // See if the value starts with "0".
        //
        if(*pcPtr == '0')
     cd8:	1e66      	subs	r6, r4, #1
    while(1)
    {
        //
        // See if this character is a number.
        //
        if((*pcPtr >= '0') && (*pcPtr <= '9'))
     cda:	fa5f f88c 	uxtb.w	r8, ip
     cde:	f1a8 0a30 	sub.w	sl, r8, #48	; 0x30
     ce2:	fa5f fa8a 	uxtb.w	sl, sl
     ce6:	f1ba 0f09 	cmp.w	sl, #9
     cea:	d804      	bhi.n	cf6 <ustrtoul+0x86>
        {
            //
            // Convert the character to its integer equivalent.
            //
            ulDigit = *pcPtr++ - '0';
     cec:	fa4f fc8c 	sxtb.w	ip, ip
     cf0:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
     cf4:	e016      	b.n	d24 <ustrtoul+0xb4>
        }

        //
        // Otherwise, see if this character is an upper case letter.
        //
        else if((*pcPtr >= 'A') && (*pcPtr <= 'Z'))
     cf6:	f1a8 0a41 	sub.w	sl, r8, #65	; 0x41
     cfa:	fa5f fa8a 	uxtb.w	sl, sl
     cfe:	f1ba 0f19 	cmp.w	sl, #25
     d02:	d804      	bhi.n	d0e <ustrtoul+0x9e>
        {
            //
            // Convert the character to its integer equivalent.
            //
            ulDigit = *pcPtr++ - 'A' + 10;
     d04:	fa4f fc8c 	sxtb.w	ip, ip
     d08:	f1ac 0c37 	sub.w	ip, ip, #55	; 0x37
     d0c:	e00a      	b.n	d24 <ustrtoul+0xb4>
        }

        //
        // Otherwise, see if this character is a lower case letter.
        //
        else if((*pcPtr >= 'a') && (*pcPtr <= 'z'))
     d0e:	f1a8 0861 	sub.w	r8, r8, #97	; 0x61
     d12:	fa5f f888 	uxtb.w	r8, r8
     d16:	f1b8 0f19 	cmp.w	r8, #25
     d1a:	d80a      	bhi.n	d32 <ustrtoul+0xc2>
        {
            //
            // Convert the character to its integer equivalent.
            //
            ulDigit = *pcPtr++ - 'a' + 10;
     d1c:	fa4f fc8c 	sxtb.w	ip, ip
     d20:	f1ac 0c57 	sub.w	ip, ip, #87	; 0x57
        }

        //
        // See if this digit is valid for the chosen radix.
        //
        if(ulDigit >= iBase)
     d24:	3401      	adds	r4, #1
     d26:	4594      	cmp	ip, r2
     d28:	d203      	bcs.n	d32 <ustrtoul+0xc2>

        //
        // Add this digit to the converted value.
        //
        ulRet *= iBase;
        ulRet += ulDigit;
     d2a:	fb02 c000 	mla	r0, r2, r0, ip
     d2e:	2701      	movs	r7, #1

        //
        // Since a digit has been added, this is now a valid result.
        //
        ulValid = 1;
    }
     d30:	e7d0      	b.n	cd4 <ustrtoul+0x64>

    //
    // Set the return string pointer to the first character not consumed.
    //
    if(ppcStrRet)
     d32:	b119      	cbz	r1, d3c <ustrtoul+0xcc>
    {
        *ppcStrRet = ulValid ? pcPtr : pcStr;
     d34:	2f00      	cmp	r7, #0
     d36:	bf08      	it	eq
     d38:	461e      	moveq	r6, r3
     d3a:	600e      	str	r6, [r1, #0]
    }

    //
    // Return the converted value.
    //
    return(ulNeg ? (0 - ulRet) : ulRet);
     d3c:	b105      	cbz	r5, d40 <ustrtoul+0xd0>
     d3e:	4240      	negs	r0, r0
}
     d40:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}

00000d44 <GetVal>:

unsigned long GetVal(const char *pcStr, const char **ppcStrRet, int iBase)
{
     d44:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     d48:	4603      	mov	r3, r0
    // Return the converted value.
    //
    return(ulNeg ? (0 - ulRet) : ulRet);
}

unsigned long GetVal(const char *pcStr, const char **ppcStrRet, int iBase)
     d4a:	f100 0c64 	add.w	ip, r0, #100	; 0x64
     d4e:	4604      	mov	r4, r0
    //
    pcPtr = pcStr;
    //while((*pcPtr == ' ') || (*pcPtr == '\t'))

    count = 0;
    while(*pcPtr != '=' && count < 100 && *pcPtr != 0)
     d50:	e000      	b.n	d54 <GetVal+0x10>
    {
    	pcPtr++;
     d52:	3401      	adds	r4, #1
    //
    pcPtr = pcStr;
    //while((*pcPtr == ' ') || (*pcPtr == '\t'))

    count = 0;
    while(*pcPtr != '=' && count < 100 && *pcPtr != 0)
     d54:	7820      	ldrb	r0, [r4, #0]
     d56:	283d      	cmp	r0, #61	; 0x3d
     d58:	d003      	beq.n	d62 <GetVal+0x1e>
     d5a:	4564      	cmp	r4, ip
     d5c:	d001      	beq.n	d62 <GetVal+0x1e>
     d5e:	2800      	cmp	r0, #0
     d60:	d1f7      	bne.n	d52 <GetVal+0xe>
    pcPtr++;

    //
    // Take a leading + or - from the value.
    //
    if(*pcPtr == '-')
     d62:	f994 c001 	ldrsb.w	ip, [r4, #1]
    {
    	pcPtr++;
    	count++;
    }

    pcPtr++;
     d66:	1c60      	adds	r0, r4, #1

    //
    // Take a leading + or - from the value.
    //
    if(*pcPtr == '-')
     d68:	f1bc 0f2d 	cmp.w	ip, #45	; 0x2d
     d6c:	d102      	bne.n	d74 <GetVal+0x30>
    {
        ulNeg = 1;
        pcPtr++;
     d6e:	3001      	adds	r0, #1
     d70:	2501      	movs	r5, #1
     d72:	e004      	b.n	d7e <GetVal+0x3a>
    }
    else if(*pcPtr == '+')
     d74:	f1bc 0f2b 	cmp.w	ip, #43	; 0x2b
    {
        pcPtr++;
     d78:	bf08      	it	eq
     d7a:	3001      	addeq	r0, #1
     d7c:	2500      	movs	r5, #0

    //
    // See if the radix was not specified, or is 16, and the value starts with
    // "0x" or "0X" (to indicate a hex value).
    //
    if(((iBase == 0) || (iBase == 16)) && (*pcPtr == '0') &&
     d7e:	b10a      	cbz	r2, d84 <GetVal+0x40>
     d80:	2a10      	cmp	r2, #16
     d82:	d113      	bne.n	dac <GetVal+0x68>
     d84:	f890 c000 	ldrb.w	ip, [r0]
     d88:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
     d8c:	d108      	bne.n	da0 <GetVal+0x5c>
     d8e:	f990 4001 	ldrsb.w	r4, [r0, #1]
     d92:	2c78      	cmp	r4, #120	; 0x78
     d94:	d001      	beq.n	d9a <GetVal+0x56>
     d96:	2c58      	cmp	r4, #88	; 0x58
     d98:	d102      	bne.n	da0 <GetVal+0x5c>
       ((pcPtr[1] == 'x') || (pcPtr[1] == 'X')))
    {
        //
        // Skip the leading "0x".
        //
        pcPtr += 2;
     d9a:	3002      	adds	r0, #2
     d9c:	2210      	movs	r2, #16
     d9e:	e005      	b.n	dac <GetVal+0x68>
    }

    //
    // See if the radix was not specified.
    //
    if(iBase == 0)
     da0:	b922      	cbnz	r2, dac <GetVal+0x68>
    {
        //
        // See if the value starts with "0".
        //
        if(*pcPtr == '0')
     da2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
     da6:	bf0c      	ite	eq
     da8:	2208      	moveq	r2, #8
     daa:	220a      	movne	r2, #10
     dac:	2700      	movs	r7, #0
     dae:	1c44      	adds	r4, r0, #1
     db0:	4638      	mov	r0, r7
    while(1)
    {
        //
        // See if this character is a number.
        //
        if((*pcPtr >= '0') && (*pcPtr <= '9'))
     db2:	f814 cc01 	ldrb.w	ip, [r4, #-1]
    if(iBase == 0)
    {
        //
        // See if the value starts with "0".
        //
        if(*pcPtr == '0')
     db6:	1e66      	subs	r6, r4, #1
    while(1)
    {
        //
        // See if this character is a number.
        //
        if((*pcPtr >= '0') && (*pcPtr <= '9'))
     db8:	fa5f f88c 	uxtb.w	r8, ip
     dbc:	f1a8 0a30 	sub.w	sl, r8, #48	; 0x30
     dc0:	fa5f fa8a 	uxtb.w	sl, sl
     dc4:	f1ba 0f09 	cmp.w	sl, #9
     dc8:	d804      	bhi.n	dd4 <GetVal+0x90>
        {
            //
            // Convert the character to its integer equivalent.
            //
            ulDigit = *pcPtr++ - '0';
     dca:	fa4f fc8c 	sxtb.w	ip, ip
     dce:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
     dd2:	e016      	b.n	e02 <GetVal+0xbe>
        }

        //
        // Otherwise, see if this character is an upper case letter.
        //
        else if((*pcPtr >= 'A') && (*pcPtr <= 'Z'))
     dd4:	f1a8 0a41 	sub.w	sl, r8, #65	; 0x41
     dd8:	fa5f fa8a 	uxtb.w	sl, sl
     ddc:	f1ba 0f19 	cmp.w	sl, #25
     de0:	d804      	bhi.n	dec <GetVal+0xa8>
        {
            //
            // Convert the character to its integer equivalent.
            //
            ulDigit = *pcPtr++ - 'A' + 10;
     de2:	fa4f fc8c 	sxtb.w	ip, ip
     de6:	f1ac 0c37 	sub.w	ip, ip, #55	; 0x37
     dea:	e00a      	b.n	e02 <GetVal+0xbe>
        }

        //
        // Otherwise, see if this character is a lower case letter.
        //
        else if((*pcPtr >= 'a') && (*pcPtr <= 'z'))
     dec:	f1a8 0861 	sub.w	r8, r8, #97	; 0x61
     df0:	fa5f f888 	uxtb.w	r8, r8
     df4:	f1b8 0f19 	cmp.w	r8, #25
     df8:	d80a      	bhi.n	e10 <GetVal+0xcc>
        {
            //
            // Convert the character to its integer equivalent.
            //
            ulDigit = *pcPtr++ - 'a' + 10;
     dfa:	fa4f fc8c 	sxtb.w	ip, ip
     dfe:	f1ac 0c57 	sub.w	ip, ip, #87	; 0x57
        }

        //
        // See if this digit is valid for the chosen radix.
        //
        if(ulDigit >= iBase)
     e02:	3401      	adds	r4, #1
     e04:	4594      	cmp	ip, r2
     e06:	d203      	bcs.n	e10 <GetVal+0xcc>

        //
        // Add this digit to the converted value.
        //
        ulRet *= iBase;
        ulRet += ulDigit;
     e08:	fb02 c000 	mla	r0, r2, r0, ip
     e0c:	2701      	movs	r7, #1

        //
        // Since a digit has been added, this is now a valid result.
        //
        ulValid = 1;
    }
     e0e:	e7d0      	b.n	db2 <GetVal+0x6e>

    //
    // Set the return string pointer to the first character not consumed.
    //
    if(ppcStrRet)
     e10:	b119      	cbz	r1, e1a <GetVal+0xd6>
    {
        *ppcStrRet = ulValid ? pcPtr : pcStr;
     e12:	2f00      	cmp	r7, #0
     e14:	bf08      	it	eq
     e16:	461e      	moveq	r6, r3
     e18:	600e      	str	r6, [r1, #0]
    }

    //
    // Return the converted value.
    //
    return(ulNeg ? (0 - ulRet) : ulRet);
     e1a:	b105      	cbz	r5, e1e <GetVal+0xda>
     e1c:	4240      	negs	r0, r0
}
     e1e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}

00000e22 <ustrstr>:
//! \e pcHaystack or NULL if no match is found.
//
//*****************************************************************************
char *
ustrstr(const char *pcHaystack, const char *pcNeedle)
{
     e22:	b570      	push	{r4, r5, r6, lr}
     e24:	4604      	mov	r4, r0
    unsigned long ulLength;

    //
    // Get the length of the string to be found.
    //
    ulLength = strlen(pcNeedle);
     e26:	4608      	mov	r0, r1
//! \e pcHaystack or NULL if no match is found.
//
//*****************************************************************************
char *
ustrstr(const char *pcHaystack, const char *pcNeedle)
{
     e28:	460d      	mov	r5, r1
    unsigned long ulLength;

    //
    // Get the length of the string to be found.
    //
    ulLength = strlen(pcNeedle);
     e2a:	f7ff fd7b 	bl	924 <strlen>
     e2e:	4606      	mov	r6, r0

    //
    // Loop while we have not reached the end of the string.
    //
    while(*pcHaystack)
     e30:	e006      	b.n	e40 <ustrstr+0x1e>
    {
        //
        // Check to see if the substring appears at this position.
        //
        if(strncmp(pcNeedle, pcHaystack, ulLength) == 0)
     e32:	4628      	mov	r0, r5
     e34:	4621      	mov	r1, r4
     e36:	4632      	mov	r2, r6
     e38:	f7ff fd3c 	bl	8b4 <strncmp>
     e3c:	b128      	cbz	r0, e4a <ustrstr+0x28>
        }

        //
        // Move to the next position in the string being searched.
        //
        pcHaystack++;
     e3e:	3401      	adds	r4, #1
    ulLength = strlen(pcNeedle);

    //
    // Loop while we have not reached the end of the string.
    //
    while(*pcHaystack)
     e40:	f994 3000 	ldrsb.w	r3, [r4]
     e44:	2b00      	cmp	r3, #0
     e46:	d1f4      	bne.n	e32 <ustrstr+0x10>
     e48:	461c      	mov	r4, r3
    //
    // We reached the end of the string without finding the substring so
    // return NULL.
    //
    return((char *)0);
}
     e4a:	4620      	mov	r0, r4
     e4c:	bd70      	pop	{r4, r5, r6, pc}

00000e4e <usnprintf>:
//! buffer.
//
//*****************************************************************************
int
usnprintf(char *pcBuf, unsigned long ulSize, const char *pcString, ...)
{
     e4e:	b40c      	push	{r2, r3}
     e50:	b507      	push	{r0, r1, r2, lr}
     e52:	ab04      	add	r3, sp, #16
     e54:	f853 2b04 	ldr.w	r2, [r3], #4
    va_list vaArgP;

    //
    // Start the varargs processing.
    //
    va_start(vaArgP, pcString);
     e58:	9301      	str	r3, [sp, #4]

    //
    // Call vsnprintf to perform the conversion.
    //
    iRet = uvsnprintf(pcBuf, ulSize, pcString, vaArgP);
     e5a:	f7ff fd90 	bl	97e <uvsnprintf>

    //
    // Return the conversion count.
    //
    return(iRet);
}
     e5e:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
     e62:	b002      	add	sp, #8
     e64:	4770      	bx	lr

00000e66 <usprintf>:
//! buffer, not including the NULL termination character.
//
//*****************************************************************************
int
usprintf(char *pcBuf, const char *pcString, ...)
{
     e66:	b40e      	push	{r1, r2, r3}
     e68:	b503      	push	{r0, r1, lr}
     e6a:	ab03      	add	r3, sp, #12
     e6c:	f853 2b04 	ldr.w	r2, [r3], #4

    //
    // Call vsnprintf to perform the conversion.  Use a large number for the
    // buffer size.
    //
    iRet = uvsnprintf(pcBuf, 0xffff, pcString, vaArgP);
     e70:	f64f 71ff 	movw	r1, #65535	; 0xffff
    int iRet;

    //
    // Start the varargs processing.
    //
    va_start(vaArgP, pcString);
     e74:	9301      	str	r3, [sp, #4]

    //
    // Call vsnprintf to perform the conversion.  Use a large number for the
    // buffer size.
    //
    iRet = uvsnprintf(pcBuf, 0xffff, pcString, vaArgP);
     e76:	f7ff fd82 	bl	97e <uvsnprintf>

    //
    // Return the conversion count.
    //
    return(iRet);
}
     e7a:	e8bd 400c 	ldmia.w	sp!, {r2, r3, lr}
     e7e:	b003      	add	sp, #12
     e80:	4770      	bx	lr
     e82:	bf00      	nop

00000e84 <Uart2_GetBytes>:
		}
	}
}

void Uart2_GetBytes(void)
{
     e84:	b538      	push	{r3, r4, r5, lr}
	long c;
	byte counter = 0;

	if (UARTCharsAvail(UART2_BASE) == true)
     e86:	4812      	ldr	r0, [pc, #72]	; (ed0 <Uart2_GetBytes+0x4c>)
     e88:	f007 f964 	bl	8154 <UARTCharsAvail>
     e8c:	2801      	cmp	r0, #1
     e8e:	d11e      	bne.n	ece <Uart2_GetBytes+0x4a>
     e90:	2500      	movs	r5, #0
     e92:	e015      	b.n	ec0 <Uart2_GetBytes+0x3c>
	{
		while (UARTCharsAvail(UART2_BASE) == true && (counter++
				< UART_COUNT_READ))
		//if (UARTCharsAvail(UART2_BASE) == true)
		{
			c = UARTCharGetNonBlocking(UART2_BASE);
     e94:	480e      	ldr	r0, [pc, #56]	; (ed0 <Uart2_GetBytes+0x4c>)
     e96:	f007 f96b 	bl	8170 <UARTCharGetNonBlocking>

			uart2_bufor[uart2_glowa++] = (byte) c;
     e9a:	4c0e      	ldr	r4, [pc, #56]	; (ed4 <Uart2_GetBytes+0x50>)
     e9c:	4a0e      	ldr	r2, [pc, #56]	; (ed8 <Uart2_GetBytes+0x54>)
     e9e:	8823      	ldrh	r3, [r4, #0]
     ea0:	b2c0      	uxtb	r0, r0
     ea2:	b29b      	uxth	r3, r3
     ea4:	54d0      	strb	r0, [r2, r3]
     ea6:	3301      	adds	r3, #1
     ea8:	b29b      	uxth	r3, r3
     eaa:	8023      	strh	r3, [r4, #0]

			LedSwitch();
     eac:	f000 fbf2 	bl	1694 <LedSwitch>

			if (uart2_glowa >= UART_BUFOR_SIZE)
     eb0:	8823      	ldrh	r3, [r4, #0]
     eb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
			{
				uart2_glowa = 0;
     eb6:	bf24      	itt	cs
     eb8:	2300      	movcs	r3, #0
     eba:	8023      	strhcs	r3, [r4, #0]
	long c;
	byte counter = 0;

	if (UARTCharsAvail(UART2_BASE) == true)
	{
		while (UARTCharsAvail(UART2_BASE) == true && (counter++
     ebc:	3501      	adds	r5, #1
     ebe:	b2ed      	uxtb	r5, r5
     ec0:	4803      	ldr	r0, [pc, #12]	; (ed0 <Uart2_GetBytes+0x4c>)
     ec2:	f007 f947 	bl	8154 <UARTCharsAvail>
     ec6:	2801      	cmp	r0, #1
     ec8:	d101      	bne.n	ece <Uart2_GetBytes+0x4a>
     eca:	2d20      	cmp	r5, #32
     ecc:	d1e2      	bne.n	e94 <Uart2_GetBytes+0x10>
     ece:	bd38      	pop	{r3, r4, r5, pc}
     ed0:	4000e000 	.word	0x4000e000
     ed4:	20000abc 	.word	0x20000abc
     ed8:	20000ac0 	.word	0x20000ac0

00000edc <Uart1_GetBytes>:
		}
	}
}

void Uart1_GetBytes(void)
{
     edc:	b538      	push	{r3, r4, r5, lr}
	long c;
	byte counter = 0;

	if (UARTCharsAvail(UART1_BASE) == true)
     ede:	4812      	ldr	r0, [pc, #72]	; (f28 <Uart1_GetBytes+0x4c>)
     ee0:	f007 f938 	bl	8154 <UARTCharsAvail>
     ee4:	2801      	cmp	r0, #1
     ee6:	d11e      	bne.n	f26 <Uart1_GetBytes+0x4a>
     ee8:	2500      	movs	r5, #0
     eea:	e015      	b.n	f18 <Uart1_GetBytes+0x3c>
	{
		while (UARTCharsAvail(UART1_BASE) == true && (counter++
				< UART_COUNT_READ))
		{
			c = UARTCharGetNonBlocking(UART1_BASE);
     eec:	480e      	ldr	r0, [pc, #56]	; (f28 <Uart1_GetBytes+0x4c>)
     eee:	f007 f93f 	bl	8170 <UARTCharGetNonBlocking>

			uart1_bufor[uart1_glowa++] = (byte) c;
     ef2:	4c0e      	ldr	r4, [pc, #56]	; (f2c <Uart1_GetBytes+0x50>)
     ef4:	4a0e      	ldr	r2, [pc, #56]	; (f30 <Uart1_GetBytes+0x54>)
     ef6:	8823      	ldrh	r3, [r4, #0]
     ef8:	b2c0      	uxtb	r0, r0
     efa:	b29b      	uxth	r3, r3
     efc:	54d0      	strb	r0, [r2, r3]
     efe:	3301      	adds	r3, #1
     f00:	b29b      	uxth	r3, r3
     f02:	8023      	strh	r3, [r4, #0]

			LedSwitch();
     f04:	f000 fbc6 	bl	1694 <LedSwitch>

			if (uart1_glowa >= UART_BUFOR_SIZE)
     f08:	8823      	ldrh	r3, [r4, #0]
     f0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
			{
				uart1_glowa = 0;
     f0e:	bf24      	itt	cs
     f10:	2300      	movcs	r3, #0
     f12:	8023      	strhcs	r3, [r4, #0]
	long c;
	byte counter = 0;

	if (UARTCharsAvail(UART1_BASE) == true)
	{
		while (UARTCharsAvail(UART1_BASE) == true && (counter++
     f14:	3501      	adds	r5, #1
     f16:	b2ed      	uxtb	r5, r5
     f18:	4803      	ldr	r0, [pc, #12]	; (f28 <Uart1_GetBytes+0x4c>)
     f1a:	f007 f91b 	bl	8154 <UARTCharsAvail>
     f1e:	2801      	cmp	r0, #1
     f20:	d101      	bne.n	f26 <Uart1_GetBytes+0x4a>
     f22:	2d20      	cmp	r5, #32
     f24:	d1e2      	bne.n	eec <Uart1_GetBytes+0x10>
     f26:	bd38      	pop	{r3, r4, r5, pc}
     f28:	4000d000 	.word	0x4000d000
     f2c:	20000ab6 	.word	0x20000ab6
     f30:	200006b4 	.word	0x200006b4

00000f34 <Uart0_GetBytes>:

//*****************************************************************************
// Odbir danych z Uart'a do bufora
//*****************************************************************************
void Uart0_GetBytes(void)
{
     f34:	b538      	push	{r3, r4, r5, lr}
	long c;
	byte counter = 0;

	if (UARTCharsAvail(UART0_BASE) == true)
     f36:	4812      	ldr	r0, [pc, #72]	; (f80 <Uart0_GetBytes+0x4c>)
     f38:	f007 f90c 	bl	8154 <UARTCharsAvail>
     f3c:	2801      	cmp	r0, #1
     f3e:	d11e      	bne.n	f7e <Uart0_GetBytes+0x4a>
     f40:	2500      	movs	r5, #0
     f42:	e015      	b.n	f70 <Uart0_GetBytes+0x3c>
	{
		while (UARTCharsAvail(UART0_BASE) == true && (counter++
				< UART_COUNT_READ))
		{
			c = UARTCharGetNonBlocking(UART0_BASE);
     f44:	480e      	ldr	r0, [pc, #56]	; (f80 <Uart0_GetBytes+0x4c>)
     f46:	f007 f913 	bl	8170 <UARTCharGetNonBlocking>

			uart0_bufor[uart0_glowa++] = (byte) c;
     f4a:	4c0e      	ldr	r4, [pc, #56]	; (f84 <Uart0_GetBytes+0x50>)
     f4c:	4a0e      	ldr	r2, [pc, #56]	; (f88 <Uart0_GetBytes+0x54>)
     f4e:	8823      	ldrh	r3, [r4, #0]
     f50:	b2c0      	uxtb	r0, r0
     f52:	b29b      	uxth	r3, r3
     f54:	54d0      	strb	r0, [r2, r3]
     f56:	3301      	adds	r3, #1
     f58:	b29b      	uxth	r3, r3
     f5a:	8023      	strh	r3, [r4, #0]

			LedSwitch();
     f5c:	f000 fb9a 	bl	1694 <LedSwitch>

			//Uart1_SendChar('x');

			if (uart0_glowa >= UART_BUFOR_SIZE)
     f60:	8823      	ldrh	r3, [r4, #0]
     f62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
			{
				uart0_glowa = 0;
     f66:	bf24      	itt	cs
     f68:	2300      	movcs	r3, #0
     f6a:	8023      	strhcs	r3, [r4, #0]
	long c;
	byte counter = 0;

	if (UARTCharsAvail(UART0_BASE) == true)
	{
		while (UARTCharsAvail(UART0_BASE) == true && (counter++
     f6c:	3501      	adds	r5, #1
     f6e:	b2ed      	uxtb	r5, r5
     f70:	4803      	ldr	r0, [pc, #12]	; (f80 <Uart0_GetBytes+0x4c>)
     f72:	f007 f8ef 	bl	8154 <UARTCharsAvail>
     f76:	2801      	cmp	r0, #1
     f78:	d101      	bne.n	f7e <Uart0_GetBytes+0x4a>
     f7a:	2d20      	cmp	r5, #32
     f7c:	d1e2      	bne.n	f44 <Uart0_GetBytes+0x10>
     f7e:	bd38      	pop	{r3, r4, r5, pc}
     f80:	4000c000 	.word	0x4000c000
     f84:	20000ec0 	.word	0x20000ec0
     f88:	200002b0 	.word	0x200002b0

00000f8c <Uart2_SendString>:

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
}

void Uart2_SendString(char *str)
{
     f8c:	b570      	push	{r4, r5, r6, lr}
     f8e:	4606      	mov	r6, r0
     f90:	2400      	movs	r4, #0
	word x = 0;

	while ((*str != '\n') && (*str != 0) && (x++ < MAX_UART_STRING))
     f92:	e002      	b.n	f9a <Uart2_SendString+0xe>
	{
		UARTCharPut(UART2_BASE, *str++);
     f94:	480c      	ldr	r0, [pc, #48]	; (fc8 <Uart2_SendString+0x3c>)
     f96:	f007 f902 	bl	819e <UARTCharPut>

void Uart2_SendString(char *str)
{
	word x = 0;

	while ((*str != '\n') && (*str != 0) && (x++ < MAX_UART_STRING))
     f9a:	5d31      	ldrb	r1, [r6, r4]
     f9c:	b24d      	sxtb	r5, r1
     f9e:	2d0a      	cmp	r5, #10
     fa0:	d006      	beq.n	fb0 <Uart2_SendString+0x24>
     fa2:	b179      	cbz	r1, fc4 <Uart2_SendString+0x38>
     fa4:	3401      	adds	r4, #1
     fa6:	f240 1301 	movw	r3, #257	; 0x101
     faa:	429c      	cmp	r4, r3
     fac:	d1f2      	bne.n	f94 <Uart2_SendString+0x8>
     fae:	bd70      	pop	{r4, r5, r6, pc}
		UARTCharPut(UART2_BASE, *str++);
	}

	if (*str == '\n')
	{
		UARTCharPut(UART2_BASE, '\r');
     fb0:	210d      	movs	r1, #13
     fb2:	4805      	ldr	r0, [pc, #20]	; (fc8 <Uart2_SendString+0x3c>)
     fb4:	f007 f8f3 	bl	819e <UARTCharPut>
		UARTCharPut(UART2_BASE, '\n');
     fb8:	4803      	ldr	r0, [pc, #12]	; (fc8 <Uart2_SendString+0x3c>)
     fba:	4629      	mov	r1, r5
	}
}
     fbc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	}

	if (*str == '\n')
	{
		UARTCharPut(UART2_BASE, '\r');
		UARTCharPut(UART2_BASE, '\n');
     fc0:	f007 b8ed 	b.w	819e <UARTCharPut>
     fc4:	bd70      	pop	{r4, r5, r6, pc}
     fc6:	bf00      	nop
     fc8:	4000e000 	.word	0x4000e000

00000fcc <Uart0_SendString>:

//*****************************************************************************
// Wysya acuch na Uart'a
//*****************************************************************************
void Uart0_SendString(char *str)
{
     fcc:	b570      	push	{r4, r5, r6, lr}
     fce:	4606      	mov	r6, r0
     fd0:	2400      	movs	r4, #0
	word x = 0;

	while ((*str != '\n') && (*str != 0) && (x++ < MAX_UART_STRING))
     fd2:	e002      	b.n	fda <Uart0_SendString+0xe>
	{
		UARTCharPut(UART0_BASE, *str++);
     fd4:	480c      	ldr	r0, [pc, #48]	; (1008 <Uart0_SendString+0x3c>)
     fd6:	f007 f8e2 	bl	819e <UARTCharPut>
//*****************************************************************************
void Uart0_SendString(char *str)
{
	word x = 0;

	while ((*str != '\n') && (*str != 0) && (x++ < MAX_UART_STRING))
     fda:	5d31      	ldrb	r1, [r6, r4]
     fdc:	b24d      	sxtb	r5, r1
     fde:	2d0a      	cmp	r5, #10
     fe0:	d006      	beq.n	ff0 <Uart0_SendString+0x24>
     fe2:	b179      	cbz	r1, 1004 <Uart0_SendString+0x38>
     fe4:	3401      	adds	r4, #1
     fe6:	f240 1301 	movw	r3, #257	; 0x101
     fea:	429c      	cmp	r4, r3
     fec:	d1f2      	bne.n	fd4 <Uart0_SendString+0x8>
     fee:	bd70      	pop	{r4, r5, r6, pc}
		UARTCharPut(UART0_BASE, *str++);
	}

	if (*str == '\n')
	{
		UARTCharPut(UART0_BASE, '\r');
     ff0:	210d      	movs	r1, #13
     ff2:	4805      	ldr	r0, [pc, #20]	; (1008 <Uart0_SendString+0x3c>)
     ff4:	f007 f8d3 	bl	819e <UARTCharPut>
		UARTCharPut(UART0_BASE, '\n');
     ff8:	4803      	ldr	r0, [pc, #12]	; (1008 <Uart0_SendString+0x3c>)
     ffa:	4629      	mov	r1, r5
	}
}
     ffc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	}

	if (*str == '\n')
	{
		UARTCharPut(UART0_BASE, '\r');
		UARTCharPut(UART0_BASE, '\n');
    1000:	f007 b8cd 	b.w	819e <UARTCharPut>
    1004:	bd70      	pop	{r4, r5, r6, pc}
    1006:	bf00      	nop
    1008:	4000c000 	.word	0x4000c000

0000100c <Uart2_SendBytes>:

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
}

void Uart2_SendBytes(byte *str, word length)
{
    100c:	b570      	push	{r4, r5, r6, lr}
    100e:	4606      	mov	r6, r0
    1010:	460d      	mov	r5, r1
    1012:	2400      	movs	r4, #0
	uint x;

	for (x = 0; x < length; x++)
    1014:	e004      	b.n	1020 <Uart2_SendBytes+0x14>
	{
		UARTCharPut(UART2_BASE, str[x]);
    1016:	5d31      	ldrb	r1, [r6, r4]
    1018:	4803      	ldr	r0, [pc, #12]	; (1028 <Uart2_SendBytes+0x1c>)
    101a:	f007 f8c0 	bl	819e <UARTCharPut>

void Uart2_SendBytes(byte *str, word length)
{
	uint x;

	for (x = 0; x < length; x++)
    101e:	3401      	adds	r4, #1
    1020:	42ac      	cmp	r4, r5
    1022:	d3f8      	bcc.n	1016 <Uart2_SendBytes+0xa>
	{
		UARTCharPut(UART2_BASE, str[x]);
	}
}
    1024:	bd70      	pop	{r4, r5, r6, pc}
    1026:	bf00      	nop
    1028:	4000e000 	.word	0x4000e000

0000102c <Uart0_SendBytes>:

//*****************************************************************************
// Wysya tablic o odpowiedniej dlugosci na Uart'a
//*****************************************************************************
void Uart0_SendBytes(byte *str, byte length)
{
    102c:	b570      	push	{r4, r5, r6, lr}
    102e:	4606      	mov	r6, r0
    1030:	460d      	mov	r5, r1
    1032:	2400      	movs	r4, #0
	byte x;

	for (x = 0; x < length; x++)
    1034:	e004      	b.n	1040 <Uart0_SendBytes+0x14>
	{
		UARTCharPut(UART0_BASE, str[x]);
    1036:	5d31      	ldrb	r1, [r6, r4]
    1038:	4803      	ldr	r0, [pc, #12]	; (1048 <Uart0_SendBytes+0x1c>)
    103a:	f007 f8b0 	bl	819e <UARTCharPut>
    103e:	3401      	adds	r4, #1
//*****************************************************************************
void Uart0_SendBytes(byte *str, byte length)
{
	byte x;

	for (x = 0; x < length; x++)
    1040:	b2e3      	uxtb	r3, r4
    1042:	42ab      	cmp	r3, r5
    1044:	d3f7      	bcc.n	1036 <Uart0_SendBytes+0xa>
	{
		UARTCharPut(UART0_BASE, str[x]);
	}
}
    1046:	bd70      	pop	{r4, r5, r6, pc}
    1048:	4000c000 	.word	0x4000c000

0000104c <Uart2_SendChar>:
	}
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
}
void Uart2_SendChar(char ch)
{
	UARTCharPut(UART2_BASE, ch);
    104c:	b2c1      	uxtb	r1, r0
    104e:	4801      	ldr	r0, [pc, #4]	; (1054 <Uart2_SendChar+0x8>)
    1050:	f007 b8a5 	b.w	819e <UARTCharPut>
    1054:	4000e000 	.word	0x4000e000

00001058 <Uart0_SendChar>:
//*****************************************************************************
// Wysya znak na Uart'a
//*****************************************************************************
void Uart0_SendChar(char ch)
{
	UARTCharPut(UART0_BASE, ch);
    1058:	b2c1      	uxtb	r1, r0
    105a:	4801      	ldr	r0, [pc, #4]	; (1060 <Uart0_SendChar+0x8>)
    105c:	f007 b89f 	b.w	819e <UARTCharPut>
    1060:	4000c000 	.word	0x4000c000

00001064 <Uart1_SendString>:

void Uart1_SendString(char *str)
{
	word x = 0;

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
    1064:	2108      	movs	r1, #8
		UARTCharPut(UART0_BASE, '\n');
	}
}

void Uart1_SendString(char *str)
{
    1066:	b570      	push	{r4, r5, r6, lr}
	word x = 0;

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
    1068:	460a      	mov	r2, r1
		UARTCharPut(UART0_BASE, '\n');
	}
}

void Uart1_SendString(char *str)
{
    106a:	4604      	mov	r4, r0
	word x = 0;

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
    106c:	4813      	ldr	r0, [pc, #76]	; (10bc <Uart1_SendString+0x58>)
    106e:	f005 ff24 	bl	6eba <GPIOPinWrite>
    1072:	2500      	movs	r5, #0

	while ((*str != '\n') && (*str != 0) && (x++ < MAX_UART_STRING))
    1074:	e002      	b.n	107c <Uart1_SendString+0x18>
	{
		UARTCharPut(UART1_BASE, *str++);
    1076:	4812      	ldr	r0, [pc, #72]	; (10c0 <Uart1_SendString+0x5c>)
    1078:	f007 f891 	bl	819e <UARTCharPut>
{
	word x = 0;

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);

	while ((*str != '\n') && (*str != 0) && (x++ < MAX_UART_STRING))
    107c:	5d61      	ldrb	r1, [r4, r5]
    107e:	b24e      	sxtb	r6, r1
    1080:	2e0a      	cmp	r6, #10
    1082:	d006      	beq.n	1092 <Uart1_SendString+0x2e>
    1084:	b169      	cbz	r1, 10a2 <Uart1_SendString+0x3e>
    1086:	3501      	adds	r5, #1
    1088:	f240 1301 	movw	r3, #257	; 0x101
    108c:	429d      	cmp	r5, r3
    108e:	d1f2      	bne.n	1076 <Uart1_SendString+0x12>
    1090:	e007      	b.n	10a2 <Uart1_SendString+0x3e>
		UARTCharPut(UART1_BASE, *str++);
	}

	if (*str == '\n')
	{
		UARTCharPut(UART1_BASE, '\r');
    1092:	480b      	ldr	r0, [pc, #44]	; (10c0 <Uart1_SendString+0x5c>)
    1094:	210d      	movs	r1, #13
    1096:	f007 f882 	bl	819e <UARTCharPut>
		UARTCharPut(UART1_BASE, '\n');
    109a:	4809      	ldr	r0, [pc, #36]	; (10c0 <Uart1_SendString+0x5c>)
    109c:	4631      	mov	r1, r6
    109e:	f007 f87e 	bl	819e <UARTCharPut>
	}

	while (UARTBusy(UART1_BASE))
    10a2:	4807      	ldr	r0, [pc, #28]	; (10c0 <Uart1_SendString+0x5c>)
    10a4:	f007 f88d 	bl	81c2 <UARTBusy>
    10a8:	4602      	mov	r2, r0
    10aa:	2800      	cmp	r0, #0
    10ac:	d1f9      	bne.n	10a2 <Uart1_SendString+0x3e>
	{
	}

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
    10ae:	4803      	ldr	r0, [pc, #12]	; (10bc <Uart1_SendString+0x58>)
    10b0:	2108      	movs	r1, #8
}
    10b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	while (UARTBusy(UART1_BASE))
	{
	}

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
    10b6:	f005 bf00 	b.w	6eba <GPIOPinWrite>
    10ba:	bf00      	nop
    10bc:	40026000 	.word	0x40026000
    10c0:	4000d000 	.word	0x4000d000

000010c4 <Uart1_SendBytes>:
		UARTCharPut(UART0_BASE, str[x]);
	}
}

void Uart1_SendBytes(byte *str, word length)
{
    10c4:	b570      	push	{r4, r5, r6, lr}
    10c6:	460c      	mov	r4, r1
	uint x;

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
    10c8:	2108      	movs	r1, #8
		UARTCharPut(UART0_BASE, str[x]);
	}
}

void Uart1_SendBytes(byte *str, word length)
{
    10ca:	4605      	mov	r5, r0
	uint x;

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
    10cc:	460a      	mov	r2, r1
    10ce:	480c      	ldr	r0, [pc, #48]	; (1100 <Uart1_SendBytes+0x3c>)
    10d0:	f005 fef3 	bl	6eba <GPIOPinWrite>
    10d4:	2600      	movs	r6, #0

	for (x = 0; x < length; x++)
    10d6:	e004      	b.n	10e2 <Uart1_SendBytes+0x1e>
	{
		UARTCharPut(UART1_BASE, str[x]);
    10d8:	5da9      	ldrb	r1, [r5, r6]
    10da:	480a      	ldr	r0, [pc, #40]	; (1104 <Uart1_SendBytes+0x40>)
    10dc:	f007 f85f 	bl	819e <UARTCharPut>
{
	uint x;

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);

	for (x = 0; x < length; x++)
    10e0:	3601      	adds	r6, #1
    10e2:	42a6      	cmp	r6, r4
    10e4:	d3f8      	bcc.n	10d8 <Uart1_SendBytes+0x14>
	{
		UARTCharPut(UART1_BASE, str[x]);
	}
	while (UARTBusy(UART1_BASE))
    10e6:	4807      	ldr	r0, [pc, #28]	; (1104 <Uart1_SendBytes+0x40>)
    10e8:	f007 f86b 	bl	81c2 <UARTBusy>
    10ec:	4602      	mov	r2, r0
    10ee:	2800      	cmp	r0, #0
    10f0:	d1f9      	bne.n	10e6 <Uart1_SendBytes+0x22>
	{
	}

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
    10f2:	4803      	ldr	r0, [pc, #12]	; (1100 <Uart1_SendBytes+0x3c>)
    10f4:	2108      	movs	r1, #8
}
    10f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	}
	while (UARTBusy(UART1_BASE))
	{
	}

	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
    10fa:	f005 bede 	b.w	6eba <GPIOPinWrite>
    10fe:	bf00      	nop
    1100:	40026000 	.word	0x40026000
    1104:	4000d000 	.word	0x4000d000

00001108 <Uart1_SendChar>:
{
	UARTCharPut(UART0_BASE, ch);
}
void Uart1_SendChar(char ch)
{
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
    1108:	2108      	movs	r1, #8
void Uart0_SendChar(char ch)
{
	UARTCharPut(UART0_BASE, ch);
}
void Uart1_SendChar(char ch)
{
    110a:	b510      	push	{r4, lr}
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
    110c:	460a      	mov	r2, r1
void Uart0_SendChar(char ch)
{
	UARTCharPut(UART0_BASE, ch);
}
void Uart1_SendChar(char ch)
{
    110e:	4604      	mov	r4, r0
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_PIN_3);
    1110:	4809      	ldr	r0, [pc, #36]	; (1138 <Uart1_SendChar+0x30>)
    1112:	f005 fed2 	bl	6eba <GPIOPinWrite>

	UARTCharPut(UART1_BASE, ch);
    1116:	4809      	ldr	r0, [pc, #36]	; (113c <Uart1_SendChar+0x34>)
    1118:	b2e1      	uxtb	r1, r4
    111a:	f007 f840 	bl	819e <UARTCharPut>

	while (UARTBusy(UART1_BASE))
    111e:	4807      	ldr	r0, [pc, #28]	; (113c <Uart1_SendChar+0x34>)
    1120:	f007 f84f 	bl	81c2 <UARTBusy>
    1124:	4602      	mov	r2, r0
    1126:	2800      	cmp	r0, #0
    1128:	d1f9      	bne.n	111e <Uart1_SendChar+0x16>
	{
	}
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
    112a:	4803      	ldr	r0, [pc, #12]	; (1138 <Uart1_SendChar+0x30>)
    112c:	2108      	movs	r1, #8
}
    112e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UARTCharPut(UART1_BASE, ch);

	while (UARTBusy(UART1_BASE))
	{
	}
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
    1132:	f005 bec2 	b.w	6eba <GPIOPinWrite>
    1136:	bf00      	nop
    1138:	40026000 	.word	0x40026000
    113c:	4000d000 	.word	0x4000d000

00001140 <Uarts_Init>:
// Inicjacja UARTw
//*****************************************************************************

void Uarts_Init(void)
{
	uart0_ogon = uart0_glowa = uart1_ogon = uart1_glowa = uart2_ogon
    1140:	4b38      	ldr	r3, [pc, #224]	; (1224 <Uarts_Init+0xe4>)
//*****************************************************************************
// Inicjacja UARTw
//*****************************************************************************

void Uarts_Init(void)
{
    1142:	b510      	push	{r4, lr}
	uart0_ogon = uart0_glowa = uart1_ogon = uart1_glowa = uart2_ogon
    1144:	2400      	movs	r4, #0
    1146:	801c      	strh	r4, [r3, #0]
			= uart2_glowa = 0;
    1148:	881a      	ldrh	r2, [r3, #0]
// Inicjacja UARTw
//*****************************************************************************

void Uarts_Init(void)
{
	uart0_ogon = uart0_glowa = uart1_ogon = uart1_glowa = uart2_ogon
    114a:	4b37      	ldr	r3, [pc, #220]	; (1228 <Uarts_Init+0xe8>)
			= uart2_glowa = 0;
    114c:	b292      	uxth	r2, r2
// Inicjacja UARTw
//*****************************************************************************

void Uarts_Init(void)
{
	uart0_ogon = uart0_glowa = uart1_ogon = uart1_glowa = uart2_ogon
    114e:	801a      	strh	r2, [r3, #0]
			= uart2_glowa = 0;
    1150:	881a      	ldrh	r2, [r3, #0]
// Inicjacja UARTw
//*****************************************************************************

void Uarts_Init(void)
{
	uart0_ogon = uart0_glowa = uart1_ogon = uart1_glowa = uart2_ogon
    1152:	4b36      	ldr	r3, [pc, #216]	; (122c <Uarts_Init+0xec>)
			= uart2_glowa = 0;
    1154:	b292      	uxth	r2, r2
// Inicjacja UARTw
//*****************************************************************************

void Uarts_Init(void)
{
	uart0_ogon = uart0_glowa = uart1_ogon = uart1_glowa = uart2_ogon
    1156:	801a      	strh	r2, [r3, #0]
    1158:	881a      	ldrh	r2, [r3, #0]
    115a:	4b35      	ldr	r3, [pc, #212]	; (1230 <Uarts_Init+0xf0>)
    115c:	b292      	uxth	r2, r2
    115e:	801a      	strh	r2, [r3, #0]
    1160:	881a      	ldrh	r2, [r3, #0]
    1162:	4b34      	ldr	r3, [pc, #208]	; (1234 <Uarts_Init+0xf4>)
    1164:	b292      	uxth	r2, r2
    1166:	801a      	strh	r2, [r3, #0]
    1168:	881a      	ldrh	r2, [r3, #0]
    116a:	4b33      	ldr	r3, [pc, #204]	; (1238 <Uarts_Init+0xf8>)
    116c:	b292      	uxth	r2, r2
    116e:	801a      	strh	r2, [r3, #0]
			= uart2_glowa = 0;
	uart0_bufor_przepelnienie = uart1_bufor_przepelnienie
    1170:	4b32      	ldr	r3, [pc, #200]	; (123c <Uarts_Init+0xfc>)
			= uart2_bufor_przepelnienie = 0;

	// Konfiguracja pinw
	GPIOPinTypeUART(GPIO_PORTA_BASE, GPIO_PIN_0 | GPIO_PIN_1);
    1172:	2103      	movs	r1, #3

void Uarts_Init(void)
{
	uart0_ogon = uart0_glowa = uart1_ogon = uart1_glowa = uart2_ogon
			= uart2_glowa = 0;
	uart0_bufor_przepelnienie = uart1_bufor_przepelnienie
    1174:	801c      	strh	r4, [r3, #0]
    1176:	4b32      	ldr	r3, [pc, #200]	; (1240 <Uarts_Init+0x100>)
			= uart2_bufor_przepelnienie = 0;

	// Konfiguracja pinw
	GPIOPinTypeUART(GPIO_PORTA_BASE, GPIO_PIN_0 | GPIO_PIN_1);
    1178:	4832      	ldr	r0, [pc, #200]	; (1244 <Uarts_Init+0x104>)

void Uarts_Init(void)
{
	uart0_ogon = uart0_glowa = uart1_ogon = uart1_glowa = uart2_ogon
			= uart2_glowa = 0;
	uart0_bufor_przepelnienie = uart1_bufor_przepelnienie
    117a:	801c      	strh	r4, [r3, #0]
    117c:	4b32      	ldr	r3, [pc, #200]	; (1248 <Uarts_Init+0x108>)
    117e:	801c      	strh	r4, [r3, #0]
			= uart2_bufor_przepelnienie = 0;

	// Konfiguracja pinw
	GPIOPinTypeUART(GPIO_PORTA_BASE, GPIO_PIN_0 | GPIO_PIN_1);
    1180:	f005 ff22 	bl	6fc8 <GPIOPinTypeUART>
	GPIOPinTypeUART(GPIO_PORTD_BASE, GPIO_PIN_2 | GPIO_PIN_3);
    1184:	210c      	movs	r1, #12
    1186:	4831      	ldr	r0, [pc, #196]	; (124c <Uarts_Init+0x10c>)
    1188:	f005 ff1e 	bl	6fc8 <GPIOPinTypeUART>
	GPIOPinTypeUART(GPIO_PORTG_BASE, GPIO_PIN_0 | GPIO_PIN_1);
    118c:	2103      	movs	r1, #3
    118e:	4830      	ldr	r0, [pc, #192]	; (1250 <Uarts_Init+0x110>)
    1190:	f005 ff1a 	bl	6fc8 <GPIOPinTypeUART>
	// Inicjacja wyjcia dla nadawania RS485
	GPIOPinTypeGPIOOutput(GPIO_PORTG_BASE, GPIO_PIN_3);
    1194:	2108      	movs	r1, #8
    1196:	482e      	ldr	r0, [pc, #184]	; (1250 <Uarts_Init+0x110>)
    1198:	f005 fec6 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTG_BASE, GPIO_PIN_3, GPIO_STRENGTH_2MA,
    119c:	2108      	movs	r1, #8
    119e:	460b      	mov	r3, r1
    11a0:	2201      	movs	r2, #1
    11a2:	482b      	ldr	r0, [pc, #172]	; (1250 <Uarts_Init+0x110>)
    11a4:	f005 fdb4 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_3, 0);
    11a8:	2108      	movs	r1, #8
    11aa:	4622      	mov	r2, r4
    11ac:	4828      	ldr	r0, [pc, #160]	; (1250 <Uarts_Init+0x110>)
    11ae:	f005 fe84 	bl	6eba <GPIOPinWrite>

	// ******************************* UART 0 ******************************************
	// STDIO na RS232
	SysCtlPeripheralEnable(SYSCTL_PERIPH_UART0);
    11b2:	4828      	ldr	r0, [pc, #160]	; (1254 <Uarts_Init+0x114>)
    11b4:	f006 fa16 	bl	75e4 <SysCtlPeripheralEnable>
	UARTConfigSetExpClk(UART0_BASE, SysCtlClockGet(), uart0_baud,
    11b8:	f006 fb92 	bl	78e0 <SysCtlClockGet>
    11bc:	2360      	movs	r3, #96	; 0x60
    11be:	4601      	mov	r1, r0
    11c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    11c4:	4824      	ldr	r0, [pc, #144]	; (1258 <Uarts_Init+0x118>)
    11c6:	f006 ff4c 	bl	8062 <UARTConfigSetExpClk>
			(UART_CONFIG_WLEN_8 | UART_CONFIG_STOP_ONE | UART_CONFIG_PAR_NONE));
	UARTFIFOEnable(UART0_BASE);
    11ca:	4823      	ldr	r0, [pc, #140]	; (1258 <Uarts_Init+0x118>)
    11cc:	f006 ff6e 	bl	80ac <UARTFIFOEnable>
	UARTEnable(UART0_BASE);
    11d0:	4821      	ldr	r0, [pc, #132]	; (1258 <Uarts_Init+0x118>)
    11d2:	f006 ff2c 	bl	802e <UARTEnable>

	// ******************************* UART 1 ******************************************
	// RS485
	SysCtlPeripheralEnable(SYSCTL_PERIPH_UART1);
    11d6:	4821      	ldr	r0, [pc, #132]	; (125c <Uarts_Init+0x11c>)
    11d8:	f006 fa04 	bl	75e4 <SysCtlPeripheralEnable>
	UARTConfigSetExpClk(UART1_BASE, SysCtlClockGet(), uart1_baud,
    11dc:	f006 fb80 	bl	78e0 <SysCtlClockGet>
    11e0:	2360      	movs	r3, #96	; 0x60
    11e2:	4601      	mov	r1, r0
    11e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    11e8:	481d      	ldr	r0, [pc, #116]	; (1260 <Uarts_Init+0x120>)
    11ea:	f006 ff3a 	bl	8062 <UARTConfigSetExpClk>
			(UART_CONFIG_WLEN_8 | UART_CONFIG_STOP_ONE | UART_CONFIG_PAR_NONE));
	UARTFIFOEnable(UART1_BASE);
    11ee:	481c      	ldr	r0, [pc, #112]	; (1260 <Uarts_Init+0x120>)
    11f0:	f006 ff5c 	bl	80ac <UARTFIFOEnable>
	UARTEnable(UART1_BASE);
    11f4:	481a      	ldr	r0, [pc, #104]	; (1260 <Uarts_Init+0x120>)
    11f6:	f006 ff1a 	bl	802e <UARTEnable>

	// ******************************* UART 2 ******************************************
	// RS422
	SysCtlPeripheralEnable(SYSCTL_PERIPH_UART2);
    11fa:	481a      	ldr	r0, [pc, #104]	; (1264 <Uarts_Init+0x124>)
    11fc:	f006 f9f2 	bl	75e4 <SysCtlPeripheralEnable>
	UARTConfigSetExpClk(UART2_BASE, SysCtlClockGet(), uart2_baud,
    1200:	f006 fb6e 	bl	78e0 <SysCtlClockGet>
    1204:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    1208:	4601      	mov	r1, r0
    120a:	2360      	movs	r3, #96	; 0x60
    120c:	4816      	ldr	r0, [pc, #88]	; (1268 <Uarts_Init+0x128>)
    120e:	f006 ff28 	bl	8062 <UARTConfigSetExpClk>
			(UART_CONFIG_WLEN_8 | UART_CONFIG_STOP_ONE | UART_CONFIG_PAR_NONE));
	UARTFIFOEnable(UART2_BASE);
    1212:	4815      	ldr	r0, [pc, #84]	; (1268 <Uarts_Init+0x128>)
    1214:	f006 ff4a 	bl	80ac <UARTFIFOEnable>
	UARTEnable(UART2_BASE);
    1218:	4813      	ldr	r0, [pc, #76]	; (1268 <Uarts_Init+0x128>)
}
    121a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	// RS422
	SysCtlPeripheralEnable(SYSCTL_PERIPH_UART2);
	UARTConfigSetExpClk(UART2_BASE, SysCtlClockGet(), uart2_baud,
			(UART_CONFIG_WLEN_8 | UART_CONFIG_STOP_ONE | UART_CONFIG_PAR_NONE));
	UARTFIFOEnable(UART2_BASE);
	UARTEnable(UART2_BASE);
    121e:	f006 bf06 	b.w	802e <UARTEnable>
    1222:	bf00      	nop
    1224:	20000abc 	.word	0x20000abc
    1228:	20000ec2 	.word	0x20000ec2
    122c:	20000ab6 	.word	0x20000ab6
    1230:	200002ac 	.word	0x200002ac
    1234:	20000ec0 	.word	0x20000ec0
    1238:	20000ab8 	.word	0x20000ab8
    123c:	20000aba 	.word	0x20000aba
    1240:	20000ab4 	.word	0x20000ab4
    1244:	40004000 	.word	0x40004000
    1248:	200006b0 	.word	0x200006b0
    124c:	40007000 	.word	0x40007000
    1250:	40026000 	.word	0x40026000
    1254:	10000001 	.word	0x10000001
    1258:	4000c000 	.word	0x4000c000
    125c:	10000002 	.word	0x10000002
    1260:	4000d000 	.word	0x4000d000
    1264:	10000004 	.word	0x10000004
    1268:	4000e000 	.word	0x4000e000

0000126c <SPI_EmptyFIFO>:
void SPI_EmptyFIFO()
{
	unsigned int x;
	unsigned long dummy;

	while (HWREG(SSI1_BASE + SSI_O_SR) & SSI_SR_RNE)
    126c:	e001      	b.n	1272 <SPI_EmptyFIFO+0x6>
	{
		dummy = HWREG(SSI1_BASE + SSI_O_DR);
    126e:	4b06      	ldr	r3, [pc, #24]	; (1288 <SPI_EmptyFIFO+0x1c>)
    1270:	681b      	ldr	r3, [r3, #0]
void SPI_EmptyFIFO()
{
	unsigned int x;
	unsigned long dummy;

	while (HWREG(SSI1_BASE + SSI_O_SR) & SSI_SR_RNE)
    1272:	4b06      	ldr	r3, [pc, #24]	; (128c <SPI_EmptyFIFO+0x20>)
    1274:	681b      	ldr	r3, [r3, #0]
    1276:	f013 0304 	ands.w	r3, r3, #4
    127a:	d1f8      	bne.n	126e <SPI_EmptyFIFO+0x2>
		dummy = HWREG(SSI1_BASE + SSI_O_DR);
	}

	for (x = 0; x < 8; x++)
	{
		dummy = HWREG(SSI1_BASE + SSI_O_DR);
    127c:	4a02      	ldr	r2, [pc, #8]	; (1288 <SPI_EmptyFIFO+0x1c>)
	while (HWREG(SSI1_BASE + SSI_O_SR) & SSI_SR_RNE)
	{
		dummy = HWREG(SSI1_BASE + SSI_O_DR);
	}

	for (x = 0; x < 8; x++)
    127e:	3301      	adds	r3, #1
    1280:	2b08      	cmp	r3, #8
	{
		dummy = HWREG(SSI1_BASE + SSI_O_DR);
    1282:	6812      	ldr	r2, [r2, #0]
	while (HWREG(SSI1_BASE + SSI_O_SR) & SSI_SR_RNE)
	{
		dummy = HWREG(SSI1_BASE + SSI_O_DR);
	}

	for (x = 0; x < 8; x++)
    1284:	d1fa      	bne.n	127c <SPI_EmptyFIFO+0x10>
	{
		dummy = HWREG(SSI1_BASE + SSI_O_DR);
	}
}
    1286:	4770      	bx	lr
    1288:	40009008 	.word	0x40009008
    128c:	4000900c 	.word	0x4000900c

00001290 <Status>:
	else
		GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_7, 0);
}

char Status(void)
{
    1290:	b508      	push	{r3, lr}
	char x;

	x = GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_4);
    1292:	2110      	movs	r1, #16
    1294:	4804      	ldr	r0, [pc, #16]	; (12a8 <Status+0x18>)
    1296:	f005 fe0d 	bl	6eb4 <GPIOPinRead>
    129a:	b240      	sxtb	r0, r0

	if (x > 0)
		return 1;
	else
		return 0;
}
    129c:	2800      	cmp	r0, #0
    129e:	bfd4      	ite	le
    12a0:	2000      	movle	r0, #0
    12a2:	2001      	movgt	r0, #1
    12a4:	bd08      	pop	{r3, pc}
    12a6:	bf00      	nop
    12a8:	40025000 	.word	0x40025000

000012ac <GetHard_Q17>:
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_4, 0);
}

unsigned char GetHard_Q17(void)
{
    12ac:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTB_BASE, GPIO_PIN_4) << 3;
    12ae:	2110      	movs	r1, #16
    12b0:	4803      	ldr	r0, [pc, #12]	; (12c0 <GetHard_Q17+0x14>)
    12b2:	f005 fdff 	bl	6eb4 <GPIOPinRead>
    12b6:	00c0      	lsls	r0, r0, #3
}
    12b8:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
    12bc:	bd08      	pop	{r3, pc}
    12be:	bf00      	nop
    12c0:	40005000 	.word	0x40005000

000012c4 <GetHard_Q16>:
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_5, 0);
}

unsigned char GetHard_Q16(void)
{
    12c4:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTB_BASE, GPIO_PIN_5) << 1;
    12c6:	2120      	movs	r1, #32
    12c8:	4803      	ldr	r0, [pc, #12]	; (12d8 <GetHard_Q16+0x14>)
    12ca:	f005 fdf3 	bl	6eb4 <GPIOPinRead>
    12ce:	0040      	lsls	r0, r0, #1
}
    12d0:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    12d4:	bd08      	pop	{r3, pc}
    12d6:	bf00      	nop
    12d8:	40005000 	.word	0x40005000

000012dc <GetHard_Q15>:
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_6, 0);
}

unsigned char GetHard_Q15(void)
{
    12dc:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTB_BASE, GPIO_PIN_6) >> 1;
    12de:	2140      	movs	r1, #64	; 0x40
    12e0:	4802      	ldr	r0, [pc, #8]	; (12ec <GetHard_Q15+0x10>)
    12e2:	f005 fde7 	bl	6eb4 <GPIOPinRead>
    12e6:	0840      	lsrs	r0, r0, #1
}
    12e8:	b2c0      	uxtb	r0, r0
    12ea:	bd08      	pop	{r3, pc}
    12ec:	40005000 	.word	0x40005000

000012f0 <GetHard_Q14>:
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_2, 0);
}

unsigned char GetHard_Q14(void)
{
    12f0:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTH_BASE, GPIO_PIN_2) << 2;
    12f2:	2104      	movs	r1, #4
    12f4:	4803      	ldr	r0, [pc, #12]	; (1304 <GetHard_Q14+0x14>)
    12f6:	f005 fddd 	bl	6eb4 <GPIOPinRead>
    12fa:	0080      	lsls	r0, r0, #2
}
    12fc:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
    1300:	bd08      	pop	{r3, pc}
    1302:	bf00      	nop
    1304:	40027000 	.word	0x40027000

00001308 <GetHard_Q13>:
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_3, 0);
}

unsigned char GetHard_Q13(void)
{
    1308:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTH_BASE, GPIO_PIN_3) >> 0;
    130a:	2108      	movs	r1, #8
    130c:	4802      	ldr	r0, [pc, #8]	; (1318 <GetHard_Q13+0x10>)
    130e:	f005 fdd1 	bl	6eb4 <GPIOPinRead>
}
    1312:	b2c0      	uxtb	r0, r0
    1314:	bd08      	pop	{r3, pc}
    1316:	bf00      	nop
    1318:	40027000 	.word	0x40027000

0000131c <GetHard_Q12>:
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_5, 0);
}

unsigned char GetHard_Q12(void)
{
    131c:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_5) >> 3;
    131e:	2120      	movs	r1, #32
    1320:	4802      	ldr	r0, [pc, #8]	; (132c <GetHard_Q12+0x10>)
    1322:	f005 fdc7 	bl	6eb4 <GPIOPinRead>
    1326:	08c0      	lsrs	r0, r0, #3
}
    1328:	b2c0      	uxtb	r0, r0
    132a:	bd08      	pop	{r3, pc}
    132c:	40025000 	.word	0x40025000

00001330 <GetHard_Q11>:
{
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_4, 0);
}

unsigned char GetHard_Q11(void)
{
    1330:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTG_BASE, GPIO_PIN_4) >> 3;
    1332:	2110      	movs	r1, #16
    1334:	4802      	ldr	r0, [pc, #8]	; (1340 <GetHard_Q11+0x10>)
    1336:	f005 fdbd 	bl	6eb4 <GPIOPinRead>
    133a:	08c0      	lsrs	r0, r0, #3
}
    133c:	b2c0      	uxtb	r0, r0
    133e:	bd08      	pop	{r3, pc}
    1340:	40026000 	.word	0x40026000

00001344 <GetHard_Q10>:
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_1, 0);
}

unsigned char GetHard_Q10(void)
{
    1344:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTB_BASE, GPIO_PIN_1) >> 1;
    1346:	2102      	movs	r1, #2
    1348:	4802      	ldr	r0, [pc, #8]	; (1354 <GetHard_Q10+0x10>)
    134a:	f005 fdb3 	bl	6eb4 <GPIOPinRead>
    134e:	0840      	lsrs	r0, r0, #1
}
    1350:	b2c0      	uxtb	r0, r0
    1352:	bd08      	pop	{r3, pc}
    1354:	40005000 	.word	0x40005000

00001358 <GetHard_Q1>:
	return GetHard_Q00() + GetHard_Q01() + GetHard_Q02() + GetHard_Q03()
			+ GetHard_Q04() + GetHard_Q05() + GetHard_Q06() + GetHard_Q07();
}

unsigned char GetHard_Q1(void)
{
    1358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return GetHard_Q10() + GetHard_Q11() + GetHard_Q12() + GetHard_Q13()
    135c:	f7ff fff2 	bl	1344 <GetHard_Q10>
    1360:	4682      	mov	sl, r0
    1362:	f7ff ffe5 	bl	1330 <GetHard_Q11>
    1366:	4681      	mov	r9, r0
    1368:	f7ff ffd8 	bl	131c <GetHard_Q12>
    136c:	4680      	mov	r8, r0
    136e:	f7ff ffcb 	bl	1308 <GetHard_Q13>
    1372:	4607      	mov	r7, r0
    1374:	f7ff ffbc 	bl	12f0 <GetHard_Q14>
    1378:	4606      	mov	r6, r0
    137a:	f7ff ffaf 	bl	12dc <GetHard_Q15>
    137e:	4605      	mov	r5, r0
    1380:	f7ff ffa0 	bl	12c4 <GetHard_Q16>
    1384:	4604      	mov	r4, r0
    1386:	f7ff ff91 	bl	12ac <GetHard_Q17>
    138a:	eb09 030a 	add.w	r3, r9, sl
    138e:	4443      	add	r3, r8
    1390:	18fb      	adds	r3, r7, r3
    1392:	18f3      	adds	r3, r6, r3
    1394:	18eb      	adds	r3, r5, r3
    1396:	18e3      	adds	r3, r4, r3
    1398:	18c0      	adds	r0, r0, r3
			+ GetHard_Q14() + GetHard_Q15() + GetHard_Q16() + GetHard_Q17();
}
    139a:	b2c0      	uxtb	r0, r0
    139c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000013a0 <GetHard_Q07>:
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_6, 0);
}

unsigned char GetHard_Q07(void)
{
    13a0:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_6) << 1;
    13a2:	2140      	movs	r1, #64	; 0x40
    13a4:	4803      	ldr	r0, [pc, #12]	; (13b4 <GetHard_Q07+0x14>)
    13a6:	f005 fd85 	bl	6eb4 <GPIOPinRead>
    13aa:	0040      	lsls	r0, r0, #1
}
    13ac:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    13b0:	bd08      	pop	{r3, pc}
    13b2:	bf00      	nop
    13b4:	40025000 	.word	0x40025000

000013b8 <GetHard_Q06>:
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_0, 0);
}

unsigned char GetHard_Q06(void)
{
    13b8:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTB_BASE, GPIO_PIN_0) << 6;
    13ba:	2101      	movs	r1, #1
    13bc:	4803      	ldr	r0, [pc, #12]	; (13cc <GetHard_Q06+0x14>)
    13be:	f005 fd79 	bl	6eb4 <GPIOPinRead>
    13c2:	0180      	lsls	r0, r0, #6
}
    13c4:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
    13c8:	bd08      	pop	{r3, pc}
    13ca:	bf00      	nop
    13cc:	40005000 	.word	0x40005000

000013d0 <GetHard_Q05>:
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_3, 0);
}

unsigned char GetHard_Q05(void)
{
    13d0:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_3) << 2;
    13d2:	2108      	movs	r1, #8
    13d4:	4803      	ldr	r0, [pc, #12]	; (13e4 <GetHard_Q05+0x14>)
    13d6:	f005 fd6d 	bl	6eb4 <GPIOPinRead>
    13da:	0080      	lsls	r0, r0, #2
}
    13dc:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
    13e0:	bd08      	pop	{r3, pc}
    13e2:	bf00      	nop
    13e4:	40025000 	.word	0x40025000

000013e8 <GetHard_Q04>:
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_2, 0);
}

unsigned char GetHard_Q04(void)
{
    13e8:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_2) << 2;
    13ea:	2104      	movs	r1, #4
    13ec:	4803      	ldr	r0, [pc, #12]	; (13fc <GetHard_Q04+0x14>)
    13ee:	f005 fd61 	bl	6eb4 <GPIOPinRead>
    13f2:	0080      	lsls	r0, r0, #2
}
    13f4:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
    13f8:	bd08      	pop	{r3, pc}
    13fa:	bf00      	nop
    13fc:	40025000 	.word	0x40025000

00001400 <GetHard_Q03>:
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_1, 0);
}

unsigned char GetHard_Q03(void)
{
    1400:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTH_BASE, GPIO_PIN_1) << 2;
    1402:	2102      	movs	r1, #2
    1404:	4803      	ldr	r0, [pc, #12]	; (1414 <GetHard_Q03+0x14>)
    1406:	f005 fd55 	bl	6eb4 <GPIOPinRead>
    140a:	0080      	lsls	r0, r0, #2
}
    140c:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
    1410:	bd08      	pop	{r3, pc}
    1412:	bf00      	nop
    1414:	40027000 	.word	0x40027000

00001418 <GetHard_Q02>:
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_0, 0);
}

unsigned char GetHard_Q02(void)
{
    1418:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTH_BASE, GPIO_PIN_0) << 2;
    141a:	2101      	movs	r1, #1
    141c:	4803      	ldr	r0, [pc, #12]	; (142c <GetHard_Q02+0x14>)
    141e:	f005 fd49 	bl	6eb4 <GPIOPinRead>
    1422:	0080      	lsls	r0, r0, #2
}
    1424:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
    1428:	bd08      	pop	{r3, pc}
    142a:	bf00      	nop
    142c:	40027000 	.word	0x40027000

00001430 <GetHard_Q01>:
{
	GPIOPinWrite(GPIO_PORTD_BASE, GPIO_PIN_1, 0);
}

unsigned char GetHard_Q01(void)
{
    1430:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTD_BASE, GPIO_PIN_1) >> 0;
    1432:	2102      	movs	r1, #2
    1434:	4802      	ldr	r0, [pc, #8]	; (1440 <GetHard_Q01+0x10>)
    1436:	f005 fd3d 	bl	6eb4 <GPIOPinRead>
}
    143a:	b2c0      	uxtb	r0, r0
    143c:	bd08      	pop	{r3, pc}
    143e:	bf00      	nop
    1440:	40007000 	.word	0x40007000

00001444 <GetHard_Q00>:
{
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_2, 0);
}

unsigned char GetHard_Q00(void)
{
    1444:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTG_BASE, GPIO_PIN_2) >> 2;
    1446:	2104      	movs	r1, #4
    1448:	4802      	ldr	r0, [pc, #8]	; (1454 <GetHard_Q00+0x10>)
    144a:	f005 fd33 	bl	6eb4 <GPIOPinRead>
    144e:	0880      	lsrs	r0, r0, #2
}
    1450:	b2c0      	uxtb	r0, r0
    1452:	bd08      	pop	{r3, pc}
    1454:	40026000 	.word	0x40026000

00001458 <GetHard_Q0>:
	return GetHard_I10() + GetHard_I11() + GetHard_I12() + GetHard_I13()
			+ GetHard_I14() + GetHard_I15() + GetHard_I16() + GetHard_I17();
}

unsigned char GetHard_Q0(void)
{
    1458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return GetHard_Q00() + GetHard_Q01() + GetHard_Q02() + GetHard_Q03()
    145c:	f7ff fff2 	bl	1444 <GetHard_Q00>
    1460:	4682      	mov	sl, r0
    1462:	f7ff ffe5 	bl	1430 <GetHard_Q01>
    1466:	4681      	mov	r9, r0
    1468:	f7ff ffd6 	bl	1418 <GetHard_Q02>
    146c:	4680      	mov	r8, r0
    146e:	f7ff ffc7 	bl	1400 <GetHard_Q03>
    1472:	4607      	mov	r7, r0
    1474:	f7ff ffb8 	bl	13e8 <GetHard_Q04>
    1478:	4606      	mov	r6, r0
    147a:	f7ff ffa9 	bl	13d0 <GetHard_Q05>
    147e:	4605      	mov	r5, r0
    1480:	f7ff ff9a 	bl	13b8 <GetHard_Q06>
    1484:	4604      	mov	r4, r0
    1486:	f7ff ff8b 	bl	13a0 <GetHard_Q07>
    148a:	eb09 030a 	add.w	r3, r9, sl
    148e:	4443      	add	r3, r8
    1490:	18fb      	adds	r3, r7, r3
    1492:	18f3      	adds	r3, r6, r3
    1494:	18eb      	adds	r3, r5, r3
    1496:	18e3      	adds	r3, r4, r3
    1498:	18c0      	adds	r0, r0, r3
			+ GetHard_Q04() + GetHard_Q05() + GetHard_Q06() + GetHard_Q07();
}
    149a:	b2c0      	uxtb	r0, r0
    149c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000014a0 <GetHard_I17>:
{
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_7) >> 1;
}

unsigned char GetHard_I17(void)
{
    14a0:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTG_BASE, GPIO_PIN_5) << 2;
    14a2:	2120      	movs	r1, #32
    14a4:	4803      	ldr	r0, [pc, #12]	; (14b4 <GetHard_I17+0x14>)
    14a6:	f005 fd05 	bl	6eb4 <GPIOPinRead>
    14aa:	0080      	lsls	r0, r0, #2
}
    14ac:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
    14b0:	bd08      	pop	{r3, pc}
    14b2:	bf00      	nop
    14b4:	40026000 	.word	0x40026000

000014b8 <GetHard_I16>:
{
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_6) >> 1;
}

unsigned char GetHard_I16(void)
{
    14b8:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_7) >> 1;
    14ba:	2180      	movs	r1, #128	; 0x80
    14bc:	4802      	ldr	r0, [pc, #8]	; (14c8 <GetHard_I16+0x10>)
    14be:	f005 fcf9 	bl	6eb4 <GPIOPinRead>
    14c2:	0840      	lsrs	r0, r0, #1
}
    14c4:	b2c0      	uxtb	r0, r0
    14c6:	bd08      	pop	{r3, pc}
    14c8:	40004000 	.word	0x40004000

000014cc <GetHard_I15>:
{
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_5) >> 1;
}

unsigned char GetHard_I15(void)
{
    14cc:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_6) >> 1;
    14ce:	2140      	movs	r1, #64	; 0x40
    14d0:	4802      	ldr	r0, [pc, #8]	; (14dc <GetHard_I15+0x10>)
    14d2:	f005 fcef 	bl	6eb4 <GPIOPinRead>
    14d6:	0840      	lsrs	r0, r0, #1
}
    14d8:	b2c0      	uxtb	r0, r0
    14da:	bd08      	pop	{r3, pc}
    14dc:	40004000 	.word	0x40004000

000014e0 <GetHard_I14>:
{
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_4) >> 1;
}

unsigned char GetHard_I14(void)
{
    14e0:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_5) >> 1;
    14e2:	2120      	movs	r1, #32
    14e4:	4802      	ldr	r0, [pc, #8]	; (14f0 <GetHard_I14+0x10>)
    14e6:	f005 fce5 	bl	6eb4 <GPIOPinRead>
    14ea:	0840      	lsrs	r0, r0, #1
}
    14ec:	b2c0      	uxtb	r0, r0
    14ee:	bd08      	pop	{r3, pc}
    14f0:	40004000 	.word	0x40004000

000014f4 <GetHard_I13>:
{
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_3) >> 1;
}

unsigned char GetHard_I13(void)
{
    14f4:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_4) >> 1;
    14f6:	2110      	movs	r1, #16
    14f8:	4802      	ldr	r0, [pc, #8]	; (1504 <GetHard_I13+0x10>)
    14fa:	f005 fcdb 	bl	6eb4 <GPIOPinRead>
    14fe:	0840      	lsrs	r0, r0, #1
}
    1500:	b2c0      	uxtb	r0, r0
    1502:	bd08      	pop	{r3, pc}
    1504:	40004000 	.word	0x40004000

00001508 <GetHard_I12>:
{
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_2) >> 1;
}

unsigned char GetHard_I12(void)
{
    1508:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_3) >> 1;
    150a:	2108      	movs	r1, #8
    150c:	4802      	ldr	r0, [pc, #8]	; (1518 <GetHard_I12+0x10>)
    150e:	f005 fcd1 	bl	6eb4 <GPIOPinRead>
    1512:	0840      	lsrs	r0, r0, #1
}
    1514:	b2c0      	uxtb	r0, r0
    1516:	bd08      	pop	{r3, pc}
    1518:	40004000 	.word	0x40004000

0000151c <GetHard_I11>:
{
	return GPIOPinRead(GPIO_PORTC_BASE, GPIO_PIN_5) >> 5;
}

unsigned char GetHard_I11(void)
{
    151c:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTA_BASE, GPIO_PIN_2) >> 1;
    151e:	2104      	movs	r1, #4
    1520:	4802      	ldr	r0, [pc, #8]	; (152c <GetHard_I11+0x10>)
    1522:	f005 fcc7 	bl	6eb4 <GPIOPinRead>
    1526:	0840      	lsrs	r0, r0, #1
}
    1528:	b2c0      	uxtb	r0, r0
    152a:	bd08      	pop	{r3, pc}
    152c:	40004000 	.word	0x40004000

00001530 <GetHard_I10>:
{
	return GPIOPinRead(GPIO_PORTC_BASE, GPIO_PIN_6) << 1;
}

unsigned char GetHard_I10(void)
{
    1530:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTC_BASE, GPIO_PIN_5) >> 5;
    1532:	2120      	movs	r1, #32
    1534:	4802      	ldr	r0, [pc, #8]	; (1540 <GetHard_I10+0x10>)
    1536:	f005 fcbd 	bl	6eb4 <GPIOPinRead>
    153a:	0940      	lsrs	r0, r0, #5
}
    153c:	b2c0      	uxtb	r0, r0
    153e:	bd08      	pop	{r3, pc}
    1540:	40006000 	.word	0x40006000

00001544 <GetHard_I1>:
	return GetHard_I00() + GetHard_I01() + GetHard_I02() + GetHard_I03()
			+ GetHard_I04() + GetHard_I05() + GetHard_I06() + GetHard_I07();
}

unsigned char GetHard_I1(void)
{
    1544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return GetHard_I10() + GetHard_I11() + GetHard_I12() + GetHard_I13()
    1548:	f7ff fff2 	bl	1530 <GetHard_I10>
    154c:	4682      	mov	sl, r0
    154e:	f7ff ffe5 	bl	151c <GetHard_I11>
    1552:	4681      	mov	r9, r0
    1554:	f7ff ffd8 	bl	1508 <GetHard_I12>
    1558:	4680      	mov	r8, r0
    155a:	f7ff ffcb 	bl	14f4 <GetHard_I13>
    155e:	4607      	mov	r7, r0
    1560:	f7ff ffbe 	bl	14e0 <GetHard_I14>
    1564:	4606      	mov	r6, r0
    1566:	f7ff ffb1 	bl	14cc <GetHard_I15>
    156a:	4605      	mov	r5, r0
    156c:	f7ff ffa4 	bl	14b8 <GetHard_I16>
    1570:	4604      	mov	r4, r0
    1572:	f7ff ff95 	bl	14a0 <GetHard_I17>
    1576:	eb09 030a 	add.w	r3, r9, sl
    157a:	4443      	add	r3, r8
    157c:	18fb      	adds	r3, r7, r3
    157e:	18f3      	adds	r3, r6, r3
    1580:	18eb      	adds	r3, r5, r3
    1582:	18e3      	adds	r3, r4, r3
    1584:	18c0      	adds	r0, r0, r3
			+ GetHard_I14() + GetHard_I15() + GetHard_I16() + GetHard_I17();
}
    1586:	b2c0      	uxtb	r0, r0
    1588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0000158c <GetHard_I07>:
{
	return GPIOPinRead(GPIO_PORTC_BASE, GPIO_PIN_7) >> 1;
}

unsigned char GetHard_I07(void)
{
    158c:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTC_BASE, GPIO_PIN_6) << 1;
    158e:	2140      	movs	r1, #64	; 0x40
    1590:	4803      	ldr	r0, [pc, #12]	; (15a0 <GetHard_I07+0x14>)
    1592:	f005 fc8f 	bl	6eb4 <GPIOPinRead>
    1596:	0040      	lsls	r0, r0, #1
}
    1598:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    159c:	bd08      	pop	{r3, pc}
    159e:	bf00      	nop
    15a0:	40006000 	.word	0x40006000

000015a4 <GetHard_I06>:
{
	return GPIOPinRead(GPIO_PORTG_BASE, GPIO_PIN_7) >> 2;
}

unsigned char GetHard_I06(void)
{
    15a4:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTC_BASE, GPIO_PIN_7) >> 1;
    15a6:	2180      	movs	r1, #128	; 0x80
    15a8:	4802      	ldr	r0, [pc, #8]	; (15b4 <GetHard_I06+0x10>)
    15aa:	f005 fc83 	bl	6eb4 <GPIOPinRead>
    15ae:	0840      	lsrs	r0, r0, #1
}
    15b0:	b2c0      	uxtb	r0, r0
    15b2:	bd08      	pop	{r3, pc}
    15b4:	40006000 	.word	0x40006000

000015b8 <GetHard_I05>:
{
	return GPIOPinRead(GPIO_PORTG_BASE, GPIO_PIN_6) >> 2;
}

unsigned char GetHard_I05(void)
{
    15b8:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTG_BASE, GPIO_PIN_7) >> 2;
    15ba:	2180      	movs	r1, #128	; 0x80
    15bc:	4802      	ldr	r0, [pc, #8]	; (15c8 <GetHard_I05+0x10>)
    15be:	f005 fc79 	bl	6eb4 <GPIOPinRead>
    15c2:	0880      	lsrs	r0, r0, #2
}
    15c4:	b2c0      	uxtb	r0, r0
    15c6:	bd08      	pop	{r3, pc}
    15c8:	40026000 	.word	0x40026000

000015cc <GetHard_I04>:
{
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_1) << 2;
}

unsigned char GetHard_I04(void)
{
    15cc:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTG_BASE, GPIO_PIN_6) >> 2;
    15ce:	2140      	movs	r1, #64	; 0x40
    15d0:	4802      	ldr	r0, [pc, #8]	; (15dc <GetHard_I04+0x10>)
    15d2:	f005 fc6f 	bl	6eb4 <GPIOPinRead>
    15d6:	0880      	lsrs	r0, r0, #2
}
    15d8:	b2c0      	uxtb	r0, r0
    15da:	bd08      	pop	{r3, pc}
    15dc:	40026000 	.word	0x40026000

000015e0 <GetHard_I03>:
{
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_0) << 2;
}

unsigned char GetHard_I03(void)
{
    15e0:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_1) << 2;
    15e2:	2102      	movs	r1, #2
    15e4:	4803      	ldr	r0, [pc, #12]	; (15f4 <GetHard_I03+0x14>)
    15e6:	f005 fc65 	bl	6eb4 <GPIOPinRead>
    15ea:	0080      	lsls	r0, r0, #2
}
    15ec:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
    15f0:	bd08      	pop	{r3, pc}
    15f2:	bf00      	nop
    15f4:	40025000 	.word	0x40025000

000015f8 <GetHard_I02>:
{
	return GPIOPinRead(GPIO_PORTC_BASE, GPIO_PIN_4) >> 3;
}

unsigned char GetHard_I02(void)
{
    15f8:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_0) << 2;
    15fa:	2101      	movs	r1, #1
    15fc:	4803      	ldr	r0, [pc, #12]	; (160c <GetHard_I02+0x14>)
    15fe:	f005 fc59 	bl	6eb4 <GPIOPinRead>
    1602:	0080      	lsls	r0, r0, #2
}
    1604:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
    1608:	bd08      	pop	{r3, pc}
    160a:	bf00      	nop
    160c:	40025000 	.word	0x40025000

00001610 <GetHard_I01>:
{
	return GPIOPinRead(GPIO_PORTD_BASE, GPIO_PIN_0) >> 0;
}

unsigned char GetHard_I01(void)
{
    1610:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTC_BASE, GPIO_PIN_4) >> 3;
    1612:	2110      	movs	r1, #16
    1614:	4802      	ldr	r0, [pc, #8]	; (1620 <GetHard_I01+0x10>)
    1616:	f005 fc4d 	bl	6eb4 <GPIOPinRead>
    161a:	08c0      	lsrs	r0, r0, #3
}
    161c:	b2c0      	uxtb	r0, r0
    161e:	bd08      	pop	{r3, pc}
    1620:	40006000 	.word	0x40006000

00001624 <GetHard_I00>:
{
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_4);
}

unsigned char GetHard_I00(void)
{
    1624:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTD_BASE, GPIO_PIN_0) >> 0;
    1626:	2101      	movs	r1, #1
    1628:	4802      	ldr	r0, [pc, #8]	; (1634 <GetHard_I00+0x10>)
    162a:	f005 fc43 	bl	6eb4 <GPIOPinRead>
}
    162e:	b2c0      	uxtb	r0, r0
    1630:	bd08      	pop	{r3, pc}
    1632:	bf00      	nop
    1634:	40007000 	.word	0x40007000

00001638 <GetHard_I0>:
//*****************************************************************************
// Obraz wej wyj
//*****************************************************************************

unsigned char GetHard_I0(void)
{
    1638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return GetHard_I00() + GetHard_I01() + GetHard_I02() + GetHard_I03()
    163c:	f7ff fff2 	bl	1624 <GetHard_I00>
    1640:	4682      	mov	sl, r0
    1642:	f7ff ffe5 	bl	1610 <GetHard_I01>
    1646:	4681      	mov	r9, r0
    1648:	f7ff ffd6 	bl	15f8 <GetHard_I02>
    164c:	4680      	mov	r8, r0
    164e:	f7ff ffc7 	bl	15e0 <GetHard_I03>
    1652:	4607      	mov	r7, r0
    1654:	f7ff ffba 	bl	15cc <GetHard_I04>
    1658:	4606      	mov	r6, r0
    165a:	f7ff ffad 	bl	15b8 <GetHard_I05>
    165e:	4605      	mov	r5, r0
    1660:	f7ff ffa0 	bl	15a4 <GetHard_I06>
    1664:	4604      	mov	r4, r0
    1666:	f7ff ff91 	bl	158c <GetHard_I07>
    166a:	eb09 030a 	add.w	r3, r9, sl
    166e:	4443      	add	r3, r8
    1670:	18fb      	adds	r3, r7, r3
    1672:	18f3      	adds	r3, r6, r3
    1674:	18eb      	adds	r3, r5, r3
    1676:	18e3      	adds	r3, r4, r3
    1678:	18c0      	adds	r0, r0, r3
			+ GetHard_I04() + GetHard_I05() + GetHard_I06() + GetHard_I07();
}
    167a:	b2c0      	uxtb	r0, r0
    167c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00001680 <GetHard_SelectButton>:
//*****************************************************************************
// Get - odczyt stanu wej
//*****************************************************************************

unsigned char GetHard_SelectButton(void)
{
    1680:	b508      	push	{r3, lr}
	return GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_4);
    1682:	2110      	movs	r1, #16
    1684:	4802      	ldr	r0, [pc, #8]	; (1690 <GetHard_SelectButton+0x10>)
    1686:	f005 fc15 	bl	6eb4 <GPIOPinRead>
}
    168a:	b2c0      	uxtb	r0, r0
    168c:	bd08      	pop	{r3, pc}
    168e:	bf00      	nop
    1690:	40025000 	.word	0x40025000

00001694 <LedSwitch>:
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_7, 0);
}

void LedSwitch(void)
{
    1694:	b510      	push	{r4, lr}
	if (GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_7) == 0)
    1696:	4808      	ldr	r0, [pc, #32]	; (16b8 <LedSwitch+0x24>)
    1698:	2180      	movs	r1, #128	; 0x80
    169a:	f005 fc0b 	bl	6eb4 <GPIOPinRead>
    169e:	b918      	cbnz	r0, 16a8 <LedSwitch+0x14>
		GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_7, GPIO_PIN_7);
    16a0:	2180      	movs	r1, #128	; 0x80
    16a2:	4805      	ldr	r0, [pc, #20]	; (16b8 <LedSwitch+0x24>)
    16a4:	460a      	mov	r2, r1
    16a6:	e002      	b.n	16ae <LedSwitch+0x1a>
	else
		GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_7, 0);
    16a8:	4803      	ldr	r0, [pc, #12]	; (16b8 <LedSwitch+0x24>)
    16aa:	2180      	movs	r1, #128	; 0x80
    16ac:	2200      	movs	r2, #0
}
    16ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void LedSwitch(void)
{
	if (GPIOPinRead(GPIO_PORTF_BASE, GPIO_PIN_7) == 0)
		GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_7, GPIO_PIN_7);
	else
		GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_7, 0);
    16b2:	f005 bc02 	b.w	6eba <GPIOPinWrite>
    16b6:	bf00      	nop
    16b8:	40025000 	.word	0x40025000

000016bc <LedOff>:
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_7, GPIO_PIN_7);
}

void LedOff(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_7, 0);
    16bc:	4802      	ldr	r0, [pc, #8]	; (16c8 <LedOff+0xc>)
    16be:	2180      	movs	r1, #128	; 0x80
    16c0:	2200      	movs	r2, #0
    16c2:	f005 bbfa 	b.w	6eba <GPIOPinWrite>
    16c6:	bf00      	nop
    16c8:	40025000 	.word	0x40025000

000016cc <LedOn>:
//*****************************************************************************
// Zapalenie i gaszenie diody STATUS
//*****************************************************************************
void LedOn(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_7, GPIO_PIN_7);
    16cc:	2180      	movs	r1, #128	; 0x80
    16ce:	4802      	ldr	r0, [pc, #8]	; (16d8 <LedOn+0xc>)
    16d0:	460a      	mov	r2, r1
    16d2:	f005 bbf2 	b.w	6eba <GPIOPinWrite>
    16d6:	bf00      	nop
    16d8:	40025000 	.word	0x40025000

000016dc <ResetHard_Q17>:
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_4, GPIO_PIN_4);
}

void ResetHard_Q17(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_4, 0);
    16dc:	4802      	ldr	r0, [pc, #8]	; (16e8 <ResetHard_Q17+0xc>)
    16de:	2110      	movs	r1, #16
    16e0:	2200      	movs	r2, #0
    16e2:	f005 bbea 	b.w	6eba <GPIOPinWrite>
    16e6:	bf00      	nop
    16e8:	40005000 	.word	0x40005000

000016ec <SetHard_Q17>:
// ----------------------------------------------------------------------------
// Q17
// ----------------------------------------------------------------------------
void SetHard_Q17(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_4, GPIO_PIN_4);
    16ec:	2110      	movs	r1, #16
    16ee:	4802      	ldr	r0, [pc, #8]	; (16f8 <SetHard_Q17+0xc>)
    16f0:	460a      	mov	r2, r1
    16f2:	f005 bbe2 	b.w	6eba <GPIOPinWrite>
    16f6:	bf00      	nop
    16f8:	40005000 	.word	0x40005000

000016fc <ResetHard_Q16>:
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_5, GPIO_PIN_5);
}

void ResetHard_Q16(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_5, 0);
    16fc:	4802      	ldr	r0, [pc, #8]	; (1708 <ResetHard_Q16+0xc>)
    16fe:	2120      	movs	r1, #32
    1700:	2200      	movs	r2, #0
    1702:	f005 bbda 	b.w	6eba <GPIOPinWrite>
    1706:	bf00      	nop
    1708:	40005000 	.word	0x40005000

0000170c <SetHard_Q16>:
// ----------------------------------------------------------------------------
// Q16
// ----------------------------------------------------------------------------
void SetHard_Q16(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_5, GPIO_PIN_5);
    170c:	2120      	movs	r1, #32
    170e:	4802      	ldr	r0, [pc, #8]	; (1718 <SetHard_Q16+0xc>)
    1710:	460a      	mov	r2, r1
    1712:	f005 bbd2 	b.w	6eba <GPIOPinWrite>
    1716:	bf00      	nop
    1718:	40005000 	.word	0x40005000

0000171c <ResetHard_Q15>:
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_6, GPIO_PIN_6);
}

void ResetHard_Q15(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_6, 0);
    171c:	4802      	ldr	r0, [pc, #8]	; (1728 <ResetHard_Q15+0xc>)
    171e:	2140      	movs	r1, #64	; 0x40
    1720:	2200      	movs	r2, #0
    1722:	f005 bbca 	b.w	6eba <GPIOPinWrite>
    1726:	bf00      	nop
    1728:	40005000 	.word	0x40005000

0000172c <SetHard_Q15>:
// ----------------------------------------------------------------------------
// Q15
// ----------------------------------------------------------------------------
void SetHard_Q15(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_6, GPIO_PIN_6);
    172c:	2140      	movs	r1, #64	; 0x40
    172e:	4802      	ldr	r0, [pc, #8]	; (1738 <SetHard_Q15+0xc>)
    1730:	460a      	mov	r2, r1
    1732:	f005 bbc2 	b.w	6eba <GPIOPinWrite>
    1736:	bf00      	nop
    1738:	40005000 	.word	0x40005000

0000173c <ResetHard_Q14>:
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_2, GPIO_PIN_2);
}

void ResetHard_Q14(void)
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_2, 0);
    173c:	4802      	ldr	r0, [pc, #8]	; (1748 <ResetHard_Q14+0xc>)
    173e:	2104      	movs	r1, #4
    1740:	2200      	movs	r2, #0
    1742:	f005 bbba 	b.w	6eba <GPIOPinWrite>
    1746:	bf00      	nop
    1748:	40027000 	.word	0x40027000

0000174c <SetHard_Q14>:
// ----------------------------------------------------------------------------
// Q14
// ----------------------------------------------------------------------------
void SetHard_Q14(void)
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_2, GPIO_PIN_2);
    174c:	2104      	movs	r1, #4
    174e:	4802      	ldr	r0, [pc, #8]	; (1758 <SetHard_Q14+0xc>)
    1750:	460a      	mov	r2, r1
    1752:	f005 bbb2 	b.w	6eba <GPIOPinWrite>
    1756:	bf00      	nop
    1758:	40027000 	.word	0x40027000

0000175c <ResetHard_Q13>:
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_3, GPIO_PIN_3);
}

void ResetHard_Q13(void)
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_3, 0);
    175c:	4802      	ldr	r0, [pc, #8]	; (1768 <ResetHard_Q13+0xc>)
    175e:	2108      	movs	r1, #8
    1760:	2200      	movs	r2, #0
    1762:	f005 bbaa 	b.w	6eba <GPIOPinWrite>
    1766:	bf00      	nop
    1768:	40027000 	.word	0x40027000

0000176c <SetHard_Q13>:
// ----------------------------------------------------------------------------
// Q13
// ----------------------------------------------------------------------------
void SetHard_Q13(void)
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_3, GPIO_PIN_3);
    176c:	2108      	movs	r1, #8
    176e:	4802      	ldr	r0, [pc, #8]	; (1778 <SetHard_Q13+0xc>)
    1770:	460a      	mov	r2, r1
    1772:	f005 bba2 	b.w	6eba <GPIOPinWrite>
    1776:	bf00      	nop
    1778:	40027000 	.word	0x40027000

0000177c <ResetHard_Q12>:
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_5, GPIO_PIN_5);
}

void ResetHard_Q12(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_5, 0);
    177c:	4802      	ldr	r0, [pc, #8]	; (1788 <ResetHard_Q12+0xc>)
    177e:	2120      	movs	r1, #32
    1780:	2200      	movs	r2, #0
    1782:	f005 bb9a 	b.w	6eba <GPIOPinWrite>
    1786:	bf00      	nop
    1788:	40025000 	.word	0x40025000

0000178c <SetHard_Q12>:
// ----------------------------------------------------------------------------
// Q12
// ----------------------------------------------------------------------------
void SetHard_Q12(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_5, GPIO_PIN_5);
    178c:	2120      	movs	r1, #32
    178e:	4802      	ldr	r0, [pc, #8]	; (1798 <SetHard_Q12+0xc>)
    1790:	460a      	mov	r2, r1
    1792:	f005 bb92 	b.w	6eba <GPIOPinWrite>
    1796:	bf00      	nop
    1798:	40025000 	.word	0x40025000

0000179c <ResetHard_Q11>:
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_4, GPIO_PIN_4);
}

void ResetHard_Q11(void)
{
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_4, 0);
    179c:	4802      	ldr	r0, [pc, #8]	; (17a8 <ResetHard_Q11+0xc>)
    179e:	2110      	movs	r1, #16
    17a0:	2200      	movs	r2, #0
    17a2:	f005 bb8a 	b.w	6eba <GPIOPinWrite>
    17a6:	bf00      	nop
    17a8:	40026000 	.word	0x40026000

000017ac <SetHard_Q11>:
// ----------------------------------------------------------------------------
// Q11
// ----------------------------------------------------------------------------
void SetHard_Q11(void)
{
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_4, GPIO_PIN_4);
    17ac:	2110      	movs	r1, #16
    17ae:	4802      	ldr	r0, [pc, #8]	; (17b8 <SetHard_Q11+0xc>)
    17b0:	460a      	mov	r2, r1
    17b2:	f005 bb82 	b.w	6eba <GPIOPinWrite>
    17b6:	bf00      	nop
    17b8:	40026000 	.word	0x40026000

000017bc <ResetHard_Q10>:
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_1, GPIO_PIN_1);
}

void ResetHard_Q10(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_1, 0);
    17bc:	4802      	ldr	r0, [pc, #8]	; (17c8 <ResetHard_Q10+0xc>)
    17be:	2102      	movs	r1, #2
    17c0:	2200      	movs	r2, #0
    17c2:	f005 bb7a 	b.w	6eba <GPIOPinWrite>
    17c6:	bf00      	nop
    17c8:	40005000 	.word	0x40005000

000017cc <SetHard_Q10>:
// ----------------------------------------------------------------------------
// Q10
// ----------------------------------------------------------------------------
void SetHard_Q10(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_1, GPIO_PIN_1);
    17cc:	2102      	movs	r1, #2
    17ce:	4802      	ldr	r0, [pc, #8]	; (17d8 <SetHard_Q10+0xc>)
    17d0:	460a      	mov	r2, r1
    17d2:	f005 bb72 	b.w	6eba <GPIOPinWrite>
    17d6:	bf00      	nop
    17d8:	40005000 	.word	0x40005000

000017dc <SetHard_Q1>:
		ResetHard_Q07();
}

void SetHard_Q1(unsigned char out)
{
	if ((out & 0x01) > 0)
    17dc:	f010 0f01 	tst.w	r0, #1
	else
		ResetHard_Q07();
}

void SetHard_Q1(unsigned char out)
{
    17e0:	b510      	push	{r4, lr}
    17e2:	4604      	mov	r4, r0
	if ((out & 0x01) > 0)
    17e4:	d002      	beq.n	17ec <SetHard_Q1+0x10>
		SetHard_Q10();
    17e6:	f7ff fff1 	bl	17cc <SetHard_Q10>
    17ea:	e001      	b.n	17f0 <SetHard_Q1+0x14>
	else
		ResetHard_Q10();
    17ec:	f7ff ffe6 	bl	17bc <ResetHard_Q10>

	if ((out & 0x02) > 0)
    17f0:	f014 0f02 	tst.w	r4, #2
    17f4:	d002      	beq.n	17fc <SetHard_Q1+0x20>
		SetHard_Q11();
    17f6:	f7ff ffd9 	bl	17ac <SetHard_Q11>
    17fa:	e001      	b.n	1800 <SetHard_Q1+0x24>
	else
		ResetHard_Q11();
    17fc:	f7ff ffce 	bl	179c <ResetHard_Q11>

	if ((out & 0x04) > 0)
    1800:	f014 0f04 	tst.w	r4, #4
    1804:	d002      	beq.n	180c <SetHard_Q1+0x30>
		SetHard_Q12();
    1806:	f7ff ffc1 	bl	178c <SetHard_Q12>
    180a:	e001      	b.n	1810 <SetHard_Q1+0x34>
	else
		ResetHard_Q12();
    180c:	f7ff ffb6 	bl	177c <ResetHard_Q12>

	if ((out & 0x08) > 0)
    1810:	f014 0f08 	tst.w	r4, #8
    1814:	d002      	beq.n	181c <SetHard_Q1+0x40>
		SetHard_Q13();
    1816:	f7ff ffa9 	bl	176c <SetHard_Q13>
    181a:	e001      	b.n	1820 <SetHard_Q1+0x44>
	else
		ResetHard_Q13();
    181c:	f7ff ff9e 	bl	175c <ResetHard_Q13>

	if ((out & 0x10) > 0)
    1820:	f014 0f10 	tst.w	r4, #16
    1824:	d002      	beq.n	182c <SetHard_Q1+0x50>
		SetHard_Q14();
    1826:	f7ff ff91 	bl	174c <SetHard_Q14>
    182a:	e001      	b.n	1830 <SetHard_Q1+0x54>
	else
		ResetHard_Q14();
    182c:	f7ff ff86 	bl	173c <ResetHard_Q14>

	if ((out & 0x20) > 0)
    1830:	f014 0f20 	tst.w	r4, #32
    1834:	d002      	beq.n	183c <SetHard_Q1+0x60>
		SetHard_Q15();
    1836:	f7ff ff79 	bl	172c <SetHard_Q15>
    183a:	e001      	b.n	1840 <SetHard_Q1+0x64>
	else
		ResetHard_Q15();
    183c:	f7ff ff6e 	bl	171c <ResetHard_Q15>

	if ((out & 0x40) > 0)
    1840:	f014 0f40 	tst.w	r4, #64	; 0x40
    1844:	d002      	beq.n	184c <SetHard_Q1+0x70>
		SetHard_Q16();
    1846:	f7ff ff61 	bl	170c <SetHard_Q16>
    184a:	e001      	b.n	1850 <SetHard_Q1+0x74>
	else
		ResetHard_Q16();
    184c:	f7ff ff56 	bl	16fc <ResetHard_Q16>

	if ((out & 0x80) > 0)
    1850:	f014 0f80 	tst.w	r4, #128	; 0x80
		SetHard_Q17();
	else
		ResetHard_Q17();
}
    1854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if ((out & 0x40) > 0)
		SetHard_Q16();
	else
		ResetHard_Q16();

	if ((out & 0x80) > 0)
    1858:	d000      	beq.n	185c <SetHard_Q1+0x80>
		SetHard_Q17();
    185a:	e747      	b.n	16ec <SetHard_Q17>
	else
		ResetHard_Q17();
    185c:	e73e      	b.n	16dc <ResetHard_Q17>

0000185e <ResetHard_Q07>:
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_6, GPIO_PIN_6);
}

void ResetHard_Q07(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_6, 0);
    185e:	4802      	ldr	r0, [pc, #8]	; (1868 <ResetHard_Q07+0xa>)
    1860:	2140      	movs	r1, #64	; 0x40
    1862:	2200      	movs	r2, #0
    1864:	f005 bb29 	b.w	6eba <GPIOPinWrite>
    1868:	40025000 	.word	0x40025000

0000186c <SetHard_Q07>:
// ----------------------------------------------------------------------------
// Q07
// ----------------------------------------------------------------------------
void SetHard_Q07(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_6, GPIO_PIN_6);
    186c:	2140      	movs	r1, #64	; 0x40
    186e:	4802      	ldr	r0, [pc, #8]	; (1878 <SetHard_Q07+0xc>)
    1870:	460a      	mov	r2, r1
    1872:	f005 bb22 	b.w	6eba <GPIOPinWrite>
    1876:	bf00      	nop
    1878:	40025000 	.word	0x40025000

0000187c <ResetHard_Q06>:
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_0, GPIO_PIN_0);
}

void ResetHard_Q06(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_0, 0);
    187c:	4802      	ldr	r0, [pc, #8]	; (1888 <ResetHard_Q06+0xc>)
    187e:	2101      	movs	r1, #1
    1880:	2200      	movs	r2, #0
    1882:	f005 bb1a 	b.w	6eba <GPIOPinWrite>
    1886:	bf00      	nop
    1888:	40005000 	.word	0x40005000

0000188c <SetHard_Q06>:
// ----------------------------------------------------------------------------
// Q06
// ----------------------------------------------------------------------------
void SetHard_Q06(void)
{
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_0, GPIO_PIN_0);
    188c:	2101      	movs	r1, #1
    188e:	4802      	ldr	r0, [pc, #8]	; (1898 <SetHard_Q06+0xc>)
    1890:	460a      	mov	r2, r1
    1892:	f005 bb12 	b.w	6eba <GPIOPinWrite>
    1896:	bf00      	nop
    1898:	40005000 	.word	0x40005000

0000189c <ResetHard_Q05>:
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_3, GPIO_PIN_3);
}

void ResetHard_Q05(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_3, 0);
    189c:	4802      	ldr	r0, [pc, #8]	; (18a8 <ResetHard_Q05+0xc>)
    189e:	2108      	movs	r1, #8
    18a0:	2200      	movs	r2, #0
    18a2:	f005 bb0a 	b.w	6eba <GPIOPinWrite>
    18a6:	bf00      	nop
    18a8:	40025000 	.word	0x40025000

000018ac <SetHard_Q05>:
// ----------------------------------------------------------------------------
// Q05
// ----------------------------------------------------------------------------
void SetHard_Q05(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_3, GPIO_PIN_3);
    18ac:	2108      	movs	r1, #8
    18ae:	4802      	ldr	r0, [pc, #8]	; (18b8 <SetHard_Q05+0xc>)
    18b0:	460a      	mov	r2, r1
    18b2:	f005 bb02 	b.w	6eba <GPIOPinWrite>
    18b6:	bf00      	nop
    18b8:	40025000 	.word	0x40025000

000018bc <ResetHard_Q04>:
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_2, GPIO_PIN_2);
}

void ResetHard_Q04(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_2, 0);
    18bc:	4802      	ldr	r0, [pc, #8]	; (18c8 <ResetHard_Q04+0xc>)
    18be:	2104      	movs	r1, #4
    18c0:	2200      	movs	r2, #0
    18c2:	f005 bafa 	b.w	6eba <GPIOPinWrite>
    18c6:	bf00      	nop
    18c8:	40025000 	.word	0x40025000

000018cc <SetHard_Q04>:
// ----------------------------------------------------------------------------
// Q04
// ----------------------------------------------------------------------------
void SetHard_Q04(void)
{
	GPIOPinWrite(GPIO_PORTF_BASE, GPIO_PIN_2, GPIO_PIN_2);
    18cc:	2104      	movs	r1, #4
    18ce:	4802      	ldr	r0, [pc, #8]	; (18d8 <SetHard_Q04+0xc>)
    18d0:	460a      	mov	r2, r1
    18d2:	f005 baf2 	b.w	6eba <GPIOPinWrite>
    18d6:	bf00      	nop
    18d8:	40025000 	.word	0x40025000

000018dc <ResetHard_Q03>:
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_1, GPIO_PIN_1);
}

void ResetHard_Q03(void)
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_1, 0);
    18dc:	4802      	ldr	r0, [pc, #8]	; (18e8 <ResetHard_Q03+0xc>)
    18de:	2102      	movs	r1, #2
    18e0:	2200      	movs	r2, #0
    18e2:	f005 baea 	b.w	6eba <GPIOPinWrite>
    18e6:	bf00      	nop
    18e8:	40027000 	.word	0x40027000

000018ec <SetHard_Q03>:
// ----------------------------------------------------------------------------
// Q03
// ----------------------------------------------------------------------------
void SetHard_Q03(void)
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_1, GPIO_PIN_1);
    18ec:	2102      	movs	r1, #2
    18ee:	4802      	ldr	r0, [pc, #8]	; (18f8 <SetHard_Q03+0xc>)
    18f0:	460a      	mov	r2, r1
    18f2:	f005 bae2 	b.w	6eba <GPIOPinWrite>
    18f6:	bf00      	nop
    18f8:	40027000 	.word	0x40027000

000018fc <ResetHard_Q02>:
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_0, GPIO_PIN_0);
}

void ResetHard_Q02(void)
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_0, 0);
    18fc:	4802      	ldr	r0, [pc, #8]	; (1908 <ResetHard_Q02+0xc>)
    18fe:	2101      	movs	r1, #1
    1900:	2200      	movs	r2, #0
    1902:	f005 bada 	b.w	6eba <GPIOPinWrite>
    1906:	bf00      	nop
    1908:	40027000 	.word	0x40027000

0000190c <SetHard_Q02>:
// ----------------------------------------------------------------------------
// Q02
// ----------------------------------------------------------------------------
void SetHard_Q02(void)
{
	GPIOPinWrite(GPIO_PORTH_BASE, GPIO_PIN_0, GPIO_PIN_0);
    190c:	2101      	movs	r1, #1
    190e:	4802      	ldr	r0, [pc, #8]	; (1918 <SetHard_Q02+0xc>)
    1910:	460a      	mov	r2, r1
    1912:	f005 bad2 	b.w	6eba <GPIOPinWrite>
    1916:	bf00      	nop
    1918:	40027000 	.word	0x40027000

0000191c <ResetHard_Q01>:
	GPIOPinWrite(GPIO_PORTD_BASE, GPIO_PIN_1, GPIO_PIN_1);
}

void ResetHard_Q01(void)
{
	GPIOPinWrite(GPIO_PORTD_BASE, GPIO_PIN_1, 0);
    191c:	4802      	ldr	r0, [pc, #8]	; (1928 <ResetHard_Q01+0xc>)
    191e:	2102      	movs	r1, #2
    1920:	2200      	movs	r2, #0
    1922:	f005 baca 	b.w	6eba <GPIOPinWrite>
    1926:	bf00      	nop
    1928:	40007000 	.word	0x40007000

0000192c <SetHard_Q01>:
// ----------------------------------------------------------------------------
// Q01
// ----------------------------------------------------------------------------
void SetHard_Q01(void)
{
	GPIOPinWrite(GPIO_PORTD_BASE, GPIO_PIN_1, GPIO_PIN_1);
    192c:	2102      	movs	r1, #2
    192e:	4802      	ldr	r0, [pc, #8]	; (1938 <SetHard_Q01+0xc>)
    1930:	460a      	mov	r2, r1
    1932:	f005 bac2 	b.w	6eba <GPIOPinWrite>
    1936:	bf00      	nop
    1938:	40007000 	.word	0x40007000

0000193c <ResetHard_Q00>:
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_2, GPIO_PIN_2);
}

void ResetHard_Q00(void)
{
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_2, 0);
    193c:	4802      	ldr	r0, [pc, #8]	; (1948 <ResetHard_Q00+0xc>)
    193e:	2104      	movs	r1, #4
    1940:	2200      	movs	r2, #0
    1942:	f005 baba 	b.w	6eba <GPIOPinWrite>
    1946:	bf00      	nop
    1948:	40026000 	.word	0x40026000

0000194c <SetHard_Q00>:
// ----------------------------------------------------------------------------
// Q00
// ----------------------------------------------------------------------------
void SetHard_Q00(void)
{
	GPIOPinWrite(GPIO_PORTG_BASE, GPIO_PIN_2, GPIO_PIN_2);
    194c:	2104      	movs	r1, #4
    194e:	4802      	ldr	r0, [pc, #8]	; (1958 <SetHard_Q00+0xc>)
    1950:	460a      	mov	r2, r1
    1952:	f005 bab2 	b.w	6eba <GPIOPinWrite>
    1956:	bf00      	nop
    1958:	40026000 	.word	0x40026000

0000195c <SetHard_Q0>:
void SetHard_Q0(byte out)
{
	/*
	 * Impuls zgrzewajcy
	 */
	if ((out & 0x01) > 0)
    195c:	f010 0f01 	tst.w	r0, #1
	return GetHard_Q10() + GetHard_Q11() + GetHard_Q12() + GetHard_Q13()
			+ GetHard_Q14() + GetHard_Q15() + GetHard_Q16() + GetHard_Q17();
}

void SetHard_Q0(byte out)
{
    1960:	b510      	push	{r4, lr}
    1962:	4604      	mov	r4, r0
	/*
	 * Impuls zgrzewajcy
	 */
	if ((out & 0x01) > 0)
    1964:	d002      	beq.n	196c <SetHard_Q0+0x10>
		SetHard_Q00();
    1966:	f7ff fff1 	bl	194c <SetHard_Q00>
    196a:	e001      	b.n	1970 <SetHard_Q0+0x14>
	else
		ResetHard_Q00();
    196c:	f7ff ffe6 	bl	193c <ResetHard_Q00>

	/*
	 * MV1
	 */
	if ((out & 0x02) > 0)
    1970:	f014 0f02 	tst.w	r4, #2
    1974:	d002      	beq.n	197c <SetHard_Q0+0x20>
		SetHard_Q01();
    1976:	f7ff ffd9 	bl	192c <SetHard_Q01>
    197a:	e001      	b.n	1980 <SetHard_Q0+0x24>
	else
		ResetHard_Q01();
    197c:	f7ff ffce 	bl	191c <ResetHard_Q01>

	/*
	 * MV2
	 */
	if ((out & 0x04) > 0)
    1980:	f014 0f04 	tst.w	r4, #4
    1984:	d002      	beq.n	198c <SetHard_Q0+0x30>
		SetHard_Q02();
    1986:	f7ff ffc1 	bl	190c <SetHard_Q02>
    198a:	e001      	b.n	1990 <SetHard_Q0+0x34>
	else
		ResetHard_Q02();
    198c:	f7ff ffb6 	bl	18fc <ResetHard_Q02>

	/*
	 * MV3
	 */
	if ((out & 0x08) > 0)
    1990:	f014 0f08 	tst.w	r4, #8
    1994:	d002      	beq.n	199c <SetHard_Q0+0x40>
		SetHard_Q03();
    1996:	f7ff ffa9 	bl	18ec <SetHard_Q03>
    199a:	e001      	b.n	19a0 <SetHard_Q0+0x44>
	else
		ResetHard_Q03();
    199c:	f7ff ff9e 	bl	18dc <ResetHard_Q03>

	/*
	 * MV4
	 */
	if ((out & 0x10) > 0)
    19a0:	f014 0f10 	tst.w	r4, #16
    19a4:	d002      	beq.n	19ac <SetHard_Q0+0x50>
		SetHard_Q04();
    19a6:	f7ff ff91 	bl	18cc <SetHard_Q04>
    19aa:	e001      	b.n	19b0 <SetHard_Q0+0x54>
	else
		ResetHard_Q04();
    19ac:	f7ff ff86 	bl	18bc <ResetHard_Q04>

	/*
	 * danie na wyblokowanie
	 */
	if ((out & 0x20) > 0)
    19b0:	f014 0f20 	tst.w	r4, #32
    19b4:	d002      	beq.n	19bc <SetHard_Q0+0x60>
		SetHard_Q05();
    19b6:	f7ff ff79 	bl	18ac <SetHard_Q05>
    19ba:	e001      	b.n	19c0 <SetHard_Q0+0x64>
	else
		ResetHard_Q05();
    19bc:	f7ff ff6e 	bl	189c <ResetHard_Q05>

	/*
	 * VZ - przepyw prdu
	 */
	if ((out & 0x40) > 0)
    19c0:	f014 0f40 	tst.w	r4, #64	; 0x40
    19c4:	d002      	beq.n	19cc <SetHard_Q0+0x70>
		SetHard_Q06();
    19c6:	f7ff ff61 	bl	188c <SetHard_Q06>
    19ca:	e001      	b.n	19d0 <SetHard_Q0+0x74>
	else
		ResetHard_Q06();
    19cc:	f7ff ff56 	bl	187c <ResetHard_Q06>

	/*
	 * FK
	 */
	if ((out & 0x80) > 0)
    19d0:	f014 0f80 	tst.w	r4, #128	; 0x80
		SetHard_Q07();
	else
		ResetHard_Q07();
}
    19d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ResetHard_Q06();

	/*
	 * FK
	 */
	if ((out & 0x80) > 0)
    19d8:	d000      	beq.n	19dc <SetHard_Q0+0x80>
		SetHard_Q07();
    19da:	e747      	b.n	186c <SetHard_Q07>
	else
		ResetHard_Q07();
    19dc:	e73f      	b.n	185e <ResetHard_Q07>

000019de <ADC_AIN_Odczyt>:
	ADCProcessorTrigger(ADC0_BASE, 2);
}

//*****************************************************************************
void ADC_AIN_Odczyt(unsigned long buf[])
{
    19de:	4602      	mov	r2, r0
	ADCSequenceDataGet(ADC0_BASE, 2, buf);
    19e0:	4801      	ldr	r0, [pc, #4]	; (19e8 <ADC_AIN_Odczyt+0xa>)
    19e2:	2102      	movs	r1, #2
    19e4:	f004 bfdb 	b.w	699e <ADCSequenceDataGet>
    19e8:	40038000 	.word	0x40038000

000019ec <ADC_Pomiar_Odczyt>:
	ADCProcessorTrigger(ADC0_BASE, 1);
}

//*****************************************************************************
void ADC_Pomiar_Odczyt(unsigned long buf[])
{
    19ec:	4602      	mov	r2, r0
	ADCSequenceDataGet(ADC0_BASE, 1, buf);
    19ee:	4802      	ldr	r0, [pc, #8]	; (19f8 <ADC_Pomiar_Odczyt+0xc>)
    19f0:	2101      	movs	r1, #1
    19f2:	f004 bfd4 	b.w	699e <ADCSequenceDataGet>
    19f6:	bf00      	nop
    19f8:	40038000 	.word	0x40038000

000019fc <ADC_Odczyt>:
	ADCProcessorTrigger(ADC0_BASE, 0);
}

//*****************************************************************************
void ADC_Odczyt(unsigned long buf[])
{
    19fc:	4602      	mov	r2, r0
	ADCSequenceDataGet(ADC0_BASE, 0, buf);
    19fe:	4802      	ldr	r0, [pc, #8]	; (1a08 <ADC_Odczyt+0xc>)
    1a00:	2100      	movs	r1, #0
    1a02:	f004 bfcc 	b.w	699e <ADCSequenceDataGet>
    1a06:	bf00      	nop
    1a08:	40038000 	.word	0x40038000

00001a0c <ADC_Odczyt2>:
{
	ADCSequenceDataGet(ADC0_BASE, 1, buf);
}

void ADC_Odczyt2(unsigned long buf[])
{
    1a0c:	4602      	mov	r2, r0
	ADCSequenceDataGet(ADC0_BASE, 2, buf);
    1a0e:	4802      	ldr	r0, [pc, #8]	; (1a18 <ADC_Odczyt2+0xc>)
    1a10:	2102      	movs	r1, #2
    1a12:	f004 bfc4 	b.w	699e <ADCSequenceDataGet>
    1a16:	bf00      	nop
    1a18:	40038000 	.word	0x40038000

00001a1c <ADC_Odczyt1>:
{
	ADCProcessorTrigger(ADC0_BASE, 2);
}

void ADC_Odczyt1(unsigned long buf[])
{
    1a1c:	4602      	mov	r2, r0
	ADCSequenceDataGet(ADC0_BASE, 1, buf);
    1a1e:	4802      	ldr	r0, [pc, #8]	; (1a28 <ADC_Odczyt1+0xc>)
    1a20:	2101      	movs	r1, #1
    1a22:	f004 bfbc 	b.w	699e <ADCSequenceDataGet>
    1a26:	bf00      	nop
    1a28:	40038000 	.word	0x40038000

00001a2c <ADC_AIN_Start>:
}

//*****************************************************************************
void ADC_AIN_Start(void)
{
	ADCProcessorTrigger(ADC0_BASE, 2);
    1a2c:	4801      	ldr	r0, [pc, #4]	; (1a34 <ADC_AIN_Start+0x8>)
    1a2e:	2102      	movs	r1, #2
    1a30:	f004 bfc5 	b.w	69be <ADCProcessorTrigger>
    1a34:	40038000 	.word	0x40038000

00001a38 <ADC_Pomiar_Start>:
}

//*****************************************************************************
void ADC_Pomiar_Start(void)
{
	ADCProcessorTrigger(ADC0_BASE, 1);
    1a38:	4801      	ldr	r0, [pc, #4]	; (1a40 <ADC_Pomiar_Start+0x8>)
    1a3a:	2101      	movs	r1, #1
    1a3c:	f004 bfbf 	b.w	69be <ADCProcessorTrigger>
    1a40:	40038000 	.word	0x40038000

00001a44 <ADC_Start>:
//*****************************************************************************

//*****************************************************************************
void ADC_Start(void)
{
	ADCProcessorTrigger(ADC0_BASE, 0);
    1a44:	4801      	ldr	r0, [pc, #4]	; (1a4c <ADC_Start+0x8>)
    1a46:	2100      	movs	r1, #0
    1a48:	f004 bfb9 	b.w	69be <ADCProcessorTrigger>
    1a4c:	40038000 	.word	0x40038000

00001a50 <ADC_Start2>:
	ADCProcessorTrigger(ADC0_BASE, 1);
}

void ADC_Start2(void)
{
	ADCProcessorTrigger(ADC0_BASE, 2);
    1a50:	4801      	ldr	r0, [pc, #4]	; (1a58 <ADC_Start2+0x8>)
    1a52:	2102      	movs	r1, #2
    1a54:	f004 bfb3 	b.w	69be <ADCProcessorTrigger>
    1a58:	40038000 	.word	0x40038000

00001a5c <ADC_Start1>:
// Pomiar i odczyt - wersja trzecia
//*****************************************************************************

void ADC_Start1(void)
{
	ADCProcessorTrigger(ADC0_BASE, 1);
    1a5c:	4801      	ldr	r0, [pc, #4]	; (1a64 <ADC_Start1+0x8>)
    1a5e:	2101      	movs	r1, #1
    1a60:	f004 bfad 	b.w	69be <ADCProcessorTrigger>
    1a64:	40038000 	.word	0x40038000

00001a68 <ADC_Init3>:
//*****************************************************************************
// Inicjacja - wersja trzecia
//*****************************************************************************

void ADC_Init3(void)
{
    1a68:	b510      	push	{r4, lr}
	SysCtlPeripheralEnable(SYSCTL_PERIPH_ADC0);
    1a6a:	4824      	ldr	r0, [pc, #144]	; (1afc <ADC_Init3+0x94>)
    1a6c:	f005 fdba 	bl	75e4 <SysCtlPeripheralEnable>

	// *******************************************************************
	// Sekwenser nr1, trigger softwarewy, priorytet 0
	// *******************************************************************
	ADCSequenceConfigure(ADC0_BASE, 1, ADC_TRIGGER_PROCESSOR, 0);
    1a70:	2200      	movs	r2, #0
    1a72:	2101      	movs	r1, #1
    1a74:	4613      	mov	r3, r2
    1a76:	4822      	ldr	r0, [pc, #136]	; (1b00 <ADC_Init3+0x98>)
    1a78:	f004 ff2b 	bl	68d2 <ADCSequenceConfigure>
	ADCSequenceStepConfigure(ADC0_BASE, 1, 0, ADC_CTL_CH0);
    1a7c:	2200      	movs	r2, #0
    1a7e:	2101      	movs	r1, #1
    1a80:	4613      	mov	r3, r2
    1a82:	481f      	ldr	r0, [pc, #124]	; (1b00 <ADC_Init3+0x98>)
    1a84:	f004 ff40 	bl	6908 <ADCSequenceStepConfigure>
	ADCSequenceStepConfigure(ADC0_BASE, 1, 1, ADC_CTL_CH1);
    1a88:	2101      	movs	r1, #1
    1a8a:	460a      	mov	r2, r1
    1a8c:	460b      	mov	r3, r1
    1a8e:	481c      	ldr	r0, [pc, #112]	; (1b00 <ADC_Init3+0x98>)
    1a90:	f004 ff3a 	bl	6908 <ADCSequenceStepConfigure>
	ADCSequenceStepConfigure(ADC0_BASE, 1, 2, ADC_CTL_CH2);
    1a94:	2202      	movs	r2, #2
    1a96:	2101      	movs	r1, #1
    1a98:	4613      	mov	r3, r2
    1a9a:	4819      	ldr	r0, [pc, #100]	; (1b00 <ADC_Init3+0x98>)
    1a9c:	f004 ff34 	bl	6908 <ADCSequenceStepConfigure>
	ADCSequenceStepConfigure(ADC0_BASE, 1, 3, ADC_CTL_CH3 | ADC_CTL_END);
    1aa0:	2203      	movs	r2, #3
    1aa2:	2323      	movs	r3, #35	; 0x23
    1aa4:	2101      	movs	r1, #1
    1aa6:	4816      	ldr	r0, [pc, #88]	; (1b00 <ADC_Init3+0x98>)
    1aa8:	f004 ff2e 	bl	6908 <ADCSequenceStepConfigure>
	ADCSequenceEnable(ADC0_BASE, 1);
    1aac:	2101      	movs	r1, #1
    1aae:	4814      	ldr	r0, [pc, #80]	; (1b00 <ADC_Init3+0x98>)
    1ab0:	f004 ff01 	bl	68b6 <ADCSequenceEnable>

	// *******************************************************************
	// Sekwenser nr2, trigger softwarewy, priorytet 0
	// *******************************************************************
	ADCSequenceConfigure(ADC0_BASE, 2, ADC_TRIGGER_PROCESSOR, 0);
    1ab4:	2200      	movs	r2, #0
    1ab6:	2102      	movs	r1, #2
    1ab8:	4613      	mov	r3, r2
    1aba:	4811      	ldr	r0, [pc, #68]	; (1b00 <ADC_Init3+0x98>)
    1abc:	f004 ff09 	bl	68d2 <ADCSequenceConfigure>
	ADCSequenceStepConfigure(ADC0_BASE, 2, 0, ADC_CTL_CH0);
    1ac0:	2200      	movs	r2, #0
    1ac2:	2102      	movs	r1, #2
    1ac4:	4613      	mov	r3, r2
    1ac6:	480e      	ldr	r0, [pc, #56]	; (1b00 <ADC_Init3+0x98>)
    1ac8:	f004 ff1e 	bl	6908 <ADCSequenceStepConfigure>
	ADCSequenceStepConfigure(ADC0_BASE, 2, 1, ADC_CTL_CH1);
    1acc:	2201      	movs	r2, #1
    1ace:	2102      	movs	r1, #2
    1ad0:	4613      	mov	r3, r2
    1ad2:	480b      	ldr	r0, [pc, #44]	; (1b00 <ADC_Init3+0x98>)
    1ad4:	f004 ff18 	bl	6908 <ADCSequenceStepConfigure>
	ADCSequenceStepConfigure(ADC0_BASE, 2, 2, ADC_CTL_CH4);
    1ad8:	2102      	movs	r1, #2
    1ada:	460a      	mov	r2, r1
    1adc:	2304      	movs	r3, #4
    1ade:	4808      	ldr	r0, [pc, #32]	; (1b00 <ADC_Init3+0x98>)
    1ae0:	f004 ff12 	bl	6908 <ADCSequenceStepConfigure>
	ADCSequenceStepConfigure(ADC0_BASE, 2, 3, ADC_CTL_TS | ADC_CTL_END);
    1ae4:	4806      	ldr	r0, [pc, #24]	; (1b00 <ADC_Init3+0x98>)
    1ae6:	2102      	movs	r1, #2
    1ae8:	2203      	movs	r2, #3
    1aea:	23a0      	movs	r3, #160	; 0xa0
    1aec:	f004 ff0c 	bl	6908 <ADCSequenceStepConfigure>
	ADCSequenceEnable(ADC0_BASE, 2);
    1af0:	4803      	ldr	r0, [pc, #12]	; (1b00 <ADC_Init3+0x98>)
    1af2:	2102      	movs	r1, #2
}
    1af4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ADCSequenceConfigure(ADC0_BASE, 2, ADC_TRIGGER_PROCESSOR, 0);
	ADCSequenceStepConfigure(ADC0_BASE, 2, 0, ADC_CTL_CH0);
	ADCSequenceStepConfigure(ADC0_BASE, 2, 1, ADC_CTL_CH1);
	ADCSequenceStepConfigure(ADC0_BASE, 2, 2, ADC_CTL_CH4);
	ADCSequenceStepConfigure(ADC0_BASE, 2, 3, ADC_CTL_TS | ADC_CTL_END);
	ADCSequenceEnable(ADC0_BASE, 2);
    1af8:	f004 bedd 	b.w	68b6 <ADCSequenceEnable>
    1afc:	00100001 	.word	0x00100001
    1b00:	40038000 	.word	0x40038000

00001b04 <ADC_Init>:
//*****************************************************************************
// Inicjacja - wersja pierwsza
//*****************************************************************************

void ADC_Init(void)
{
    1b04:	b510      	push	{r4, lr}
	SysCtlPeripheralEnable(SYSCTL_PERIPH_ADC0);
    1b06:	481e      	ldr	r0, [pc, #120]	; (1b80 <ADC_Init+0x7c>)
    1b08:	f005 fd6c 	bl	75e4 <SysCtlPeripheralEnable>

	// *******************************************************************
	// Konfiguracja pomiaru prdu i napicia
	// Sekwenser nr1, trigger softwarewy, priorytet 1
	// *******************************************************************
	ADCSequenceConfigure(ADC0_BASE, 1, ADC_TRIGGER_PROCESSOR, 1);
    1b0c:	2101      	movs	r1, #1
    1b0e:	2200      	movs	r2, #0
    1b10:	460b      	mov	r3, r1
    1b12:	481c      	ldr	r0, [pc, #112]	; (1b84 <ADC_Init+0x80>)
    1b14:	f004 fedd 	bl	68d2 <ADCSequenceConfigure>
	// Sekwencja nr1:
	// Krok 0: ADC0
	ADCSequenceStepConfigure(ADC0_BASE, 1, 0, ADC_CTL_CH0);
    1b18:	2200      	movs	r2, #0
    1b1a:	2101      	movs	r1, #1
    1b1c:	4613      	mov	r3, r2
    1b1e:	4819      	ldr	r0, [pc, #100]	; (1b84 <ADC_Init+0x80>)
    1b20:	f004 fef2 	bl	6908 <ADCSequenceStepConfigure>
	// Krok 1: ADC1 + END
	ADCSequenceStepConfigure(ADC0_BASE, 1, 1, ADC_CTL_CH1 | ADC_CTL_END);
    1b24:	2101      	movs	r1, #1
    1b26:	460a      	mov	r2, r1
    1b28:	2321      	movs	r3, #33	; 0x21
    1b2a:	4816      	ldr	r0, [pc, #88]	; (1b84 <ADC_Init+0x80>)
    1b2c:	f004 feec 	bl	6908 <ADCSequenceStepConfigure>
	// Wczenie sekwencji nr 1
	ADCSequenceEnable(ADC0_BASE, 1);
    1b30:	2101      	movs	r1, #1
    1b32:	4814      	ldr	r0, [pc, #80]	; (1b84 <ADC_Init+0x80>)
    1b34:	f004 febf 	bl	68b6 <ADCSequenceEnable>

	// *******************************************************************
	// Konfiguracja pomiaru AIN i temperatury procka
	// Sekwenser nr2, trigger softwarewy, priorytet 0
	// *******************************************************************
	ADCSequenceConfigure(ADC0_BASE, 2, ADC_TRIGGER_PROCESSOR, 0);
    1b38:	2200      	movs	r2, #0
    1b3a:	2102      	movs	r1, #2
    1b3c:	4613      	mov	r3, r2
    1b3e:	4811      	ldr	r0, [pc, #68]	; (1b84 <ADC_Init+0x80>)
    1b40:	f004 fec7 	bl	68d2 <ADCSequenceConfigure>
	// Sekwencja nr2:
	// Krok 0: ADC2
	ADCSequenceStepConfigure(ADC0_BASE, 2, 0, ADC_CTL_CH2);
    1b44:	2102      	movs	r1, #2
    1b46:	2200      	movs	r2, #0
    1b48:	460b      	mov	r3, r1
    1b4a:	480e      	ldr	r0, [pc, #56]	; (1b84 <ADC_Init+0x80>)
    1b4c:	f004 fedc 	bl	6908 <ADCSequenceStepConfigure>
	// Krok 1: ADC3
	ADCSequenceStepConfigure(ADC0_BASE, 2, 1, ADC_CTL_CH3);
    1b50:	2102      	movs	r1, #2
    1b52:	2201      	movs	r2, #1
    1b54:	2303      	movs	r3, #3
    1b56:	480b      	ldr	r0, [pc, #44]	; (1b84 <ADC_Init+0x80>)
    1b58:	f004 fed6 	bl	6908 <ADCSequenceStepConfigure>
	// Krok 2: ADC4
	ADCSequenceStepConfigure(ADC0_BASE, 2, 2, ADC_CTL_CH4);
    1b5c:	2102      	movs	r1, #2
    1b5e:	460a      	mov	r2, r1
    1b60:	2304      	movs	r3, #4
    1b62:	4808      	ldr	r0, [pc, #32]	; (1b84 <ADC_Init+0x80>)
    1b64:	f004 fed0 	bl	6908 <ADCSequenceStepConfigure>
	// Krok 4: Temp
	ADCSequenceStepConfigure(ADC0_BASE, 2, 3, ADC_CTL_TS | ADC_CTL_END);
    1b68:	2102      	movs	r1, #2
    1b6a:	4806      	ldr	r0, [pc, #24]	; (1b84 <ADC_Init+0x80>)
    1b6c:	2203      	movs	r2, #3
    1b6e:	23a0      	movs	r3, #160	; 0xa0
    1b70:	f004 feca 	bl	6908 <ADCSequenceStepConfigure>
	// Wczenie sekwencji nr 2
	ADCSequenceEnable(ADC0_BASE, 2);
    1b74:	4803      	ldr	r0, [pc, #12]	; (1b84 <ADC_Init+0x80>)
    1b76:	2102      	movs	r1, #2
}
    1b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	// Krok 2: ADC4
	ADCSequenceStepConfigure(ADC0_BASE, 2, 2, ADC_CTL_CH4);
	// Krok 4: Temp
	ADCSequenceStepConfigure(ADC0_BASE, 2, 3, ADC_CTL_TS | ADC_CTL_END);
	// Wczenie sekwencji nr 2
	ADCSequenceEnable(ADC0_BASE, 2);
    1b7c:	f004 be9b 	b.w	68b6 <ADCSequenceEnable>
    1b80:	00100001 	.word	0x00100001
    1b84:	40038000 	.word	0x40038000

00001b88 <ADC_Init2>:
//*****************************************************************************
// Inicjacja - wersja druga
//*****************************************************************************

void ADC_Init2(void)
{
    1b88:	b510      	push	{r4, lr}
	SysCtlPeripheralEnable(SYSCTL_PERIPH_ADC0);
    1b8a:	481b      	ldr	r0, [pc, #108]	; (1bf8 <ADC_Init2+0x70>)
    1b8c:	f005 fd2a 	bl	75e4 <SysCtlPeripheralEnable>
	SysCtlADCSpeedSet(SYSCTL_ADCSPEED_1MSPS);
    1b90:	f44f 7040 	mov.w	r0, #768	; 0x300
    1b94:	f005 ffaa 	bl	7aec <SysCtlADCSpeedSet>

	// *******************************************************************
	// Konfiguracja analogw - pomiar i reszta razem
	// Sekwenser nr0, trigger softwarewy, priorytet 0
	// *******************************************************************
	ADCSequenceConfigure(ADC0_BASE, 0, ADC_TRIGGER_PROCESSOR, 0);
    1b98:	2100      	movs	r1, #0
    1b9a:	460a      	mov	r2, r1
    1b9c:	460b      	mov	r3, r1
    1b9e:	4817      	ldr	r0, [pc, #92]	; (1bfc <ADC_Init2+0x74>)
    1ba0:	f004 fe97 	bl	68d2 <ADCSequenceConfigure>
	// Sekwencja nr1:
	// Krok 0: ADC0
	ADCSequenceStepConfigure(ADC0_BASE, 0, 0, ADC_CTL_CH0);
    1ba4:	2100      	movs	r1, #0
    1ba6:	460a      	mov	r2, r1
    1ba8:	460b      	mov	r3, r1
    1baa:	4814      	ldr	r0, [pc, #80]	; (1bfc <ADC_Init2+0x74>)
    1bac:	f004 feac 	bl	6908 <ADCSequenceStepConfigure>
	// Krok 1: ADC1
	ADCSequenceStepConfigure(ADC0_BASE, 0, 1, ADC_CTL_CH1);
    1bb0:	2201      	movs	r2, #1
    1bb2:	2100      	movs	r1, #0
    1bb4:	4613      	mov	r3, r2
    1bb6:	4811      	ldr	r0, [pc, #68]	; (1bfc <ADC_Init2+0x74>)
    1bb8:	f004 fea6 	bl	6908 <ADCSequenceStepConfigure>
	// Krok 2: ADC2
	ADCSequenceStepConfigure(ADC0_BASE, 0, 2, ADC_CTL_CH2);
    1bbc:	2202      	movs	r2, #2
    1bbe:	2100      	movs	r1, #0
    1bc0:	4613      	mov	r3, r2
    1bc2:	480e      	ldr	r0, [pc, #56]	; (1bfc <ADC_Init2+0x74>)
    1bc4:	f004 fea0 	bl	6908 <ADCSequenceStepConfigure>
	// Krok 3: ADC3
	ADCSequenceStepConfigure(ADC0_BASE, 0, 3, ADC_CTL_CH3);
    1bc8:	2203      	movs	r2, #3
    1bca:	2100      	movs	r1, #0
    1bcc:	4613      	mov	r3, r2
    1bce:	480b      	ldr	r0, [pc, #44]	; (1bfc <ADC_Init2+0x74>)
    1bd0:	f004 fe9a 	bl	6908 <ADCSequenceStepConfigure>
	// Krok 4: ADC4
	ADCSequenceStepConfigure(ADC0_BASE, 0, 4, ADC_CTL_CH4);
    1bd4:	2204      	movs	r2, #4
    1bd6:	2100      	movs	r1, #0
    1bd8:	4613      	mov	r3, r2
    1bda:	4808      	ldr	r0, [pc, #32]	; (1bfc <ADC_Init2+0x74>)
    1bdc:	f004 fe94 	bl	6908 <ADCSequenceStepConfigure>
	// Krok 5: Temp
	ADCSequenceStepConfigure(ADC0_BASE, 0, 5, ADC_CTL_TS | ADC_CTL_END);
    1be0:	2100      	movs	r1, #0
    1be2:	4806      	ldr	r0, [pc, #24]	; (1bfc <ADC_Init2+0x74>)
    1be4:	2205      	movs	r2, #5
    1be6:	23a0      	movs	r3, #160	; 0xa0
    1be8:	f004 fe8e 	bl	6908 <ADCSequenceStepConfigure>

	// Wczenie sekwencji nr 1
	ADCSequenceEnable(ADC0_BASE, 0);
    1bec:	4803      	ldr	r0, [pc, #12]	; (1bfc <ADC_Init2+0x74>)
    1bee:	2100      	movs	r1, #0

}
    1bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ADCSequenceStepConfigure(ADC0_BASE, 0, 4, ADC_CTL_CH4);
	// Krok 5: Temp
	ADCSequenceStepConfigure(ADC0_BASE, 0, 5, ADC_CTL_TS | ADC_CTL_END);

	// Wczenie sekwencji nr 1
	ADCSequenceEnable(ADC0_BASE, 0);
    1bf4:	f004 be5f 	b.w	68b6 <ADCSequenceEnable>
    1bf8:	00100001 	.word	0x00100001
    1bfc:	40038000 	.word	0x40038000

00001c00 <SPI_Wait>:
//*****************************************************************************
// Obsuga SPI
//*****************************************************************************

void SPI_Wait()
{
    1c00:	b508      	push	{r3, lr}
	while (SSIBusy(SSI1_BASE))
    1c02:	4803      	ldr	r0, [pc, #12]	; (1c10 <SPI_Wait+0x10>)
    1c04:	f005 fc6a 	bl	74dc <SSIBusy>
    1c08:	2800      	cmp	r0, #0
    1c0a:	d1fa      	bne.n	1c02 <SPI_Wait+0x2>
	{
	}
}
    1c0c:	bd08      	pop	{r3, pc}
    1c0e:	bf00      	nop
    1c10:	40009000 	.word	0x40009000

00001c14 <SPI_Inputs>:
	SPI_EmptyFIFO();
}

//*****************************************************************************
void SPI_Inputs(unsigned char* in2, unsigned char* in3, unsigned char* in4)
{
    1c14:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c16:	2300      	movs	r3, #0
    1c18:	b089      	sub	sp, #36	; 0x24
    1c1a:	4607      	mov	r7, r0
    1c1c:	460e      	mov	r6, r1
    1c1e:	4615      	mov	r5, r2
	unsigned int x;
	unsigned int fifo[8];

	for (x = 0; x < 8; x++)
		fifo[x] = 0;
    1c20:	2400      	movs	r4, #0
    1c22:	f84d 4003 	str.w	r4, [sp, r3]
    1c26:	3304      	adds	r3, #4
void SPI_Inputs(unsigned char* in2, unsigned char* in3, unsigned char* in4)
{
	unsigned int x;
	unsigned int fifo[8];

	for (x = 0; x < 8; x++)
    1c28:	2b20      	cmp	r3, #32
    1c2a:	d1f9      	bne.n	1c20 <SPI_Inputs+0xc>
	// WEJSCIA Z MODUU IO2
	// --------------------------------------------------

	//Delay(10000);
	//SPI_EmptyFIFO();
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, 0);
    1c2c:	4622      	mov	r2, r4
    1c2e:	4820      	ldr	r0, [pc, #128]	; (1cb0 <SPI_Inputs+0x9c>)
    1c30:	2104      	movs	r1, #4
    1c32:	f005 f942 	bl	6eba <GPIOPinWrite>
	SSIDataPut(SSI1_BASE, 0x4112);
    1c36:	481f      	ldr	r0, [pc, #124]	; (1cb4 <SPI_Inputs+0xa0>)
    1c38:	f244 1112 	movw	r1, #16658	; 0x4112
    1c3c:	f005 fc26 	bl	748c <SSIDataPut>
	SSIDataPut(SSI1_BASE, 0x0000);
    1c40:	481c      	ldr	r0, [pc, #112]	; (1cb4 <SPI_Inputs+0xa0>)
    1c42:	4621      	mov	r1, r4
    1c44:	f005 fc22 	bl	748c <SSIDataPut>
	SPI_Wait();
    1c48:	f7ff ffda 	bl	1c00 <SPI_Wait>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, GPIO_PIN_2);
    1c4c:	2104      	movs	r1, #4
    1c4e:	4818      	ldr	r0, [pc, #96]	; (1cb0 <SPI_Inputs+0x9c>)
    1c50:	460a      	mov	r2, r1
    1c52:	f005 f932 	bl	6eba <GPIOPinWrite>

	for (x = 0; x < 8; x++)
		fifo[x] = HWREG(SSI1_BASE + SSI_O_DR);
    1c56:	4b18      	ldr	r3, [pc, #96]	; (1cb8 <SPI_Inputs+0xa4>)
    1c58:	681a      	ldr	r2, [r3, #0]
    1c5a:	f84d 2004 	str.w	r2, [sp, r4]
    1c5e:	3404      	adds	r4, #4
	SSIDataPut(SSI1_BASE, 0x4112);
	SSIDataPut(SSI1_BASE, 0x0000);
	SPI_Wait();
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, GPIO_PIN_2);

	for (x = 0; x < 8; x++)
    1c60:	2c20      	cmp	r4, #32
    1c62:	d1f8      	bne.n	1c56 <SPI_Inputs+0x42>
	 for (x = 0; x < 8; x++)
	 UARTprintf("%04x.", fifo[x]);
	 UARTprintf("\n");
	 */

	*in2 = (unsigned char) ((fifo[1] >> 8) & 0xff);
    1c64:	9b01      	ldr	r3, [sp, #4]
	// WEJSCIA Z MODUU IO1
	// --------------------------------------------------

	//Delay(10000);
	//SPI_EmptyFIFO();
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, 0);
    1c66:	2200      	movs	r2, #0
	 for (x = 0; x < 8; x++)
	 UARTprintf("%04x.", fifo[x]);
	 UARTprintf("\n");
	 */

	*in2 = (unsigned char) ((fifo[1] >> 8) & 0xff);
    1c68:	0a1b      	lsrs	r3, r3, #8
    1c6a:	703b      	strb	r3, [r7, #0]
	// WEJSCIA Z MODUU IO1
	// --------------------------------------------------

	//Delay(10000);
	//SPI_EmptyFIFO();
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, 0);
    1c6c:	4810      	ldr	r0, [pc, #64]	; (1cb0 <SPI_Inputs+0x9c>)
    1c6e:	2108      	movs	r1, #8
    1c70:	f005 f923 	bl	6eba <GPIOPinWrite>
	SSIDataPut(SSI1_BASE, 0x4112);
    1c74:	480f      	ldr	r0, [pc, #60]	; (1cb4 <SPI_Inputs+0xa0>)
    1c76:	f244 1112 	movw	r1, #16658	; 0x4112
    1c7a:	f005 fc07 	bl	748c <SSIDataPut>
	SSIDataPut(SSI1_BASE, 0x0000);
    1c7e:	480d      	ldr	r0, [pc, #52]	; (1cb4 <SPI_Inputs+0xa0>)
    1c80:	2100      	movs	r1, #0
    1c82:	f005 fc03 	bl	748c <SSIDataPut>
	SPI_Wait();
    1c86:	f7ff ffbb 	bl	1c00 <SPI_Wait>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, GPIO_PIN_3);
    1c8a:	2108      	movs	r1, #8
    1c8c:	4808      	ldr	r0, [pc, #32]	; (1cb0 <SPI_Inputs+0x9c>)
    1c8e:	460a      	mov	r2, r1
    1c90:	f005 f913 	bl	6eba <GPIOPinWrite>
    1c94:	2300      	movs	r3, #0

	for (x = 0; x < 8; x++)
		fifo[x] = HWREG(SSI1_BASE + SSI_O_DR);
    1c96:	4a08      	ldr	r2, [pc, #32]	; (1cb8 <SPI_Inputs+0xa4>)
    1c98:	6811      	ldr	r1, [r2, #0]
    1c9a:	f84d 1003 	str.w	r1, [sp, r3]
    1c9e:	3304      	adds	r3, #4
	SSIDataPut(SSI1_BASE, 0x4112);
	SSIDataPut(SSI1_BASE, 0x0000);
	SPI_Wait();
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, GPIO_PIN_3);

	for (x = 0; x < 8; x++)
    1ca0:	2b20      	cmp	r3, #32
    1ca2:	d1f8      	bne.n	1c96 <SPI_Inputs+0x82>
	 for (x = 0; x < 8; x++)
	 UARTprintf("%04x.", fifo[x]);
	 UARTprintf("\n\n");
	 */

	*in3 = (unsigned char) ((fifo[1] >> 8) & 0xff);
    1ca4:	9b01      	ldr	r3, [sp, #4]
    1ca6:	0a1a      	lsrs	r2, r3, #8
    1ca8:	7032      	strb	r2, [r6, #0]
	*in4 = (unsigned char) (fifo[1] & 0xff);
    1caa:	702b      	strb	r3, [r5, #0]

	//SPI_EmptyFIFO();
}
    1cac:	b009      	add	sp, #36	; 0x24
    1cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cb0:	40005000 	.word	0x40005000
    1cb4:	40009000 	.word	0x40009000
    1cb8:	40009008 	.word	0x40009008

00001cbc <SPI_Outputs>:
// 2 BAJT - ADRES REJESTRU NP. 0X00 IODIRA
// 3 BAJT - ZAPIS DANYCH LUB ODCZYT

//*****************************************************************************
void SPI_Outputs(byte out2)
{
    1cbc:	b510      	push	{r4, lr}
    1cbe:	4604      	mov	r4, r0
	// WYJSCIA NA MODU IO2
	Delay(10000);
    1cc0:	f242 7010 	movw	r0, #10000	; 0x2710
    1cc4:	f004 fd94 	bl	67f0 <Delay>
	SPI_EmptyFIFO();
    1cc8:	f7ff fad0 	bl	126c <SPI_EmptyFIFO>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, 0);
    1ccc:	2200      	movs	r2, #0
    1cce:	2104      	movs	r1, #4
    1cd0:	480b      	ldr	r0, [pc, #44]	; (1d00 <SPI_Outputs+0x44>)
    1cd2:	f005 f8f2 	bl	6eba <GPIOPinWrite>
	SSIDataPut(SSI1_BASE, 0x4013);
    1cd6:	480b      	ldr	r0, [pc, #44]	; (1d04 <SPI_Outputs+0x48>)
    1cd8:	f244 0113 	movw	r1, #16403	; 0x4013
    1cdc:	f005 fbd6 	bl	748c <SSIDataPut>
	SSIDataPut(SSI1_BASE, out2 << 8);
    1ce0:	0221      	lsls	r1, r4, #8
    1ce2:	4808      	ldr	r0, [pc, #32]	; (1d04 <SPI_Outputs+0x48>)
    1ce4:	f005 fbd2 	bl	748c <SSIDataPut>
	SPI_Wait();
    1ce8:	f7ff ff8a 	bl	1c00 <SPI_Wait>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, GPIO_PIN_2);
    1cec:	2104      	movs	r1, #4
    1cee:	4804      	ldr	r0, [pc, #16]	; (1d00 <SPI_Outputs+0x44>)
    1cf0:	460a      	mov	r2, r1
    1cf2:	f005 f8e2 	bl	6eba <GPIOPinWrite>
	SPI_EmptyFIFO();
}
    1cf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, 0);
	SSIDataPut(SSI1_BASE, 0x4013);
	SSIDataPut(SSI1_BASE, out2 << 8);
	SPI_Wait();
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, GPIO_PIN_2);
	SPI_EmptyFIFO();
    1cfa:	f7ff bab7 	b.w	126c <SPI_EmptyFIFO>
    1cfe:	bf00      	nop
    1d00:	40005000 	.word	0x40005000
    1d04:	40009000 	.word	0x40009000

00001d08 <SPI_DAC>:
	}
}

//*****************************************************************************
void SPI_DAC(unsigned int dac_a, unsigned int dac_b)
{
    1d08:	b570      	push	{r4, r5, r6, lr}
    1d0a:	4605      	mov	r5, r0
    1d0c:	460c      	mov	r4, r1
	// DAC A
	//Delay(10000);
	SPI_EmptyFIFO();
    1d0e:	f7ff faad 	bl	126c <SPI_EmptyFIFO>
	GPIOPinWrite(GPIO_PORTE_BASE, GPIO_PIN_1, 0);
    1d12:	2200      	movs	r2, #0
    1d14:	2102      	movs	r1, #2
    1d16:	4813      	ldr	r0, [pc, #76]	; (1d64 <SPI_DAC+0x5c>)
    1d18:	f005 f8cf 	bl	6eba <GPIOPinWrite>
	SSIDataPut(SSI1_BASE, 0x3000 + dac_a);
    1d1c:	f505 5140 	add.w	r1, r5, #12288	; 0x3000
    1d20:	4811      	ldr	r0, [pc, #68]	; (1d68 <SPI_DAC+0x60>)
    1d22:	f005 fbb3 	bl	748c <SSIDataPut>
	SPI_Wait();
    1d26:	f7ff ff6b 	bl	1c00 <SPI_Wait>
	GPIOPinWrite(GPIO_PORTE_BASE, GPIO_PIN_1, GPIO_PIN_1);
    1d2a:	2102      	movs	r1, #2
    1d2c:	460a      	mov	r2, r1
    1d2e:	480d      	ldr	r0, [pc, #52]	; (1d64 <SPI_DAC+0x5c>)
    1d30:	f005 f8c3 	bl	6eba <GPIOPinWrite>

	// DAC B
	//Delay(10000);
	SPI_EmptyFIFO();
    1d34:	f7ff fa9a 	bl	126c <SPI_EmptyFIFO>
	GPIOPinWrite(GPIO_PORTE_BASE, GPIO_PIN_1, 0);
    1d38:	2200      	movs	r2, #0
    1d3a:	2102      	movs	r1, #2
    1d3c:	4809      	ldr	r0, [pc, #36]	; (1d64 <SPI_DAC+0x5c>)
    1d3e:	f005 f8bc 	bl	6eba <GPIOPinWrite>
	SSIDataPut(SSI1_BASE, 0xb000 + dac_b);
    1d42:	f504 4130 	add.w	r1, r4, #45056	; 0xb000
    1d46:	4808      	ldr	r0, [pc, #32]	; (1d68 <SPI_DAC+0x60>)
    1d48:	f005 fba0 	bl	748c <SSIDataPut>
	SPI_Wait();
    1d4c:	f7ff ff58 	bl	1c00 <SPI_Wait>
	GPIOPinWrite(GPIO_PORTE_BASE, GPIO_PIN_1, GPIO_PIN_1);
    1d50:	2102      	movs	r1, #2
    1d52:	4804      	ldr	r0, [pc, #16]	; (1d64 <SPI_DAC+0x5c>)
    1d54:	460a      	mov	r2, r1
    1d56:	f005 f8b0 	bl	6eba <GPIOPinWrite>
	SPI_EmptyFIFO();
}
    1d5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	SPI_EmptyFIFO();
	GPIOPinWrite(GPIO_PORTE_BASE, GPIO_PIN_1, 0);
	SSIDataPut(SSI1_BASE, 0xb000 + dac_b);
	SPI_Wait();
	GPIOPinWrite(GPIO_PORTE_BASE, GPIO_PIN_1, GPIO_PIN_1);
	SPI_EmptyFIFO();
    1d5e:	f7ff ba85 	b.w	126c <SPI_EmptyFIFO>
    1d62:	bf00      	nop
    1d64:	40024000 	.word	0x40024000
    1d68:	40009000 	.word	0x40009000

00001d6c <IO_Test>:
	ADCSequenceDataGet(ADC0_BASE, 2, buf);
}

//*****************************************************************************
void IO_Test(void)
{
    1d6c:	b510      	push	{r4, lr}
	// Manipulacje
	// -----------------
	//image.aout[0] = 4095; // 0xfff daje 2,048V -> 9,23V
	image.aout[1] = 10000;
    1d6e:	4b23      	ldr	r3, [pc, #140]	; (1dfc <IO_Test+0x90>)
    1d70:	f242 7210 	movw	r2, #10000	; 0x2710
    1d74:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

	// Ustawienie wyj
	// -----------------
	if (GET_IOTEST)
    1d78:	8b1a      	ldrh	r2, [r3, #24]
    1d7a:	f012 0f04 	tst.w	r2, #4
    1d7e:	d005      	beq.n	1d8c <IO_Test+0x20>
	{
		image.q[2] = image.i[4] | 0x80;
    1d80:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
    1d84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1d88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	}

	SPI_Outputs(image.q[2]);
    1d8c:	4c1b      	ldr	r4, [pc, #108]	; (1dfc <IO_Test+0x90>)
    1d8e:	f894 0042 	ldrb.w	r0, [r4, #66]	; 0x42
    1d92:	f7ff ff93 	bl	1cbc <SPI_Outputs>

	if (image.aout[0] > 10000)
    1d96:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    1d9a:	f242 7310 	movw	r3, #10000	; 0x2710
    1d9e:	b292      	uxth	r2, r2
    1da0:	429a      	cmp	r2, r3
		image.aout[0] = 10000;
    1da2:	bf88      	it	hi
    1da4:	f8a4 3044 	strhhi.w	r3, [r4, #68]	; 0x44
	if (image.aout[1] > 10000)
    1da8:	4b14      	ldr	r3, [pc, #80]	; (1dfc <IO_Test+0x90>)
    1daa:	f242 7210 	movw	r2, #10000	; 0x2710
    1dae:	f8b3 1046 	ldrh.w	r1, [r3, #70]	; 0x46
    1db2:	b289      	uxth	r1, r1
    1db4:	4291      	cmp	r1, r2
		image.aout[1] = 10000;
    1db6:	bf88      	it	hi
    1db8:	f8a3 2046 	strhhi.w	r2, [r3, #70]	; 0x46

	if (GET_IOTEST)
    1dbc:	4b0f      	ldr	r3, [pc, #60]	; (1dfc <IO_Test+0x90>)
    1dbe:	8b1a      	ldrh	r2, [r3, #24]
    1dc0:	f012 0f04 	tst.w	r2, #4
    1dc4:	d003      	beq.n	1dce <IO_Test+0x62>
		SPI_DAC(3000, 3000);
    1dc6:	f640 30b8 	movw	r0, #3000	; 0xbb8
    1dca:	4601      	mov	r1, r0
    1dcc:	e00d      	b.n	1dea <IO_Test+0x7e>
	else
		SPI_DAC(ANALOG_DAC(image.aout[0]), ANALOG_DAC(image.aout[1]));
    1dce:	f8b3 0044 	ldrh.w	r0, [r3, #68]	; 0x44
    1dd2:	f8b3 1046 	ldrh.w	r1, [r3, #70]	; 0x46
    1dd6:	2264      	movs	r2, #100	; 0x64
    1dd8:	b280      	uxth	r0, r0
    1dda:	b289      	uxth	r1, r1
    1ddc:	4350      	muls	r0, r2
    1dde:	4351      	muls	r1, r2
    1de0:	23f8      	movs	r3, #248	; 0xf8
    1de2:	fb90 f0f3 	sdiv	r0, r0, r3
    1de6:	fb91 f1f3 	sdiv	r1, r1, r3
    1dea:	f7ff ff8d 	bl	1d08 <SPI_DAC>

	// Odczyt wej
	// -----------------
	SPI_Inputs(&image.i[2], &image.i[3], &image.i[4]);
    1dee:	4804      	ldr	r0, [pc, #16]	; (1e00 <IO_Test+0x94>)
    1df0:	1c41      	adds	r1, r0, #1
    1df2:	1c82      	adds	r2, r0, #2
}
    1df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else
		SPI_DAC(ANALOG_DAC(image.aout[0]), ANALOG_DAC(image.aout[1]));

	// Odczyt wej
	// -----------------
	SPI_Inputs(&image.i[2], &image.i[3], &image.i[4]);
    1df8:	e70c      	b.n	1c14 <SPI_Inputs>
    1dfa:	bf00      	nop
    1dfc:	20000ee4 	.word	0x20000ee4
    1e00:	20000f32 	.word	0x20000f32

00001e04 <OutputsInit>:
//*****************************************************************************
// Funkcja konfigurujca wyjcia
//*****************************************************************************
void OutputsInit(void)
{
	image.q[0] = 0;
    1e04:	4b55      	ldr	r3, [pc, #340]	; (1f5c <OutputsInit+0x158>)
    1e06:	2200      	movs	r2, #0

//*****************************************************************************
// Funkcja konfigurujca wyjcia
//*****************************************************************************
void OutputsInit(void)
{
    1e08:	b510      	push	{r4, lr}
	// -------------------------------------------------------------
	// X8
	// -------------------------------------------------------------

	// OUT_00 X8.01 PWM0
	GPIOPinTypeGPIOOutput(GPIO_PORTG_BASE, GPIO_PIN_2);
    1e0a:	2104      	movs	r1, #4
//*****************************************************************************
// Funkcja konfigurujca wyjcia
//*****************************************************************************
void OutputsInit(void)
{
	image.q[0] = 0;
    1e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	// -------------------------------------------------------------
	// X8
	// -------------------------------------------------------------

	// OUT_00 X8.01 PWM0
	GPIOPinTypeGPIOOutput(GPIO_PORTG_BASE, GPIO_PIN_2);
    1e10:	4853      	ldr	r0, [pc, #332]	; (1f60 <OutputsInit+0x15c>)
// Funkcja konfigurujca wyjcia
//*****************************************************************************
void OutputsInit(void)
{
	image.q[0] = 0;
	image.q[1] = 0;
    1e12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	image.q[2] = 0;
    1e16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	// -------------------------------------------------------------
	// X8
	// -------------------------------------------------------------

	// OUT_00 X8.01 PWM0
	GPIOPinTypeGPIOOutput(GPIO_PORTG_BASE, GPIO_PIN_2);
    1e1a:	f005 f885 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTG_BASE, GPIO_PIN_2, GPIO_STRENGTH_2MA,
    1e1e:	2201      	movs	r2, #1
    1e20:	2308      	movs	r3, #8
    1e22:	2104      	movs	r1, #4
    1e24:	484e      	ldr	r0, [pc, #312]	; (1f60 <OutputsInit+0x15c>)
    1e26:	f004 ff73 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_01 X8.02 PWM1
	GPIOPinTypeGPIOOutput(GPIO_PORTD_BASE, GPIO_PIN_1);
    1e2a:	2102      	movs	r1, #2
    1e2c:	484d      	ldr	r0, [pc, #308]	; (1f64 <OutputsInit+0x160>)
    1e2e:	f005 f87b 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTD_BASE, GPIO_PIN_1, GPIO_STRENGTH_2MA,
    1e32:	2201      	movs	r2, #1
    1e34:	2308      	movs	r3, #8
    1e36:	2102      	movs	r1, #2
    1e38:	484a      	ldr	r0, [pc, #296]	; (1f64 <OutputsInit+0x160>)
    1e3a:	f004 ff69 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_02 X8.03 PWM2
	GPIOPinTypeGPIOOutput(GPIO_PORTH_BASE, GPIO_PIN_0);
    1e3e:	2101      	movs	r1, #1
    1e40:	4849      	ldr	r0, [pc, #292]	; (1f68 <OutputsInit+0x164>)
    1e42:	f005 f871 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTH_BASE, GPIO_PIN_0, GPIO_STRENGTH_2MA,
    1e46:	2101      	movs	r1, #1
    1e48:	460a      	mov	r2, r1
    1e4a:	2308      	movs	r3, #8
    1e4c:	4846      	ldr	r0, [pc, #280]	; (1f68 <OutputsInit+0x164>)
    1e4e:	f004 ff5f 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_03 X8.04 PWM3
	GPIOPinTypeGPIOOutput(GPIO_PORTH_BASE, GPIO_PIN_1);
    1e52:	2102      	movs	r1, #2
    1e54:	4844      	ldr	r0, [pc, #272]	; (1f68 <OutputsInit+0x164>)
    1e56:	f005 f867 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTH_BASE, GPIO_PIN_1, GPIO_STRENGTH_2MA,
    1e5a:	2201      	movs	r2, #1
    1e5c:	2308      	movs	r3, #8
    1e5e:	2102      	movs	r1, #2
    1e60:	4841      	ldr	r0, [pc, #260]	; (1f68 <OutputsInit+0x164>)
    1e62:	f004 ff55 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_04 X8.05 PWM4
	GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_2);
    1e66:	2104      	movs	r1, #4
    1e68:	4840      	ldr	r0, [pc, #256]	; (1f6c <OutputsInit+0x168>)
    1e6a:	f005 f85d 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTF_BASE, GPIO_PIN_2, GPIO_STRENGTH_2MA,
    1e6e:	2308      	movs	r3, #8
    1e70:	2104      	movs	r1, #4
    1e72:	2201      	movs	r2, #1
    1e74:	483d      	ldr	r0, [pc, #244]	; (1f6c <OutputsInit+0x168>)
    1e76:	f004 ff4b 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_05 X8.06 PWM5
	GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_3);
    1e7a:	2108      	movs	r1, #8
    1e7c:	483b      	ldr	r0, [pc, #236]	; (1f6c <OutputsInit+0x168>)
    1e7e:	f005 f853 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTF_BASE, GPIO_PIN_3, GPIO_STRENGTH_2MA,
    1e82:	2108      	movs	r1, #8
    1e84:	460b      	mov	r3, r1
    1e86:	2201      	movs	r2, #1
    1e88:	4838      	ldr	r0, [pc, #224]	; (1f6c <OutputsInit+0x168>)
    1e8a:	f004 ff41 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_06 X8.07 CCP0
	GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_0);
    1e8e:	2101      	movs	r1, #1
    1e90:	4837      	ldr	r0, [pc, #220]	; (1f70 <OutputsInit+0x16c>)
    1e92:	f005 f849 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_0, GPIO_STRENGTH_2MA,
    1e96:	2101      	movs	r1, #1
    1e98:	460a      	mov	r2, r1
    1e9a:	2308      	movs	r3, #8
    1e9c:	4834      	ldr	r0, [pc, #208]	; (1f70 <OutputsInit+0x16c>)
    1e9e:	f004 ff37 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_07 X8.08 CCP1
	GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_6);
    1ea2:	2140      	movs	r1, #64	; 0x40
    1ea4:	4831      	ldr	r0, [pc, #196]	; (1f6c <OutputsInit+0x168>)
    1ea6:	f005 f83f 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTF_BASE, GPIO_PIN_6, GPIO_STRENGTH_2MA,
    1eaa:	2201      	movs	r2, #1
    1eac:	2308      	movs	r3, #8
    1eae:	2140      	movs	r1, #64	; 0x40
    1eb0:	482e      	ldr	r0, [pc, #184]	; (1f6c <OutputsInit+0x168>)
    1eb2:	f004 ff2d 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_10 X8.09 CCP2
	GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_1);
    1eb6:	2102      	movs	r1, #2
    1eb8:	482d      	ldr	r0, [pc, #180]	; (1f70 <OutputsInit+0x16c>)
    1eba:	f005 f835 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_1, GPIO_STRENGTH_2MA,
    1ebe:	2201      	movs	r2, #1
    1ec0:	2308      	movs	r3, #8
    1ec2:	2102      	movs	r1, #2
    1ec4:	482a      	ldr	r0, [pc, #168]	; (1f70 <OutputsInit+0x16c>)
    1ec6:	f004 ff23 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_11 X8.10 CCP3
	GPIOPinTypeGPIOOutput(GPIO_PORTG_BASE, GPIO_PIN_4);
    1eca:	2110      	movs	r1, #16
    1ecc:	4824      	ldr	r0, [pc, #144]	; (1f60 <OutputsInit+0x15c>)
    1ece:	f005 f82b 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTG_BASE, GPIO_PIN_4, GPIO_STRENGTH_2MA,
    1ed2:	2201      	movs	r2, #1
    1ed4:	2308      	movs	r3, #8
    1ed6:	2110      	movs	r1, #16
    1ed8:	4821      	ldr	r0, [pc, #132]	; (1f60 <OutputsInit+0x15c>)
    1eda:	f004 ff19 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_12 X8.11
	GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_5);
    1ede:	2120      	movs	r1, #32
    1ee0:	4822      	ldr	r0, [pc, #136]	; (1f6c <OutputsInit+0x168>)
    1ee2:	f005 f821 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTF_BASE, GPIO_PIN_5, GPIO_STRENGTH_2MA,
    1ee6:	2201      	movs	r2, #1
    1ee8:	2308      	movs	r3, #8
    1eea:	2120      	movs	r1, #32
    1eec:	481f      	ldr	r0, [pc, #124]	; (1f6c <OutputsInit+0x168>)
    1eee:	f004 ff0f 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_13 X8.12
	GPIOPinTypeGPIOOutput(GPIO_PORTH_BASE, GPIO_PIN_3);
    1ef2:	481d      	ldr	r0, [pc, #116]	; (1f68 <OutputsInit+0x164>)
    1ef4:	2108      	movs	r1, #8
    1ef6:	f005 f817 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTH_BASE, GPIO_PIN_3, GPIO_STRENGTH_2MA,
    1efa:	2108      	movs	r1, #8
    1efc:	460b      	mov	r3, r1
    1efe:	2201      	movs	r2, #1
    1f00:	4819      	ldr	r0, [pc, #100]	; (1f68 <OutputsInit+0x164>)
    1f02:	f004 ff05 	bl	6d10 <GPIOPadConfigSet>
	// -------------------------------------------------------------
	// X9
	// -------------------------------------------------------------

	// OUT_14 X9.01
	GPIOPinTypeGPIOOutput(GPIO_PORTH_BASE, GPIO_PIN_2);
    1f06:	2104      	movs	r1, #4
    1f08:	4817      	ldr	r0, [pc, #92]	; (1f68 <OutputsInit+0x164>)
    1f0a:	f005 f80d 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTH_BASE, GPIO_PIN_2, GPIO_STRENGTH_2MA,
    1f0e:	2201      	movs	r2, #1
    1f10:	2308      	movs	r3, #8
    1f12:	2104      	movs	r1, #4
    1f14:	4814      	ldr	r0, [pc, #80]	; (1f68 <OutputsInit+0x164>)
    1f16:	f004 fefb 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_15 X9.02
	GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_6);
    1f1a:	2140      	movs	r1, #64	; 0x40
    1f1c:	4814      	ldr	r0, [pc, #80]	; (1f70 <OutputsInit+0x16c>)
    1f1e:	f005 f803 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_6, GPIO_STRENGTH_2MA,
    1f22:	2201      	movs	r2, #1
    1f24:	2308      	movs	r3, #8
    1f26:	2140      	movs	r1, #64	; 0x40
    1f28:	4811      	ldr	r0, [pc, #68]	; (1f70 <OutputsInit+0x16c>)
    1f2a:	f004 fef1 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_16 X9.03
	GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_5);
    1f2e:	2120      	movs	r1, #32
    1f30:	480f      	ldr	r0, [pc, #60]	; (1f70 <OutputsInit+0x16c>)
    1f32:	f004 fff9 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_5, GPIO_STRENGTH_2MA,
    1f36:	2201      	movs	r2, #1
    1f38:	2308      	movs	r3, #8
    1f3a:	2120      	movs	r1, #32
    1f3c:	480c      	ldr	r0, [pc, #48]	; (1f70 <OutputsInit+0x16c>)
    1f3e:	f004 fee7 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// OUT_17 X9.04
	GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_4);
    1f42:	2110      	movs	r1, #16
    1f44:	480a      	ldr	r0, [pc, #40]	; (1f70 <OutputsInit+0x16c>)
    1f46:	f004 ffef 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_4, GPIO_STRENGTH_2MA,
    1f4a:	4809      	ldr	r0, [pc, #36]	; (1f70 <OutputsInit+0x16c>)
    1f4c:	2110      	movs	r1, #16
    1f4e:	2201      	movs	r2, #1
    1f50:	2308      	movs	r3, #8
			GPIO_PIN_TYPE_STD);
}
    1f52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_5, GPIO_STRENGTH_2MA,
			GPIO_PIN_TYPE_STD);

	// OUT_17 X9.04
	GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_4);
	GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_4, GPIO_STRENGTH_2MA,
    1f56:	f004 bedb 	b.w	6d10 <GPIOPadConfigSet>
    1f5a:	bf00      	nop
    1f5c:	20000ee4 	.word	0x20000ee4
    1f60:	40026000 	.word	0x40026000
    1f64:	40007000 	.word	0x40007000
    1f68:	40027000 	.word	0x40027000
    1f6c:	40025000 	.word	0x40025000
    1f70:	40005000 	.word	0x40005000

00001f74 <SPI_Init>:
//*****************************************************************************
// Obsuga SPI
//*****************************************************************************

void SPI_Init(void)
{
    1f74:	b507      	push	{r0, r1, r2, lr}
	// CS IO1
	GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_3);
    1f76:	2108      	movs	r1, #8
    1f78:	4859      	ldr	r0, [pc, #356]	; (20e0 <SPI_Init+0x16c>)
    1f7a:	f004 ffd5 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_3, GPIO_STRENGTH_2MA,
    1f7e:	2108      	movs	r1, #8
    1f80:	460b      	mov	r3, r1
    1f82:	2201      	movs	r2, #1
    1f84:	4856      	ldr	r0, [pc, #344]	; (20e0 <SPI_Init+0x16c>)
    1f86:	f004 fec3 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, GPIO_PIN_3);
    1f8a:	2108      	movs	r1, #8
    1f8c:	460a      	mov	r2, r1
    1f8e:	4854      	ldr	r0, [pc, #336]	; (20e0 <SPI_Init+0x16c>)
    1f90:	f004 ff93 	bl	6eba <GPIOPinWrite>

	// CS IO2
	GPIOPinTypeGPIOOutput(GPIO_PORTB_BASE, GPIO_PIN_2);
    1f94:	2104      	movs	r1, #4
    1f96:	4852      	ldr	r0, [pc, #328]	; (20e0 <SPI_Init+0x16c>)
    1f98:	f004 ffc6 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTB_BASE, GPIO_PIN_2, GPIO_STRENGTH_2MA,
    1f9c:	2308      	movs	r3, #8
    1f9e:	2104      	movs	r1, #4
    1fa0:	2201      	movs	r2, #1
    1fa2:	484f      	ldr	r0, [pc, #316]	; (20e0 <SPI_Init+0x16c>)
    1fa4:	f004 feb4 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, GPIO_PIN_2);
    1fa8:	2104      	movs	r1, #4
    1faa:	460a      	mov	r2, r1
    1fac:	484c      	ldr	r0, [pc, #304]	; (20e0 <SPI_Init+0x16c>)
    1fae:	f004 ff84 	bl	6eba <GPIOPinWrite>

	// CS DAC
	GPIOPinTypeGPIOOutput(GPIO_PORTE_BASE, GPIO_PIN_1);
    1fb2:	2102      	movs	r1, #2
    1fb4:	484b      	ldr	r0, [pc, #300]	; (20e4 <SPI_Init+0x170>)
    1fb6:	f004 ffb7 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTE_BASE, GPIO_PIN_1, GPIO_STRENGTH_2MA,
    1fba:	2308      	movs	r3, #8
    1fbc:	2102      	movs	r1, #2
    1fbe:	2201      	movs	r2, #1
    1fc0:	4848      	ldr	r0, [pc, #288]	; (20e4 <SPI_Init+0x170>)
    1fc2:	f004 fea5 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);
	GPIOPinWrite(GPIO_PORTE_BASE, GPIO_PIN_1, GPIO_PIN_1);
    1fc6:	2102      	movs	r1, #2
    1fc8:	460a      	mov	r2, r1
    1fca:	4846      	ldr	r0, [pc, #280]	; (20e4 <SPI_Init+0x170>)
    1fcc:	f004 ff75 	bl	6eba <GPIOPinWrite>

	// CONFIG SPI
	SysCtlPeripheralEnable(SYSCTL_PERIPH_SSI1);
    1fd0:	4845      	ldr	r0, [pc, #276]	; (20e8 <SPI_Init+0x174>)
    1fd2:	f005 fb07 	bl	75e4 <SysCtlPeripheralEnable>
	GPIOPinTypeSSI(GPIO_PORTE_BASE, GPIO_PIN_0 + GPIO_PIN_2 + GPIO_PIN_3);
    1fd6:	210d      	movs	r1, #13
    1fd8:	4842      	ldr	r0, [pc, #264]	; (20e4 <SPI_Init+0x170>)
    1fda:	f004 ffdb 	bl	6f94 <GPIOPinTypeSSI>
	SSIConfigSetExpClk(SSI1_BASE, SysCtlClockGet(), SSI_FRF_MOTO_MODE_0,
    1fde:	f005 fc7f 	bl	78e0 <SysCtlClockGet>
    1fe2:	4b42      	ldr	r3, [pc, #264]	; (20ec <SPI_Init+0x178>)
    1fe4:	2200      	movs	r2, #0
    1fe6:	9300      	str	r3, [sp, #0]
    1fe8:	2310      	movs	r3, #16
    1fea:	4601      	mov	r1, r0
    1fec:	9301      	str	r3, [sp, #4]
    1fee:	4840      	ldr	r0, [pc, #256]	; (20f0 <SPI_Init+0x17c>)
    1ff0:	4613      	mov	r3, r2
    1ff2:	f005 fa09 	bl	7408 <SSIConfigSetExpClk>
			SSI_MODE_MASTER, 200000, 16);
	SSIEnable(SSI1_BASE);
    1ff6:	483e      	ldr	r0, [pc, #248]	; (20f0 <SPI_Init+0x17c>)
    1ff8:	f005 fa2e 	bl	7458 <SSIEnable>

	// KONFIGURACJA IO
	// PORTA JAKO WEJSCIA
	Delay(10000);
    1ffc:	f242 7010 	movw	r0, #10000	; 0x2710
    2000:	f004 fbf6 	bl	67f0 <Delay>
	SPI_EmptyFIFO();
    2004:	f7ff f932 	bl	126c <SPI_EmptyFIFO>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, 0);
    2008:	2104      	movs	r1, #4
    200a:	4835      	ldr	r0, [pc, #212]	; (20e0 <SPI_Init+0x16c>)
    200c:	2200      	movs	r2, #0
    200e:	f004 ff54 	bl	6eba <GPIOPinWrite>
	SSIDataPut(SSI1_BASE, 0x4000);
    2012:	4837      	ldr	r0, [pc, #220]	; (20f0 <SPI_Init+0x17c>)
    2014:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    2018:	f005 fa38 	bl	748c <SSIDataPut>
	SSIDataPut(SSI1_BASE, 0xff00);
    201c:	4834      	ldr	r0, [pc, #208]	; (20f0 <SPI_Init+0x17c>)
    201e:	f44f 417f 	mov.w	r1, #65280	; 0xff00
    2022:	f005 fa33 	bl	748c <SSIDataPut>
	SPI_Wait();
    2026:	f7ff fdeb 	bl	1c00 <SPI_Wait>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, GPIO_PIN_2);
    202a:	2104      	movs	r1, #4
    202c:	460a      	mov	r2, r1
    202e:	482c      	ldr	r0, [pc, #176]	; (20e0 <SPI_Init+0x16c>)
    2030:	f004 ff43 	bl	6eba <GPIOPinWrite>

	// PORTB JAKO WYJSCIA
	Delay(10000);
    2034:	f242 7010 	movw	r0, #10000	; 0x2710
    2038:	f004 fbda 	bl	67f0 <Delay>
	SPI_EmptyFIFO();
    203c:	f7ff f916 	bl	126c <SPI_EmptyFIFO>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, 0);
    2040:	2200      	movs	r2, #0
    2042:	2104      	movs	r1, #4
    2044:	4826      	ldr	r0, [pc, #152]	; (20e0 <SPI_Init+0x16c>)
    2046:	f004 ff38 	bl	6eba <GPIOPinWrite>
	SSIDataPut(SSI1_BASE, 0x4001);
    204a:	4829      	ldr	r0, [pc, #164]	; (20f0 <SPI_Init+0x17c>)
    204c:	f244 0101 	movw	r1, #16385	; 0x4001
    2050:	f005 fa1c 	bl	748c <SSIDataPut>
	SSIDataPut(SSI1_BASE, 0x0000);
    2054:	2100      	movs	r1, #0
    2056:	4826      	ldr	r0, [pc, #152]	; (20f0 <SPI_Init+0x17c>)
    2058:	f005 fa18 	bl	748c <SSIDataPut>
	SPI_Wait();
    205c:	f7ff fdd0 	bl	1c00 <SPI_Wait>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_2, GPIO_PIN_2);
    2060:	2104      	movs	r1, #4
    2062:	460a      	mov	r2, r1
    2064:	481e      	ldr	r0, [pc, #120]	; (20e0 <SPI_Init+0x16c>)
    2066:	f004 ff28 	bl	6eba <GPIOPinWrite>

	// PORTA JAKO WEJSCIA
	Delay(10000);
    206a:	f242 7010 	movw	r0, #10000	; 0x2710
    206e:	f004 fbbf 	bl	67f0 <Delay>
	SPI_EmptyFIFO();
    2072:	f7ff f8fb 	bl	126c <SPI_EmptyFIFO>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, 0);
    2076:	2200      	movs	r2, #0
    2078:	2108      	movs	r1, #8
    207a:	4819      	ldr	r0, [pc, #100]	; (20e0 <SPI_Init+0x16c>)
    207c:	f004 ff1d 	bl	6eba <GPIOPinWrite>
	SSIDataPut(SSI1_BASE, 0x4000);
    2080:	481b      	ldr	r0, [pc, #108]	; (20f0 <SPI_Init+0x17c>)
    2082:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    2086:	f005 fa01 	bl	748c <SSIDataPut>
	SSIDataPut(SSI1_BASE, 0xff00);
    208a:	4819      	ldr	r0, [pc, #100]	; (20f0 <SPI_Init+0x17c>)
    208c:	f44f 417f 	mov.w	r1, #65280	; 0xff00
    2090:	f005 f9fc 	bl	748c <SSIDataPut>
	SPI_Wait();
    2094:	f7ff fdb4 	bl	1c00 <SPI_Wait>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, GPIO_PIN_3);
    2098:	2108      	movs	r1, #8
    209a:	460a      	mov	r2, r1
    209c:	4810      	ldr	r0, [pc, #64]	; (20e0 <SPI_Init+0x16c>)
    209e:	f004 ff0c 	bl	6eba <GPIOPinWrite>

	// PORTB JAKO WEJSCIA
	Delay(10000);
    20a2:	f242 7010 	movw	r0, #10000	; 0x2710
    20a6:	f004 fba3 	bl	67f0 <Delay>
	SPI_EmptyFIFO();
    20aa:	f7ff f8df 	bl	126c <SPI_EmptyFIFO>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, 0);
    20ae:	2200      	movs	r2, #0
    20b0:	480b      	ldr	r0, [pc, #44]	; (20e0 <SPI_Init+0x16c>)
    20b2:	2108      	movs	r1, #8
    20b4:	f004 ff01 	bl	6eba <GPIOPinWrite>
	SSIDataPut(SSI1_BASE, 0x4001);
    20b8:	480d      	ldr	r0, [pc, #52]	; (20f0 <SPI_Init+0x17c>)
    20ba:	f244 0101 	movw	r1, #16385	; 0x4001
    20be:	f005 f9e5 	bl	748c <SSIDataPut>
	SSIDataPut(SSI1_BASE, 0xff00);
    20c2:	480b      	ldr	r0, [pc, #44]	; (20f0 <SPI_Init+0x17c>)
    20c4:	f44f 417f 	mov.w	r1, #65280	; 0xff00
    20c8:	f005 f9e0 	bl	748c <SSIDataPut>
	SPI_Wait();
    20cc:	f7ff fd98 	bl	1c00 <SPI_Wait>
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, GPIO_PIN_3);
    20d0:	2108      	movs	r1, #8
    20d2:	4803      	ldr	r0, [pc, #12]	; (20e0 <SPI_Init+0x16c>)
    20d4:	460a      	mov	r2, r1
}
    20d6:	b003      	add	sp, #12
    20d8:	f85d eb04 	ldr.w	lr, [sp], #4
	SPI_EmptyFIFO();
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, 0);
	SSIDataPut(SSI1_BASE, 0x4001);
	SSIDataPut(SSI1_BASE, 0xff00);
	SPI_Wait();
	GPIOPinWrite(GPIO_PORTB_BASE, GPIO_PIN_3, GPIO_PIN_3);
    20dc:	f004 beed 	b.w	6eba <GPIOPinWrite>
    20e0:	40005000 	.word	0x40005000
    20e4:	40024000 	.word	0x40024000
    20e8:	10000020 	.word	0x10000020
    20ec:	00030d40 	.word	0x00030d40
    20f0:	40009000 	.word	0x40009000

000020f4 <InputsInit>:

//*****************************************************************************
// Funkcja konfigurujca wejcia
//*****************************************************************************
void InputsInit(void)
{
    20f4:	b510      	push	{r4, lr}
	// IN_00 X4.01 IDX0

	GPIOPinTypeGPIOInput(GPIO_PORTD_BASE, GPIO_PIN_0);
    20f6:	2101      	movs	r1, #1
    20f8:	4850      	ldr	r0, [pc, #320]	; (223c <InputsInit+0x148>)
    20fa:	f004 ff08 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTD_BASE, GPIO_PIN_0, GPIO_STRENGTH_2MA,
    20fe:	2101      	movs	r1, #1
    2100:	460a      	mov	r2, r1
    2102:	2308      	movs	r3, #8
    2104:	484d      	ldr	r0, [pc, #308]	; (223c <InputsInit+0x148>)
    2106:	f004 fe03 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_01 X4.02 PHA0

	GPIOPinTypeGPIOInput(GPIO_PORTC_BASE, GPIO_PIN_4);
    210a:	2110      	movs	r1, #16
    210c:	484c      	ldr	r0, [pc, #304]	; (2240 <InputsInit+0x14c>)
    210e:	f004 fefe 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTC_BASE, GPIO_PIN_4, GPIO_STRENGTH_2MA,
    2112:	2201      	movs	r2, #1
    2114:	2308      	movs	r3, #8
    2116:	2110      	movs	r1, #16
    2118:	4849      	ldr	r0, [pc, #292]	; (2240 <InputsInit+0x14c>)
    211a:	f004 fdf9 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_02 X4.03 PHB0

	GPIOPinTypeGPIOInput(GPIO_PORTF_BASE, GPIO_PIN_0);
    211e:	2101      	movs	r1, #1
    2120:	4848      	ldr	r0, [pc, #288]	; (2244 <InputsInit+0x150>)
    2122:	f004 fef4 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTF_BASE, GPIO_PIN_0, GPIO_STRENGTH_2MA,
    2126:	2101      	movs	r1, #1
    2128:	460a      	mov	r2, r1
    212a:	2308      	movs	r3, #8
    212c:	4845      	ldr	r0, [pc, #276]	; (2244 <InputsInit+0x150>)
    212e:	f004 fdef 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_03 X4.04 IDX1

	GPIOPinTypeGPIOInput(GPIO_PORTF_BASE, GPIO_PIN_1);
    2132:	2102      	movs	r1, #2
    2134:	4843      	ldr	r0, [pc, #268]	; (2244 <InputsInit+0x150>)
    2136:	f004 feea 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTF_BASE, GPIO_PIN_1, GPIO_STRENGTH_2MA,
    213a:	2201      	movs	r2, #1
    213c:	2308      	movs	r3, #8
    213e:	2102      	movs	r1, #2
    2140:	4840      	ldr	r0, [pc, #256]	; (2244 <InputsInit+0x150>)
    2142:	f004 fde5 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_04 X4.05 PHA1

	GPIOPinTypeGPIOInput(GPIO_PORTG_BASE, GPIO_PIN_6);
    2146:	2140      	movs	r1, #64	; 0x40
    2148:	483f      	ldr	r0, [pc, #252]	; (2248 <InputsInit+0x154>)
    214a:	f004 fee0 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTG_BASE, GPIO_PIN_6, GPIO_STRENGTH_2MA,
    214e:	2201      	movs	r2, #1
    2150:	2308      	movs	r3, #8
    2152:	2140      	movs	r1, #64	; 0x40
    2154:	483c      	ldr	r0, [pc, #240]	; (2248 <InputsInit+0x154>)
    2156:	f004 fddb 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_05 X4.06 PHB1

	GPIOPinTypeGPIOInput(GPIO_PORTG_BASE, GPIO_PIN_7);
    215a:	2180      	movs	r1, #128	; 0x80
    215c:	483a      	ldr	r0, [pc, #232]	; (2248 <InputsInit+0x154>)
    215e:	f004 fed6 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTG_BASE, GPIO_PIN_7, GPIO_STRENGTH_2MA,
    2162:	2201      	movs	r2, #1
    2164:	2308      	movs	r3, #8
    2166:	4838      	ldr	r0, [pc, #224]	; (2248 <InputsInit+0x154>)
    2168:	2180      	movs	r1, #128	; 0x80
    216a:	f004 fdd1 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_06 X4.07

	GPIOPinTypeGPIOInput(GPIO_PORTC_BASE, GPIO_PIN_7);
    216e:	2180      	movs	r1, #128	; 0x80
    2170:	4833      	ldr	r0, [pc, #204]	; (2240 <InputsInit+0x14c>)
    2172:	f004 fecc 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTC_BASE, GPIO_PIN_7, GPIO_STRENGTH_2MA,
    2176:	2201      	movs	r2, #1
    2178:	2308      	movs	r3, #8
    217a:	2180      	movs	r1, #128	; 0x80
    217c:	4830      	ldr	r0, [pc, #192]	; (2240 <InputsInit+0x14c>)
    217e:	f004 fdc7 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_07 X4.08

	GPIOPinTypeGPIOInput(GPIO_PORTC_BASE, GPIO_PIN_6);
    2182:	2140      	movs	r1, #64	; 0x40
    2184:	482e      	ldr	r0, [pc, #184]	; (2240 <InputsInit+0x14c>)
    2186:	f004 fec2 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTC_BASE, GPIO_PIN_6, GPIO_STRENGTH_2MA,
    218a:	2201      	movs	r2, #1
    218c:	2308      	movs	r3, #8
    218e:	2140      	movs	r1, #64	; 0x40
    2190:	482b      	ldr	r0, [pc, #172]	; (2240 <InputsInit+0x14c>)
    2192:	f004 fdbd 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_10 X4.09

	GPIOPinTypeGPIOInput(GPIO_PORTC_BASE, GPIO_PIN_5);
    2196:	2120      	movs	r1, #32
    2198:	4829      	ldr	r0, [pc, #164]	; (2240 <InputsInit+0x14c>)
    219a:	f004 feb8 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTC_BASE, GPIO_PIN_5, GPIO_STRENGTH_2MA,
    219e:	2201      	movs	r2, #1
    21a0:	2308      	movs	r3, #8
    21a2:	2120      	movs	r1, #32
    21a4:	4826      	ldr	r0, [pc, #152]	; (2240 <InputsInit+0x14c>)
    21a6:	f004 fdb3 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_11 X4.10

	GPIOPinTypeGPIOInput(GPIO_PORTA_BASE, GPIO_PIN_2);
    21aa:	2104      	movs	r1, #4
    21ac:	4827      	ldr	r0, [pc, #156]	; (224c <InputsInit+0x158>)
    21ae:	f004 feae 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTA_BASE, GPIO_PIN_2, GPIO_STRENGTH_2MA,
    21b2:	2201      	movs	r2, #1
    21b4:	2308      	movs	r3, #8
    21b6:	2104      	movs	r1, #4
    21b8:	4824      	ldr	r0, [pc, #144]	; (224c <InputsInit+0x158>)
    21ba:	f004 fda9 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_12 X4.11

	GPIOPinTypeGPIOInput(GPIO_PORTA_BASE, GPIO_PIN_3);
    21be:	2108      	movs	r1, #8
    21c0:	4822      	ldr	r0, [pc, #136]	; (224c <InputsInit+0x158>)
    21c2:	f004 fea4 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTA_BASE, GPIO_PIN_3, GPIO_STRENGTH_2MA,
    21c6:	2108      	movs	r1, #8
    21c8:	460b      	mov	r3, r1
    21ca:	2201      	movs	r2, #1
    21cc:	481f      	ldr	r0, [pc, #124]	; (224c <InputsInit+0x158>)
    21ce:	f004 fd9f 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_13 X4.12

	GPIOPinTypeGPIOInput(GPIO_PORTA_BASE, GPIO_PIN_4);
    21d2:	2110      	movs	r1, #16
    21d4:	481d      	ldr	r0, [pc, #116]	; (224c <InputsInit+0x158>)
    21d6:	f004 fe9a 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTA_BASE, GPIO_PIN_4, GPIO_STRENGTH_2MA,
    21da:	2110      	movs	r1, #16
    21dc:	481b      	ldr	r0, [pc, #108]	; (224c <InputsInit+0x158>)
    21de:	2201      	movs	r2, #1
    21e0:	2308      	movs	r3, #8
    21e2:	f004 fd95 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_14 X4.13

	GPIOPinTypeGPIOInput(GPIO_PORTA_BASE, GPIO_PIN_5);
    21e6:	2120      	movs	r1, #32
    21e8:	4818      	ldr	r0, [pc, #96]	; (224c <InputsInit+0x158>)
    21ea:	f004 fe90 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTA_BASE, GPIO_PIN_5, GPIO_STRENGTH_2MA,
    21ee:	2201      	movs	r2, #1
    21f0:	2308      	movs	r3, #8
    21f2:	2120      	movs	r1, #32
    21f4:	4815      	ldr	r0, [pc, #84]	; (224c <InputsInit+0x158>)
    21f6:	f004 fd8b 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_15 X4.14

	GPIOPinTypeGPIOInput(GPIO_PORTA_BASE, GPIO_PIN_6);
    21fa:	2140      	movs	r1, #64	; 0x40
    21fc:	4813      	ldr	r0, [pc, #76]	; (224c <InputsInit+0x158>)
    21fe:	f004 fe86 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTA_BASE, GPIO_PIN_6, GPIO_STRENGTH_2MA,
    2202:	2201      	movs	r2, #1
    2204:	2308      	movs	r3, #8
    2206:	2140      	movs	r1, #64	; 0x40
    2208:	4810      	ldr	r0, [pc, #64]	; (224c <InputsInit+0x158>)
    220a:	f004 fd81 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_16 X4.15

	GPIOPinTypeGPIOInput(GPIO_PORTA_BASE, GPIO_PIN_7);
    220e:	2180      	movs	r1, #128	; 0x80
    2210:	480e      	ldr	r0, [pc, #56]	; (224c <InputsInit+0x158>)
    2212:	f004 fe7c 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTA_BASE, GPIO_PIN_7, GPIO_STRENGTH_2MA,
    2216:	2201      	movs	r2, #1
    2218:	2308      	movs	r3, #8
    221a:	2180      	movs	r1, #128	; 0x80
    221c:	480b      	ldr	r0, [pc, #44]	; (224c <InputsInit+0x158>)
    221e:	f004 fd77 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// IN_17 X4.16

	GPIOPinTypeGPIOInput(GPIO_PORTG_BASE, GPIO_PIN_5);
    2222:	2120      	movs	r1, #32
    2224:	4808      	ldr	r0, [pc, #32]	; (2248 <InputsInit+0x154>)
    2226:	f004 fe72 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTG_BASE, GPIO_PIN_5, GPIO_STRENGTH_2MA,
    222a:	4807      	ldr	r0, [pc, #28]	; (2248 <InputsInit+0x154>)
    222c:	2120      	movs	r1, #32
    222e:	2201      	movs	r2, #1
    2230:	2308      	movs	r3, #8
			GPIO_PIN_TYPE_STD);
}
    2232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			GPIO_PIN_TYPE_STD);

	// IN_17 X4.16

	GPIOPinTypeGPIOInput(GPIO_PORTG_BASE, GPIO_PIN_5);
	GPIOPadConfigSet(GPIO_PORTG_BASE, GPIO_PIN_5, GPIO_STRENGTH_2MA,
    2236:	f004 bd6b 	b.w	6d10 <GPIOPadConfigSet>
    223a:	bf00      	nop
    223c:	40007000 	.word	0x40007000
    2240:	40006000 	.word	0x40006000
    2244:	40025000 	.word	0x40025000
    2248:	40026000 	.word	0x40026000
    224c:	40004000 	.word	0x40004000

00002250 <DrukujParametry>:

//*****************************************************************************
// Drukowanie parametrow na RS-a
//*****************************************************************************
void DrukujParametry(int nr)
{
    2250:	b570      	push	{r4, r5, r6, lr}
    2252:	4604      	mov	r4, r0
	Print("Parametry programu nr %d: \n", nr);
    2254:	4621      	mov	r1, r4
    2256:	4812      	ldr	r0, [pc, #72]	; (22a0 <DrukujParametry+0x50>)
    2258:	f7fe f9ea 	bl	630 <Print>
	Print("-CzasDociskuWstepnego       = %d \n", par[nr].CzasDociskuWstepnego);
    225c:	223c      	movs	r2, #60	; 0x3c
    225e:	4362      	muls	r2, r4
    2260:	4b10      	ldr	r3, [pc, #64]	; (22a4 <DrukujParametry+0x54>)
    2262:	4811      	ldr	r0, [pc, #68]	; (22a8 <DrukujParametry+0x58>)
    2264:	18d4      	adds	r4, r2, r3
    2266:	5cd1      	ldrb	r1, [r2, r3]
    2268:	f7fe f9e2 	bl	630 <Print>
	Print("-PradZgrzewania             = %d \n", par[nr].PradZgrzewania);
    226c:	7963      	ldrb	r3, [r4, #5]
    226e:	79a1      	ldrb	r1, [r4, #6]
    2270:	480e      	ldr	r0, [pc, #56]	; (22ac <DrukujParametry+0x5c>)
    2272:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    2276:	f7fe f9db 	bl	630 <Print>
	Print("-CzasZgrzewania             = %d \n", par[nr].CzasZgrzewania);
    227a:	79e1      	ldrb	r1, [r4, #7]
    227c:	480c      	ldr	r0, [pc, #48]	; (22b0 <DrukujParametry+0x60>)
    227e:	f7fe f9d7 	bl	630 <Print>
	Print("-PauzaPodgrzewaniaKoncowego = %d \n",
    2282:	7a21      	ldrb	r1, [r4, #8]
    2284:	480b      	ldr	r0, [pc, #44]	; (22b4 <DrukujParametry+0x64>)
    2286:	f7fe f9d3 	bl	630 <Print>
    228a:	f104 0508 	add.w	r5, r4, #8
			par[nr].PauzaPodgrzewaniaKoncowego);
	Print("-PradPodgrzewaniaKoncowego  = %d \n",
    228e:	786b      	ldrb	r3, [r5, #1]
    2290:	78a9      	ldrb	r1, [r5, #2]
    2292:	4809      	ldr	r0, [pc, #36]	; (22b8 <DrukujParametry+0x68>)
    2294:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
			par[nr].PradPodgrzewaniaKoncowego);
}
    2298:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	Print("-CzasDociskuWstepnego       = %d \n", par[nr].CzasDociskuWstepnego);
	Print("-PradZgrzewania             = %d \n", par[nr].PradZgrzewania);
	Print("-CzasZgrzewania             = %d \n", par[nr].CzasZgrzewania);
	Print("-PauzaPodgrzewaniaKoncowego = %d \n",
			par[nr].PauzaPodgrzewaniaKoncowego);
	Print("-PradPodgrzewaniaKoncowego  = %d \n",
    229c:	f7fe b9c8 	b.w	630 <Print>
    22a0:	0000916c 	.word	0x0000916c
    22a4:	20001b40 	.word	0x20001b40
    22a8:	00009188 	.word	0x00009188
    22ac:	000091ab 	.word	0x000091ab
    22b0:	000091ce 	.word	0x000091ce
    22b4:	000091f1 	.word	0x000091f1
    22b8:	00009214 	.word	0x00009214

000022bc <DrukujInformacje>:
//*****************************************************************************
// Wycignicie informacji o systemie i wypisanie ich przez RS-a
//*****************************************************************************

void DrukujInformacje(void)
{
    22bc:	b530      	push	{r4, r5, lr}
	char sync[] =
	{ 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
			0xaa, 0xaa, 0xaa, 0xaa, 0x00 };
    22be:	4d1f      	ldr	r5, [pc, #124]	; (233c <DrukujInformacje+0x80>)
//*****************************************************************************
// Wycignicie informacji o systemie i wypisanie ich przez RS-a
//*****************************************************************************

void DrukujInformacje(void)
{
    22c0:	b087      	sub	sp, #28
	char sync[] =
	{ 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
			0xaa, 0xaa, 0xaa, 0xaa, 0x00 };
    22c2:	ac01      	add	r4, sp, #4
    22c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    22c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    22c8:	682b      	ldr	r3, [r5, #0]

	Print(sync);
    22ca:	a801      	add	r0, sp, #4

void DrukujInformacje(void)
{
	char sync[] =
	{ 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
			0xaa, 0xaa, 0xaa, 0xaa, 0x00 };
    22cc:	7023      	strb	r3, [r4, #0]

	Print(sync);
    22ce:	f7fe f9af 	bl	630 <Print>
	Print("\n*** START PROGRAMU *** \n");
    22d2:	481b      	ldr	r0, [pc, #108]	; (2340 <DrukujInformacje+0x84>)
    22d4:	f7fe f9ac 	bl	630 <Print>
	Print("Clock      = %10d [Hz]\n", SysCtlClockGet());
    22d8:	f005 fb02 	bl	78e0 <SysCtlClockGet>
    22dc:	4601      	mov	r1, r0
    22de:	4819      	ldr	r0, [pc, #100]	; (2344 <DrukujInformacje+0x88>)
    22e0:	f7fe f9a6 	bl	630 <Print>
	Print("FlashSize  = %10d [bytes]\n", SysCtlFlashSizeGet());
    22e4:	f005 f92a 	bl	753c <SysCtlFlashSizeGet>
    22e8:	4601      	mov	r1, r0
    22ea:	4817      	ldr	r0, [pc, #92]	; (2348 <DrukujInformacje+0x8c>)
    22ec:	f7fe f9a0 	bl	630 <Print>
	Print("SRAMSize   = %10d [bytes]\n", SysCtlSRAMSizeGet());
    22f0:	f005 f91a 	bl	7528 <SysCtlSRAMSizeGet>
    22f4:	4601      	mov	r1, r0
    22f6:	4815      	ldr	r0, [pc, #84]	; (234c <DrukujInformacje+0x90>)
    22f8:	f7fe f99a 	bl	630 <Print>
	Print("ResetCause = %10d \n", SysCtlResetCauseGet());
    22fc:	f005 fa28 	bl	7750 <SysCtlResetCauseGet>
    2300:	4601      	mov	r1, r0
    2302:	4813      	ldr	r0, [pc, #76]	; (2350 <DrukujInformacje+0x94>)
    2304:	f7fe f994 	bl	630 <Print>

	Print("Device Id0 =   %08x \n", HWREG(SYSCTL_DID0));
    2308:	4b12      	ldr	r3, [pc, #72]	; (2354 <DrukujInformacje+0x98>)
    230a:	4813      	ldr	r0, [pc, #76]	; (2358 <DrukujInformacje+0x9c>)
    230c:	6819      	ldr	r1, [r3, #0]
    230e:	f7fe f98f 	bl	630 <Print>
	Print("Device Id1 =   %08x \n", HWREG(SYSCTL_DID1));
    2312:	4b12      	ldr	r3, [pc, #72]	; (235c <DrukujInformacje+0xa0>)
    2314:	4812      	ldr	r0, [pc, #72]	; (2360 <DrukujInformacje+0xa4>)
    2316:	6819      	ldr	r1, [r3, #0]
    2318:	f7fe f98a 	bl	630 <Print>
	Print("BOR Contr. =   %08x \n", HWREG(SYSCTL_PBORCTL));
    231c:	4b11      	ldr	r3, [pc, #68]	; (2364 <DrukujInformacje+0xa8>)
    231e:	4812      	ldr	r0, [pc, #72]	; (2368 <DrukujInformacje+0xac>)
    2320:	6819      	ldr	r1, [r3, #0]
    2322:	f7fe f985 	bl	630 <Print>

	Print("Sizeof image  = %d \n", sizeof(Image));
    2326:	215e      	movs	r1, #94	; 0x5e
    2328:	4810      	ldr	r0, [pc, #64]	; (236c <DrukujInformacje+0xb0>)
    232a:	f7fe f981 	bl	630 <Print>
	Print("Sizeof par    = %d \n", sizeof(WeldParam));
    232e:	4810      	ldr	r0, [pc, #64]	; (2370 <DrukujInformacje+0xb4>)
    2330:	213c      	movs	r1, #60	; 0x3c
    2332:	f7fe f97d 	bl	630 <Print>
}
    2336:	b007      	add	sp, #28
    2338:	bd30      	pop	{r4, r5, pc}
    233a:	bf00      	nop
    233c:	00009158 	.word	0x00009158
    2340:	00009237 	.word	0x00009237
    2344:	00009251 	.word	0x00009251
    2348:	00009269 	.word	0x00009269
    234c:	00009284 	.word	0x00009284
    2350:	0000929f 	.word	0x0000929f
    2354:	400fe000 	.word	0x400fe000
    2358:	000092b3 	.word	0x000092b3
    235c:	400fe004 	.word	0x400fe004
    2360:	000092c9 	.word	0x000092c9
    2364:	400fe030 	.word	0x400fe030
    2368:	000092df 	.word	0x000092df
    236c:	000092f5 	.word	0x000092f5
    2370:	0000930a 	.word	0x0000930a

00002374 <main>:

//*****************************************************************************
// PROGRAM GWNY
//*****************************************************************************
int main(void)
{
    2374:	b510      	push	{r4, lr}
	int i, j;

	// Ustawienie zegara na 50 MHz
	SysCtlClockSet(SYSCTL_SYSDIV_4 | SYSCTL_USE_PLL | SYSCTL_OSC_MAIN
    2376:	4850      	ldr	r0, [pc, #320]	; (24b8 <main+0x144>)
    2378:	f005 fa03 	bl	7782 <SysCtlClockSet>
			| SYSCTL_XTAL_8MHZ);

	// Wczenie wszystkich GPIO
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOA);
    237c:	484f      	ldr	r0, [pc, #316]	; (24bc <main+0x148>)
    237e:	f005 f931 	bl	75e4 <SysCtlPeripheralEnable>
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOB);
    2382:	484f      	ldr	r0, [pc, #316]	; (24c0 <main+0x14c>)
    2384:	f005 f92e 	bl	75e4 <SysCtlPeripheralEnable>
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOC);
    2388:	484e      	ldr	r0, [pc, #312]	; (24c4 <main+0x150>)
    238a:	f005 f92b 	bl	75e4 <SysCtlPeripheralEnable>
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOD);
    238e:	484e      	ldr	r0, [pc, #312]	; (24c8 <main+0x154>)
    2390:	f005 f928 	bl	75e4 <SysCtlPeripheralEnable>
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOE);
    2394:	484d      	ldr	r0, [pc, #308]	; (24cc <main+0x158>)
    2396:	f005 f925 	bl	75e4 <SysCtlPeripheralEnable>
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOF);
    239a:	484d      	ldr	r0, [pc, #308]	; (24d0 <main+0x15c>)

	//
	// Stale
	//

	p_version = VERSION;
    239c:	4c4d      	ldr	r4, [pc, #308]	; (24d4 <main+0x160>)
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOA);
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOB);
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOC);
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOD);
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOE);
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOF);
    239e:	f005 f921 	bl	75e4 <SysCtlPeripheralEnable>
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOG);
    23a2:	484d      	ldr	r0, [pc, #308]	; (24d8 <main+0x164>)
    23a4:	f005 f91e 	bl	75e4 <SysCtlPeripheralEnable>
	SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOH);
    23a8:	484c      	ldr	r0, [pc, #304]	; (24dc <main+0x168>)
    23aa:	f005 f91b 	bl	75e4 <SysCtlPeripheralEnable>

	OutputsInit();
    23ae:	f7ff fd29 	bl	1e04 <OutputsInit>
	InputsInit();
    23b2:	f7ff fe9f 	bl	20f4 <InputsInit>

	//
	// Stale
	//

	p_version = VERSION;
    23b6:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
    23ba:	2320      	movs	r3, #32
    23bc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    23c0:	f894 303b 	ldrb.w	r3, [r4, #59]	; 0x3b
    23c4:	2319      	movs	r3, #25
    23c6:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
	p_cylinder_tol = POZYCJA_GORNA_CYLINDRA_TOL;	// 200 mV
    23ca:	7fa3      	ldrb	r3, [r4, #30]
    23cc:	f06f 0337 	mvn.w	r3, #55	; 0x37
    23d0:	77a3      	strb	r3, [r4, #30]
    23d2:	7fe3      	ldrb	r3, [r4, #31]
    23d4:	2300      	movs	r3, #0
    23d6:	77e3      	strb	r3, [r4, #31]

	// Inicjacja UARTw
	Uarts_Init();
    23d8:	f7fe feb2 	bl	1140 <Uarts_Init>

	// Inicjacja portu diody STATUS
	GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_7);
    23dc:	2180      	movs	r1, #128	; 0x80
    23de:	4840      	ldr	r0, [pc, #256]	; (24e0 <main+0x16c>)
    23e0:	f004 fda2 	bl	6f28 <GPIOPinTypeGPIOOutput>
	GPIOPadConfigSet(GPIO_PORTG_BASE, GPIO_PIN_7, GPIO_STRENGTH_8MA,
    23e4:	2204      	movs	r2, #4
    23e6:	2308      	movs	r3, #8
    23e8:	2180      	movs	r1, #128	; 0x80
    23ea:	483e      	ldr	r0, [pc, #248]	; (24e4 <main+0x170>)
    23ec:	f004 fc90 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	LedOff();
    23f0:	f7ff f964 	bl	16bc <LedOff>

	// Inicjacja wejcia dla przycisku SELECT
	GPIOPinTypeGPIOInput(GPIO_PORTF_BASE, GPIO_PIN_4);
    23f4:	2110      	movs	r1, #16
    23f6:	483a      	ldr	r0, [pc, #232]	; (24e0 <main+0x16c>)
    23f8:	f004 fd89 	bl	6f0e <GPIOPinTypeGPIOInput>
	GPIOPadConfigSet(GPIO_PORTF_BASE, GPIO_PIN_4, GPIO_STRENGTH_2MA,
    23fc:	2110      	movs	r1, #16
    23fe:	2201      	movs	r2, #1
    2400:	2308      	movs	r3, #8
    2402:	4837      	ldr	r0, [pc, #220]	; (24e0 <main+0x16c>)
    2404:	f004 fc84 	bl	6d10 <GPIOPadConfigSet>
			GPIO_PIN_TYPE_STD);

	// Pare informacji na RS-a
	DrukujInformacje();
    2408:	f7ff ff58 	bl	22bc <DrukujInformacje>

	// Kasuj info o przyczynie ostatniego resetu
	SysCtlResetCauseClear(SYSCTL_CAUSE_LDO | SYSCTL_CAUSE_SW
    240c:	203f      	movs	r0, #63	; 0x3f
    240e:	f005 f9a5 	bl	775c <SysCtlResetCauseClear>
			| SYSCTL_CAUSE_WDOG | SYSCTL_CAUSE_BOR | SYSCTL_CAUSE_POR
			| SYSCTL_CAUSE_EXT);

	// Inicjacja packietw Modbus'a
	ModbusInitPack(&uart0_modpack);
    2412:	4835      	ldr	r0, [pc, #212]	; (24e8 <main+0x174>)
    2414:	f000 f88c 	bl	2530 <ModbusInitPack>
	ModbusInitPack(&uart1_modpack);
    2418:	4834      	ldr	r0, [pc, #208]	; (24ec <main+0x178>)
    241a:	f000 f889 	bl	2530 <ModbusInitPack>
	ModbusInitPack(&uart2_modpack);
    241e:	4834      	ldr	r0, [pc, #208]	; (24f0 <main+0x17c>)
    2420:	f000 f886 	bl	2530 <ModbusInitPack>

	SPI_Init();
    2424:	f7ff fda6 	bl	1f74 <SPI_Init>
	ADC_Init3();
    2428:	f7ff fb1e 	bl	1a68 <ADC_Init3>

	// Pierwsze odczytanie obrazu
	IO_Test();
    242c:	f7ff fc9e 	bl	1d6c <IO_Test>
	ProcesIO();
    2430:	f003 feea 	bl	6208 <ProcesIO>

	ProcesInit();
    2434:	f004 f8d4 	bl	65e0 <ProcesInit>

	// Inicjacje tickw
	TickInit();
    2438:	f004 fa07 	bl	684a <TickInit>
	tickUpdate = tickComm = tickTest = tickAlive = tickDisplay = TICK_ALIVE;
    243c:	4b2d      	ldr	r3, [pc, #180]	; (24f4 <main+0x180>)
    243e:	f64e 2260 	movw	r2, #60000	; 0xea60
    2442:	601a      	str	r2, [r3, #0]
    2444:	681a      	ldr	r2, [r3, #0]
    2446:	4b2c      	ldr	r3, [pc, #176]	; (24f8 <main+0x184>)
    2448:	601a      	str	r2, [r3, #0]
    244a:	681a      	ldr	r2, [r3, #0]
    244c:	4b2b      	ldr	r3, [pc, #172]	; (24fc <main+0x188>)
    244e:	601a      	str	r2, [r3, #0]
    2450:	681a      	ldr	r2, [r3, #0]
    2452:	4b2b      	ldr	r3, [pc, #172]	; (2500 <main+0x18c>)
    2454:	601a      	str	r2, [r3, #0]
    2456:	681a      	ldr	r2, [r3, #0]
    2458:	4b2a      	ldr	r3, [pc, #168]	; (2504 <main+0x190>)
    245a:	601a      	str	r2, [r3, #0]

	// Wczenie przerwa
	IntMasterEnable();
    245c:	f004 ff69 	bl	7332 <IntMasterEnable>

	//*****************************************************************************
	// PTLA GWNA WHILE(1)
	//*****************************************************************************

	Print("Main Loop started...\n");
    2460:	4829      	ldr	r0, [pc, #164]	; (2508 <main+0x194>)
    2462:	f7fe f8e5 	bl	630 <Print>


	// Zaczenie wyj po uruchomieniu
	image.q[2] |= 0x80;
    2466:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
    246a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    246e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42

	while (true)
	{
		IO_Test();
    2472:	f7ff fc7b 	bl	1d6c <IO_Test>

		ModbusService_Uart0(&uart0_modpack);
    2476:	481c      	ldr	r0, [pc, #112]	; (24e8 <main+0x174>)
    2478:	f000 fb80 	bl	2b7c <ModbusService_Uart0>
		ModbusService_Uart1(&uart1_modpack);
    247c:	481b      	ldr	r0, [pc, #108]	; (24ec <main+0x178>)
    247e:	f000 fb11 	bl	2aa4 <ModbusService_Uart1>
		ModbusService_Uart2(&uart2_modpack);
    2482:	481b      	ldr	r0, [pc, #108]	; (24f0 <main+0x17c>)
    2484:	f000 faa2 	bl	29cc <ModbusService_Uart2>

		if (TickElapsed(tickAlive) > TICK_ALIVE)
    2488:	4b1b      	ldr	r3, [pc, #108]	; (24f8 <main+0x184>)
    248a:	6818      	ldr	r0, [r3, #0]
    248c:	f004 f9c0 	bl	6810 <TickElapsed>
    2490:	f64e 2360 	movw	r3, #60000	; 0xea60
    2494:	4298      	cmp	r0, r3
    2496:	d9ec      	bls.n	2472 <main+0xfe>
		{
			if (frames > 1)
    2498:	4b1c      	ldr	r3, [pc, #112]	; (250c <main+0x198>)
    249a:	781a      	ldrb	r2, [r3, #0]
    249c:	2a01      	cmp	r2, #1
    249e:	d901      	bls.n	24a4 <main+0x130>
				connection = true;
    24a0:	2201      	movs	r2, #1
    24a2:	e000      	b.n	24a6 <main+0x132>
			else
				connection = false;
    24a4:	2200      	movs	r2, #0
    24a6:	705a      	strb	r2, [r3, #1]

			frames = 0;
    24a8:	4b18      	ldr	r3, [pc, #96]	; (250c <main+0x198>)
    24aa:	2200      	movs	r2, #0
    24ac:	701a      	strb	r2, [r3, #0]

			tickAlive = TickRead();
    24ae:	f004 f9aa 	bl	6806 <TickRead>
    24b2:	4b11      	ldr	r3, [pc, #68]	; (24f8 <main+0x184>)
    24b4:	6018      	str	r0, [r3, #0]
    24b6:	e7dc      	b.n	2472 <main+0xfe>
    24b8:	01c00380 	.word	0x01c00380
    24bc:	20000001 	.word	0x20000001
    24c0:	20000002 	.word	0x20000002
    24c4:	20000004 	.word	0x20000004
    24c8:	20000008 	.word	0x20000008
    24cc:	20000010 	.word	0x20000010
    24d0:	20000020 	.word	0x20000020
    24d4:	20000ee4 	.word	0x20000ee4
    24d8:	20000040 	.word	0x20000040
    24dc:	20000080 	.word	0x20000080
    24e0:	40025000 	.word	0x40025000
    24e4:	40026000 	.word	0x40026000
    24e8:	20001070 	.word	0x20001070
    24ec:	2000127c 	.word	0x2000127c
    24f0:	20001488 	.word	0x20001488
    24f4:	20001004 	.word	0x20001004
    24f8:	20001000 	.word	0x20001000
    24fc:	20000ffc 	.word	0x20000ffc
    2500:	20000ff0 	.word	0x20000ff0
    2504:	20000ff8 	.word	0x20000ff8
    2508:	0000931f 	.word	0x0000931f
    250c:	20000124 	.word	0x20000124

00002510 <Komendy>:
//*****************************************************************************
// Rozpoznawanie komend przez RS-a
//*****************************************************************************

void Komendy(char *buf)
{
    2510:	b510      	push	{r4, lr}
	// Komenda: Gada do mnie panel - odpowiadam mu
	// ------------------------------------------------------------------------
	if (ustrstr(buf, "Tu PC") != NULL)
    2512:	4905      	ldr	r1, [pc, #20]	; (2528 <Komendy+0x18>)
    2514:	f7fe fc85 	bl	e22 <ustrstr>
    2518:	b120      	cbz	r0, 2524 <Komendy+0x14>
	{
		Print("Tu sterowniczek\n");
    251a:	4804      	ldr	r0, [pc, #16]	; (252c <Komendy+0x1c>)
	}
}
    251c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
	// Komenda: Gada do mnie panel - odpowiadam mu
	// ------------------------------------------------------------------------
	if (ustrstr(buf, "Tu PC") != NULL)
	{
		Print("Tu sterowniczek\n");
    2520:	f7fe b886 	b.w	630 <Print>
    2524:	bd10      	pop	{r4, pc}
    2526:	bf00      	nop
    2528:	00009335 	.word	0x00009335
    252c:	0000933b 	.word	0x0000933b

00002530 <ModbusInitPack>:
// Synchroznizacja przepisania obrazu funkcji main i irq
volatile bool semaphore = false;

void ModbusInitPack(MODPACK *pack)
{
	pack->address_lo = false;
    2530:	2300      	movs	r3, #0
    2532:	f880 3104 	strb.w	r3, [r0, #260]	; 0x104
	pack->byte_count = 0;
    2536:	7203      	strb	r3, [r0, #8]
	pack->crc_computed = 0;
    2538:	f880 3102 	strb.w	r3, [r0, #258]	; 0x102
    253c:	f880 3103 	strb.w	r3, [r0, #259]	; 0x103
	//pack->crc_err_counter = 0;
	pack->crc_lo = false;
    2540:	f880 3106 	strb.w	r3, [r0, #262]	; 0x106
	//pack->crc_ok_counter = 0;
	pack->crc_received = 0;
    2544:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
    2548:	f880 3101 	strb.w	r3, [r0, #257]	; 0x101
	pack->func = 0;
    254c:	70c3      	strb	r3, [r0, #3]
	pack->id = 0;
    254e:	7083      	strb	r3, [r0, #2]
	pack->len = 0;
    2550:	7043      	strb	r3, [r0, #1]
	pack->lenm = 0;
    2552:	f880 3207 	strb.w	r3, [r0, #519]	; 0x207
	pack->quantity = 0;
    2556:	7183      	strb	r3, [r0, #6]
    2558:	71c3      	strb	r3, [r0, #7]
	pack->quantity_lo = false;
    255a:	f880 3105 	strb.w	r3, [r0, #261]	; 0x105
	pack->start_address = 0;
    255e:	7103      	strb	r3, [r0, #4]
    2560:	7143      	strb	r3, [r0, #5]
	pack->status = PARSED_EMPTY;
    2562:	7003      	strb	r3, [r0, #0]
}
    2564:	4770      	bx	lr

00002566 <ModbusOK>:
	Print("pack->start_address   = %d \n", pack->start_address);
	Print("pack->status          = %d \n", pack->status);
}

bool ModbusOK(MODPACK *pack)
{
    2566:	f890 3102 	ldrb.w	r3, [r0, #258]	; 0x102
    256a:	f890 2103 	ldrb.w	r2, [r0, #259]	; 0x103
    256e:	f890 1100 	ldrb.w	r1, [r0, #256]	; 0x100
    2572:	f890 c101 	ldrb.w	ip, [r0, #257]	; 0x101
    2576:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    257a:	ea41 200c 	orr.w	r0, r1, ip, lsl #8
	if (pack->crc_received == pack->crc_computed)
		return true;
	else
		return false; // false
}
    257e:	4298      	cmp	r0, r3
    2580:	bf14      	ite	ne
    2582:	2000      	movne	r0, #0
    2584:	2001      	moveq	r0, #1
    2586:	4770      	bx	lr

00002588 <ModbusCRC>:

void ModbusCRC(MODPACK *pack)
{
    2588:	b510      	push	{r4, lr}
	char CRCLSB;
	int i, j;

	//mess1 = us;

	for (i = 0; i < pack->lenm; i++)
    258a:	f890 c207 	ldrb.w	ip, [r0, #519]	; 0x207
    258e:	2200      	movs	r2, #0
    2590:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2594:	e00f      	b.n	25b6 <ModbusCRC+0x2e>
	{
		CRCFull = (word) (CRCFull ^ pack->message[i]);
    2596:	1881      	adds	r1, r0, r2
    2598:	f891 1107 	ldrb.w	r1, [r1, #263]	; 0x107
    259c:	404b      	eors	r3, r1
    259e:	2100      	movs	r1, #0

		for (j = 0; j < 8; j++)
		{
			CRCLSB = (char) (CRCFull & 0x0001);
    25a0:	f003 0401 	and.w	r4, r3, #1
			CRCFull = (word) ((CRCFull >> 1) & 0x7FFF);
    25a4:	085b      	lsrs	r3, r3, #1

			if (CRCLSB == 1)
    25a6:	b114      	cbz	r4, 25ae <ModbusCRC+0x26>
				CRCFull = (word) (CRCFull ^ 0xA001);
    25a8:	4c07      	ldr	r4, [pc, #28]	; (25c8 <ModbusCRC+0x40>)
    25aa:	4063      	eors	r3, r4
    25ac:	b29b      	uxth	r3, r3

	for (i = 0; i < pack->lenm; i++)
	{
		CRCFull = (word) (CRCFull ^ pack->message[i]);

		for (j = 0; j < 8; j++)
    25ae:	3101      	adds	r1, #1
    25b0:	2908      	cmp	r1, #8
    25b2:	d1f5      	bne.n	25a0 <ModbusCRC+0x18>
	char CRCLSB;
	int i, j;

	//mess1 = us;

	for (i = 0; i < pack->lenm; i++)
    25b4:	3201      	adds	r2, #1
    25b6:	4562      	cmp	r2, ip
    25b8:	dbed      	blt.n	2596 <ModbusCRC+0xe>
			if (CRCLSB == 1)
				CRCFull = (word) (CRCFull ^ 0xA001);
		}
	}

	pack->crc_computed = CRCFull;
    25ba:	f880 3102 	strb.w	r3, [r0, #258]	; 0x102
    25be:	0a1b      	lsrs	r3, r3, #8
    25c0:	f880 3103 	strb.w	r3, [r0, #259]	; 0x103

	//p_test1 = us - mess1;
}
    25c4:	bd10      	pop	{r4, pc}
    25c6:	bf00      	nop
    25c8:	ffffa001 	.word	0xffffa001

000025cc <WartosciStaleWObrazie>:
// d crc lo		c9


WartosciStaleWObrazie()
{
	p_cylinder_tol = POZYCJA_GORNA_CYLINDRA_TOL;
    25cc:	4b04      	ldr	r3, [pc, #16]	; (25e0 <WartosciStaleWObrazie+0x14>)
    25ce:	7f9a      	ldrb	r2, [r3, #30]
    25d0:	f06f 0237 	mvn.w	r2, #55	; 0x37
    25d4:	779a      	strb	r2, [r3, #30]
    25d6:	7fda      	ldrb	r2, [r3, #31]
    25d8:	2200      	movs	r2, #0
    25da:	77da      	strb	r2, [r3, #31]
}
    25dc:	4770      	bx	lr
    25de:	bf00      	nop
    25e0:	20000ee4 	.word	0x20000ee4

000025e4 <ModbusResponse>:

//*****************************************************************************
// Przygotowanie odpowiedzi
//*****************************************************************************
bool ModbusResponse(MODPACK *pack)
{
    25e4:	b538      	push	{r3, r4, r5, lr}
	ptr = null;

	//Print("glowa = %d, ogon = %d \n", uart0_glowa, uart0_ogon);


	switch (pack->func)
    25e6:	78c3      	ldrb	r3, [r0, #3]

//*****************************************************************************
// Przygotowanie odpowiedzi
//*****************************************************************************
bool ModbusResponse(MODPACK *pack)
{
    25e8:	4604      	mov	r4, r0
	ptr = null;

	//Print("glowa = %d, ogon = %d \n", uart0_glowa, uart0_ogon);


	switch (pack->func)
    25ea:	2b03      	cmp	r3, #3
    25ec:	d054      	beq.n	2698 <ModbusResponse+0xb4>
    25ee:	2b10      	cmp	r3, #16
    25f0:	d001      	beq.n	25f6 <ModbusResponse+0x12>
    25f2:	2500      	movs	r5, #0
    25f4:	e0de      	b.n	27b4 <ModbusResponse+0x1d0>
		//Print("Tworze odpowidz na funkcje 0x10");
		// ZAPIS BAJTW Z RAMKI MODBUS NA OBRAZ LUB PARAMETRY


		// adres 0 to Image
		if ((pack->start_address == 0x0) && (pack->len <= sizeof(Image)))
    25f6:	7903      	ldrb	r3, [r0, #4]
    25f8:	7942      	ldrb	r2, [r0, #5]
    25fa:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
    25fe:	d104      	bne.n	260a <ModbusResponse+0x26>
    2600:	7842      	ldrb	r2, [r0, #1]
    2602:	2a5e      	cmp	r2, #94	; 0x5e
    2604:	d801      	bhi.n	260a <ModbusResponse+0x26>
		{
			//Print("Ustawienie w IO \n");
			ptr = (byte*) &image;
    2606:	4d6d      	ldr	r5, [pc, #436]	; (27bc <ModbusResponse+0x1d8>)
    2608:	e000      	b.n	260c <ModbusResponse+0x28>
    260a:	2500      	movs	r5, #0
		}

		// adres 1000 to Parametry
		if ((pack->start_address >= 0x1000) && (pack->start_address <= 0x1f00)
    260c:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
    2610:	b29a      	uxth	r2, r3
    2612:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
    2616:	d80d      	bhi.n	2634 <ModbusResponse+0x50>
				&& (pack->len <= sizeof(WeldParam)))
    2618:	7862      	ldrb	r2, [r4, #1]
    261a:	2a3c      	cmp	r2, #60	; 0x3c
    261c:	d80a      	bhi.n	2634 <ModbusResponse+0x50>
		{
			prog = (pack->start_address - 0x1000) / 0x100;
    261e:	121b      	asrs	r3, r3, #8
    2620:	b29b      	uxth	r3, r3
			//Print("Ustawienie parametrow programu nr %d, pack->len = %d, pack->start_address = %d \n", prog, pack->len, pack->start_address);
			ptr = (byte*) &par[prog];
    2622:	4a67      	ldr	r2, [pc, #412]	; (27c0 <ModbusResponse+0x1dc>)
    2624:	253c      	movs	r5, #60	; 0x3c

			if (prog == 15)
    2626:	2b0f      	cmp	r3, #15
		if ((pack->start_address >= 0x1000) && (pack->start_address <= 0x1f00)
				&& (pack->len <= sizeof(WeldParam)))
		{
			prog = (pack->start_address - 0x1000) / 0x100;
			//Print("Ustawienie parametrow programu nr %d, pack->len = %d, pack->start_address = %d \n", prog, pack->len, pack->start_address);
			ptr = (byte*) &par[prog];
    2628:	fb05 2503 	mla	r5, r5, r3, r2

			if (prog == 15)
    262c:	d102      	bne.n	2634 <ModbusResponse+0x50>
				aktywacja_programyzaladowane = true;
    262e:	4b65      	ldr	r3, [pc, #404]	; (27c4 <ModbusResponse+0x1e0>)
    2630:	2201      	movs	r2, #1
    2632:	701a      	strb	r2, [r3, #0]
		}

		if (ptr != null)
    2634:	2d00      	cmp	r5, #0
    2636:	f000 80bd 	beq.w	27b4 <ModbusResponse+0x1d0>

			//
			// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
			// Synchronizacja wpisania obrazu z przerwaniem
			//
			semaphore = true;
    263a:	4b63      	ldr	r3, [pc, #396]	; (27c8 <ModbusResponse+0x1e4>)
    263c:	2201      	movs	r2, #1
    263e:	701a      	strb	r2, [r3, #0]
			while (semaphore == true)
    2640:	4b61      	ldr	r3, [pc, #388]	; (27c8 <ModbusResponse+0x1e4>)
    2642:	781b      	ldrb	r3, [r3, #0]
    2644:	2b01      	cmp	r3, #1
    2646:	d0fb      	beq.n	2640 <ModbusResponse+0x5c>
			}
			//
			// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
			//

			for (i = 0; i < pack->len; i++)
    2648:	7862      	ldrb	r2, [r4, #1]
    264a:	2300      	movs	r3, #0
    264c:	e003      	b.n	2656 <ModbusResponse+0x72>
			{
				*ptr++ = pack->buf[i];
    264e:	18e1      	adds	r1, r4, r3
    2650:	7a49      	ldrb	r1, [r1, #9]
    2652:	54e9      	strb	r1, [r5, r3]
    2654:	3301      	adds	r3, #1
			}
			//
			// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
			//

			for (i = 0; i < pack->len; i++)
    2656:	b299      	uxth	r1, r3
    2658:	4291      	cmp	r1, r2
    265a:	d3f8      	bcc.n	264e <ModbusResponse+0x6a>
    265c:	18ad      	adds	r5, r5, r2
			{
				*ptr++ = pack->buf[i];
			}

			WartosciStaleWObrazie();
    265e:	f7ff ffb5 	bl	25cc <WartosciStaleWObrazie>

			if (pack->start_address == 0x0)
    2662:	7923      	ldrb	r3, [r4, #4]
    2664:	7962      	ldrb	r2, [r4, #5]
    2666:	ea53 2202 	orrs.w	r2, r3, r2, lsl #8
    266a:	d111      	bne.n	2690 <ModbusResponse+0xac>
			{
				if (image.sm[0] != 0)
    266c:	4b53      	ldr	r3, [pc, #332]	; (27bc <ModbusResponse+0x1d8>)
    266e:	781a      	ldrb	r2, [r3, #0]
    2670:	7859      	ldrb	r1, [r3, #1]
    2672:	ea52 2101 	orrs.w	r1, r2, r1, lsl #8
    2676:	d00b      	beq.n	2690 <ModbusResponse+0xac>
				{
					rozkaz = image.sm[0];
    2678:	781a      	ldrb	r2, [r3, #0]
    267a:	7859      	ldrb	r1, [r3, #1]
    267c:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    2680:	4a52      	ldr	r2, [pc, #328]	; (27cc <ModbusResponse+0x1e8>)
    2682:	8011      	strh	r1, [r2, #0]
					rozkaz_arg = image.sm[1];
    2684:	789a      	ldrb	r2, [r3, #2]
    2686:	78db      	ldrb	r3, [r3, #3]
    2688:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    268c:	4b50      	ldr	r3, [pc, #320]	; (27d0 <ModbusResponse+0x1ec>)
    268e:	801a      	strh	r2, [r3, #0]
					//Print("Rozkaz = %d, arg = %d \n", rozkaz, rozkaz_arg);
				}
			}

			// TWORZENIE RAMKI Z ODPOWIEDZI
			pack->lenm = 6;
    2690:	2306      	movs	r3, #6
    2692:	f884 3207 	strb.w	r3, [r4, #519]	; 0x207
    2696:	e079      	b.n	278c <ModbusResponse+0x1a8>
	case 0x03:

		//Print("Tworze odpowidz na funkcje 0x03");
		// TWORZENIE RAMKI Z ODPOWIEDZI
		// adres 0 to Image
		if ((pack->start_address == 0x0) && (pack->byte_count <= sizeof(Image)))
    2698:	7903      	ldrb	r3, [r0, #4]
    269a:	7942      	ldrb	r2, [r0, #5]
    269c:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
    26a0:	d104      	bne.n	26ac <ModbusResponse+0xc8>
    26a2:	7a02      	ldrb	r2, [r0, #8]
    26a4:	2a5e      	cmp	r2, #94	; 0x5e
    26a6:	d801      	bhi.n	26ac <ModbusResponse+0xc8>
		{
			//Print("Odczyt IO \n");
			ptr = (byte*) &image;
    26a8:	4d44      	ldr	r5, [pc, #272]	; (27bc <ModbusResponse+0x1d8>)
    26aa:	e000      	b.n	26ae <ModbusResponse+0xca>
    26ac:	2500      	movs	r5, #0
		}

		// adres 1000 to Parametry
		if ((pack->start_address >= 0x1000) && (pack->start_address <= 0x1f00)
    26ae:	f5a3 5280 	sub.w	r2, r3, #4096	; 0x1000
    26b2:	b291      	uxth	r1, r2
    26b4:	f5b1 6f70 	cmp.w	r1, #3840	; 0xf00
    26b8:	d80b      	bhi.n	26d2 <ModbusResponse+0xee>
				&& (pack->byte_count <= sizeof(WeldParam)))
    26ba:	7a23      	ldrb	r3, [r4, #8]
    26bc:	2b3c      	cmp	r3, #60	; 0x3c
    26be:	d816      	bhi.n	26ee <ModbusResponse+0x10a>
		{
			ptr = (byte*) &par[(pack->start_address - 0x1000) / 0x100];
    26c0:	4b3f      	ldr	r3, [pc, #252]	; (27c0 <ModbusResponse+0x1dc>)
    26c2:	1212      	asrs	r2, r2, #8
    26c4:	253c      	movs	r5, #60	; 0x3c
    26c6:	fb05 3502 	mla	r5, r5, r2, r3
			wyslano_wyniki = true;
    26ca:	4b42      	ldr	r3, [pc, #264]	; (27d4 <ModbusResponse+0x1f0>)
    26cc:	2201      	movs	r2, #1
    26ce:	701a      	strb	r2, [r3, #0]
    26d0:	e00d      	b.n	26ee <ModbusResponse+0x10a>
			//Print("Byl odczyt programu startaddress = %d \n", pack->start_address);
			//Print("Odczyt parametrow programu nr %d, pack->byte_count = %d, pack->start_address = %d, prog = %d \n", (pack->start_address - 0x1000) / 0x100, pack->byte_count, pack->start_address, (pack->start_address - 0x1000) / 0x100);
		}

		// adres 5000 Wykres wzorcowy
		if ((pack->start_address == 0x5000) && (pack->byte_count
    26d2:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
    26d6:	d10a      	bne.n	26ee <ModbusResponse+0x10a>
    26d8:	7a23      	ldrb	r3, [r4, #8]
    26da:	2bc8      	cmp	r3, #200	; 0xc8
    26dc:	d807      	bhi.n	26ee <ModbusResponse+0x10a>
				<= WYKRES_TAB_SIZE * 2))
		{
			ptr = (byte*) &wykres_wzor[0];
			if ((wykres_index * 2) > WYKRES_TAB_SIZE)
    26de:	4b3e      	ldr	r3, [pc, #248]	; (27d8 <ModbusResponse+0x1f4>)

		// adres 5000 Wykres wzorcowy
		if ((pack->start_address == 0x5000) && (pack->byte_count
				<= WYKRES_TAB_SIZE * 2))
		{
			ptr = (byte*) &wykres_wzor[0];
    26e0:	4d3e      	ldr	r5, [pc, #248]	; (27dc <ModbusResponse+0x1f8>)
			if ((wykres_index * 2) > WYKRES_TAB_SIZE)
    26e2:	781b      	ldrb	r3, [r3, #0]
    26e4:	005b      	lsls	r3, r3, #1
    26e6:	2b64      	cmp	r3, #100	; 0x64
				pack->byte_count = WYKRES_TAB_SIZE;
    26e8:	bfc8      	it	gt
    26ea:	2364      	movgt	r3, #100	; 0x64
			else
				pack->byte_count = wykres_index * 2;
    26ec:	7223      	strb	r3, [r4, #8]
		}

		// adres 5100 Wykres prdu
		if ((pack->start_address == 0x5100) && (pack->byte_count
    26ee:	7923      	ldrb	r3, [r4, #4]
    26f0:	7962      	ldrb	r2, [r4, #5]
    26f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    26f6:	f5b3 4fa2 	cmp.w	r3, #20736	; 0x5100
    26fa:	d10a      	bne.n	2712 <ModbusResponse+0x12e>
    26fc:	7a23      	ldrb	r3, [r4, #8]
    26fe:	2bc8      	cmp	r3, #200	; 0xc8
    2700:	d807      	bhi.n	2712 <ModbusResponse+0x12e>
				<= WYKRES_TAB_SIZE * 2))
		{
			ptr = (byte*) &wykres_prad[0];
			if ((wykres_index * 2) > WYKRES_TAB_SIZE)
    2702:	4b35      	ldr	r3, [pc, #212]	; (27d8 <ModbusResponse+0x1f4>)

		// adres 5100 Wykres prdu
		if ((pack->start_address == 0x5100) && (pack->byte_count
				<= WYKRES_TAB_SIZE * 2))
		{
			ptr = (byte*) &wykres_prad[0];
    2704:	4d36      	ldr	r5, [pc, #216]	; (27e0 <ModbusResponse+0x1fc>)
			if ((wykres_index * 2) > WYKRES_TAB_SIZE)
    2706:	781b      	ldrb	r3, [r3, #0]
    2708:	005b      	lsls	r3, r3, #1
    270a:	2b64      	cmp	r3, #100	; 0x64
				pack->byte_count = WYKRES_TAB_SIZE;
    270c:	bfc8      	it	gt
    270e:	2364      	movgt	r3, #100	; 0x64
			else
				pack->byte_count = wykres_index * 2;
    2710:	7223      	strb	r3, [r4, #8]
		}

		// adres 5200 Wykres napicia
		if ((pack->start_address == 0x5200) && (pack->byte_count
    2712:	7923      	ldrb	r3, [r4, #4]
    2714:	7962      	ldrb	r2, [r4, #5]
    2716:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    271a:	f5b3 4fa4 	cmp.w	r3, #20992	; 0x5200
    271e:	d10a      	bne.n	2736 <ModbusResponse+0x152>
    2720:	7a23      	ldrb	r3, [r4, #8]
    2722:	2bc8      	cmp	r3, #200	; 0xc8
    2724:	d807      	bhi.n	2736 <ModbusResponse+0x152>
				<= WYKRES_TAB_SIZE * 2))
		{
			ptr = (byte*) &wykres_nap[0];
			if ((wykres_index * 2) > WYKRES_TAB_SIZE)
    2726:	4b2c      	ldr	r3, [pc, #176]	; (27d8 <ModbusResponse+0x1f4>)

		// adres 5200 Wykres napicia
		if ((pack->start_address == 0x5200) && (pack->byte_count
				<= WYKRES_TAB_SIZE * 2))
		{
			ptr = (byte*) &wykres_nap[0];
    2728:	4d2e      	ldr	r5, [pc, #184]	; (27e4 <ModbusResponse+0x200>)
			if ((wykres_index * 2) > WYKRES_TAB_SIZE)
    272a:	781b      	ldrb	r3, [r3, #0]
    272c:	005b      	lsls	r3, r3, #1
    272e:	2b64      	cmp	r3, #100	; 0x64
				pack->byte_count = WYKRES_TAB_SIZE;
    2730:	bfc8      	it	gt
    2732:	2364      	movgt	r3, #100	; 0x64
			else
				pack->byte_count = wykres_index * 2;
    2734:	7223      	strb	r3, [r4, #8]
		}

		// adres 5200 Wykres wtopienia
		if ((pack->start_address == 0x5300) && (pack->byte_count
    2736:	7923      	ldrb	r3, [r4, #4]
    2738:	7962      	ldrb	r2, [r4, #5]
    273a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    273e:	f5b3 4fa6 	cmp.w	r3, #21248	; 0x5300
    2742:	d10b      	bne.n	275c <ModbusResponse+0x178>
    2744:	7a23      	ldrb	r3, [r4, #8]
    2746:	2bc8      	cmp	r3, #200	; 0xc8
    2748:	d808      	bhi.n	275c <ModbusResponse+0x178>
				<= WYKRES_TAB_SIZE * 2))
		{
			ptr = (byte*) &wykres_wtopienia[0];
			if ((wykres_index * 2) > WYKRES_TAB_SIZE)
    274a:	4b23      	ldr	r3, [pc, #140]	; (27d8 <ModbusResponse+0x1f4>)

		// adres 5200 Wykres wtopienia
		if ((pack->start_address == 0x5300) && (pack->byte_count
				<= WYKRES_TAB_SIZE * 2))
		{
			ptr = (byte*) &wykres_wtopienia[0];
    274c:	4d26      	ldr	r5, [pc, #152]	; (27e8 <ModbusResponse+0x204>)
			if ((wykres_index * 2) > WYKRES_TAB_SIZE)
    274e:	781b      	ldrb	r3, [r3, #0]
    2750:	005b      	lsls	r3, r3, #1
    2752:	2b64      	cmp	r3, #100	; 0x64
				pack->byte_count = WYKRES_TAB_SIZE;
    2754:	bfc8      	it	gt
    2756:	2364      	movgt	r3, #100	; 0x64
			else
				pack->byte_count = wykres_index * 2;
    2758:	7223      	strb	r3, [r4, #8]
    275a:	e000      	b.n	275e <ModbusResponse+0x17a>
		}

		if (ptr != null)
    275c:	b355      	cbz	r5, 27b4 <ModbusResponse+0x1d0>
		{
			pack->lenm = 2;
			pack->message[pack->lenm++] = pack->byte_count;
    275e:	7a22      	ldrb	r2, [r4, #8]
    2760:	2303      	movs	r3, #3
    2762:	f884 3207 	strb.w	r3, [r4, #519]	; 0x207
    2766:	f884 2109 	strb.w	r2, [r4, #265]	; 0x109

			for (i = 0; i < pack->byte_count; i++)
    276a:	3b03      	subs	r3, #3
    276c:	e00a      	b.n	2784 <ModbusResponse+0x1a0>
			{
				pack->message[pack->lenm++] = *ptr;
    276e:	f894 1207 	ldrb.w	r1, [r4, #519]	; 0x207
    2772:	f815 c003 	ldrb.w	ip, [r5, r3]
    2776:	1908      	adds	r0, r1, r4
    2778:	3101      	adds	r1, #1
    277a:	f880 c107 	strb.w	ip, [r0, #263]	; 0x107
    277e:	f884 1207 	strb.w	r1, [r4, #519]	; 0x207
    2782:	3301      	adds	r3, #1
		if (ptr != null)
		{
			pack->lenm = 2;
			pack->message[pack->lenm++] = pack->byte_count;

			for (i = 0; i < pack->byte_count; i++)
    2784:	b299      	uxth	r1, r3
    2786:	4291      	cmp	r1, r2
    2788:	d3f1      	bcc.n	276e <ModbusResponse+0x18a>
    278a:	18ad      	adds	r5, r5, r2
			{
				pack->message[pack->lenm++] = *ptr;
				ptr++;
			}

			ModbusCRC(pack);
    278c:	4620      	mov	r0, r4
    278e:	f7ff fefb 	bl	2588 <ModbusCRC>

			pack->message[pack->lenm++] = (byte) (pack->crc_computed);
    2792:	f894 3207 	ldrb.w	r3, [r4, #519]	; 0x207
    2796:	f894 1102 	ldrb.w	r1, [r4, #258]	; 0x102
    279a:	191a      	adds	r2, r3, r4
    279c:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
    27a0:	3301      	adds	r3, #1
    27a2:	b2db      	uxtb	r3, r3
			pack->message[pack->lenm++] = (byte) (pack->crc_computed >> 8);
    27a4:	f894 1103 	ldrb.w	r1, [r4, #259]	; 0x103
    27a8:	191a      	adds	r2, r3, r4
    27aa:	3301      	adds	r3, #1
    27ac:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
    27b0:	f884 3207 	strb.w	r3, [r4, #519]	; 0x207

	if (ptr != null)
		return true;
	else
		return false;
}
    27b4:	1e28      	subs	r0, r5, #0
    27b6:	bf18      	it	ne
    27b8:	2001      	movne	r0, #1
    27ba:	bd38      	pop	{r3, r4, r5, pc}
    27bc:	20000ee4 	.word	0x20000ee4
    27c0:	20001b40 	.word	0x20001b40
    27c4:	20000126 	.word	0x20000126
    27c8:	20000128 	.word	0x20000128
    27cc:	2000216a 	.word	0x2000216a
    27d0:	20001f08 	.word	0x20001f08
    27d4:	2000017a 	.word	0x2000017a
    27d8:	20001f26 	.word	0x20001f26
    27dc:	200022e0 	.word	0x200022e0
    27e0:	200018d4 	.word	0x200018d4
    27e4:	200016a4 	.word	0x200016a4
    27e8:	20001f34 	.word	0x20001f34

000027ec <ModbusInput>:
//*****************************************************************************
// Odbir dannych Modbus
//*****************************************************************************
void ModbusInput(MODPACK *pack, byte newbyte)
{
	switch (pack->status)
    27ec:	7803      	ldrb	r3, [r0, #0]

//*****************************************************************************
// Odbir dannych Modbus
//*****************************************************************************
void ModbusInput(MODPACK *pack, byte newbyte)
{
    27ee:	b510      	push	{r4, lr}
	switch (pack->status)
    27f0:	2b06      	cmp	r3, #6
    27f2:	f200 80e2 	bhi.w	29ba <ModbusInput+0x1ce>
    27f6:	e8df f013 	tbh	[pc, r3, lsl #1]
    27fa:	00d2      	.short	0x00d2
    27fc:	009c00c1 	.word	0x009c00c1
    2800:	003f0053 	.word	0x003f0053
    2804:	00070021 	.word	0x00070021
	{

	case PARSED_DATA:
		if (pack->crc_lo == false)
    2808:	f890 3106 	ldrb.w	r3, [r0, #262]	; 0x106
    280c:	b93b      	cbnz	r3, 281e <ModbusInput+0x32>
		{
			pack->crc_received = (word) (newbyte);
    280e:	f880 3101 	strb.w	r3, [r0, #257]	; 0x101
			pack->crc_lo = true;
    2812:	3301      	adds	r3, #1
	{

	case PARSED_DATA:
		if (pack->crc_lo == false)
		{
			pack->crc_received = (word) (newbyte);
    2814:	f880 1100 	strb.w	r1, [r0, #256]	; 0x100
			pack->crc_lo = true;
    2818:	f880 3106 	strb.w	r3, [r0, #262]	; 0x106
    281c:	e0cd      	b.n	29ba <ModbusInput+0x1ce>
		}
		else
		{
			pack->crc_received |= (word) (newbyte << 8);
    281e:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
    2822:	f890 2101 	ldrb.w	r2, [r0, #257]	; 0x101
    2826:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    282a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    282e:	f880 1100 	strb.w	r1, [r0, #256]	; 0x100
    2832:	0a09      	lsrs	r1, r1, #8
    2834:	f880 1101 	strb.w	r1, [r0, #257]	; 0x101
			pack->status = PARSED_FULL;
    2838:	230a      	movs	r3, #10
    283a:	e0bd      	b.n	29b8 <ModbusInput+0x1cc>
		}
		break;
		//*****************************************************************************

	case PARSED_BYTECOUNT:
		switch (pack->func)
    283c:	78c3      	ldrb	r3, [r0, #3]
    283e:	2b10      	cmp	r3, #16
    2840:	f040 80bb 	bne.w	29ba <ModbusInput+0x1ce>
		{
		case 0x10:
			if ((pack->len < pack->byte_count) && (pack->len < MAX_MODBUSPACK))
    2844:	7843      	ldrb	r3, [r0, #1]
    2846:	7a02      	ldrb	r2, [r0, #8]
    2848:	429a      	cmp	r2, r3
    284a:	d90d      	bls.n	2868 <ModbusInput+0x7c>
    284c:	2bf6      	cmp	r3, #246	; 0xf6
    284e:	d80b      	bhi.n	2868 <ModbusInput+0x7c>
			{
				pack->message[pack->lenm++] = newbyte;
    2850:	f890 2207 	ldrb.w	r2, [r0, #519]	; 0x207
    2854:	1814      	adds	r4, r2, r0
    2856:	3201      	adds	r2, #1
    2858:	f880 2207 	strb.w	r2, [r0, #519]	; 0x207
				pack->buf[pack->len++] = newbyte;
    285c:	181a      	adds	r2, r3, r0
    285e:	3301      	adds	r3, #1
		switch (pack->func)
		{
		case 0x10:
			if ((pack->len < pack->byte_count) && (pack->len < MAX_MODBUSPACK))
			{
				pack->message[pack->lenm++] = newbyte;
    2860:	f884 1107 	strb.w	r1, [r4, #263]	; 0x107
				pack->buf[pack->len++] = newbyte;
    2864:	7251      	strb	r1, [r2, #9]
    2866:	7043      	strb	r3, [r0, #1]
			}
			if ((pack->len >= pack->byte_count)
    2868:	7843      	ldrb	r3, [r0, #1]
    286a:	7a02      	ldrb	r2, [r0, #8]
    286c:	429a      	cmp	r2, r3
    286e:	d95e      	bls.n	292e <ModbusInput+0x142>
    2870:	2bf6      	cmp	r3, #246	; 0xf6
    2872:	f240 80a2 	bls.w	29ba <ModbusInput+0x1ce>
    2876:	e05a      	b.n	292e <ModbusInput+0x142>
		}
		break;
		//*****************************************************************************

	case PARSED_QUANTITY:
		switch (pack->func)
    2878:	78c3      	ldrb	r3, [r0, #3]
    287a:	2b10      	cmp	r3, #16
    287c:	f040 809d 	bne.w	29ba <ModbusInput+0x1ce>
		{
		case 0x10:
			pack->message[pack->lenm++] = newbyte;
    2880:	f890 3207 	ldrb.w	r3, [r0, #519]	; 0x207
			pack->byte_count = newbyte;
    2884:	7201      	strb	r1, [r0, #8]

	case PARSED_QUANTITY:
		switch (pack->func)
		{
		case 0x10:
			pack->message[pack->lenm++] = newbyte;
    2886:	181a      	adds	r2, r3, r0
    2888:	3301      	adds	r3, #1
			pack->byte_count = newbyte;
			if (pack->byte_count > MAX_MODBUSPACK)
    288a:	29f7      	cmp	r1, #247	; 0xf7

	case PARSED_QUANTITY:
		switch (pack->func)
		{
		case 0x10:
			pack->message[pack->lenm++] = newbyte;
    288c:	f880 3207 	strb.w	r3, [r0, #519]	; 0x207
			pack->byte_count = newbyte;
			if (pack->byte_count > MAX_MODBUSPACK)
				pack->byte_count = MAX_MODBUSPACK;
    2890:	bf84      	itt	hi
    2892:	f06f 0308 	mvnhi.w	r3, #8
    2896:	7203      	strbhi	r3, [r0, #8]

	case PARSED_QUANTITY:
		switch (pack->func)
		{
		case 0x10:
			pack->message[pack->lenm++] = newbyte;
    2898:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
			if (pack->byte_count > MAX_MODBUSPACK)
				pack->byte_count = MAX_MODBUSPACK;

			//ModbusPrintPack(pack);

			pack->status = PARSED_BYTECOUNT;
    289c:	2305      	movs	r3, #5
    289e:	e08b      	b.n	29b8 <ModbusInput+0x1cc>
		}
		break;
		//*****************************************************************************

	case PARSED_ADDRESS:
		switch (pack->func)
    28a0:	78c3      	ldrb	r3, [r0, #3]
    28a2:	2b03      	cmp	r3, #3
    28a4:	d017      	beq.n	28d6 <ModbusInput+0xea>
    28a6:	2b10      	cmp	r3, #16
    28a8:	f040 8087 	bne.w	29ba <ModbusInput+0x1ce>
		{
		case 0x10:
			if (pack->quantity_lo == false)
    28ac:	f890 2105 	ldrb.w	r2, [r0, #261]	; 0x105
    28b0:	f890 3207 	ldrb.w	r3, [r0, #519]	; 0x207
    28b4:	b1a2      	cbz	r2, 28e0 <ModbusInput+0xf4>
				pack->quantity = (word) (newbyte << 8);
				pack->quantity_lo = true;
			}
			else
			{
				pack->message[pack->lenm++] = newbyte;
    28b6:	181a      	adds	r2, r3, r0
    28b8:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
    28bc:	3301      	adds	r3, #1
				pack->quantity |= (word) (newbyte);
    28be:	79c2      	ldrb	r2, [r0, #7]
				pack->quantity = (word) (newbyte << 8);
				pack->quantity_lo = true;
			}
			else
			{
				pack->message[pack->lenm++] = newbyte;
    28c0:	f880 3207 	strb.w	r3, [r0, #519]	; 0x207
				pack->quantity |= (word) (newbyte);
    28c4:	7983      	ldrb	r3, [r0, #6]
    28c6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    28ca:	4319      	orrs	r1, r3
    28cc:	7181      	strb	r1, [r0, #6]
    28ce:	0a09      	lsrs	r1, r1, #8
    28d0:	71c1      	strb	r1, [r0, #7]
				pack->status = PARSED_QUANTITY;
    28d2:	2304      	movs	r3, #4
    28d4:	e070      	b.n	29b8 <ModbusInput+0x1cc>
				//pack->byte_count = (byte) ((pack->quantity) * 2);

			}
			break;
		case 0x03:
			if (pack->quantity_lo == false)
    28d6:	f890 2105 	ldrb.w	r2, [r0, #261]	; 0x105
    28da:	f890 3207 	ldrb.w	r3, [r0, #519]	; 0x207
    28de:	b97a      	cbnz	r2, 2900 <ModbusInput+0x114>
			{
				pack->message[pack->lenm++] = newbyte;
    28e0:	181a      	adds	r2, r3, r0
    28e2:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
    28e6:	3301      	adds	r3, #1
				pack->quantity = (word) (newbyte << 8);
    28e8:	0209      	lsls	r1, r1, #8
			}
			break;
		case 0x03:
			if (pack->quantity_lo == false)
			{
				pack->message[pack->lenm++] = newbyte;
    28ea:	f880 3207 	strb.w	r3, [r0, #519]	; 0x207
				pack->quantity = (word) (newbyte << 8);
    28ee:	f001 03ff 	and.w	r3, r1, #255	; 0xff
    28f2:	7183      	strb	r3, [r0, #6]
    28f4:	0a09      	lsrs	r1, r1, #8
				pack->quantity_lo = true;
    28f6:	2301      	movs	r3, #1
			break;
		case 0x03:
			if (pack->quantity_lo == false)
			{
				pack->message[pack->lenm++] = newbyte;
				pack->quantity = (word) (newbyte << 8);
    28f8:	71c1      	strb	r1, [r0, #7]
				pack->quantity_lo = true;
    28fa:	f880 3105 	strb.w	r3, [r0, #261]	; 0x105
    28fe:	e05c      	b.n	29ba <ModbusInput+0x1ce>
			}
			else
			{
				pack->message[pack->lenm++] = newbyte;
    2900:	181a      	adds	r2, r3, r0
    2902:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
    2906:	3301      	adds	r3, #1
				pack->quantity |= (word) (newbyte);
    2908:	79c2      	ldrb	r2, [r0, #7]
				pack->quantity = (word) (newbyte << 8);
				pack->quantity_lo = true;
			}
			else
			{
				pack->message[pack->lenm++] = newbyte;
    290a:	f880 3207 	strb.w	r3, [r0, #519]	; 0x207
				pack->quantity |= (word) (newbyte);
    290e:	7983      	ldrb	r3, [r0, #6]
    2910:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2914:	4319      	orrs	r1, r3
    2916:	0a0b      	lsrs	r3, r1, #8
    2918:	7181      	strb	r1, [r0, #6]
				pack->byte_count = (byte) ((pack->quantity) * 2);
    291a:	0049      	lsls	r1, r1, #1
    291c:	b2c9      	uxtb	r1, r1

				if (pack->byte_count > MAX_MODBUSPACK)
    291e:	29f7      	cmp	r1, #247	; 0xf7
				pack->quantity_lo = true;
			}
			else
			{
				pack->message[pack->lenm++] = newbyte;
				pack->quantity |= (word) (newbyte);
    2920:	71c3      	strb	r3, [r0, #7]
				pack->byte_count = (byte) ((pack->quantity) * 2);

				if (pack->byte_count > MAX_MODBUSPACK)
					pack->byte_count = MAX_MODBUSPACK;
    2922:	bf88      	it	hi
    2924:	f06f 0308 	mvnhi.w	r3, #8
			}
			else
			{
				pack->message[pack->lenm++] = newbyte;
				pack->quantity |= (word) (newbyte);
				pack->byte_count = (byte) ((pack->quantity) * 2);
    2928:	7201      	strb	r1, [r0, #8]

				if (pack->byte_count > MAX_MODBUSPACK)
					pack->byte_count = MAX_MODBUSPACK;
    292a:	bf88      	it	hi
    292c:	7203      	strbhi	r3, [r0, #8]

				pack->status = PARSED_DATA;
    292e:	2306      	movs	r3, #6
    2930:	e042      	b.n	29b8 <ModbusInput+0x1cc>
		}
		break;
		//*****************************************************************************

	case PARSED_FUNC:
		if (pack->address_lo == false)
    2932:	f890 2104 	ldrb.w	r2, [r0, #260]	; 0x104
    2936:	f890 3207 	ldrb.w	r3, [r0, #519]	; 0x207
    293a:	b97a      	cbnz	r2, 295c <ModbusInput+0x170>
		{
			pack->message[pack->lenm++] = newbyte;
    293c:	181a      	adds	r2, r3, r0
    293e:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
    2942:	3301      	adds	r3, #1
			pack->start_address = (word) (newbyte << 8);
    2944:	0209      	lsls	r1, r1, #8
		//*****************************************************************************

	case PARSED_FUNC:
		if (pack->address_lo == false)
		{
			pack->message[pack->lenm++] = newbyte;
    2946:	f880 3207 	strb.w	r3, [r0, #519]	; 0x207
			pack->start_address = (word) (newbyte << 8);
    294a:	f001 03ff 	and.w	r3, r1, #255	; 0xff
    294e:	7103      	strb	r3, [r0, #4]
    2950:	0a09      	lsrs	r1, r1, #8
			pack->address_lo = true;
    2952:	2301      	movs	r3, #1

	case PARSED_FUNC:
		if (pack->address_lo == false)
		{
			pack->message[pack->lenm++] = newbyte;
			pack->start_address = (word) (newbyte << 8);
    2954:	7141      	strb	r1, [r0, #5]
			pack->address_lo = true;
    2956:	f880 3104 	strb.w	r3, [r0, #260]	; 0x104
    295a:	e02e      	b.n	29ba <ModbusInput+0x1ce>
		}
		else
		{
			pack->message[pack->lenm++] = newbyte;
    295c:	181a      	adds	r2, r3, r0
    295e:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
    2962:	3301      	adds	r3, #1
			pack->start_address |= (word) (newbyte);
    2964:	7942      	ldrb	r2, [r0, #5]
			pack->start_address = (word) (newbyte << 8);
			pack->address_lo = true;
		}
		else
		{
			pack->message[pack->lenm++] = newbyte;
    2966:	f880 3207 	strb.w	r3, [r0, #519]	; 0x207
			pack->start_address |= (word) (newbyte);
    296a:	7903      	ldrb	r3, [r0, #4]
    296c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2970:	4319      	orrs	r1, r3
    2972:	7101      	strb	r1, [r0, #4]
    2974:	0a09      	lsrs	r1, r1, #8
    2976:	7141      	strb	r1, [r0, #5]
			pack->status = PARSED_ADDRESS;
    2978:	2303      	movs	r3, #3
    297a:	e01d      	b.n	29b8 <ModbusInput+0x1cc>
		}
		break;
		//*****************************************************************************

	case PARSED_ID:
		if (newbyte == 0x10 || newbyte == 0x03)
    297c:	2910      	cmp	r1, #16
    297e:	d001      	beq.n	2984 <ModbusInput+0x198>
    2980:	2903      	cmp	r1, #3
    2982:	d10a      	bne.n	299a <ModbusInput+0x1ae>
		{
			pack->message[pack->lenm++] = newbyte;
    2984:	f890 3207 	ldrb.w	r3, [r0, #519]	; 0x207
			pack->func = newbyte;
    2988:	70c1      	strb	r1, [r0, #3]
		//*****************************************************************************

	case PARSED_ID:
		if (newbyte == 0x10 || newbyte == 0x03)
		{
			pack->message[pack->lenm++] = newbyte;
    298a:	181a      	adds	r2, r3, r0
    298c:	3301      	adds	r3, #1
    298e:	f880 3207 	strb.w	r3, [r0, #519]	; 0x207
    2992:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
			pack->func = newbyte;
			pack->status = PARSED_FUNC;
    2996:	2302      	movs	r3, #2
    2998:	e00e      	b.n	29b8 <ModbusInput+0x1cc>
			//pack->quantity_lo = false;
			//pack->crc_lo = false;
		}
		else
		{
			pack->status = PARSED_EMPTY;
    299a:	2300      	movs	r3, #0
    299c:	e00c      	b.n	29b8 <ModbusInput+0x1cc>
		}
		break;
		//*****************************************************************************

	case PARSED_EMPTY:
		if (newbyte == slave_id)
    299e:	4b0a      	ldr	r3, [pc, #40]	; (29c8 <ModbusInput+0x1dc>)
    29a0:	781b      	ldrb	r3, [r3, #0]
    29a2:	428b      	cmp	r3, r1
    29a4:	d109      	bne.n	29ba <ModbusInput+0x1ce>
		{
			pack->message[pack->lenm++] = newbyte;
    29a6:	f890 3207 	ldrb.w	r3, [r0, #519]	; 0x207
    29aa:	181a      	adds	r2, r3, r0
    29ac:	3301      	adds	r3, #1
    29ae:	f880 3207 	strb.w	r3, [r0, #519]	; 0x207
    29b2:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
			pack->status = PARSED_ID;
    29b6:	2301      	movs	r3, #1
    29b8:	7003      	strb	r3, [r0, #0]
		//pack->len = 0;
		//pack->lenm = 0;
		//pack->status = PARSED_EMPTY;
	}

	if (pack->len > MAX_MODBUSPACK || pack->lenm > MAX_MODBUSMESSAGE)
    29ba:	7843      	ldrb	r3, [r0, #1]
    29bc:	2bf7      	cmp	r3, #247	; 0xf7
    29be:	d901      	bls.n	29c4 <ModbusInput+0x1d8>
	{
		//pack->len = 0;
		//pack->lenm = 0;
		pack->status = PARSED_EMPTY;
    29c0:	2300      	movs	r3, #0
    29c2:	7003      	strb	r3, [r0, #0]
    29c4:	bd10      	pop	{r4, pc}
    29c6:	bf00      	nop
    29c8:	2000011c 	.word	0x2000011c

000029cc <ModbusService_Uart2>:
void ModbusService_Uart2(MODPACK *pack)
{
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart2_glowa != uart2_ogon)
    29cc:	4b31      	ldr	r3, [pc, #196]	; (2a94 <ModbusService_Uart2+0xc8>)
    29ce:	4a32      	ldr	r2, [pc, #200]	; (2a98 <ModbusService_Uart2+0xcc>)
    29d0:	881b      	ldrh	r3, [r3, #0]
    29d2:	8812      	ldrh	r2, [r2, #0]
		}
	}
}

void ModbusService_Uart2(MODPACK *pack)
{
    29d4:	b570      	push	{r4, r5, r6, lr}
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart2_glowa != uart2_ogon)
    29d6:	429a      	cmp	r2, r3
		}
	}
}

void ModbusService_Uart2(MODPACK *pack)
{
    29d8:	4604      	mov	r4, r0
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart2_glowa != uart2_ogon)
    29da:	d05a      	beq.n	2a92 <ModbusService_Uart2+0xc6>
					pack->crc_ok_counter++;

					// Analizujemy dane i tworzymy odpowied
					if (ModbusResponse(pack) == true)
					{
						Uart2_SendBytes(pack->message, pack->lenm);
    29dc:	f500 7682 	add.w	r6, r0, #260	; 0x104
    29e0:	3603      	adds	r6, #3
    29e2:	2500      	movs	r5, #0
    29e4:	e04d      	b.n	2a82 <ModbusService_Uart2+0xb6>
	{

		while (uart2_glowa != uart2_ogon && (counter++ < MODBUS_COUNT_READ))
		{
			// Odczytaujemy bajt do zmiennej
			data = uart2_bufor[uart2_ogon++];
    29e6:	881a      	ldrh	r2, [r3, #0]
    29e8:	492c      	ldr	r1, [pc, #176]	; (2a9c <ModbusService_Uart2+0xd0>)
    29ea:	b292      	uxth	r2, r2
    29ec:	5c89      	ldrb	r1, [r1, r2]
    29ee:	3201      	adds	r2, #1
    29f0:	b292      	uxth	r2, r2
    29f2:	801a      	strh	r2, [r3, #0]

			if (uart2_ogon >= UART_BUFOR_SIZE)
    29f4:	881a      	ldrh	r2, [r3, #0]
				uart2_ogon = 0;

			// Obsluga wejscia danych modbus
			ModbusInput(pack, data);
    29f6:	4620      	mov	r0, r4
		while (uart2_glowa != uart2_ogon && (counter++ < MODBUS_COUNT_READ))
		{
			// Odczytaujemy bajt do zmiennej
			data = uart2_bufor[uart2_ogon++];

			if (uart2_ogon >= UART_BUFOR_SIZE)
    29f8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
				uart2_ogon = 0;
    29fc:	bf24      	itt	cs
    29fe:	2200      	movcs	r2, #0
    2a00:	801a      	strhcs	r2, [r3, #0]

			// Obsluga wejscia danych modbus
			ModbusInput(pack, data);
    2a02:	f7ff fef3 	bl	27ec <ModbusInput>

			// Jezeli odebrano wszystko obsluga rozkazu modbus
			if (pack->status == PARSED_FULL)
    2a06:	7823      	ldrb	r3, [r4, #0]
    2a08:	2b0a      	cmp	r3, #10
    2a0a:	d133      	bne.n	2a74 <ModbusService_Uart2+0xa8>
			{
				frames++;
    2a0c:	4b24      	ldr	r3, [pc, #144]	; (2aa0 <ModbusService_Uart2+0xd4>)

				// Sprawdzenie CRC
				ModbusCRC(pack);
    2a0e:	4620      	mov	r0, r4
			ModbusInput(pack, data);

			// Jezeli odebrano wszystko obsluga rozkazu modbus
			if (pack->status == PARSED_FULL)
			{
				frames++;
    2a10:	781a      	ldrb	r2, [r3, #0]
    2a12:	3201      	adds	r2, #1
    2a14:	b2d2      	uxtb	r2, r2
    2a16:	701a      	strb	r2, [r3, #0]

				// Sprawdzenie CRC
				ModbusCRC(pack);
    2a18:	f7ff fdb6 	bl	2588 <ModbusCRC>

				// Jezeli CRC sie zgadza to mozemy przygotowac odpowied
				if (ModbusOK(pack) == true)
    2a1c:	4620      	mov	r0, r4
    2a1e:	f7ff fda2 	bl	2566 <ModbusOK>
    2a22:	2801      	cmp	r0, #1
    2a24:	d117      	bne.n	2a56 <ModbusService_Uart2+0x8a>
				{
					// Zwiekszenie licznika poprawnych odbiorow danych
					pack->crc_ok_counter++;
    2a26:	f894 320a 	ldrb.w	r3, [r4, #522]	; 0x20a
    2a2a:	f894 220b 	ldrb.w	r2, [r4, #523]	; 0x20b

					// Analizujemy dane i tworzymy odpowied
					if (ModbusResponse(pack) == true)
    2a2e:	4620      	mov	r0, r4

				// Jezeli CRC sie zgadza to mozemy przygotowac odpowied
				if (ModbusOK(pack) == true)
				{
					// Zwiekszenie licznika poprawnych odbiorow danych
					pack->crc_ok_counter++;
    2a30:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2a34:	3301      	adds	r3, #1
    2a36:	b29b      	uxth	r3, r3
    2a38:	f884 320a 	strb.w	r3, [r4, #522]	; 0x20a
    2a3c:	0a1b      	lsrs	r3, r3, #8
    2a3e:	f884 320b 	strb.w	r3, [r4, #523]	; 0x20b

					// Analizujemy dane i tworzymy odpowied
					if (ModbusResponse(pack) == true)
    2a42:	f7ff fdcf 	bl	25e4 <ModbusResponse>
    2a46:	2801      	cmp	r0, #1
    2a48:	d112      	bne.n	2a70 <ModbusService_Uart2+0xa4>
					{
						Uart2_SendBytes(pack->message, pack->lenm);
    2a4a:	4630      	mov	r0, r6
    2a4c:	f894 1207 	ldrb.w	r1, [r4, #519]	; 0x207
    2a50:	f7fe fadc 	bl	100c <Uart2_SendBytes>
    2a54:	e00c      	b.n	2a70 <ModbusService_Uart2+0xa4>
					}
				}
				else
				{
					// Jezeli suma kontrolna sie NIE zgadza to zwikszamy licznik bledych odbiorow
					pack->crc_err_counter++;
    2a56:	f894 3208 	ldrb.w	r3, [r4, #520]	; 0x208
    2a5a:	f894 2209 	ldrb.w	r2, [r4, #521]	; 0x209
    2a5e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2a62:	3301      	adds	r3, #1
    2a64:	b29b      	uxth	r3, r3
    2a66:	f884 3208 	strb.w	r3, [r4, #520]	; 0x208
    2a6a:	0a1b      	lsrs	r3, r3, #8
    2a6c:	f884 3209 	strb.w	r3, [r4, #521]	; 0x209
				}

				// Inicjacja packietu poprzez usatwienie ststus EMPTY - po kadym odbiorze penego pakietu
				pack->status = PARSED_EMPTY;
    2a70:	2300      	movs	r3, #0
    2a72:	7023      	strb	r3, [r4, #0]
			}

			if (pack->status == PARSED_EMPTY)
    2a74:	7823      	ldrb	r3, [r4, #0]
    2a76:	b913      	cbnz	r3, 2a7e <ModbusService_Uart2+0xb2>
			{
				ModbusInitPack(pack);
    2a78:	4620      	mov	r0, r4
    2a7a:	f7ff fd59 	bl	2530 <ModbusInitPack>

	// Sprawdzamy czy jest cos w buforze
	if (uart2_glowa != uart2_ogon)
	{

		while (uart2_glowa != uart2_ogon && (counter++ < MODBUS_COUNT_READ))
    2a7e:	3501      	adds	r5, #1
    2a80:	b2ed      	uxtb	r5, r5
    2a82:	4b04      	ldr	r3, [pc, #16]	; (2a94 <ModbusService_Uart2+0xc8>)
    2a84:	881a      	ldrh	r2, [r3, #0]
    2a86:	4b04      	ldr	r3, [pc, #16]	; (2a98 <ModbusService_Uart2+0xcc>)
    2a88:	8819      	ldrh	r1, [r3, #0]
    2a8a:	4291      	cmp	r1, r2
    2a8c:	d001      	beq.n	2a92 <ModbusService_Uart2+0xc6>
    2a8e:	2d20      	cmp	r5, #32
    2a90:	d1a9      	bne.n	29e6 <ModbusService_Uart2+0x1a>
    2a92:	bd70      	pop	{r4, r5, r6, pc}
    2a94:	20000abc 	.word	0x20000abc
    2a98:	20000ec2 	.word	0x20000ec2
    2a9c:	20000ac0 	.word	0x20000ac0
    2aa0:	20000124 	.word	0x20000124

00002aa4 <ModbusService_Uart1>:
void ModbusService_Uart1(MODPACK *pack)
{
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart1_glowa != uart1_ogon)
    2aa4:	4b31      	ldr	r3, [pc, #196]	; (2b6c <ModbusService_Uart1+0xc8>)
    2aa6:	4a32      	ldr	r2, [pc, #200]	; (2b70 <ModbusService_Uart1+0xcc>)
    2aa8:	881b      	ldrh	r3, [r3, #0]
    2aaa:	8812      	ldrh	r2, [r2, #0]
		}
	}
}

void ModbusService_Uart1(MODPACK *pack)
{
    2aac:	b570      	push	{r4, r5, r6, lr}
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart1_glowa != uart1_ogon)
    2aae:	429a      	cmp	r2, r3
		}
	}
}

void ModbusService_Uart1(MODPACK *pack)
{
    2ab0:	4604      	mov	r4, r0
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart1_glowa != uart1_ogon)
    2ab2:	d05a      	beq.n	2b6a <ModbusService_Uart1+0xc6>
					pack->crc_ok_counter++;

					// Analizujemy dane i tworzymy odpowied
					if (ModbusResponse(pack) == true)
					{
						Uart1_SendBytes(pack->message, pack->lenm);
    2ab4:	f500 7682 	add.w	r6, r0, #260	; 0x104
    2ab8:	3603      	adds	r6, #3
    2aba:	2500      	movs	r5, #0
    2abc:	e04d      	b.n	2b5a <ModbusService_Uart1+0xb6>
	{
		while (uart1_glowa != uart1_ogon && (counter++ < MODBUS_COUNT_READ))
		{

			// Odczytaujemy bajt do zmiennej
			data = uart1_bufor[uart1_ogon++];
    2abe:	881a      	ldrh	r2, [r3, #0]
    2ac0:	492c      	ldr	r1, [pc, #176]	; (2b74 <ModbusService_Uart1+0xd0>)
    2ac2:	b292      	uxth	r2, r2
    2ac4:	5c89      	ldrb	r1, [r1, r2]
    2ac6:	3201      	adds	r2, #1
    2ac8:	b292      	uxth	r2, r2
    2aca:	801a      	strh	r2, [r3, #0]

			if (uart1_ogon >= UART_BUFOR_SIZE)
    2acc:	881a      	ldrh	r2, [r3, #0]
				uart1_ogon = 0;

			// Obsluga wejscia danych modbus
			ModbusInput(pack, data);
    2ace:	4620      	mov	r0, r4
		{

			// Odczytaujemy bajt do zmiennej
			data = uart1_bufor[uart1_ogon++];

			if (uart1_ogon >= UART_BUFOR_SIZE)
    2ad0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
				uart1_ogon = 0;
    2ad4:	bf24      	itt	cs
    2ad6:	2200      	movcs	r2, #0
    2ad8:	801a      	strhcs	r2, [r3, #0]

			// Obsluga wejscia danych modbus
			ModbusInput(pack, data);
    2ada:	f7ff fe87 	bl	27ec <ModbusInput>

			// Jezeli odebrano wszystko obsluga rozkazu modbus
			if (pack->status == PARSED_FULL)
    2ade:	7823      	ldrb	r3, [r4, #0]
    2ae0:	2b0a      	cmp	r3, #10
    2ae2:	d133      	bne.n	2b4c <ModbusService_Uart1+0xa8>
			{
				frames++;
    2ae4:	4b24      	ldr	r3, [pc, #144]	; (2b78 <ModbusService_Uart1+0xd4>)

				// Sprawdzenie CRC
				ModbusCRC(pack);
    2ae6:	4620      	mov	r0, r4
			ModbusInput(pack, data);

			// Jezeli odebrano wszystko obsluga rozkazu modbus
			if (pack->status == PARSED_FULL)
			{
				frames++;
    2ae8:	781a      	ldrb	r2, [r3, #0]
    2aea:	3201      	adds	r2, #1
    2aec:	b2d2      	uxtb	r2, r2
    2aee:	701a      	strb	r2, [r3, #0]

				// Sprawdzenie CRC
				ModbusCRC(pack);
    2af0:	f7ff fd4a 	bl	2588 <ModbusCRC>

				// Jezeli CRC sie zgadza to mozemy przygotowac odpowied
				if (ModbusOK(pack) == true)
    2af4:	4620      	mov	r0, r4
    2af6:	f7ff fd36 	bl	2566 <ModbusOK>
    2afa:	2801      	cmp	r0, #1
    2afc:	d117      	bne.n	2b2e <ModbusService_Uart1+0x8a>
				{
					// Zwiekszenie licznika poprawnych odbiorow danych
					pack->crc_ok_counter++;
    2afe:	f894 320a 	ldrb.w	r3, [r4, #522]	; 0x20a
    2b02:	f894 220b 	ldrb.w	r2, [r4, #523]	; 0x20b

					// Analizujemy dane i tworzymy odpowied
					if (ModbusResponse(pack) == true)
    2b06:	4620      	mov	r0, r4

				// Jezeli CRC sie zgadza to mozemy przygotowac odpowied
				if (ModbusOK(pack) == true)
				{
					// Zwiekszenie licznika poprawnych odbiorow danych
					pack->crc_ok_counter++;
    2b08:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2b0c:	3301      	adds	r3, #1
    2b0e:	b29b      	uxth	r3, r3
    2b10:	f884 320a 	strb.w	r3, [r4, #522]	; 0x20a
    2b14:	0a1b      	lsrs	r3, r3, #8
    2b16:	f884 320b 	strb.w	r3, [r4, #523]	; 0x20b

					// Analizujemy dane i tworzymy odpowied
					if (ModbusResponse(pack) == true)
    2b1a:	f7ff fd63 	bl	25e4 <ModbusResponse>
    2b1e:	2801      	cmp	r0, #1
    2b20:	d112      	bne.n	2b48 <ModbusService_Uart1+0xa4>
					{
						Uart1_SendBytes(pack->message, pack->lenm);
    2b22:	4630      	mov	r0, r6
    2b24:	f894 1207 	ldrb.w	r1, [r4, #519]	; 0x207
    2b28:	f7fe facc 	bl	10c4 <Uart1_SendBytes>
    2b2c:	e00c      	b.n	2b48 <ModbusService_Uart1+0xa4>
					}
				}
				else
				{
					// Jezeli suma kontrolna sie NIE zgadza to zwikszamy licznik bledych odbiorow
					pack->crc_err_counter++;
    2b2e:	f894 3208 	ldrb.w	r3, [r4, #520]	; 0x208
    2b32:	f894 2209 	ldrb.w	r2, [r4, #521]	; 0x209
    2b36:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2b3a:	3301      	adds	r3, #1
    2b3c:	b29b      	uxth	r3, r3
    2b3e:	f884 3208 	strb.w	r3, [r4, #520]	; 0x208
    2b42:	0a1b      	lsrs	r3, r3, #8
    2b44:	f884 3209 	strb.w	r3, [r4, #521]	; 0x209
				}

				// Inicjacja packietu poprzez usatwienie ststus EMPTY - po kadym odbiorze penego pakietu
				pack->status = PARSED_EMPTY;
    2b48:	2300      	movs	r3, #0
    2b4a:	7023      	strb	r3, [r4, #0]
			}

			if (pack->status == PARSED_EMPTY)
    2b4c:	7823      	ldrb	r3, [r4, #0]
    2b4e:	b913      	cbnz	r3, 2b56 <ModbusService_Uart1+0xb2>
			{
				ModbusInitPack(pack);
    2b50:	4620      	mov	r0, r4
    2b52:	f7ff fced 	bl	2530 <ModbusInitPack>
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart1_glowa != uart1_ogon)
	{
		while (uart1_glowa != uart1_ogon && (counter++ < MODBUS_COUNT_READ))
    2b56:	3501      	adds	r5, #1
    2b58:	b2ed      	uxtb	r5, r5
    2b5a:	4b04      	ldr	r3, [pc, #16]	; (2b6c <ModbusService_Uart1+0xc8>)
    2b5c:	881a      	ldrh	r2, [r3, #0]
    2b5e:	4b04      	ldr	r3, [pc, #16]	; (2b70 <ModbusService_Uart1+0xcc>)
    2b60:	8819      	ldrh	r1, [r3, #0]
    2b62:	4291      	cmp	r1, r2
    2b64:	d001      	beq.n	2b6a <ModbusService_Uart1+0xc6>
    2b66:	2d20      	cmp	r5, #32
    2b68:	d1a9      	bne.n	2abe <ModbusService_Uart1+0x1a>
    2b6a:	bd70      	pop	{r4, r5, r6, pc}
    2b6c:	20000ab6 	.word	0x20000ab6
    2b70:	200002ac 	.word	0x200002ac
    2b74:	200006b4 	.word	0x200006b4
    2b78:	20000124 	.word	0x20000124

00002b7c <ModbusService_Uart0>:
void ModbusService_Uart0(MODPACK *pack)
{
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart0_glowa != uart0_ogon)
    2b7c:	4b31      	ldr	r3, [pc, #196]	; (2c44 <ModbusService_Uart0+0xc8>)
    2b7e:	4a32      	ldr	r2, [pc, #200]	; (2c48 <ModbusService_Uart0+0xcc>)
    2b80:	881b      	ldrh	r3, [r3, #0]
    2b82:	8812      	ldrh	r2, [r2, #0]
		pack->status = PARSED_EMPTY;
	}
}

void ModbusService_Uart0(MODPACK *pack)
{
    2b84:	b570      	push	{r4, r5, r6, lr}
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart0_glowa != uart0_ogon)
    2b86:	429a      	cmp	r2, r3
		pack->status = PARSED_EMPTY;
	}
}

void ModbusService_Uart0(MODPACK *pack)
{
    2b88:	4604      	mov	r4, r0
	byte data, counter = 0;

	// Sprawdzamy czy jest cos w buforze
	if (uart0_glowa != uart0_ogon)
    2b8a:	d05a      	beq.n	2c42 <ModbusService_Uart0+0xc6>
					pack->crc_ok_counter++;

					// Analizujemy dane i tworzymy odpowied
					if (ModbusResponse(pack) == true)
					{
						Uart0_SendBytes(pack->message, pack->lenm);
    2b8c:	f500 7682 	add.w	r6, r0, #260	; 0x104
    2b90:	3603      	adds	r6, #3
    2b92:	2500      	movs	r5, #0
    2b94:	e04d      	b.n	2c32 <ModbusService_Uart0+0xb6>
		while (uart0_glowa != uart0_ogon && (counter++ < MODBUS_COUNT_READ))
		{
			//LedSwitch();

			// Odczytaujemy bajt do zmiennej
			data = uart0_bufor[uart0_ogon++];
    2b96:	881a      	ldrh	r2, [r3, #0]
    2b98:	492c      	ldr	r1, [pc, #176]	; (2c4c <ModbusService_Uart0+0xd0>)
    2b9a:	b292      	uxth	r2, r2
    2b9c:	5c89      	ldrb	r1, [r1, r2]
    2b9e:	3201      	adds	r2, #1
    2ba0:	b292      	uxth	r2, r2
    2ba2:	801a      	strh	r2, [r3, #0]

			if (uart0_ogon >= UART_BUFOR_SIZE)
    2ba4:	881a      	ldrh	r2, [r3, #0]
				uart0_ogon = 0;

			// Obsluga wejscia danych modbus
			ModbusInput(pack, data);
    2ba6:	4620      	mov	r0, r4
			//LedSwitch();

			// Odczytaujemy bajt do zmiennej
			data = uart0_bufor[uart0_ogon++];

			if (uart0_ogon >= UART_BUFOR_SIZE)
    2ba8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
				uart0_ogon = 0;
    2bac:	bf24      	itt	cs
    2bae:	2200      	movcs	r2, #0
    2bb0:	801a      	strhcs	r2, [r3, #0]

			// Obsluga wejscia danych modbus
			ModbusInput(pack, data);
    2bb2:	f7ff fe1b 	bl	27ec <ModbusInput>

			//ModbusPrintPack(pack);
			//Uart1_SendChar('x');

			// Jezeli odebrano wszystko obsluga rozkazu modbus
			if (pack->status == PARSED_FULL)
    2bb6:	7823      	ldrb	r3, [r4, #0]
    2bb8:	2b0a      	cmp	r3, #10
    2bba:	d133      	bne.n	2c24 <ModbusService_Uart0+0xa8>
			{
				frames++;
    2bbc:	4b24      	ldr	r3, [pc, #144]	; (2c50 <ModbusService_Uart0+0xd4>)

				// Sprawdzenie CRC
				ModbusCRC(pack);
    2bbe:	4620      	mov	r0, r4
			//Uart1_SendChar('x');

			// Jezeli odebrano wszystko obsluga rozkazu modbus
			if (pack->status == PARSED_FULL)
			{
				frames++;
    2bc0:	781a      	ldrb	r2, [r3, #0]
    2bc2:	3201      	adds	r2, #1
    2bc4:	b2d2      	uxtb	r2, r2
    2bc6:	701a      	strb	r2, [r3, #0]

				// Sprawdzenie CRC
				ModbusCRC(pack);
    2bc8:	f7ff fcde 	bl	2588 <ModbusCRC>
				 ModbusPrintPack(pack);
				 }
				 */

				// Jezeli CRC sie zgadza to mozemy przygotowac odpowied
				if (ModbusOK(pack) == true)
    2bcc:	4620      	mov	r0, r4
    2bce:	f7ff fcca 	bl	2566 <ModbusOK>
    2bd2:	2801      	cmp	r0, #1
    2bd4:	d117      	bne.n	2c06 <ModbusService_Uart0+0x8a>
					 Print("CRC OK rozkaz 0x10 \n");
					 }
					 */

					// Zwiekszenie licznika poprawnych odbiorow danych
					pack->crc_ok_counter++;
    2bd6:	f894 320a 	ldrb.w	r3, [r4, #522]	; 0x20a
    2bda:	f894 220b 	ldrb.w	r2, [r4, #523]	; 0x20b

					// Analizujemy dane i tworzymy odpowied
					if (ModbusResponse(pack) == true)
    2bde:	4620      	mov	r0, r4
					 Print("CRC OK rozkaz 0x10 \n");
					 }
					 */

					// Zwiekszenie licznika poprawnych odbiorow danych
					pack->crc_ok_counter++;
    2be0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2be4:	3301      	adds	r3, #1
    2be6:	b29b      	uxth	r3, r3
    2be8:	f884 320a 	strb.w	r3, [r4, #522]	; 0x20a
    2bec:	0a1b      	lsrs	r3, r3, #8
    2bee:	f884 320b 	strb.w	r3, [r4, #523]	; 0x20b

					// Analizujemy dane i tworzymy odpowied
					if (ModbusResponse(pack) == true)
    2bf2:	f7ff fcf7 	bl	25e4 <ModbusResponse>
    2bf6:	2801      	cmp	r0, #1
    2bf8:	d112      	bne.n	2c20 <ModbusService_Uart0+0xa4>
					{
						Uart0_SendBytes(pack->message, pack->lenm);
    2bfa:	4630      	mov	r0, r6
    2bfc:	f894 1207 	ldrb.w	r1, [r4, #519]	; 0x207
    2c00:	f7fe fa14 	bl	102c <Uart0_SendBytes>
    2c04:	e00c      	b.n	2c20 <ModbusService_Uart0+0xa4>
					}
				}
				else
				{
					// Jezeli suma kontrolna sie NIE zgadza to zwikszamy licznik bledych odbiorow
					pack->crc_err_counter++;
    2c06:	f894 3208 	ldrb.w	r3, [r4, #520]	; 0x208
    2c0a:	f894 2209 	ldrb.w	r2, [r4, #521]	; 0x209
    2c0e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2c12:	3301      	adds	r3, #1
    2c14:	b29b      	uxth	r3, r3
    2c16:	f884 3208 	strb.w	r3, [r4, #520]	; 0x208
    2c1a:	0a1b      	lsrs	r3, r3, #8
    2c1c:	f884 3209 	strb.w	r3, [r4, #521]	; 0x209
				}

				// Inicjacja packietu poprzez usatwienie ststus EMPTY - po kadym odbiorze penego pakietu
				pack->status = PARSED_EMPTY;
    2c20:	2300      	movs	r3, #0
    2c22:	7023      	strb	r3, [r4, #0]
			}

			if (pack->status == PARSED_EMPTY)
    2c24:	7823      	ldrb	r3, [r4, #0]
    2c26:	b913      	cbnz	r3, 2c2e <ModbusService_Uart0+0xb2>
			{
				ModbusInitPack(pack);
    2c28:	4620      	mov	r0, r4
    2c2a:	f7ff fc81 	bl	2530 <ModbusInitPack>

	// Sprawdzamy czy jest cos w buforze
	if (uart0_glowa != uart0_ogon)
	{

		while (uart0_glowa != uart0_ogon && (counter++ < MODBUS_COUNT_READ))
    2c2e:	3501      	adds	r5, #1
    2c30:	b2ed      	uxtb	r5, r5
    2c32:	4b04      	ldr	r3, [pc, #16]	; (2c44 <ModbusService_Uart0+0xc8>)
    2c34:	881a      	ldrh	r2, [r3, #0]
    2c36:	4b04      	ldr	r3, [pc, #16]	; (2c48 <ModbusService_Uart0+0xcc>)
    2c38:	8819      	ldrh	r1, [r3, #0]
    2c3a:	4291      	cmp	r1, r2
    2c3c:	d001      	beq.n	2c42 <ModbusService_Uart0+0xc6>
    2c3e:	2d20      	cmp	r5, #32
    2c40:	d1a9      	bne.n	2b96 <ModbusService_Uart0+0x1a>
    2c42:	bd70      	pop	{r4, r5, r6, pc}
    2c44:	20000ec0 	.word	0x20000ec0
    2c48:	20000ab8 	.word	0x20000ab8
    2c4c:	200002b0 	.word	0x200002b0
    2c50:	20000124 	.word	0x20000124

00002c54 <ModbusPrintPack>:
	pack->start_address = 0;
	pack->status = PARSED_EMPTY;
}

void ModbusPrintPack(MODPACK *pack)
{
    2c54:	b510      	push	{r4, lr}
    2c56:	4604      	mov	r4, r0
	Print("pack->address_lo      = %d \n", pack->address_lo);
    2c58:	f894 1104 	ldrb.w	r1, [r4, #260]	; 0x104
    2c5c:	482c      	ldr	r0, [pc, #176]	; (2d10 <ModbusPrintPack+0xbc>)
    2c5e:	f7fd fce7 	bl	630 <Print>
	Print("pack->byte_count      = %d \n", pack->byte_count);
    2c62:	7a21      	ldrb	r1, [r4, #8]
    2c64:	482b      	ldr	r0, [pc, #172]	; (2d14 <ModbusPrintPack+0xc0>)
    2c66:	f7fd fce3 	bl	630 <Print>
	Print("pack->crc_computed    = %d \n", pack->crc_computed);
    2c6a:	f894 3102 	ldrb.w	r3, [r4, #258]	; 0x102
    2c6e:	f894 1103 	ldrb.w	r1, [r4, #259]	; 0x103
    2c72:	4829      	ldr	r0, [pc, #164]	; (2d18 <ModbusPrintPack+0xc4>)
    2c74:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    2c78:	f7fd fcda 	bl	630 <Print>
	Print("pack->crc_err_counter = %d \n", pack->crc_err_counter);
    2c7c:	f894 3208 	ldrb.w	r3, [r4, #520]	; 0x208
    2c80:	f894 1209 	ldrb.w	r1, [r4, #521]	; 0x209
    2c84:	4825      	ldr	r0, [pc, #148]	; (2d1c <ModbusPrintPack+0xc8>)
    2c86:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    2c8a:	f7fd fcd1 	bl	630 <Print>
	Print("pack->crc_lo          = %d \n", pack->crc_lo);
    2c8e:	f894 1106 	ldrb.w	r1, [r4, #262]	; 0x106
    2c92:	4823      	ldr	r0, [pc, #140]	; (2d20 <ModbusPrintPack+0xcc>)
    2c94:	f7fd fccc 	bl	630 <Print>
	Print("pack->crc_ok_counter  = %d \n", pack->crc_ok_counter);
    2c98:	f894 320a 	ldrb.w	r3, [r4, #522]	; 0x20a
    2c9c:	f894 120b 	ldrb.w	r1, [r4, #523]	; 0x20b
    2ca0:	4820      	ldr	r0, [pc, #128]	; (2d24 <ModbusPrintPack+0xd0>)
    2ca2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    2ca6:	f7fd fcc3 	bl	630 <Print>
	Print("pack->crc_received    = %d \n", pack->crc_received);
    2caa:	f894 3100 	ldrb.w	r3, [r4, #256]	; 0x100
    2cae:	f894 1101 	ldrb.w	r1, [r4, #257]	; 0x101
    2cb2:	481d      	ldr	r0, [pc, #116]	; (2d28 <ModbusPrintPack+0xd4>)
    2cb4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    2cb8:	f7fd fcba 	bl	630 <Print>
	Print("pack->func            = %d \n", pack->func);
    2cbc:	78e1      	ldrb	r1, [r4, #3]
    2cbe:	481b      	ldr	r0, [pc, #108]	; (2d2c <ModbusPrintPack+0xd8>)
    2cc0:	f7fd fcb6 	bl	630 <Print>
	Print("pack->id              = %d \n", pack->id);
    2cc4:	78a1      	ldrb	r1, [r4, #2]
    2cc6:	481a      	ldr	r0, [pc, #104]	; (2d30 <ModbusPrintPack+0xdc>)
    2cc8:	f7fd fcb2 	bl	630 <Print>
	Print("pack->len             = %d \n", pack->len);
    2ccc:	7861      	ldrb	r1, [r4, #1]
    2cce:	4819      	ldr	r0, [pc, #100]	; (2d34 <ModbusPrintPack+0xe0>)
    2cd0:	f7fd fcae 	bl	630 <Print>
	Print("pack->lenm            = %d \n", pack->lenm);
    2cd4:	f894 1207 	ldrb.w	r1, [r4, #519]	; 0x207
    2cd8:	4817      	ldr	r0, [pc, #92]	; (2d38 <ModbusPrintPack+0xe4>)
    2cda:	f7fd fca9 	bl	630 <Print>
	Print("pack->quantity        = %d \n", pack->quantity);
    2cde:	79a3      	ldrb	r3, [r4, #6]
    2ce0:	79e1      	ldrb	r1, [r4, #7]
    2ce2:	4816      	ldr	r0, [pc, #88]	; (2d3c <ModbusPrintPack+0xe8>)
    2ce4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    2ce8:	f7fd fca2 	bl	630 <Print>
	Print("pack->quantity_lo     = %d \n", pack->quantity_lo);
    2cec:	f894 1105 	ldrb.w	r1, [r4, #261]	; 0x105
    2cf0:	4813      	ldr	r0, [pc, #76]	; (2d40 <ModbusPrintPack+0xec>)
    2cf2:	f7fd fc9d 	bl	630 <Print>
	Print("pack->start_address   = %d \n", pack->start_address);
    2cf6:	7923      	ldrb	r3, [r4, #4]
    2cf8:	7961      	ldrb	r1, [r4, #5]
    2cfa:	4812      	ldr	r0, [pc, #72]	; (2d44 <ModbusPrintPack+0xf0>)
    2cfc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    2d00:	f7fd fc96 	bl	630 <Print>
	Print("pack->status          = %d \n", pack->status);
    2d04:	4810      	ldr	r0, [pc, #64]	; (2d48 <ModbusPrintPack+0xf4>)
    2d06:	7821      	ldrb	r1, [r4, #0]
}
    2d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Print("pack->len             = %d \n", pack->len);
	Print("pack->lenm            = %d \n", pack->lenm);
	Print("pack->quantity        = %d \n", pack->quantity);
	Print("pack->quantity_lo     = %d \n", pack->quantity_lo);
	Print("pack->start_address   = %d \n", pack->start_address);
	Print("pack->status          = %d \n", pack->status);
    2d0c:	f7fd bc90 	b.w	630 <Print>
    2d10:	0000934c 	.word	0x0000934c
    2d14:	00009369 	.word	0x00009369
    2d18:	00009386 	.word	0x00009386
    2d1c:	000093a3 	.word	0x000093a3
    2d20:	000093c0 	.word	0x000093c0
    2d24:	000093dd 	.word	0x000093dd
    2d28:	000093fa 	.word	0x000093fa
    2d2c:	00009417 	.word	0x00009417
    2d30:	00009434 	.word	0x00009434
    2d34:	00009451 	.word	0x00009451
    2d38:	0000946e 	.word	0x0000946e
    2d3c:	0000948b 	.word	0x0000948b
    2d40:	000094a8 	.word	0x000094a8
    2d44:	000094c5 	.word	0x000094c5
    2d48:	000094e2 	.word	0x000094e2
    2d4c:	00000000 	.word	0x00000000

00002d50 <ZaklocenieSet>:
// Zakcenia - ustawienie odpowiedniego bitu w wordzie obrazu
// Parametr - nr zaklocenia
//*****************************************************************************
void ZaklocenieSet(byte nr)
{
	if (nr < 16)
    2d50:	280f      	cmp	r0, #15
    2d52:	d815      	bhi.n	2d80 <ZaklocenieSet+0x30>
		err0 |= 1 << nr;
    2d54:	4b18      	ldr	r3, [pc, #96]	; (2db8 <ZaklocenieSet+0x68>)
    2d56:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
    2d5a:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d
    2d5e:	f893 c03c 	ldrb.w	ip, [r3, #60]	; 0x3c
    2d62:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    2d66:	2201      	movs	r2, #1
    2d68:	4082      	lsls	r2, r0
    2d6a:	430a      	orrs	r2, r1
    2d6c:	b292      	uxth	r2, r2
    2d6e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2d72:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
    2d76:	0a12      	lsrs	r2, r2, #8
    2d78:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d
    2d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	if (nr < 32 && nr >= 16)
    2d80:	3810      	subs	r0, #16
    2d82:	b2c3      	uxtb	r3, r0
    2d84:	2b0f      	cmp	r3, #15
    2d86:	d816      	bhi.n	2db6 <ZaklocenieSet+0x66>
		err1 |= 1 << (nr - 16);
    2d88:	4b0b      	ldr	r3, [pc, #44]	; (2db8 <ZaklocenieSet+0x68>)
    2d8a:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
    2d8e:	f893 103f 	ldrb.w	r1, [r3, #63]	; 0x3f
    2d92:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    2d96:	2101      	movs	r1, #1
    2d98:	fa11 f000 	lsls.w	r0, r1, r0
    2d9c:	4310      	orrs	r0, r2
    2d9e:	b280      	uxth	r0, r0
    2da0:	f000 02ff 	and.w	r2, r0, #255	; 0xff
    2da4:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
    2da8:	0a00      	lsrs	r0, r0, #8
    2daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    2dae:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
    2db2:	f883 003f 	strb.w	r0, [r3, #63]	; 0x3f
    2db6:	4770      	bx	lr
    2db8:	20000ee4 	.word	0x20000ee4

00002dbc <ZaklocenieReset>:
}

void ZaklocenieReset(byte nr)
{
	if (nr < 16)
    2dbc:	280f      	cmp	r0, #15
    2dbe:	d815      	bhi.n	2dec <ZaklocenieReset+0x30>
		err0 &= ~(1 << nr);
    2dc0:	4b18      	ldr	r3, [pc, #96]	; (2e24 <ZaklocenieReset+0x68>)
    2dc2:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
    2dc6:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d
    2dca:	f893 c03c 	ldrb.w	ip, [r3, #60]	; 0x3c
    2dce:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    2dd2:	2201      	movs	r2, #1
    2dd4:	4082      	lsls	r2, r0
    2dd6:	ea21 0202 	bic.w	r2, r1, r2
    2dda:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2dde:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
    2de2:	0a12      	lsrs	r2, r2, #8
    2de4:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d
    2de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	if (nr < 32 && nr >= 16)
    2dec:	f1a0 0210 	sub.w	r2, r0, #16
    2df0:	b2d3      	uxtb	r3, r2
    2df2:	2b0f      	cmp	r3, #15
    2df4:	d815      	bhi.n	2e22 <ZaklocenieReset+0x66>
		err1 &= ~(1 << (nr - 16));
    2df6:	4b0b      	ldr	r3, [pc, #44]	; (2e24 <ZaklocenieReset+0x68>)
    2df8:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
    2dfc:	f893 003f 	ldrb.w	r0, [r3, #63]	; 0x3f
    2e00:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    2e04:	2001      	movs	r0, #1
    2e06:	4090      	lsls	r0, r2
    2e08:	ea21 0000 	bic.w	r0, r1, r0
    2e0c:	f000 02ff 	and.w	r2, r0, #255	; 0xff
    2e10:	f893 103e 	ldrb.w	r1, [r3, #62]	; 0x3e
    2e14:	0a00      	lsrs	r0, r0, #8
    2e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    2e1a:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
    2e1e:	f883 003f 	strb.w	r0, [r3, #63]	; 0x3f
    2e22:	4770      	bx	lr
    2e24:	20000ee4 	.word	0x20000ee4

00002e28 <ObliczParametry>:
//*****************************************************************************
// Obliczenie parametrw zgzewania przed rozpoczciem
// Np. kt zaponu, prd ze stepperem
//*****************************************************************************
void ObliczParametry(void)
{
    2e28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	byte i;

	czas_docisku_wstepnego = prog.CzasDociskuWstepnego * 2;
    2e2c:	4b9f      	ldr	r3, [pc, #636]	; (30ac <ObliczParametry+0x284>)
    2e2e:	4aa0      	ldr	r2, [pc, #640]	; (30b0 <ObliczParametry+0x288>)
    2e30:	7819      	ldrb	r1, [r3, #0]
    2e32:	0049      	lsls	r1, r1, #1
    2e34:	b2c9      	uxtb	r1, r1
    2e36:	7011      	strb	r1, [r2, #0]
	czas_docisku_koncowego = prog.CzasDociskuKoncowego * 2;
    2e38:	7b19      	ldrb	r1, [r3, #12]
    2e3a:	4a9e      	ldr	r2, [pc, #632]	; (30b4 <ObliczParametry+0x28c>)
    2e3c:	0049      	lsls	r1, r1, #1
    2e3e:	b2c9      	uxtb	r1, r1
    2e40:	7011      	strb	r1, [r2, #0]
	czas_podgrzewania = prog.CzasPodgrzewaniaWstepnego * 2;
    2e42:	78d9      	ldrb	r1, [r3, #3]
    2e44:	4a9c      	ldr	r2, [pc, #624]	; (30b8 <ObliczParametry+0x290>)
    2e46:	0049      	lsls	r1, r1, #1
    2e48:	b2c9      	uxtb	r1, r1
    2e4a:	7011      	strb	r1, [r2, #0]
	czas_pauzy_przed_zgrzewaniem = prog.PauzaPodgrzewaniaWstepnego * 2;
    2e4c:	7919      	ldrb	r1, [r3, #4]
    2e4e:	4a9b      	ldr	r2, [pc, #620]	; (30bc <ObliczParametry+0x294>)
    2e50:	0049      	lsls	r1, r1, #1
    2e52:	b2c9      	uxtb	r1, r1
    2e54:	7011      	strb	r1, [r2, #0]
	czas_zgrzewania = prog.CzasZgrzewania * 2;
    2e56:	79d9      	ldrb	r1, [r3, #7]
    2e58:	4a99      	ldr	r2, [pc, #612]	; (30c0 <ObliczParametry+0x298>)
    2e5a:	0049      	lsls	r1, r1, #1
    2e5c:	b2c9      	uxtb	r1, r1
    2e5e:	7011      	strb	r1, [r2, #0]
	czas_pauzy_po_zgrzewaniu = prog.PauzaPodgrzewaniaKoncowego * 2;
    2e60:	7a19      	ldrb	r1, [r3, #8]
    2e62:	4a98      	ldr	r2, [pc, #608]	; (30c4 <ObliczParametry+0x29c>)
    2e64:	0049      	lsls	r1, r1, #1
    2e66:	b2c9      	uxtb	r1, r1
    2e68:	7011      	strb	r1, [r2, #0]
	czas_dogrzewania = prog.CzasPodgrzewaniaKoncowego * 2;
    2e6a:	7ad9      	ldrb	r1, [r3, #11]
    2e6c:	4a96      	ldr	r2, [pc, #600]	; (30c8 <ObliczParametry+0x2a0>)
    2e6e:	0049      	lsls	r1, r1, #1
    2e70:	b2c9      	uxtb	r1, r1
    2e72:	7011      	strb	r1, [r2, #0]

	//
	// Liczba impulsw musi wiksza od zera
	//
	if (prog.ImpulsyIlosc == 0)
    2e74:	7b5a      	ldrb	r2, [r3, #13]
    2e76:	b90a      	cbnz	r2, 2e7c <ObliczParametry+0x54>
		prog.ImpulsyIlosc = 1;
    2e78:	3201      	adds	r2, #1
    2e7a:	735a      	strb	r2, [r3, #13]
	if (prog.ImpulsyPauza == 0)
    2e7c:	4b8b      	ldr	r3, [pc, #556]	; (30ac <ObliczParametry+0x284>)
    2e7e:	7b9a      	ldrb	r2, [r3, #14]
    2e80:	b90a      	cbnz	r2, 2e86 <ObliczParametry+0x5e>
		prog.ImpulsyPauza = 1;
    2e82:	3201      	adds	r2, #1
    2e84:	739a      	strb	r2, [r3, #14]

	liczba_impulsow = prog.ImpulsyIlosc;
    2e86:	4c89      	ldr	r4, [pc, #548]	; (30ac <ObliczParametry+0x284>)
    2e88:	4b90      	ldr	r3, [pc, #576]	; (30cc <ObliczParametry+0x2a4>)
    2e8a:	7b62      	ldrb	r2, [r4, #13]
	pauza_impulsow = prog.ImpulsyPauza * 2;

	if (prog.StepperProcent == 0)
    2e8c:	7be5      	ldrb	r5, [r4, #15]
	if (prog.ImpulsyIlosc == 0)
		prog.ImpulsyIlosc = 1;
	if (prog.ImpulsyPauza == 0)
		prog.ImpulsyPauza = 1;

	liczba_impulsow = prog.ImpulsyIlosc;
    2e8e:	701a      	strb	r2, [r3, #0]
	pauza_impulsow = prog.ImpulsyPauza * 2;
    2e90:	7ba2      	ldrb	r2, [r4, #14]
    2e92:	4b8f      	ldr	r3, [pc, #572]	; (30d0 <ObliczParametry+0x2a8>)
    2e94:	0052      	lsls	r2, r2, #1
    2e96:	b2d2      	uxtb	r2, r2
    2e98:	701a      	strb	r2, [r3, #0]
    2e9a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 30e8 <ObliczParametry+0x2c0>
    2e9e:	f8df a23c 	ldr.w	sl, [pc, #572]	; 30dc <ObliczParametry+0x2b4>
    2ea2:	f8df 823c 	ldr.w	r8, [pc, #572]	; 30e0 <ObliczParametry+0x2b8>

	if (prog.StepperProcent == 0)
    2ea6:	b97d      	cbnz	r5, 2ec8 <ObliczParametry+0xa0>
	{
		prad_zgrzewania = prog.PradZgrzewania;
    2ea8:	6863      	ldr	r3, [r4, #4]
    2eaa:	f3c3 230f 	ubfx	r3, r3, #8, #16
    2eae:	f8a9 3000 	strh.w	r3, [r9]
		prad_podgrzewania = prog.PradPodgrzewaniaWstepnego;
    2eb2:	6823      	ldr	r3, [r4, #0]
    2eb4:	f3c3 230f 	ubfx	r3, r3, #8, #16
    2eb8:	f8aa 3000 	strh.w	r3, [sl]
		prad_dogrzewania = prog.PradPodgrzewaniaKoncowego;
    2ebc:	68a3      	ldr	r3, [r4, #8]
    2ebe:	f3c3 230f 	ubfx	r3, r3, #8, #16
    2ec2:	f8a8 3000 	strh.w	r3, [r8]
    2ec6:	e07c      	b.n	2fc2 <ObliczParametry+0x19a>
	}
	else
	{
		prad_zgrzewania = (word) ((float) prog.PradZgrzewania
				+ (float) prog.PradZgrzewania * (float) prog.StepperProcent
						/ 100.0f * (float) p_licznik_steppera_akt
    2ec8:	6860      	ldr	r0, [r4, #4]
    2eca:	f3c0 200f 	ubfx	r0, r0, #8, #16
    2ece:	f005 fec5 	bl	8c5c <__aeabi_ui2f>
    2ed2:	4683      	mov	fp, r0
    2ed4:	4628      	mov	r0, r5
    2ed6:	f005 fec1 	bl	8c5c <__aeabi_ui2f>
    2eda:	4d7e      	ldr	r5, [pc, #504]	; (30d4 <ObliczParametry+0x2ac>)
    2edc:	4607      	mov	r7, r0
    2ede:	7b2b      	ldrb	r3, [r5, #12]
    2ee0:	7b6a      	ldrb	r2, [r5, #13]
						/ (float) prog.StepperLicznik);
    2ee2:	8a20      	ldrh	r0, [r4, #16]
	}
	else
	{
		prad_zgrzewania = (word) ((float) prog.PradZgrzewania
				+ (float) prog.PradZgrzewania * (float) prog.StepperProcent
						/ 100.0f * (float) p_licznik_steppera_akt
    2ee4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
						/ (float) prog.StepperLicznik);
    2ee8:	9301      	str	r3, [sp, #4]
    2eea:	f005 feb7 	bl	8c5c <__aeabi_ui2f>
		prad_podgrzewania = prog.PradPodgrzewaniaWstepnego;
		prad_dogrzewania = prog.PradPodgrzewaniaKoncowego;
	}
	else
	{
		prad_zgrzewania = (word) ((float) prog.PradZgrzewania
    2eee:	4639      	mov	r1, r7
				+ (float) prog.PradZgrzewania * (float) prog.StepperProcent
						/ 100.0f * (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);
    2ef0:	4606      	mov	r6, r0
		prad_podgrzewania = prog.PradPodgrzewaniaWstepnego;
		prad_dogrzewania = prog.PradPodgrzewaniaKoncowego;
	}
	else
	{
		prad_zgrzewania = (word) ((float) prog.PradZgrzewania
    2ef2:	4658      	mov	r0, fp
    2ef4:	f005 ff0a 	bl	8d0c <__aeabi_fmul>
    2ef8:	4977      	ldr	r1, [pc, #476]	; (30d8 <ObliczParametry+0x2b0>)
    2efa:	f005 ffbb 	bl	8e74 <__aeabi_fdiv>
    2efe:	9b01      	ldr	r3, [sp, #4]
    2f00:	4602      	mov	r2, r0
    2f02:	4618      	mov	r0, r3
    2f04:	9201      	str	r2, [sp, #4]
    2f06:	f005 fea9 	bl	8c5c <__aeabi_ui2f>
    2f0a:	9a01      	ldr	r2, [sp, #4]
    2f0c:	4601      	mov	r1, r0
    2f0e:	4610      	mov	r0, r2
    2f10:	f005 fefc 	bl	8d0c <__aeabi_fmul>
    2f14:	4631      	mov	r1, r6
    2f16:	f005 ffad 	bl	8e74 <__aeabi_fdiv>
    2f1a:	4601      	mov	r1, r0
    2f1c:	4658      	mov	r0, fp
    2f1e:	f005 fded 	bl	8afc <__addsf3>
    2f22:	f006 f8df 	bl	90e4 <__aeabi_f2uiz>
    2f26:	b280      	uxth	r0, r0
    2f28:	f8a9 0000 	strh.w	r0, [r9]
						/ 100.0f * (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);

		prad_podgrzewania = (word) ((float) prog.PradPodgrzewaniaWstepnego
				+ (float) prog.PradPodgrzewaniaWstepnego
						* (float) prog.StepperProcent / 100.0f
    2f2c:	6820      	ldr	r0, [r4, #0]
    2f2e:	f3c0 200f 	ubfx	r0, r0, #8, #16
    2f32:	f005 fe93 	bl	8c5c <__aeabi_ui2f>
						* (float) p_licznik_steppera_akt
    2f36:	7b2b      	ldrb	r3, [r5, #12]
    2f38:	f895 b00d 	ldrb.w	fp, [r5, #13]
		prad_zgrzewania = (word) ((float) prog.PradZgrzewania
				+ (float) prog.PradZgrzewania * (float) prog.StepperProcent
						/ 100.0f * (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);

		prad_podgrzewania = (word) ((float) prog.PradPodgrzewaniaWstepnego
    2f3c:	4639      	mov	r1, r7
				+ (float) prog.PradPodgrzewaniaWstepnego
						* (float) prog.StepperProcent / 100.0f
						* (float) p_licznik_steppera_akt
    2f3e:	ea43 2b0b 	orr.w	fp, r3, fp, lsl #8
						/ 100.0f * (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);

		prad_podgrzewania = (word) ((float) prog.PradPodgrzewaniaWstepnego
				+ (float) prog.PradPodgrzewaniaWstepnego
						* (float) prog.StepperProcent / 100.0f
    2f42:	4681      	mov	r9, r0
		prad_zgrzewania = (word) ((float) prog.PradZgrzewania
				+ (float) prog.PradZgrzewania * (float) prog.StepperProcent
						/ 100.0f * (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);

		prad_podgrzewania = (word) ((float) prog.PradPodgrzewaniaWstepnego
    2f44:	f005 fee2 	bl	8d0c <__aeabi_fmul>
    2f48:	4963      	ldr	r1, [pc, #396]	; (30d8 <ObliczParametry+0x2b0>)
    2f4a:	f005 ff93 	bl	8e74 <__aeabi_fdiv>
    2f4e:	4603      	mov	r3, r0
    2f50:	4658      	mov	r0, fp
    2f52:	9301      	str	r3, [sp, #4]
    2f54:	f005 fe82 	bl	8c5c <__aeabi_ui2f>
    2f58:	9b01      	ldr	r3, [sp, #4]
    2f5a:	4601      	mov	r1, r0
    2f5c:	4618      	mov	r0, r3
    2f5e:	f005 fed5 	bl	8d0c <__aeabi_fmul>
    2f62:	4631      	mov	r1, r6
    2f64:	f005 ff86 	bl	8e74 <__aeabi_fdiv>
    2f68:	4601      	mov	r1, r0
    2f6a:	4648      	mov	r0, r9
    2f6c:	f005 fdc6 	bl	8afc <__addsf3>
    2f70:	f006 f8b8 	bl	90e4 <__aeabi_f2uiz>
    2f74:	b280      	uxth	r0, r0
    2f76:	f8aa 0000 	strh.w	r0, [sl]
						* (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);

		prad_dogrzewania = (word) ((float) prog.PradPodgrzewaniaKoncowego
				+ (float) prog.PradPodgrzewaniaKoncowego
						* (float) prog.StepperProcent / 100.0f
    2f7a:	68a0      	ldr	r0, [r4, #8]
    2f7c:	f3c0 200f 	ubfx	r0, r0, #8, #16
    2f80:	f005 fe6c 	bl	8c5c <__aeabi_ui2f>
						* (float) p_licznik_steppera_akt
    2f84:	7b2b      	ldrb	r3, [r5, #12]
    2f86:	7b6d      	ldrb	r5, [r5, #13]
				+ (float) prog.PradPodgrzewaniaWstepnego
						* (float) prog.StepperProcent / 100.0f
						* (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);

		prad_dogrzewania = (word) ((float) prog.PradPodgrzewaniaKoncowego
    2f88:	4639      	mov	r1, r7
				+ (float) prog.PradPodgrzewaniaKoncowego
						* (float) prog.StepperProcent / 100.0f
						* (float) p_licznik_steppera_akt
    2f8a:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
						* (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);

		prad_dogrzewania = (word) ((float) prog.PradPodgrzewaniaKoncowego
				+ (float) prog.PradPodgrzewaniaKoncowego
						* (float) prog.StepperProcent / 100.0f
    2f8e:	4604      	mov	r4, r0
				+ (float) prog.PradPodgrzewaniaWstepnego
						* (float) prog.StepperProcent / 100.0f
						* (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);

		prad_dogrzewania = (word) ((float) prog.PradPodgrzewaniaKoncowego
    2f90:	f005 febc 	bl	8d0c <__aeabi_fmul>
    2f94:	4950      	ldr	r1, [pc, #320]	; (30d8 <ObliczParametry+0x2b0>)
    2f96:	f005 ff6d 	bl	8e74 <__aeabi_fdiv>
    2f9a:	4607      	mov	r7, r0
    2f9c:	4628      	mov	r0, r5
    2f9e:	f005 fe5d 	bl	8c5c <__aeabi_ui2f>
    2fa2:	4601      	mov	r1, r0
    2fa4:	4638      	mov	r0, r7
    2fa6:	f005 feb1 	bl	8d0c <__aeabi_fmul>
    2faa:	4631      	mov	r1, r6
    2fac:	f005 ff62 	bl	8e74 <__aeabi_fdiv>
    2fb0:	4601      	mov	r1, r0
    2fb2:	4620      	mov	r0, r4
    2fb4:	f005 fda2 	bl	8afc <__addsf3>
    2fb8:	f006 f894 	bl	90e4 <__aeabi_f2uiz>
    2fbc:	b280      	uxth	r0, r0
    2fbe:	f8a8 0000 	strh.w	r0, [r8]
						* (float) prog.StepperProcent / 100.0f
						* (float) p_licznik_steppera_akt
						/ (float) prog.StepperLicznik);
	}

	if (prad_podgrzewania > 999)
    2fc2:	4c46      	ldr	r4, [pc, #280]	; (30dc <ObliczParametry+0x2b4>)
    2fc4:	8823      	ldrh	r3, [r4, #0]
    2fc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    2fca:	d305      	bcc.n	2fd8 <ObliczParametry+0x1b0>
	{
		ZaklocenieSet(ERR_PRZEKROCZONA_GRANICA_REGULACJI);
    2fcc:	2013      	movs	r0, #19
    2fce:	f7ff febf 	bl	2d50 <ZaklocenieSet>
		prad_podgrzewania = 999;
    2fd2:	f240 31e7 	movw	r1, #999	; 0x3e7
    2fd6:	8021      	strh	r1, [r4, #0]
	}
	if (prad_podgrzewania > 999)
    2fd8:	4c40      	ldr	r4, [pc, #256]	; (30dc <ObliczParametry+0x2b4>)
    2fda:	8823      	ldrh	r3, [r4, #0]
    2fdc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    2fe0:	d305      	bcc.n	2fee <ObliczParametry+0x1c6>
	{
		ZaklocenieSet(ERR_PRZEKROCZONA_GRANICA_REGULACJI);
    2fe2:	2013      	movs	r0, #19
    2fe4:	f7ff feb4 	bl	2d50 <ZaklocenieSet>
		prad_podgrzewania = 999;
    2fe8:	f240 33e7 	movw	r3, #999	; 0x3e7
    2fec:	8023      	strh	r3, [r4, #0]
	}
	if (prad_dogrzewania > 999)
    2fee:	4c3c      	ldr	r4, [pc, #240]	; (30e0 <ObliczParametry+0x2b8>)
    2ff0:	8823      	ldrh	r3, [r4, #0]
    2ff2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    2ff6:	d305      	bcc.n	3004 <ObliczParametry+0x1dc>
	{
		ZaklocenieSet(ERR_PRZEKROCZONA_GRANICA_REGULACJI);
    2ff8:	2013      	movs	r0, #19
    2ffa:	f7ff fea9 	bl	2d50 <ZaklocenieSet>
		prad_dogrzewania = 999;
    2ffe:	f240 31e7 	movw	r1, #999	; 0x3e7
    3002:	8021      	strh	r1, [r4, #0]
	}

	kat_podgrzewanie = KAT_PRZELICZNIK(prad_podgrzewania);
    3004:	4b35      	ldr	r3, [pc, #212]	; (30dc <ObliczParametry+0x2b4>)
    3006:	f06f 010b 	mvn.w	r1, #11
    300a:	881a      	ldrh	r2, [r3, #0]
    300c:	2364      	movs	r3, #100	; 0x64
    300e:	b292      	uxth	r2, r2
    3010:	434a      	muls	r2, r1
    3012:	f502 4288 	add.w	r2, r2, #17408	; 0x4400
    3016:	325c      	adds	r2, #92	; 0x5c
    3018:	fb92 f2f3 	sdiv	r2, r2, r3
    301c:	4831      	ldr	r0, [pc, #196]	; (30e4 <ObliczParametry+0x2bc>)
    301e:	b292      	uxth	r2, r2
    3020:	8002      	strh	r2, [r0, #0]
	kat_zgrzewanie = KAT_PRZELICZNIK(prad_zgrzewania);
    3022:	4a31      	ldr	r2, [pc, #196]	; (30e8 <ObliczParametry+0x2c0>)
    3024:	4831      	ldr	r0, [pc, #196]	; (30ec <ObliczParametry+0x2c4>)
    3026:	8812      	ldrh	r2, [r2, #0]
    3028:	b292      	uxth	r2, r2
    302a:	434a      	muls	r2, r1
    302c:	f502 4288 	add.w	r2, r2, #17408	; 0x4400
    3030:	325c      	adds	r2, #92	; 0x5c
    3032:	fb92 f2f3 	sdiv	r2, r2, r3
    3036:	b292      	uxth	r2, r2
    3038:	8002      	strh	r2, [r0, #0]
	kat_dogrzewanie = KAT_PRZELICZNIK(prad_dogrzewania);
    303a:	4a29      	ldr	r2, [pc, #164]	; (30e0 <ObliczParametry+0x2b8>)
    303c:	8812      	ldrh	r2, [r2, #0]
    303e:	b292      	uxth	r2, r2
    3040:	434a      	muls	r2, r1
    3042:	f502 4288 	add.w	r2, r2, #17408	; 0x4400
    3046:	325c      	adds	r2, #92	; 0x5c
    3048:	fb92 f3f3 	sdiv	r3, r2, r3
    304c:	4928      	ldr	r1, [pc, #160]	; (30f0 <ObliczParametry+0x2c8>)
    304e:	b29b      	uxth	r3, r3
    3050:	800b      	strh	r3, [r1, #0]

	//
	// Info o obliczonym kcie zaponu
	//
	image.sm[SM_KAT] = kat_zgrzewanie;
    3052:	8801      	ldrh	r1, [r0, #0]
    3054:	4a1f      	ldr	r2, [pc, #124]	; (30d4 <ObliczParametry+0x2ac>)
    3056:	b289      	uxth	r1, r1
    3058:	f001 00ff 	and.w	r0, r1, #255	; 0xff
    305c:	f892 3036 	ldrb.w	r3, [r2, #54]	; 0x36
    3060:	0a09      	lsrs	r1, r1, #8
    3062:	f882 0036 	strb.w	r0, [r2, #54]	; 0x36
    3066:	f892 0037 	ldrb.w	r0, [r2, #55]	; 0x37
    306a:	f882 1037 	strb.w	r1, [r2, #55]	; 0x37

	pomiar_prad = 0;
    306e:	4a21      	ldr	r2, [pc, #132]	; (30f4 <ObliczParametry+0x2cc>)
	kat_dogrzewanie = KAT_PRZELICZNIK(prad_dogrzewania);

	//
	// Info o obliczonym kcie zaponu
	//
	image.sm[SM_KAT] = kat_zgrzewanie;
    3070:	2300      	movs	r3, #0

	pomiar_prad = 0;
    3072:	6013      	str	r3, [r2, #0]
	pomiar_nap = 0;
    3074:	4a20      	ldr	r2, [pc, #128]	; (30f8 <ObliczParametry+0x2d0>)
    3076:	6013      	str	r3, [r2, #0]
	pomiar_energia = 0;
    3078:	4a20      	ldr	r2, [pc, #128]	; (30fc <ObliczParametry+0x2d4>)
    307a:	6013      	str	r3, [r2, #0]
	pomiar_numer_zmierzonego_polokresu = 0;
    307c:	4a20      	ldr	r2, [pc, #128]	; (3100 <ObliczParametry+0x2d8>)
    307e:	7013      	strb	r3, [r2, #0]
	pomiar_polokres_prad = 0;
    3080:	4a20      	ldr	r2, [pc, #128]	; (3104 <ObliczParametry+0x2dc>)
    3082:	6013      	str	r3, [r2, #0]
	pomiar_polokres_nap = 0;
    3084:	4a20      	ldr	r2, [pc, #128]	; (3108 <ObliczParametry+0x2e0>)
    3086:	6013      	str	r3, [r2, #0]
	wykres_index = 0;
    3088:	4a20      	ldr	r2, [pc, #128]	; (310c <ObliczParametry+0x2e4>)
    308a:	7013      	strb	r3, [r2, #0]

	for (i = 0; i < WYKRES_TAB_SIZE; i++)
	{
		wykres_wzor[i] = 0;
    308c:	4a20      	ldr	r2, [pc, #128]	; (3110 <ObliczParametry+0x2e8>)
    308e:	f04f 0100 	mov.w	r1, #0
    3092:	5299      	strh	r1, [r3, r2]
		wykres_prad[i] = 0;
    3094:	4a1f      	ldr	r2, [pc, #124]	; (3114 <ObliczParametry+0x2ec>)
    3096:	5299      	strh	r1, [r3, r2]
		wykres_nap[i] = 0;
    3098:	4a1f      	ldr	r2, [pc, #124]	; (3118 <ObliczParametry+0x2f0>)
    309a:	5299      	strh	r1, [r3, r2]
		wykres_wtopienia[i] = 0;
    309c:	4a1f      	ldr	r2, [pc, #124]	; (311c <ObliczParametry+0x2f4>)
    309e:	5299      	strh	r1, [r3, r2]
    30a0:	3302      	adds	r3, #2
	pomiar_numer_zmierzonego_polokresu = 0;
	pomiar_polokres_prad = 0;
	pomiar_polokres_nap = 0;
	wykres_index = 0;

	for (i = 0; i < WYKRES_TAB_SIZE; i++)
    30a2:	2bc8      	cmp	r3, #200	; 0xc8
    30a4:	d1f2      	bne.n	308c <ObliczParametry+0x264>
		wykres_prad[i] = 0;
		wykres_nap[i] = 0;
		wykres_wtopienia[i] = 0;
	}

}
    30a6:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    30aa:	bf00      	nop
    30ac:	20001b04 	.word	0x20001b04
    30b0:	20002162 	.word	0x20002162
    30b4:	200019a0 	.word	0x200019a0
    30b8:	20002524 	.word	0x20002524
    30bc:	20002518 	.word	0x20002518
    30c0:	200022dc 	.word	0x200022dc
    30c4:	20002168 	.word	0x20002168
    30c8:	200016a2 	.word	0x200016a2
    30cc:	20002525 	.word	0x20002525
    30d0:	20001696 	.word	0x20001696
    30d4:	20000ee4 	.word	0x20000ee4
    30d8:	42c80000 	.word	0x42c80000
    30dc:	20002164 	.word	0x20002164
    30e0:	20001f16 	.word	0x20001f16
    30e4:	200022d4 	.word	0x200022d4
    30e8:	20001694 	.word	0x20001694
    30ec:	20002160 	.word	0x20002160
    30f0:	20001f00 	.word	0x20001f00
    30f4:	200018d0 	.word	0x200018d0
    30f8:	20001f0c 	.word	0x20001f0c
    30fc:	20001f30 	.word	0x20001f30
    3100:	2000012c 	.word	0x2000012c
    3104:	20002520 	.word	0x20002520
    3108:	20001f28 	.word	0x20001f28
    310c:	20001f26 	.word	0x20001f26
    3110:	200022e0 	.word	0x200022e0
    3114:	200018d4 	.word	0x200018d4
    3118:	200016a4 	.word	0x200016a4
    311c:	20001f34 	.word	0x20001f34

00003120 <UstalLiczbeZgrzewow>:
// Tutaj wykonujemy rzeczy po zakoczonym zgrzewie
// Sprawdzenie, ktry z kolei zgrzew w cyklu
// Wczenie obsugi luzy dla ostatniego zgrzewu i Hydry
//*****************************************************************************
void UstalLiczbeZgrzewow(void)
{
    3120:	2300      	movs	r3, #0
    3122:	461a      	mov	r2, r3
	byte i;

	liczba_zgrzewow = 0;

	for (i = 0; i < p_liczba_programow; i++)
    3124:	e009      	b.n	313a <UstalLiczbeZgrzewow+0x1a>
	{
		if (par[i].NumerCylindra > 0)
    3126:	490a      	ldr	r1, [pc, #40]	; (3150 <UstalLiczbeZgrzewow+0x30>)
    3128:	203c      	movs	r0, #60	; 0x3c
    312a:	fb00 1102 	mla	r1, r0, r2, r1
    312e:	7c89      	ldrb	r1, [r1, #18]
    3130:	b109      	cbz	r1, 3136 <UstalLiczbeZgrzewow+0x16>
			liczba_zgrzewow++;
    3132:	3301      	adds	r3, #1
    3134:	b2db      	uxtb	r3, r3
{
	byte i;

	liczba_zgrzewow = 0;

	for (i = 0; i < p_liczba_programow; i++)
    3136:	3201      	adds	r2, #1
    3138:	b2d2      	uxtb	r2, r2
    313a:	4906      	ldr	r1, [pc, #24]	; (3154 <UstalLiczbeZgrzewow+0x34>)
    313c:	7d08      	ldrb	r0, [r1, #20]
    313e:	7d49      	ldrb	r1, [r1, #21]
    3140:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
    3144:	428a      	cmp	r2, r1
    3146:	d3ee      	bcc.n	3126 <UstalLiczbeZgrzewow+0x6>
    3148:	4a03      	ldr	r2, [pc, #12]	; (3158 <UstalLiczbeZgrzewow+0x38>)
    314a:	7013      	strb	r3, [r2, #0]
	{
		if (par[i].NumerCylindra > 0)
			liczba_zgrzewow++;
	}
}
    314c:	4770      	bx	lr
    314e:	bf00      	nop
    3150:	20001b40 	.word	0x20001b40
    3154:	20000ee4 	.word	0x20000ee4
    3158:	20001f2d 	.word	0x20001f2d

0000315c <NormalizujADC_Pomiar>:

dword NormalizujADC_Pomiar(long wartosc)
{
	dword retval = (dword) wartosc;

	if (wartosc > 15000)
    315c:	f643 2398 	movw	r3, #15000	; 0x3a98
    3160:	4298      	cmp	r0, r3
    3162:	bfcc      	ite	gt
    3164:	4618      	movgt	r0, r3
		retval = 15000;
	else if (wartosc < 0)
    3166:	ea20 70e0 	bicle.w	r0, r0, r0, asr #31
		retval = 0;

	return retval;
}
    316a:	4770      	bx	lr

0000316c <NormalizujADC_AIN>:

dword NormalizujADC_AIN(long wartosc)
{
	dword retval = (dword) wartosc;

	if (wartosc > 10000)
    316c:	f242 7310 	movw	r3, #10000	; 0x2710
    3170:	4298      	cmp	r0, r3
    3172:	bfcc      	ite	gt
    3174:	4618      	movgt	r0, r3
		retval = 10000;
	else if (wartosc < 0)
    3176:	ea20 70e0 	bicle.w	r0, r0, r0, asr #31
		retval = 0;

	return retval;
}
    317a:	4770      	bx	lr

0000317c <Pomiar_Obliczenia>:
void Pomiar_Obliczenia(void)
{
	dword prad, nap, wtop_temp;

	image.ain[0]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc0_suma / adc0_index) - adc0_offset) ));
    317c:	4abe      	ldr	r2, [pc, #760]	; (3478 <Pomiar_Obliczenia+0x2fc>)
    317e:	4bbf      	ldr	r3, [pc, #764]	; (347c <Pomiar_Obliczenia+0x300>)
    3180:	6810      	ldr	r0, [r2, #0]
    3182:	881b      	ldrh	r3, [r3, #0]

	return retval;
}

void Pomiar_Obliczenia(void)
{
    3184:	b570      	push	{r4, r5, r6, lr}
	dword prad, nap, wtop_temp;

	image.ain[0]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc0_suma / adc0_index) - adc0_offset) ));
    3186:	fbb0 f0f3 	udiv	r0, r0, r3
    318a:	3805      	subs	r0, #5
    318c:	f7ff ffe6 	bl	315c <NormalizujADC_Pomiar>

void Pomiar_Obliczenia(void)
{
	dword prad, nap, wtop_temp;

	image.ain[0]
    3190:	f240 56dc 	movw	r6, #1500	; 0x5dc
    3194:	fb06 f300 	mul.w	r3, r6, r0
    3198:	2564      	movs	r5, #100	; 0x64
    319a:	fbb3 f3f5 	udiv	r3, r3, r5
    319e:	4cb8      	ldr	r4, [pc, #736]	; (3480 <Pomiar_Obliczenia+0x304>)
    31a0:	b29b      	uxth	r3, r3
    31a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    31a6:	f894 1052 	ldrb.w	r1, [r4, #82]	; 0x52
    31aa:	0a1b      	lsrs	r3, r3, #8
    31ac:	f884 2052 	strb.w	r2, [r4, #82]	; 0x52
    31b0:	f894 2053 	ldrb.w	r2, [r4, #83]	; 0x53
    31b4:	f884 3053 	strb.w	r3, [r4, #83]	; 0x53
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc0_suma / adc0_index) - adc0_offset) ));
	image.ain[1]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc1_suma / adc1_index) - adc1_offset) ));
    31b8:	4ab2      	ldr	r2, [pc, #712]	; (3484 <Pomiar_Obliczenia+0x308>)
    31ba:	4bb3      	ldr	r3, [pc, #716]	; (3488 <Pomiar_Obliczenia+0x30c>)
    31bc:	6810      	ldr	r0, [r2, #0]
    31be:	881b      	ldrh	r3, [r3, #0]
    31c0:	fbb0 f0f3 	udiv	r0, r0, r3
    31c4:	3805      	subs	r0, #5
    31c6:	f7ff ffc9 	bl	315c <NormalizujADC_Pomiar>
{
	dword prad, nap, wtop_temp;

	image.ain[0]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc0_suma / adc0_index) - adc0_offset) ));
	image.ain[1]
    31ca:	4346      	muls	r6, r0
    31cc:	fbb6 f5f5 	udiv	r5, r6, r5
    31d0:	b2ad      	uxth	r5, r5
    31d2:	f005 03ff 	and.w	r3, r5, #255	; 0xff
    31d6:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
    31da:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
    31de:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
    31e2:	0a2d      	lsrs	r5, r5, #8
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc1_suma / adc1_index) - adc1_offset) ));
	image.ain[2]
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc2_suma / adc2_index) - adc2_offset) ));
    31e4:	4aa9      	ldr	r2, [pc, #676]	; (348c <Pomiar_Obliczenia+0x310>)
    31e6:	4baa      	ldr	r3, [pc, #680]	; (3490 <Pomiar_Obliczenia+0x314>)
{
	dword prad, nap, wtop_temp;

	image.ain[0]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc0_suma / adc0_index) - adc0_offset) ));
	image.ain[1]
    31e8:	f884 5055 	strb.w	r5, [r4, #85]	; 0x55
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc1_suma / adc1_index) - adc1_offset) ));
	image.ain[2]
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc2_suma / adc2_index) - adc2_offset) ));
    31ec:	881b      	ldrh	r3, [r3, #0]
    31ee:	6810      	ldr	r0, [r2, #0]

	image.ain[0]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc0_suma / adc0_index) - adc0_offset) ));
	image.ain[1]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc1_suma / adc1_index) - adc1_offset) ));
	image.ain[2]
    31f0:	f242 46b8 	movw	r6, #9400	; 0x24b8
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc2_suma / adc2_index) - adc2_offset) ));
    31f4:	fbb0 f0f3 	udiv	r0, r0, r3
    31f8:	380a      	subs	r0, #10
    31fa:	f7ff ffb7 	bl	316c <NormalizujADC_AIN>

	image.ain[0]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc0_suma / adc0_index) - adc0_offset) ));
	image.ain[1]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc1_suma / adc1_index) - adc1_offset) ));
	image.ain[2]
    31fe:	fb06 f300 	mul.w	r3, r6, r0
    3202:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
    3206:	fbb3 f3f5 	udiv	r3, r3, r5
    320a:	b29b      	uxth	r3, r3
    320c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    3210:	f894 1056 	ldrb.w	r1, [r4, #86]	; 0x56
    3214:	0a1b      	lsrs	r3, r3, #8
    3216:	f884 2056 	strb.w	r2, [r4, #86]	; 0x56
    321a:	f894 2057 	ldrb.w	r2, [r4, #87]	; 0x57
    321e:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc2_suma / adc2_index) - adc2_offset) ));
	image.ain[3]
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc3_suma / adc3_index) - adc3_offset) ));
    3222:	4a9c      	ldr	r2, [pc, #624]	; (3494 <Pomiar_Obliczenia+0x318>)
    3224:	4b9c      	ldr	r3, [pc, #624]	; (3498 <Pomiar_Obliczenia+0x31c>)
    3226:	6810      	ldr	r0, [r2, #0]
    3228:	881b      	ldrh	r3, [r3, #0]
    322a:	fbb0 f0f3 	udiv	r0, r0, r3
    322e:	380a      	subs	r0, #10
    3230:	f7ff ff9c 	bl	316c <NormalizujADC_AIN>
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc0_suma / adc0_index) - adc0_offset) ));
	image.ain[1]
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc1_suma / adc1_index) - adc1_offset) ));
	image.ain[2]
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc2_suma / adc2_index) - adc2_offset) ));
	image.ain[3]
    3234:	fb06 f300 	mul.w	r3, r6, r0
    3238:	fbb3 f3f5 	udiv	r3, r3, r5
    323c:	b29b      	uxth	r3, r3
    323e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    3242:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
    3246:	0a1b      	lsrs	r3, r3, #8
    3248:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
    324c:	f894 2059 	ldrb.w	r2, [r4, #89]	; 0x59
    3250:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc3_suma / adc3_index) - adc3_offset) ));
	image.ain[4]
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc4_suma / adc4_index) - adc4_offset) ));
    3254:	4a91      	ldr	r2, [pc, #580]	; (349c <Pomiar_Obliczenia+0x320>)
    3256:	4b92      	ldr	r3, [pc, #584]	; (34a0 <Pomiar_Obliczenia+0x324>)
    3258:	6810      	ldr	r0, [r2, #0]
    325a:	881b      	ldrh	r3, [r3, #0]
    325c:	fbb0 f0f3 	udiv	r0, r0, r3
    3260:	380a      	subs	r0, #10
    3262:	f7ff ff83 	bl	316c <NormalizujADC_AIN>
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc1_suma / adc1_index) - adc1_offset) ));
	image.ain[2]
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc2_suma / adc2_index) - adc2_offset) ));
	image.ain[3]
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc3_suma / adc3_index) - adc3_offset) ));
	image.ain[4]
    3266:	4346      	muls	r6, r0
    3268:	fbb6 f5f5 	udiv	r5, r6, r5
    326c:	b2ad      	uxth	r5, r5
    326e:	f005 03ff 	and.w	r3, r5, #255	; 0xff
    3272:	f894 205a 	ldrb.w	r2, [r4, #90]	; 0x5a
    3276:	f884 305a 	strb.w	r3, [r4, #90]	; 0x5a
    327a:	f894 305b 	ldrb.w	r3, [r4, #91]	; 0x5b
    327e:	0a2d      	lsrs	r5, r5, #8
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc4_suma / adc4_index) - adc4_offset) ));
	image.ain[5] = ((adct_suma / adct_index) - adct_offset);
    3280:	4b88      	ldr	r3, [pc, #544]	; (34a4 <Pomiar_Obliczenia+0x328>)
    3282:	4a89      	ldr	r2, [pc, #548]	; (34a8 <Pomiar_Obliczenia+0x32c>)
			= ANALOG_ADC_POMIAR(NormalizujADC_Pomiar( ((adc1_suma / adc1_index) - adc1_offset) ));
	image.ain[2]
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc2_suma / adc2_index) - adc2_offset) ));
	image.ain[3]
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc3_suma / adc3_index) - adc3_offset) ));
	image.ain[4]
    3284:	f884 505b 	strb.w	r5, [r4, #91]	; 0x5b
			= ANALOG_ADC_AIN(NormalizujADC_AIN( ((adc4_suma / adc4_index) - adc4_offset) ));
	image.ain[5] = ((adct_suma / adct_index) - adct_offset);
    3288:	6812      	ldr	r2, [r2, #0]
    328a:	881b      	ldrh	r3, [r3, #0]
    328c:	f894 105c 	ldrb.w	r1, [r4, #92]	; 0x5c
    3290:	fbb2 f3f3 	udiv	r3, r2, r3
    3294:	b29b      	uxth	r3, r3
    3296:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    329a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    329e:	0a1b      	lsrs	r3, r3, #8
    32a0:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
    32a4:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

	//
	// Przeliczenie temperatury
	//
	image.sm[SM_TEMPERATURA_UC] = (ADC_TEMP(image.ain[5]));
    32a8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    32ac:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
    32b0:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
    32b4:	f005 f984 	bl	85c0 <__aeabi_i2d>
    32b8:	a36b      	add	r3, pc, #428	; (adr r3, 3468 <Pomiar_Obliczenia+0x2ec>)
    32ba:	e9d3 2300 	ldrd	r2, r3, [r3]
    32be:	f005 f9e5 	bl	868c <__aeabi_dmul>
    32c2:	2200      	movs	r2, #0
    32c4:	4b79      	ldr	r3, [pc, #484]	; (34ac <Pomiar_Obliczenia+0x330>)
    32c6:	f005 f9e1 	bl	868c <__aeabi_dmul>
    32ca:	a369      	add	r3, pc, #420	; (adr r3, 3470 <Pomiar_Obliczenia+0x2f4>)
    32cc:	e9d3 2300 	ldrd	r2, r3, [r3]
    32d0:	f005 f82a 	bl	8328 <__adddf3>
    32d4:	f005 fbec 	bl	8ab0 <__aeabi_d2uiz>
    32d8:	b280      	uxth	r0, r0
    32da:	f000 03ff 	and.w	r3, r0, #255	; 0xff
    32de:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
    32e2:	0a00      	lsrs	r0, r0, #8
    32e4:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    32e8:	f894 3031 	ldrb.w	r3, [r4, #49]	; 0x31

	//
	// Tylko do testw warto kta
	// Tworzenie wykresu wzorcowego
	//
	if (wykres_index < WYKRES_TAB_SIZE)
    32ec:	4b70      	ldr	r3, [pc, #448]	; (34b0 <Pomiar_Obliczenia+0x334>)
	image.ain[5] = ((adct_suma / adct_index) - adct_offset);

	//
	// Przeliczenie temperatury
	//
	image.sm[SM_TEMPERATURA_UC] = (ADC_TEMP(image.ain[5]));
    32ee:	f884 0031 	strb.w	r0, [r4, #49]	; 0x31

	//
	// Tylko do testw warto kta
	// Tworzenie wykresu wzorcowego
	//
	if (wykres_index < WYKRES_TAB_SIZE)
    32f2:	781a      	ldrb	r2, [r3, #0]
    32f4:	2a63      	cmp	r2, #99	; 0x63
    32f6:	f200 809a 	bhi.w	342e <Pomiar_Obliczenia+0x2b2>
	{
		if (p_stanprocesu == ETPROC_ZGRZEWANIE_PODGRZEWANIE || p_stanprocesu
    32fa:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    32fe:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
    3302:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    3306:	2b0a      	cmp	r3, #10
    3308:	d00f      	beq.n	332a <Pomiar_Obliczenia+0x1ae>
    330a:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    330e:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
    3312:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    3316:	2b0c      	cmp	r3, #12
    3318:	d007      	beq.n	332a <Pomiar_Obliczenia+0x1ae>
				== ETPROC_ZGRZEWANIE_ZGRZEWANIE || p_stanprocesu
    331a:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    331e:	f894 102f 	ldrb.w	r1, [r4, #47]	; 0x2f
    3322:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
	// Tylko do testw warto kta
	// Tworzenie wykresu wzorcowego
	//
	if (wykres_index < WYKRES_TAB_SIZE)
	{
		if (p_stanprocesu == ETPROC_ZGRZEWANIE_PODGRZEWANIE || p_stanprocesu
    3326:	2b0f      	cmp	r3, #15
    3328:	d108      	bne.n	333c <Pomiar_Obliczenia+0x1c0>
				== ETPROC_ZGRZEWANIE_ZGRZEWANIE || p_stanprocesu
				== ETPROC_ZGRZEWANIE_DOGRZEWANIE)
		{
			wykres_wzor[wykres_index] = (KAT_MIN_TIME - kat) * 6;
    332a:	4b62      	ldr	r3, [pc, #392]	; (34b4 <Pomiar_Obliczenia+0x338>)
    332c:	8819      	ldrh	r1, [r3, #0]
    332e:	2306      	movs	r3, #6
    3330:	b289      	uxth	r1, r1
    3332:	f1c1 01af 	rsb	r1, r1, #175	; 0xaf
    3336:	4359      	muls	r1, r3
    3338:	4b5f      	ldr	r3, [pc, #380]	; (34b8 <Pomiar_Obliczenia+0x33c>)
    333a:	e002      	b.n	3342 <Pomiar_Obliczenia+0x1c6>
		}
		else
		{
			wykres_wzor[wykres_index] = 0;
    333c:	4b5e      	ldr	r3, [pc, #376]	; (34b8 <Pomiar_Obliczenia+0x33c>)
    333e:	f04f 0100 	mov.w	r1, #0
    3342:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		}

		//
		// Tworzenie wykresu prdu i wartoci
		//
		if ((p_stanprocesu >= ETPROC_ZGRZEWANIE_PODGRZEWANIE) && (p_stanprocesu
    3346:	4b4e      	ldr	r3, [pc, #312]	; (3480 <Pomiar_Obliczenia+0x304>)
    3348:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    334c:	f893 002f 	ldrb.w	r0, [r3, #47]	; 0x2f
    3350:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    3354:	2909      	cmp	r1, #9
    3356:	d96a      	bls.n	342e <Pomiar_Obliczenia+0x2b2>
    3358:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    335c:	f893 002f 	ldrb.w	r0, [r3, #47]	; 0x2f
    3360:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    3364:	2910      	cmp	r1, #16
    3366:	d862      	bhi.n	342e <Pomiar_Obliczenia+0x2b2>
				<= ETPROC_ZGRZEWANIE_DOCISK_KONCOWY))
		{
			prad = wykres_prad[wykres_index] = image.ain[0];
    3368:	f893 1052 	ldrb.w	r1, [r3, #82]	; 0x52
    336c:	f893 0053 	ldrb.w	r0, [r3, #83]	; 0x53
			nap = wykres_nap[wykres_index] = image.ain[1];
    3370:	4c52      	ldr	r4, [pc, #328]	; (34bc <Pomiar_Obliczenia+0x340>)
		// Tworzenie wykresu prdu i wartoci
		//
		if ((p_stanprocesu >= ETPROC_ZGRZEWANIE_PODGRZEWANIE) && (p_stanprocesu
				<= ETPROC_ZGRZEWANIE_DOCISK_KONCOWY))
		{
			prad = wykres_prad[wykres_index] = image.ain[0];
    3372:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
    3376:	4952      	ldr	r1, [pc, #328]	; (34c0 <Pomiar_Obliczenia+0x344>)
    3378:	f821 0012 	strh.w	r0, [r1, r2, lsl #1]
			nap = wykres_nap[wykres_index] = image.ain[1];
    337c:	f893 1054 	ldrb.w	r1, [r3, #84]	; 0x54
    3380:	f893 c055 	ldrb.w	ip, [r3, #85]	; 0x55
    3384:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    3388:	f824 1012 	strh.w	r1, [r4, r2, lsl #1]

			if (image.ain[3] > p_wtopienie_poczatkowe)
    338c:	f893 c058 	ldrb.w	ip, [r3, #88]	; 0x58
    3390:	f893 4059 	ldrb.w	r4, [r3, #89]	; 0x59
    3394:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    3398:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
    339c:	f893 5039 	ldrb.w	r5, [r3, #57]	; 0x39
    33a0:	ea4c 2c05 	orr.w	ip, ip, r5, lsl #8
    33a4:	4564      	cmp	r4, ip
    33a6:	d90a      	bls.n	33be <Pomiar_Obliczenia+0x242>
				wtop_temp = image.ain[3] - p_wtopienie_poczatkowe;
    33a8:	f893 c058 	ldrb.w	ip, [r3, #88]	; 0x58
    33ac:	f893 4059 	ldrb.w	r4, [r3, #89]	; 0x59
    33b0:	ea4c 2c04 	orr.w	ip, ip, r4, lsl #8
    33b4:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
    33b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
    33bc:	e009      	b.n	33d2 <Pomiar_Obliczenia+0x256>
			else
				wtop_temp = p_wtopienie_poczatkowe - image.ain[3];
    33be:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
    33c2:	f893 4039 	ldrb.w	r4, [r3, #57]	; 0x39
    33c6:	ea4c 2c04 	orr.w	ip, ip, r4, lsl #8
    33ca:	f893 4058 	ldrb.w	r4, [r3, #88]	; 0x58
    33ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
    33d2:	ea44 2303 	orr.w	r3, r4, r3, lsl #8

			// Szukamy max i zapisujemy w tab wykresu
			if (wtop_temp > wtop)
    33d6:	4c3b      	ldr	r4, [pc, #236]	; (34c4 <Pomiar_Obliczenia+0x348>)
			nap = wykres_nap[wykres_index] = image.ain[1];

			if (image.ain[3] > p_wtopienie_poczatkowe)
				wtop_temp = image.ain[3] - p_wtopienie_poczatkowe;
			else
				wtop_temp = p_wtopienie_poczatkowe - image.ain[3];
    33d8:	ebc3 030c 	rsb	r3, r3, ip

			// Szukamy max i zapisujemy w tab wykresu
			if (wtop_temp > wtop)
    33dc:	6825      	ldr	r5, [r4, #0]
    33de:	42ab      	cmp	r3, r5
				wtop = wtop_temp;
    33e0:	bf88      	it	hi
    33e2:	6023      	strhi	r3, [r4, #0]

			wykres_wtopienia[wykres_index] = wtop;
    33e4:	4c37      	ldr	r4, [pc, #220]	; (34c4 <Pomiar_Obliczenia+0x348>)
    33e6:	4b38      	ldr	r3, [pc, #224]	; (34c8 <Pomiar_Obliczenia+0x34c>)
    33e8:	8824      	ldrh	r4, [r4, #0]
    33ea:	f823 4012 	strh.w	r4, [r3, r2, lsl #1]

			// Zwiekszenie indexu indexu
			if (wykres_index < WYKRES_TAB_SIZE)
				wykres_index++;
    33ee:	4b30      	ldr	r3, [pc, #192]	; (34b0 <Pomiar_Obliczenia+0x334>)
    33f0:	3201      	adds	r2, #1
    33f2:	701a      	strb	r2, [r3, #0]

			if ((p_stanprocesu > ETPROC_ZGRZEWANIE_DOCISK_WSTEPNY)
    33f4:	4b22      	ldr	r3, [pc, #136]	; (3480 <Pomiar_Obliczenia+0x304>)
    33f6:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    33fa:	f893 c02f 	ldrb.w	ip, [r3, #47]	; 0x2f
    33fe:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
    3402:	2a09      	cmp	r2, #9
    3404:	d913      	bls.n	342e <Pomiar_Obliczenia+0x2b2>
					&& (p_stanprocesu < ETPROC_ZGRZEWANIE_DOCISK_KONCOWY))
    3406:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    340a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
    340e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8

			// Zwiekszenie indexu indexu
			if (wykres_index < WYKRES_TAB_SIZE)
				wykres_index++;

			if ((p_stanprocesu > ETPROC_ZGRZEWANIE_DOCISK_WSTEPNY)
    3412:	2b0f      	cmp	r3, #15
    3414:	d80b      	bhi.n	342e <Pomiar_Obliczenia+0x2b2>
					&& (p_stanprocesu < ETPROC_ZGRZEWANIE_DOCISK_KONCOWY))
			{
				pomiar_polokres_prad += prad;
    3416:	4b2d      	ldr	r3, [pc, #180]	; (34cc <Pomiar_Obliczenia+0x350>)
    3418:	681a      	ldr	r2, [r3, #0]
    341a:	1880      	adds	r0, r0, r2
    341c:	6018      	str	r0, [r3, #0]
				pomiar_polokres_nap += nap;
    341e:	4b2c      	ldr	r3, [pc, #176]	; (34d0 <Pomiar_Obliczenia+0x354>)
    3420:	681a      	ldr	r2, [r3, #0]
    3422:	1889      	adds	r1, r1, r2
    3424:	6019      	str	r1, [r3, #0]
				pomiar_numer_zmierzonego_polokresu++;
    3426:	4b2b      	ldr	r3, [pc, #172]	; (34d4 <Pomiar_Obliczenia+0x358>)
    3428:	781a      	ldrb	r2, [r3, #0]
    342a:	3201      	adds	r2, #1
    342c:	701a      	strb	r2, [r3, #0]
	}

	//
	// Na koniec czyszczenie rejestrw
	//
	adc0_suma = 0;
    342e:	4a12      	ldr	r2, [pc, #72]	; (3478 <Pomiar_Obliczenia+0x2fc>)
    3430:	2300      	movs	r3, #0
    3432:	6013      	str	r3, [r2, #0]
	adc1_suma = 0;
    3434:	4a13      	ldr	r2, [pc, #76]	; (3484 <Pomiar_Obliczenia+0x308>)
    3436:	6013      	str	r3, [r2, #0]
	adc2_suma = 0;
    3438:	4a14      	ldr	r2, [pc, #80]	; (348c <Pomiar_Obliczenia+0x310>)
    343a:	6013      	str	r3, [r2, #0]
	adc3_suma = 0;
    343c:	4a15      	ldr	r2, [pc, #84]	; (3494 <Pomiar_Obliczenia+0x318>)
    343e:	6013      	str	r3, [r2, #0]
	adc4_suma = 0;
    3440:	4a16      	ldr	r2, [pc, #88]	; (349c <Pomiar_Obliczenia+0x320>)
    3442:	6013      	str	r3, [r2, #0]
	adct_suma = 0;
    3444:	4a18      	ldr	r2, [pc, #96]	; (34a8 <Pomiar_Obliczenia+0x32c>)
    3446:	6013      	str	r3, [r2, #0]
	adc0_index = 0;
    3448:	4a0c      	ldr	r2, [pc, #48]	; (347c <Pomiar_Obliczenia+0x300>)
    344a:	8013      	strh	r3, [r2, #0]
	adc1_index = 0;
    344c:	4a0e      	ldr	r2, [pc, #56]	; (3488 <Pomiar_Obliczenia+0x30c>)
    344e:	8013      	strh	r3, [r2, #0]
	adc2_index = 0;
    3450:	4a0f      	ldr	r2, [pc, #60]	; (3490 <Pomiar_Obliczenia+0x314>)
    3452:	8013      	strh	r3, [r2, #0]
	adc3_index = 0;
    3454:	4a10      	ldr	r2, [pc, #64]	; (3498 <Pomiar_Obliczenia+0x31c>)
    3456:	8013      	strh	r3, [r2, #0]
	adc4_index = 0;
    3458:	4a11      	ldr	r2, [pc, #68]	; (34a0 <Pomiar_Obliczenia+0x324>)
    345a:	8013      	strh	r3, [r2, #0]
	adct_index = 0;
    345c:	4a11      	ldr	r2, [pc, #68]	; (34a4 <Pomiar_Obliczenia+0x328>)
    345e:	8013      	strh	r3, [r2, #0]
}
    3460:	bd70      	pop	{r4, r5, r6, pc}
    3462:	bf00      	nop
    3464:	f3af 8000 	nop.w
    3468:	00000000 	.word	0x00000000
    346c:	406c2000 	.word	0x406c2000
    3470:	00000000 	.word	0x00000000
    3474:	40627000 	.word	0x40627000
    3478:	20001f18 	.word	0x20001f18
    347c:	2000176c 	.word	0x2000176c
    3480:	20000ee4 	.word	0x20000ee4
    3484:	20001f10 	.word	0x20001f10
    3488:	20002166 	.word	0x20002166
    348c:	20001f20 	.word	0x20001f20
    3490:	20002688 	.word	0x20002688
    3494:	200022d0 	.word	0x200022d0
    3498:	2000215e 	.word	0x2000215e
    349c:	2000169c 	.word	0x2000169c
    34a0:	200016a0 	.word	0x200016a0
    34a4:	20001f14 	.word	0x20001f14
    34a8:	2000251c 	.word	0x2000251c
    34ac:	bf500000 	.word	0xbf500000
    34b0:	20001f26 	.word	0x20001f26
    34b4:	20001698 	.word	0x20001698
    34b8:	200022e0 	.word	0x200022e0
    34bc:	200016a4 	.word	0x200016a4
    34c0:	200018d4 	.word	0x200018d4
    34c4:	2000250c 	.word	0x2000250c
    34c8:	20001f34 	.word	0x20001f34
    34cc:	20002520 	.word	0x20002520
    34d0:	20001f28 	.word	0x20001f28
    34d4:	2000012c 	.word	0x2000012c

000034d8 <KontrolaNakretki>:
//*****************************************************************************
// Mruganie z przerwania Proces Int 20kHz
//*****************************************************************************

void KontrolaNakretki(void)
{
    34d8:	b530      	push	{r4, r5, lr}
	if (GET_REFERUJ_CYLINDER == false)
    34da:	4b37      	ldr	r3, [pc, #220]	; (35b8 <KontrolaNakretki+0xe0>)
    34dc:	7e1a      	ldrb	r2, [r3, #24]
    34de:	7e59      	ldrb	r1, [r3, #25]
    34e0:	f012 0f02 	tst.w	r2, #2
    34e4:	d14b      	bne.n	357e <KontrolaNakretki+0xa6>
	{
		if ((p_cylinder_akt >= (par[p_aktualny_program].PozycjaCylindraDol
    34e6:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
    34ea:	f893 c059 	ldrb.w	ip, [r3, #89]	; 0x59
    34ee:	213c      	movs	r1, #60	; 0x3c
    34f0:	ea42 2c0c 	orr.w	ip, r2, ip, lsl #8
    34f4:	f893 2020 	ldrb.w	r2, [r3, #32]
    34f8:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
    34fc:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
				- par[p_aktualny_program].PozycjaCylindraDolTolerancja))
    3500:	f893 2020 	ldrb.w	r2, [r3, #32]
    3504:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    3508:	ea42 2404 	orr.w	r4, r2, r4, lsl #8

void KontrolaNakretki(void)
{
	if (GET_REFERUJ_CYLINDER == false)
	{
		if ((p_cylinder_akt >= (par[p_aktualny_program].PozycjaCylindraDol
    350c:	4a2b      	ldr	r2, [pc, #172]	; (35bc <KontrolaNakretki+0xe4>)
    350e:	fb01 2000 	mla	r0, r1, r0, r2
    3512:	fb01 2404 	mla	r4, r1, r4, r2
    3516:	3010      	adds	r0, #16
    3518:	78c5      	ldrb	r5, [r0, #3]
    351a:	6964      	ldr	r4, [r4, #20]
    351c:	7900      	ldrb	r0, [r0, #4]
    351e:	f3c4 240f 	ubfx	r4, r4, #8, #16
    3522:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
    3526:	1b00      	subs	r0, r0, r4
    3528:	4584      	cmp	ip, r0
    352a:	db20      	blt.n	356e <KontrolaNakretki+0x96>
				- par[p_aktualny_program].PozycjaCylindraDolTolerancja))
				&& (p_cylinder_akt
    352c:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
    3530:	f893 c059 	ldrb.w	ip, [r3, #89]	; 0x59
    3534:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
						<= (par[p_aktualny_program].PozycjaCylindraDol
    3538:	f893 c020 	ldrb.w	ip, [r3, #32]
    353c:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    3540:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
								+ par[p_aktualny_program].PozycjaCylindraDolTolerancja)))
    3544:	f893 c020 	ldrb.w	ip, [r3, #32]
    3548:	f893 5021 	ldrb.w	r5, [r3, #33]	; 0x21
    354c:	ea4c 2505 	orr.w	r5, ip, r5, lsl #8

void KontrolaNakretki(void)
{
	if (GET_REFERUJ_CYLINDER == false)
	{
		if ((p_cylinder_akt >= (par[p_aktualny_program].PozycjaCylindraDol
    3550:	fb01 2505 	mla	r5, r1, r5, r2
    3554:	fb01 2204 	mla	r2, r1, r4, r2
    3558:	3210      	adds	r2, #16
    355a:	78d1      	ldrb	r1, [r2, #3]
    355c:	696d      	ldr	r5, [r5, #20]
    355e:	7912      	ldrb	r2, [r2, #4]
    3560:	f3c5 2c0f 	ubfx	ip, r5, #8, #16
    3564:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
    3568:	4462      	add	r2, ip
    356a:	4290      	cmp	r0, r2
    356c:	dd07      	ble.n	357e <KontrolaNakretki+0xa6>
				&& (p_cylinder_akt
						<= (par[p_aktualny_program].PozycjaCylindraDol
								+ par[p_aktualny_program].PozycjaCylindraDolTolerancja)))
			SET_NAKR_POZ;
		else
			RESET_NAKR_POZ;
    356e:	4b12      	ldr	r3, [pc, #72]	; (35b8 <KontrolaNakretki+0xe0>)
    3570:	7e1a      	ldrb	r2, [r3, #24]
    3572:	7e59      	ldrb	r1, [r3, #25]
    3574:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    3578:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
    357c:	e007      	b.n	358e <KontrolaNakretki+0xb6>
	}
	else
		SET_NAKR_POZ;
    357e:	7e1a      	ldrb	r2, [r3, #24]
    3580:	7e59      	ldrb	r1, [r3, #25]
    3582:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    3586:	f042 0208 	orr.w	r2, r2, #8
    358a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    358e:	7e18      	ldrb	r0, [r3, #24]
    3590:	0a12      	lsrs	r2, r2, #8
    3592:	7619      	strb	r1, [r3, #24]
    3594:	7e59      	ldrb	r1, [r3, #25]
    3596:	765a      	strb	r2, [r3, #25]
	 RESET_NAKR_WYD;
	 }
	 else
	 SET_NAKR_WYD;
	 */
	SET_NAKR_WYD;
    3598:	4b07      	ldr	r3, [pc, #28]	; (35b8 <KontrolaNakretki+0xe0>)
    359a:	7e1a      	ldrb	r2, [r3, #24]
    359c:	7e59      	ldrb	r1, [r3, #25]
    359e:	7e18      	ldrb	r0, [r3, #24]
    35a0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    35a4:	f042 0210 	orr.w	r2, r2, #16
    35a8:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    35ac:	7619      	strb	r1, [r3, #24]
    35ae:	0a12      	lsrs	r2, r2, #8
    35b0:	7e59      	ldrb	r1, [r3, #25]
    35b2:	765a      	strb	r2, [r3, #25]
}
    35b4:	bd30      	pop	{r4, r5, pc}
    35b6:	bf00      	nop
    35b8:	20000ee4 	.word	0x20000ee4
    35bc:	20001b40 	.word	0x20001b40

000035c0 <ResetReferencjiPradu>:

void ResetReferencjiPradu(byte wartosc)
{
    35c0:	b530      	push	{r4, r5, lr}
	int i, j;

	if (wartosc == 0)
		wartosc = 1;

	p_ref_cnt_prad = ref_prad_cnt0 = wartosc;
    35c2:	4b16      	ldr	r3, [pc, #88]	; (361c <ResetReferencjiPradu+0x5c>)

void ResetReferencjiPradu(byte wartosc)
{
	int i, j;

	if (wartosc == 0)
    35c4:	2800      	cmp	r0, #0
    35c6:	bf08      	it	eq
    35c8:	2001      	moveq	r0, #1
		wartosc = 1;

	p_ref_cnt_prad = ref_prad_cnt0 = wartosc;
    35ca:	7058      	strb	r0, [r3, #1]
    35cc:	4b14      	ldr	r3, [pc, #80]	; (3620 <ResetReferencjiPradu+0x60>)
    35ce:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    35d2:	7e9a      	ldrb	r2, [r3, #26]
    35d4:	7698      	strb	r0, [r3, #26]
    35d6:	7eda      	ldrb	r2, [r3, #27]
    35d8:	2200      	movs	r2, #0
    35da:	76da      	strb	r2, [r3, #27]
    35dc:	4613      	mov	r3, r2
    35de:	e00f      	b.n	3600 <ResetReferencjiPradu+0x40>

	for (i = 0; i < 16; i++)
	{
		for (j = 0; j < REF_TAB_SIZE; j++)
    35e0:	3101      	adds	r1, #1
		{
			RefTabWtopienie[i][j] = 0;
    35e2:	f04f 0c00 	mov.w	ip, #0

	p_ref_cnt_prad = ref_prad_cnt0 = wartosc;

	for (i = 0; i < 16; i++)
	{
		for (j = 0; j < REF_TAB_SIZE; j++)
    35e6:	290b      	cmp	r1, #11
		{
			RefTabWtopienie[i][j] = 0;
    35e8:	f825 cb02 	strh.w	ip, [r5], #2
			RefTabPrad[i][j] = 0;
    35ec:	f824 cb02 	strh.w	ip, [r4], #2
			RefTabNapiecie[i][j] = 0;
    35f0:	f820 cb02 	strh.w	ip, [r0], #2
			RefTabEnergia[i][j] = 0;
    35f4:	f822 cb02 	strh.w	ip, [r2], #2

	p_ref_cnt_prad = ref_prad_cnt0 = wartosc;

	for (i = 0; i < 16; i++)
	{
		for (j = 0; j < REF_TAB_SIZE; j++)
    35f8:	d1f2      	bne.n	35e0 <ResetReferencjiPradu+0x20>
	if (wartosc == 0)
		wartosc = 1;

	p_ref_cnt_prad = ref_prad_cnt0 = wartosc;

	for (i = 0; i < 16; i++)
    35fa:	3301      	adds	r3, #1
    35fc:	2b10      	cmp	r3, #16
    35fe:	d00b      	beq.n	3618 <ResetReferencjiPradu+0x58>
    3600:	2216      	movs	r2, #22
    3602:	435a      	muls	r2, r3
    3604:	4907      	ldr	r1, [pc, #28]	; (3624 <ResetReferencjiPradu+0x64>)
    3606:	4d08      	ldr	r5, [pc, #32]	; (3628 <ResetReferencjiPradu+0x68>)
    3608:	4c08      	ldr	r4, [pc, #32]	; (362c <ResetReferencjiPradu+0x6c>)
    360a:	4809      	ldr	r0, [pc, #36]	; (3630 <ResetReferencjiPradu+0x70>)
    360c:	18ad      	adds	r5, r5, r2
    360e:	18a4      	adds	r4, r4, r2
    3610:	1880      	adds	r0, r0, r2
    3612:	188a      	adds	r2, r1, r2
    3614:	2100      	movs	r1, #0
    3616:	e7e3      	b.n	35e0 <ResetReferencjiPradu+0x20>
    3618:	bd30      	pop	{r4, r5, pc}
    361a:	bf00      	nop
    361c:	2000012c 	.word	0x2000012c
    3620:	20000ee4 	.word	0x20000ee4
    3624:	200019a4 	.word	0x200019a4
    3628:	200023ac 	.word	0x200023ac
    362c:	20001770 	.word	0x20001770
    3630:	20002528 	.word	0x20002528

00003634 <ResetReferencjiCylindra>:
	int i, j;

	if (wartosc == 0)
		wartosc = 1;

	p_cylinder_gora = p_cylinder_akt;
    3634:	4b18      	ldr	r3, [pc, #96]	; (3698 <ResetReferencjiCylindra+0x64>)

void ResetReferencjiCylindra(byte wartosc)
{
	int i, j;

	if (wartosc == 0)
    3636:	2800      	cmp	r0, #0
    3638:	bf08      	it	eq
    363a:	2001      	moveq	r0, #1
		wartosc = 1;

	p_cylinder_gora = p_cylinder_akt;
    363c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
    3640:	f893 1059 	ldrb.w	r1, [r3, #89]	; 0x59
    3644:	f893 c016 	ldrb.w	ip, [r3, #22]
    3648:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    364c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    3650:	7599      	strb	r1, [r3, #22]
    3652:	0a12      	lsrs	r2, r2, #8
    3654:	7dd9      	ldrb	r1, [r3, #23]
    3656:	75da      	strb	r2, [r3, #23]
	p_ref_cnt_nakr = ref_nakr_cnt0 = wartosc;
    3658:	4a10      	ldr	r2, [pc, #64]	; (369c <ResetReferencjiCylindra+0x68>)
    365a:	7090      	strb	r0, [r2, #2]
    365c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    3660:	7f1a      	ldrb	r2, [r3, #28]
    3662:	7718      	strb	r0, [r3, #28]
    3664:	7f5a      	ldrb	r2, [r3, #29]
    3666:	2200      	movs	r2, #0
    3668:	775a      	strb	r2, [r3, #29]
    366a:	4613      	mov	r3, r2
    366c:	e00b      	b.n	3686 <ResetReferencjiCylindra+0x52>

	for (i = 0; i < 16; i++)
	{
		for (j = 0; j < REF_TAB_SIZE; j++)
    366e:	3201      	adds	r2, #1
		{
			RefTabCylinder[i][j] = 0;
    3670:	f04f 0c00 	mov.w	ip, #0
	p_cylinder_gora = p_cylinder_akt;
	p_ref_cnt_nakr = ref_nakr_cnt0 = wartosc;

	for (i = 0; i < 16; i++)
	{
		for (j = 0; j < REF_TAB_SIZE; j++)
    3674:	2a0b      	cmp	r2, #11
		{
			RefTabCylinder[i][j] = 0;
    3676:	f820 cb02 	strh.w	ip, [r0], #2
			RefTabWydmuch[i][j] = 0;
    367a:	f821 cb02 	strh.w	ip, [r1], #2
	p_cylinder_gora = p_cylinder_akt;
	p_ref_cnt_nakr = ref_nakr_cnt0 = wartosc;

	for (i = 0; i < 16; i++)
	{
		for (j = 0; j < REF_TAB_SIZE; j++)
    367e:	d1f6      	bne.n	366e <ResetReferencjiCylindra+0x3a>
		wartosc = 1;

	p_cylinder_gora = p_cylinder_akt;
	p_ref_cnt_nakr = ref_nakr_cnt0 = wartosc;

	for (i = 0; i < 16; i++)
    3680:	3301      	adds	r3, #1
    3682:	2b10      	cmp	r3, #16
    3684:	d007      	beq.n	3696 <ResetReferencjiCylindra+0x62>
    3686:	2116      	movs	r1, #22
    3688:	4359      	muls	r1, r3
    368a:	4a05      	ldr	r2, [pc, #20]	; (36a0 <ResetReferencjiCylindra+0x6c>)
    368c:	4805      	ldr	r0, [pc, #20]	; (36a4 <ResetReferencjiCylindra+0x70>)
    368e:	1840      	adds	r0, r0, r1
    3690:	1851      	adds	r1, r2, r1
    3692:	2200      	movs	r2, #0
    3694:	e7eb      	b.n	366e <ResetReferencjiCylindra+0x3a>
    3696:	4770      	bx	lr
    3698:	20000ee4 	.word	0x20000ee4
    369c:	2000012c 	.word	0x2000012c
    36a0:	20002170 	.word	0x20002170
    36a4:	20001ffc 	.word	0x20001ffc

000036a8 <RozkazAkcja>:

//*****************************************************************************
// Obsluga rozkazw bezporednich wysanych przez Modbusa
//*****************************************************************************
void RozkazAkcja(byte adres, byte wartosc)
{
    36a8:	4603      	mov	r3, r0
	switch (adres)
    36aa:	2b0d      	cmp	r3, #13

//*****************************************************************************
// Obsluga rozkazw bezporednich wysanych przez Modbusa
//*****************************************************************************
void RozkazAkcja(byte adres, byte wartosc)
{
    36ac:	4608      	mov	r0, r1
	switch (adres)
    36ae:	d002      	beq.n	36b6 <RozkazAkcja+0xe>
    36b0:	2b0e      	cmp	r3, #14
    36b2:	d135      	bne.n	3720 <RozkazAkcja+0x78>
    36b4:	e017      	b.n	36e6 <RozkazAkcja+0x3e>
	//
	// Referencja prdu
	//
	case 0x0d:

		if (GET_REFERUJ_PRAD)
    36b6:	4b1b      	ldr	r3, [pc, #108]	; (3724 <RozkazAkcja+0x7c>)
    36b8:	7e1a      	ldrb	r2, [r3, #24]
    36ba:	7e59      	ldrb	r1, [r3, #25]
    36bc:	f012 0f01 	tst.w	r2, #1
		{
			RESET_REFERUJ_PRAD;
    36c0:	7e1a      	ldrb	r2, [r3, #24]
    36c2:	7e59      	ldrb	r1, [r3, #25]
    36c4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	//
	// Referencja prdu
	//
	case 0x0d:

		if (GET_REFERUJ_PRAD)
    36c8:	d002      	beq.n	36d0 <RozkazAkcja+0x28>
		{
			RESET_REFERUJ_PRAD;
    36ca:	f002 01fe 	and.w	r1, r2, #254	; 0xfe
    36ce:	e016      	b.n	36fe <RozkazAkcja+0x56>
			//ResetReferencjiPradu(wartosc);
		}
		else
		{
			SET_REFERUJ_PRAD;
    36d0:	f042 0201 	orr.w	r2, r2, #1
    36d4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    36d8:	f893 c018 	ldrb.w	ip, [r3, #24]
    36dc:	7619      	strb	r1, [r3, #24]
    36de:	7e59      	ldrb	r1, [r3, #25]
    36e0:	0a12      	lsrs	r2, r2, #8
    36e2:	765a      	strb	r2, [r3, #25]
			ResetReferencjiPradu(wartosc);
    36e4:	e76c      	b.n	35c0 <ResetReferencjiPradu>

		//
		// Referencja nakrtek
		//
	case 0x0e:
		if (GET_REFERUJ_CYLINDER)
    36e6:	4b0f      	ldr	r3, [pc, #60]	; (3724 <RozkazAkcja+0x7c>)
    36e8:	7e1a      	ldrb	r2, [r3, #24]
    36ea:	7e59      	ldrb	r1, [r3, #25]
    36ec:	f012 0f02 	tst.w	r2, #2
		{
			RESET_REFERUJ_CYLINDER;
    36f0:	7e1a      	ldrb	r2, [r3, #24]
    36f2:	7e59      	ldrb	r1, [r3, #25]
    36f4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

		//
		// Referencja nakrtek
		//
	case 0x0e:
		if (GET_REFERUJ_CYLINDER)
    36f8:	d007      	beq.n	370a <RozkazAkcja+0x62>
		{
			RESET_REFERUJ_CYLINDER;
    36fa:	f002 01fd 	and.w	r1, r2, #253	; 0xfd
    36fe:	7e18      	ldrb	r0, [r3, #24]
    3700:	0a12      	lsrs	r2, r2, #8
    3702:	7619      	strb	r1, [r3, #24]
    3704:	7e59      	ldrb	r1, [r3, #25]
    3706:	765a      	strb	r2, [r3, #25]
    3708:	4770      	bx	lr
			//ResetReferencjiCylindra(wartosc);
		}
		else
		{
			SET_REFERUJ_CYLINDER;
    370a:	f042 0202 	orr.w	r2, r2, #2
    370e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    3712:	f893 c018 	ldrb.w	ip, [r3, #24]
    3716:	7619      	strb	r1, [r3, #24]
    3718:	7e59      	ldrb	r1, [r3, #25]
    371a:	0a12      	lsrs	r2, r2, #8
    371c:	765a      	strb	r2, [r3, #25]
			ResetReferencjiCylindra(wartosc);
    371e:	e789      	b.n	3634 <ResetReferencjiCylindra>
    3720:	4770      	bx	lr
    3722:	bf00      	nop
    3724:	20000ee4 	.word	0x20000ee4

00003728 <Oblicz_Ref_Nakr>:
//*****************************************************************************
// Obliczanie redniej z pomiarw referencyjnych referowania
//*****************************************************************************

void Oblicz_Ref_Nakr()
{
    3728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int i, j;

	dword srednia_cylinder = 0, srednia_wydmuch = 0;
	word min_cyl, min_wyd, max_cyl, max_wyd;

	if (ref_nakr_cnt0 > 0)
    372c:	4ba9      	ldr	r3, [pc, #676]	; (39d4 <Oblicz_Ref_Nakr+0x2ac>)
//*****************************************************************************
// Obliczanie redniej z pomiarw referencyjnych referowania
//*****************************************************************************

void Oblicz_Ref_Nakr()
{
    372e:	b085      	sub	sp, #20
	int i, j;

	dword srednia_cylinder = 0, srednia_wydmuch = 0;
	word min_cyl, min_wyd, max_cyl, max_wyd;

	if (ref_nakr_cnt0 > 0)
    3730:	789e      	ldrb	r6, [r3, #2]
    3732:	2e00      	cmp	r6, #0
    3734:	f000 814b 	beq.w	39ce <Oblicz_Ref_Nakr+0x2a6>
		min_wyd = min_cyl = 0xffff;
		max_wyd = max_cyl = 0;
		srednia_cylinder = 0;
		srednia_wydmuch = 0;

		for (j = p_ref_cnt_nakr - 1; j < ref_nakr_cnt0; j++)
    3738:	4ba7      	ldr	r3, [pc, #668]	; (39d8 <Oblicz_Ref_Nakr+0x2b0>)
    373a:	2000      	movs	r0, #0
    373c:	7f1a      	ldrb	r2, [r3, #28]
    373e:	7f5b      	ldrb	r3, [r3, #29]
    3740:	f64f 71ff 	movw	r1, #65535	; 0xffff
    3744:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    3748:	9303      	str	r3, [sp, #12]
    374a:	4604      	mov	r4, r0
    374c:	4605      	mov	r5, r0
    374e:	468c      	mov	ip, r1
    3750:	9000      	str	r0, [sp, #0]
    3752:	4680      	mov	r8, r0
    3754:	468a      	mov	sl, r1
    3756:	e084      	b.n	3862 <Oblicz_Ref_Nakr+0x13a>
		{
			srednia_cylinder += RefTabCylinder[p_aktualny_program][j];
    3758:	f893 1020 	ldrb.w	r1, [r3, #32]
    375c:	f893 9021 	ldrb.w	r9, [r3, #33]	; 0x21
    3760:	270b      	movs	r7, #11
    3762:	ea41 2909 	orr.w	r9, r1, r9, lsl #8
    3766:	fb07 2909 	mla	r9, r7, r9, r2
    376a:	499c      	ldr	r1, [pc, #624]	; (39dc <Oblicz_Ref_Nakr+0x2b4>)
    376c:	f831 9019 	ldrh.w	r9, [r1, r9, lsl #1]
    3770:	f8cd 9008 	str.w	r9, [sp, #8]
			srednia_wydmuch += RefTabWydmuch[p_aktualny_program][j];
    3774:	f893 b020 	ldrb.w	fp, [r3, #32]
    3778:	f893 9021 	ldrb.w	r9, [r3, #33]	; 0x21
    377c:	ea4b 2b09 	orr.w	fp, fp, r9, lsl #8
    3780:	fb07 2b0b 	mla	fp, r7, fp, r2
    3784:	f8df 9258 	ldr.w	r9, [pc, #600]	; 39e0 <Oblicz_Ref_Nakr+0x2b8>
    3788:	f839 b01b 	ldrh.w	fp, [r9, fp, lsl #1]
    378c:	f8cd b004 	str.w	fp, [sp, #4]

			if (RefTabCylinder[p_aktualny_program][j] > max_cyl)
    3790:	f893 b020 	ldrb.w	fp, [r3, #32]
    3794:	f893 9021 	ldrb.w	r9, [r3, #33]	; 0x21
    3798:	ea4b 2909 	orr.w	r9, fp, r9, lsl #8
    379c:	fb07 2909 	mla	r9, r7, r9, r2
    37a0:	f831 9019 	ldrh.w	r9, [r1, r9, lsl #1]
    37a4:	45a9      	cmp	r9, r5
    37a6:	d909      	bls.n	37bc <Oblicz_Ref_Nakr+0x94>
				max_cyl = RefTabCylinder[p_aktualny_program][j];
    37a8:	f893 5020 	ldrb.w	r5, [r3, #32]
    37ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    37b0:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    37b4:	fb07 2505 	mla	r5, r7, r5, r2
    37b8:	f831 5015 	ldrh.w	r5, [r1, r5, lsl #1]
			if (RefTabCylinder[p_aktualny_program][j] < min_cyl)
    37bc:	4b86      	ldr	r3, [pc, #536]	; (39d8 <Oblicz_Ref_Nakr+0x2b0>)
    37be:	270b      	movs	r7, #11
    37c0:	f893 1020 	ldrb.w	r1, [r3, #32]
    37c4:	f893 9021 	ldrb.w	r9, [r3, #33]	; 0x21
    37c8:	ea41 2909 	orr.w	r9, r1, r9, lsl #8
    37cc:	fb07 2909 	mla	r9, r7, r9, r2
    37d0:	4982      	ldr	r1, [pc, #520]	; (39dc <Oblicz_Ref_Nakr+0x2b4>)
    37d2:	f831 9019 	ldrh.w	r9, [r1, r9, lsl #1]
    37d6:	45e1      	cmp	r9, ip
    37d8:	d209      	bcs.n	37ee <Oblicz_Ref_Nakr+0xc6>
				min_cyl = RefTabCylinder[p_aktualny_program][j];
    37da:	f893 c020 	ldrb.w	ip, [r3, #32]
    37de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    37e2:	ea4c 2c03 	orr.w	ip, ip, r3, lsl #8
    37e6:	fb07 2c0c 	mla	ip, r7, ip, r2
    37ea:	f831 c01c 	ldrh.w	ip, [r1, ip, lsl #1]

			if (RefTabWydmuch[p_aktualny_program][j] > max_wyd)
    37ee:	4b7a      	ldr	r3, [pc, #488]	; (39d8 <Oblicz_Ref_Nakr+0x2b0>)
    37f0:	270b      	movs	r7, #11
    37f2:	f893 1020 	ldrb.w	r1, [r3, #32]
    37f6:	f893 9021 	ldrb.w	r9, [r3, #33]	; 0x21
    37fa:	ea41 2909 	orr.w	r9, r1, r9, lsl #8
    37fe:	fb07 2909 	mla	r9, r7, r9, r2
    3802:	4977      	ldr	r1, [pc, #476]	; (39e0 <Oblicz_Ref_Nakr+0x2b8>)
    3804:	f831 9019 	ldrh.w	r9, [r1, r9, lsl #1]
    3808:	45a1      	cmp	r9, r4
    380a:	d909      	bls.n	3820 <Oblicz_Ref_Nakr+0xf8>
				max_wyd = RefTabWydmuch[p_aktualny_program][j];
    380c:	f893 4020 	ldrb.w	r4, [r3, #32]
    3810:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    3814:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
    3818:	fb07 2404 	mla	r4, r7, r4, r2
    381c:	f831 4014 	ldrh.w	r4, [r1, r4, lsl #1]
			if (RefTabWydmuch[p_aktualny_program][j] < min_wyd)
    3820:	4b6d      	ldr	r3, [pc, #436]	; (39d8 <Oblicz_Ref_Nakr+0x2b0>)
    3822:	270b      	movs	r7, #11
    3824:	f893 1020 	ldrb.w	r1, [r3, #32]
    3828:	f893 9021 	ldrb.w	r9, [r3, #33]	; 0x21
    382c:	ea41 2909 	orr.w	r9, r1, r9, lsl #8
    3830:	fb07 2909 	mla	r9, r7, r9, r2
    3834:	496a      	ldr	r1, [pc, #424]	; (39e0 <Oblicz_Ref_Nakr+0x2b8>)
    3836:	f831 9019 	ldrh.w	r9, [r1, r9, lsl #1]
    383a:	45d1      	cmp	r9, sl
    383c:	d209      	bcs.n	3852 <Oblicz_Ref_Nakr+0x12a>
				min_wyd = RefTabWydmuch[p_aktualny_program][j];
    383e:	f893 a020 	ldrb.w	sl, [r3, #32]
    3842:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    3846:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
    384a:	fb07 2a0a 	mla	sl, r7, sl, r2
    384e:	f831 a01a 	ldrh.w	sl, [r1, sl, lsl #1]
		srednia_wydmuch = 0;

		for (j = p_ref_cnt_nakr - 1; j < ref_nakr_cnt0; j++)
		{
			srednia_cylinder += RefTabCylinder[p_aktualny_program][j];
			srednia_wydmuch += RefTabWydmuch[p_aktualny_program][j];
    3852:	9b00      	ldr	r3, [sp, #0]
    3854:	f8dd 9004 	ldr.w	r9, [sp, #4]
		srednia_cylinder = 0;
		srednia_wydmuch = 0;

		for (j = p_ref_cnt_nakr - 1; j < ref_nakr_cnt0; j++)
		{
			srednia_cylinder += RefTabCylinder[p_aktualny_program][j];
    3858:	9a02      	ldr	r2, [sp, #8]
			srednia_wydmuch += RefTabWydmuch[p_aktualny_program][j];
    385a:	444b      	add	r3, r9
		srednia_cylinder = 0;
		srednia_wydmuch = 0;

		for (j = p_ref_cnt_nakr - 1; j < ref_nakr_cnt0; j++)
		{
			srednia_cylinder += RefTabCylinder[p_aktualny_program][j];
    385c:	4490      	add	r8, r2
			srednia_wydmuch += RefTabWydmuch[p_aktualny_program][j];
    385e:	9300      	str	r3, [sp, #0]
    3860:	3001      	adds	r0, #1
    3862:	9b03      	ldr	r3, [sp, #12]
    3864:	1e5a      	subs	r2, r3, #1
    3866:	1812      	adds	r2, r2, r0
		min_wyd = min_cyl = 0xffff;
		max_wyd = max_cyl = 0;
		srednia_cylinder = 0;
		srednia_wydmuch = 0;

		for (j = p_ref_cnt_nakr - 1; j < ref_nakr_cnt0; j++)
    3868:	42b2      	cmp	r2, r6
    386a:	4b5b      	ldr	r3, [pc, #364]	; (39d8 <Oblicz_Ref_Nakr+0x2b0>)
    386c:	f6ff af74 	blt.w	3758 <Oblicz_Ref_Nakr+0x30>
				max_wyd = RefTabWydmuch[p_aktualny_program][j];
			if (RefTabWydmuch[p_aktualny_program][j] < min_wyd)
				min_wyd = RefTabWydmuch[p_aktualny_program][j];
		}

		srednia_cylinder /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
    3870:	7f1a      	ldrb	r2, [r3, #28]
    3872:	7f58      	ldrb	r0, [r3, #29]
    3874:	4651      	mov	r1, sl
    3876:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
    387a:	7f1a      	ldrb	r2, [r3, #28]
    387c:	f893 a01d 	ldrb.w	sl, [r3, #29]

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
				= (word) srednia_cylinder;
    3880:	f1c0 0001 	rsb	r0, r0, #1
    3884:	1980      	adds	r0, r0, r6
			if (RefTabWydmuch[p_aktualny_program][j] < min_wyd)
				min_wyd = RefTabWydmuch[p_aktualny_program][j];
		}

		srednia_cylinder /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
    3886:	ea42 2a0a 	orr.w	sl, r2, sl, lsl #8

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
    388a:	f893 2020 	ldrb.w	r2, [r3, #32]
    388e:	f893 7021 	ldrb.w	r7, [r3, #33]	; 0x21
				= (word) srednia_cylinder;
    3892:	fbb8 f8f0 	udiv	r8, r8, r0
		}

		srednia_cylinder /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
    3896:	4853      	ldr	r0, [pc, #332]	; (39e4 <Oblicz_Ref_Nakr+0x2bc>)
    3898:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
    389c:	273c      	movs	r7, #60	; 0x3c
    389e:	fb07 0202 	mla	r2, r7, r2, r0
				= (word) srednia_cylinder;
    38a2:	fa1f f888 	uxth.w	r8, r8
		}

		srednia_cylinder /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
    38a6:	3210      	adds	r2, #16
    38a8:	f008 09ff 	and.w	r9, r8, #255	; 0xff
    38ac:	ea4f 2818 	mov.w	r8, r8, lsr #8
    38b0:	f882 9003 	strb.w	r9, [r2, #3]
    38b4:	f882 8004 	strb.w	r8, [r2, #4]
    38b8:	4a4b      	ldr	r2, [pc, #300]	; (39e8 <Oblicz_Ref_Nakr+0x2c0>)
				= (word) srednia_cylinder;
		prog.KontrolaPrzezWydmuch
				= par[p_aktualny_program].KontrolaPrzezWydmuch
						= (word) srednia_wydmuch;
    38ba:	f1ca 0a01 	rsb	sl, sl, #1
		}

		srednia_cylinder /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
    38be:	f882 9013 	strb.w	r9, [r2, #19]
    38c2:	f882 8014 	strb.w	r8, [r2, #20]
				= (word) srednia_cylinder;
		prog.KontrolaPrzezWydmuch
				= par[p_aktualny_program].KontrolaPrzezWydmuch
    38c6:	f893 8020 	ldrb.w	r8, [r3, #32]
    38ca:	f893 9021 	ldrb.w	r9, [r3, #33]	; 0x21
						= (word) srednia_wydmuch;
    38ce:	44b2      	add	sl, r6
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
				= (word) srednia_cylinder;
		prog.KontrolaPrzezWydmuch
				= par[p_aktualny_program].KontrolaPrzezWydmuch
    38d0:	ea48 2809 	orr.w	r8, r8, r9, lsl #8
		srednia_cylinder /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
				= (word) srednia_cylinder;
		prog.KontrolaPrzezWydmuch
    38d4:	fb07 0808 	mla	r8, r7, r8, r0
				= par[p_aktualny_program].KontrolaPrzezWydmuch
						= (word) srednia_wydmuch;
    38d8:	f8dd 9000 	ldr.w	r9, [sp]
		srednia_cylinder /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
				= (word) srednia_cylinder;
		prog.KontrolaPrzezWydmuch
    38dc:	f108 0818 	add.w	r8, r8, #24
				= par[p_aktualny_program].KontrolaPrzezWydmuch
						= (word) srednia_wydmuch;
    38e0:	fbb9 fafa 	udiv	sl, r9, sl
		srednia_cylinder /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
				= (word) srednia_cylinder;
		prog.KontrolaPrzezWydmuch
    38e4:	f8d8 9004 	ldr.w	r9, [r8, #4]
				= par[p_aktualny_program].KontrolaPrzezWydmuch
						= (word) srednia_wydmuch;
    38e8:	fa1f fa8a 	uxth.w	sl, sl
		srednia_cylinder /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);
		srednia_wydmuch /= (ref_nakr_cnt0 - p_ref_cnt_nakr + 1);

		prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol
				= (word) srednia_cylinder;
		prog.KontrolaPrzezWydmuch
    38ec:	f36a 2917 	bfi	r9, sl, #8, #16
    38f0:	f8c8 9004 	str.w	r9, [r8, #4]
    38f4:	f8d2 801c 	ldr.w	r8, [r2, #28]
    38f8:	f36a 2817 	bfi	r8, sl, #8, #16
    38fc:	f8c2 801c 	str.w	r8, [r2, #28]
				= par[p_aktualny_program].KontrolaPrzezWydmuch
						= (word) srednia_wydmuch;

		if (GET_POMIAR_TOLERANCJI && ref_nakr_cnt0 > 1)
    3900:	f893 8018 	ldrb.w	r8, [r3, #24]
    3904:	f893 a019 	ldrb.w	sl, [r3, #25]
    3908:	ea5f 18d8 	movs.w	r8, r8, lsr #7
    390c:	d05f      	beq.n	39ce <Oblicz_Ref_Nakr+0x2a6>
    390e:	2e01      	cmp	r6, #1
    3910:	d95d      	bls.n	39ce <Oblicz_Ref_Nakr+0x2a6>
		{
			if ((max_cyl != 0) && (min_cyl != 0xffff) && (max_cyl >= min_cyl))
    3912:	b30d      	cbz	r5, 3958 <Oblicz_Ref_Nakr+0x230>
    3914:	f64f 76ff 	movw	r6, #65535	; 0xffff
    3918:	45b4      	cmp	ip, r6
    391a:	d01d      	beq.n	3958 <Oblicz_Ref_Nakr+0x230>
			{
				prog.PozycjaCylindraDolTolerancja
						= par[p_aktualny_program].PozycjaCylindraDolTolerancja
    391c:	f893 6020 	ldrb.w	r6, [r3, #32]
    3920:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
				= par[p_aktualny_program].KontrolaPrzezWydmuch
						= (word) srednia_wydmuch;

		if (GET_POMIAR_TOLERANCJI && ref_nakr_cnt0 > 1)
		{
			if ((max_cyl != 0) && (min_cyl != 0xffff) && (max_cyl >= min_cyl))
    3924:	4565      	cmp	r5, ip
			{
				prog.PozycjaCylindraDolTolerancja
						= par[p_aktualny_program].PozycjaCylindraDolTolerancja
    3926:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
								= (max_cyl - min_cyl) * 2 / 3;
			}

			if ((max_cyl != 0) && (min_cyl != 0xffff) && (max_cyl < min_cyl))
			{
				prog.PozycjaCylindraDolTolerancja
    392a:	fb07 0003 	mla	r0, r7, r3, r0
		{
			if ((max_cyl != 0) && (min_cyl != 0xffff) && (max_cyl >= min_cyl))
			{
				prog.PozycjaCylindraDolTolerancja
						= par[p_aktualny_program].PozycjaCylindraDolTolerancja
								= (max_cyl - min_cyl) * 2 / 3;
    392e:	bf2c      	ite	cs
    3930:	ebcc 0c05 	rsbcs	ip, ip, r5

			if ((max_cyl != 0) && (min_cyl != 0xffff) && (max_cyl < min_cyl))
			{
				prog.PozycjaCylindraDolTolerancja
						= par[p_aktualny_program].PozycjaCylindraDolTolerancja
								= (min_cyl - max_cyl) * 2 / 3;
    3934:	ebc5 0c0c 	rsbcc	ip, r5, ip
    3938:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
								= (max_cyl - min_cyl) * 2 / 3;
			}

			if ((max_cyl != 0) && (min_cyl != 0xffff) && (max_cyl < min_cyl))
			{
				prog.PozycjaCylindraDolTolerancja
    393c:	3010      	adds	r0, #16
						= par[p_aktualny_program].PozycjaCylindraDolTolerancja
								= (min_cyl - max_cyl) * 2 / 3;
    393e:	2603      	movs	r6, #3
								= (max_cyl - min_cyl) * 2 / 3;
			}

			if ((max_cyl != 0) && (min_cyl != 0xffff) && (max_cyl < min_cyl))
			{
				prog.PozycjaCylindraDolTolerancja
    3940:	6843      	ldr	r3, [r0, #4]
						= par[p_aktualny_program].PozycjaCylindraDolTolerancja
								= (min_cyl - max_cyl) * 2 / 3;
    3942:	fb9c fcf6 	sdiv	ip, ip, r6
    3946:	fa1f fc8c 	uxth.w	ip, ip
								= (max_cyl - min_cyl) * 2 / 3;
			}

			if ((max_cyl != 0) && (min_cyl != 0xffff) && (max_cyl < min_cyl))
			{
				prog.PozycjaCylindraDolTolerancja
    394a:	f36c 2317 	bfi	r3, ip, #8, #16
    394e:	6043      	str	r3, [r0, #4]
    3950:	6953      	ldr	r3, [r2, #20]
    3952:	f36c 2317 	bfi	r3, ip, #8, #16
    3956:	6153      	str	r3, [r2, #20]
						= par[p_aktualny_program].PozycjaCylindraDolTolerancja
								= (min_cyl - max_cyl) * 2 / 3;
			}

			if ((max_wyd != 0) && (min_wyd != 0xffff) && (max_wyd >= min_wyd))
    3958:	2c00      	cmp	r4, #0
    395a:	d038      	beq.n	39ce <Oblicz_Ref_Nakr+0x2a6>
    395c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3960:	4299      	cmp	r1, r3
    3962:	d034      	beq.n	39ce <Oblicz_Ref_Nakr+0x2a6>
    3964:	4b1c      	ldr	r3, [pc, #112]	; (39d8 <Oblicz_Ref_Nakr+0x2b0>)
    3966:	428c      	cmp	r4, r1
    3968:	481e      	ldr	r0, [pc, #120]	; (39e4 <Oblicz_Ref_Nakr+0x2bc>)
    396a:	4a1f      	ldr	r2, [pc, #124]	; (39e8 <Oblicz_Ref_Nakr+0x2c0>)
			{
				prog.KontrolaPrzezWydmuchTol
						= par[p_aktualny_program].KontrolaPrzezWydmuchTol
    396c:	f893 c020 	ldrb.w	ip, [r3, #32]
				prog.PozycjaCylindraDolTolerancja
						= par[p_aktualny_program].PozycjaCylindraDolTolerancja
								= (min_cyl - max_cyl) * 2 / 3;
			}

			if ((max_wyd != 0) && (min_wyd != 0xffff) && (max_wyd >= min_wyd))
    3970:	d316      	bcc.n	39a0 <Oblicz_Ref_Nakr+0x278>
			{
				prog.KontrolaPrzezWydmuchTol
						= par[p_aktualny_program].KontrolaPrzezWydmuchTol
    3972:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
								= (max_wyd - min_wyd) * 2 / 3;
    3976:	2503      	movs	r5, #3
			}

			if ((max_wyd != 0) && (min_wyd != 0xffff) && (max_wyd >= min_wyd))
			{
				prog.KontrolaPrzezWydmuchTol
						= par[p_aktualny_program].KontrolaPrzezWydmuchTol
    3978:	ea4c 2c03 	orr.w	ip, ip, r3, lsl #8
								= (max_wyd - min_wyd) * 2 / 3;
    397c:	1a63      	subs	r3, r4, r1
    397e:	005b      	lsls	r3, r3, #1
    3980:	fb93 f3f5 	sdiv	r3, r3, r5
								= (min_cyl - max_cyl) * 2 / 3;
			}

			if ((max_wyd != 0) && (min_wyd != 0xffff) && (max_wyd >= min_wyd))
			{
				prog.KontrolaPrzezWydmuchTol
    3984:	3539      	adds	r5, #57	; 0x39
    3986:	fb05 000c 	mla	r0, r5, ip, r0
						= par[p_aktualny_program].KontrolaPrzezWydmuchTol
								= (max_wyd - min_wyd) * 2 / 3;
    398a:	b29b      	uxth	r3, r3
								= (min_cyl - max_cyl) * 2 / 3;
			}

			if ((max_wyd != 0) && (min_wyd != 0xffff) && (max_wyd >= min_wyd))
			{
				prog.KontrolaPrzezWydmuchTol
    398c:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    3990:	3018      	adds	r0, #24
    3992:	0a1b      	lsrs	r3, r3, #8
    3994:	f880 c007 	strb.w	ip, [r0, #7]
    3998:	7203      	strb	r3, [r0, #8]
    399a:	f882 c01f 	strb.w	ip, [r2, #31]
    399e:	e014      	b.n	39ca <Oblicz_Ref_Nakr+0x2a2>
			}

			if ((max_wyd != 0) && (min_wyd != 0xffff) && (max_wyd < min_wyd))
			{
				prog.KontrolaPrzezWydmuchTol
						= par[p_aktualny_program].KontrolaPrzezWydmuchTol
    39a0:	f893 5021 	ldrb.w	r5, [r3, #33]	; 0x21
								= (min_wyd - max_wyd) * 2 / 3;
    39a4:	1b0b      	subs	r3, r1, r4
			}

			if ((max_wyd != 0) && (min_wyd != 0xffff) && (max_wyd < min_wyd))
			{
				prog.KontrolaPrzezWydmuchTol
						= par[p_aktualny_program].KontrolaPrzezWydmuchTol
    39a6:	ea4c 2505 	orr.w	r5, ip, r5, lsl #8
								= (max_wyd - min_wyd) * 2 / 3;
			}

			if ((max_wyd != 0) && (min_wyd != 0xffff) && (max_wyd < min_wyd))
			{
				prog.KontrolaPrzezWydmuchTol
    39aa:	213c      	movs	r1, #60	; 0x3c
    39ac:	fb01 0505 	mla	r5, r1, r5, r0
						= par[p_aktualny_program].KontrolaPrzezWydmuchTol
								= (min_wyd - max_wyd) * 2 / 3;
    39b0:	005b      	lsls	r3, r3, #1
    39b2:	f04f 0c03 	mov.w	ip, #3
    39b6:	fb93 f3fc 	sdiv	r3, r3, ip
    39ba:	b29b      	uxth	r3, r3
								= (max_wyd - min_wyd) * 2 / 3;
			}

			if ((max_wyd != 0) && (min_wyd != 0xffff) && (max_wyd < min_wyd))
			{
				prog.KontrolaPrzezWydmuchTol
    39bc:	f003 00ff 	and.w	r0, r3, #255	; 0xff
    39c0:	3518      	adds	r5, #24
    39c2:	0a1b      	lsrs	r3, r3, #8
    39c4:	71e8      	strb	r0, [r5, #7]
    39c6:	722b      	strb	r3, [r5, #8]
    39c8:	77d0      	strb	r0, [r2, #31]
    39ca:	f882 3020 	strb.w	r3, [r2, #32]
						= par[p_aktualny_program].KontrolaPrzezWydmuchTol
								= (min_wyd - max_wyd) * 2 / 3;
			}
		}
	}
}
    39ce:	b005      	add	sp, #20
    39d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    39d4:	2000012c 	.word	0x2000012c
    39d8:	20000ee4 	.word	0x20000ee4
    39dc:	20001ffc 	.word	0x20001ffc
    39e0:	20002170 	.word	0x20002170
    39e4:	20001b40 	.word	0x20001b40
    39e8:	20001b04 	.word	0x20001b04

000039ec <ReferujCylinder>:
// obliczjca redni
//*****************************************************************************

void ReferujCylinder()
{
	RefTabCylinder[p_aktualny_program][p_ref_cnt_nakr - 1] = p_cylinder_akt;
    39ec:	4b17      	ldr	r3, [pc, #92]	; (3a4c <ReferujCylinder+0x60>)
    39ee:	f893 2020 	ldrb.w	r2, [r3, #32]
    39f2:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
    39f6:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
    39fa:	7f1a      	ldrb	r2, [r3, #28]
    39fc:	7f59      	ldrb	r1, [r3, #29]
    39fe:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    3a02:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
    3a06:	f893 c059 	ldrb.w	ip, [r3, #89]	; 0x59
    3a0a:	ea42 2c0c 	orr.w	ip, r2, ip, lsl #8
    3a0e:	220b      	movs	r2, #11
    3a10:	fb02 1000 	mla	r0, r2, r0, r1
    3a14:	490e      	ldr	r1, [pc, #56]	; (3a50 <ReferujCylinder+0x64>)
    3a16:	3801      	subs	r0, #1
    3a18:	f821 c010 	strh.w	ip, [r1, r0, lsl #1]
	RefTabWydmuch[p_aktualny_program][p_ref_cnt_nakr - 1] = p_wydmuch_akt;
    3a1c:	f893 1020 	ldrb.w	r1, [r3, #32]
    3a20:	f893 c021 	ldrb.w	ip, [r3, #33]	; 0x21
    3a24:	ea41 2c0c 	orr.w	ip, r1, ip, lsl #8
    3a28:	7f19      	ldrb	r1, [r3, #28]
    3a2a:	7f58      	ldrb	r0, [r3, #29]
    3a2c:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
    3a30:	fb02 020c 	mla	r2, r2, ip, r0
    3a34:	f893 105a 	ldrb.w	r1, [r3, #90]	; 0x5a
    3a38:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
    3a3c:	3a01      	subs	r2, #1
    3a3e:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
    3a42:	4b04      	ldr	r3, [pc, #16]	; (3a54 <ReferujCylinder+0x68>)
    3a44:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	Oblicz_Ref_Nakr();
    3a48:	e66e      	b.n	3728 <Oblicz_Ref_Nakr>
    3a4a:	bf00      	nop
    3a4c:	20000ee4 	.word	0x20000ee4
    3a50:	20001ffc 	.word	0x20001ffc
    3a54:	20002170 	.word	0x20002170

00003a58 <Oblicz_Ref_Prad>:
		}
	}
}

void Oblicz_Ref_Prad()
{
    3a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int i, j;

	dword srednia_wtop = 0, srednia_prad = 0, srednia_napiecie = 0,
			srednia_energia = 0;

	if (ref_prad_cnt0 > 0)
    3a5c:	4b4a      	ldr	r3, [pc, #296]	; (3b88 <Oblicz_Ref_Prad+0x130>)
    3a5e:	785a      	ldrb	r2, [r3, #1]
    3a60:	2a00      	cmp	r2, #0
    3a62:	f000 808e 	beq.w	3b82 <Oblicz_Ref_Prad+0x12a>
		srednia_wtop = 0;
		srednia_prad = 0;
		srednia_napiecie = 0;
		srednia_energia = 0;

		for (j = p_ref_cnt_prad - 1; j < ref_prad_cnt0; j++)
    3a66:	4949      	ldr	r1, [pc, #292]	; (3b8c <Oblicz_Ref_Prad+0x134>)
		{
			srednia_wtop += RefTabWtopienie[ostatni_program][j];
    3a68:	f893 b003 	ldrb.w	fp, [r3, #3]
		srednia_wtop = 0;
		srednia_prad = 0;
		srednia_napiecie = 0;
		srednia_energia = 0;

		for (j = p_ref_cnt_prad - 1; j < ref_prad_cnt0; j++)
    3a6c:	7e88      	ldrb	r0, [r1, #26]
    3a6e:	f891 a01b 	ldrb.w	sl, [r1, #27]
		{
			srednia_wtop += RefTabWtopienie[ostatni_program][j];
    3a72:	250b      	movs	r5, #11
		srednia_wtop = 0;
		srednia_prad = 0;
		srednia_napiecie = 0;
		srednia_energia = 0;

		for (j = p_ref_cnt_prad - 1; j < ref_prad_cnt0; j++)
    3a74:	ea40 2a0a 	orr.w	sl, r0, sl, lsl #8
		{
			srednia_wtop += RefTabWtopienie[ostatni_program][j];
    3a78:	f10a 33ff 	add.w	r3, sl, #4294967295
    3a7c:	fb05 350b 	mla	r5, r5, fp, r3
    3a80:	4b43      	ldr	r3, [pc, #268]	; (3b90 <Oblicz_Ref_Prad+0x138>)
    3a82:	006d      	lsls	r5, r5, #1
    3a84:	eb03 0805 	add.w	r8, r3, r5
    3a88:	4f42      	ldr	r7, [pc, #264]	; (3b94 <Oblicz_Ref_Prad+0x13c>)
    3a8a:	4b43      	ldr	r3, [pc, #268]	; (3b98 <Oblicz_Ref_Prad+0x140>)
    3a8c:	4e43      	ldr	r6, [pc, #268]	; (3b9c <Oblicz_Ref_Prad+0x144>)
    3a8e:	197f      	adds	r7, r7, r5
    3a90:	1976      	adds	r6, r6, r5
    3a92:	195d      	adds	r5, r3, r5
    3a94:	2300      	movs	r3, #0
    3a96:	469c      	mov	ip, r3
    3a98:	461c      	mov	r4, r3
    3a9a:	4619      	mov	r1, r3
    3a9c:	4618      	mov	r0, r3
		srednia_wtop = 0;
		srednia_prad = 0;
		srednia_napiecie = 0;
		srednia_energia = 0;

		for (j = p_ref_cnt_prad - 1; j < ref_prad_cnt0; j++)
    3a9e:	e00b      	b.n	3ab8 <Oblicz_Ref_Prad+0x60>
		{
			srednia_wtop += RefTabWtopienie[ostatni_program][j];
    3aa0:	f838 9c02 	ldrh.w	r9, [r8, #-2]
    3aa4:	444c      	add	r4, r9
			srednia_prad += RefTabPrad[ostatni_program][j];
    3aa6:	f837 9c02 	ldrh.w	r9, [r7, #-2]
    3aaa:	44cc      	add	ip, r9
			srednia_napiecie += RefTabNapiecie[ostatni_program][j];
    3aac:	f836 9c02 	ldrh.w	r9, [r6, #-2]
    3ab0:	4448      	add	r0, r9
			srednia_energia += RefTabEnergia[ostatni_program][j];
    3ab2:	f835 9c02 	ldrh.w	r9, [r5, #-2]
    3ab6:	4449      	add	r1, r9
		srednia_wtop = 0;
		srednia_prad = 0;
		srednia_napiecie = 0;
		srednia_energia = 0;

		for (j = p_ref_cnt_prad - 1; j < ref_prad_cnt0; j++)
    3ab8:	3301      	adds	r3, #1
    3aba:	f1aa 0902 	sub.w	r9, sl, #2
    3abe:	4499      	add	r9, r3
    3ac0:	3702      	adds	r7, #2
    3ac2:	3602      	adds	r6, #2
    3ac4:	3502      	adds	r5, #2
    3ac6:	4591      	cmp	r9, r2
    3ac8:	f108 0802 	add.w	r8, r8, #2
    3acc:	dbe8      	blt.n	3aa0 <Oblicz_Ref_Prad+0x48>
			srednia_prad += RefTabPrad[ostatni_program][j];
			srednia_napiecie += RefTabNapiecie[ostatni_program][j];
			srednia_energia += RefTabEnergia[ostatni_program][j];
		}

		srednia_wtop /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
    3ace:	4b2f      	ldr	r3, [pc, #188]	; (3b8c <Oblicz_Ref_Prad+0x134>)
    3ad0:	7e9d      	ldrb	r5, [r3, #26]
    3ad2:	f893 801b 	ldrb.w	r8, [r3, #27]
    3ad6:	ea45 2808 	orr.w	r8, r5, r8, lsl #8
		srednia_prad /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
    3ada:	7e9d      	ldrb	r5, [r3, #26]
    3adc:	7ede      	ldrb	r6, [r3, #27]
		srednia_napiecie /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
    3ade:	f1c8 0801 	rsb	r8, r8, #1
			srednia_napiecie += RefTabNapiecie[ostatni_program][j];
			srednia_energia += RefTabEnergia[ostatni_program][j];
		}

		srednia_wtop /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_prad /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
    3ae2:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
		srednia_napiecie /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
    3ae6:	7e9e      	ldrb	r6, [r3, #26]
    3ae8:	7edf      	ldrb	r7, [r3, #27]
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
    3aea:	4490      	add	r8, r2
			srednia_energia += RefTabEnergia[ostatni_program][j];
		}

		srednia_wtop /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_prad /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_napiecie /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
    3aec:	ea46 2707 	orr.w	r7, r6, r7, lsl #8
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
    3af0:	fbb4 f8f8 	udiv	r8, r4, r8
		}

		srednia_wtop /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_prad /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_napiecie /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
    3af4:	7e9e      	ldrb	r6, [r3, #26]
    3af6:	7edb      	ldrb	r3, [r3, #27]

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
    3af8:	fa1f f888 	uxth.w	r8, r8
		}

		srednia_wtop /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_prad /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_napiecie /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
    3afc:	ea46 2603 	orr.w	r6, r6, r3, lsl #8

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
    3b00:	ea4f 0848 	mov.w	r8, r8, lsl #1
    3b04:	2303      	movs	r3, #3
    3b06:	fb98 f8f3 	sdiv	r8, r8, r3
    3b0a:	4b25      	ldr	r3, [pc, #148]	; (3ba0 <Oblicz_Ref_Prad+0x148>)
    3b0c:	243c      	movs	r4, #60	; 0x3c
    3b0e:	fb04 340b 	mla	r4, r4, fp, r3
    3b12:	fa1f f888 	uxth.w	r8, r8
    3b16:	f104 0310 	add.w	r3, r4, #16
    3b1a:	f008 0aff 	and.w	sl, r8, #255	; 0xff
    3b1e:	ea4f 2818 	mov.w	r8, r8, lsr #8
    3b22:	f883 a007 	strb.w	sl, [r3, #7]
    3b26:	f883 8008 	strb.w	r8, [r3, #8]
    3b2a:	4b1e      	ldr	r3, [pc, #120]	; (3ba4 <Oblicz_Ref_Prad+0x14c>)
				* 2 / 3;
		prog.Iref = par[ostatni_program].Iref = (word) srednia_prad;
    3b2c:	f1c5 0501 	rsb	r5, r5, #1
		srednia_wtop /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_prad /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_napiecie /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
    3b30:	f883 a017 	strb.w	sl, [r3, #23]
    3b34:	f883 8018 	strb.w	r8, [r3, #24]
				* 2 / 3;
		prog.Iref = par[ostatni_program].Iref = (word) srednia_prad;
    3b38:	18ad      	adds	r5, r5, r2
    3b3a:	fbbc fcf5 	udiv	ip, ip, r5
    3b3e:	6a25      	ldr	r5, [r4, #32]
    3b40:	fa1f fc8c 	uxth.w	ip, ip
    3b44:	f36c 2517 	bfi	r5, ip, #8, #16
    3b48:	6225      	str	r5, [r4, #32]
		prog.Uref = par[ostatni_program].Uref = (word) srednia_napiecie;
    3b4a:	f1c7 0701 	rsb	r7, r7, #1
		prog.Eref = par[ostatni_program].Eref = (word) srednia_energia;
    3b4e:	f1c6 0601 	rsb	r6, r6, #1
		srednia_napiecie /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
				* 2 / 3;
		prog.Iref = par[ostatni_program].Iref = (word) srednia_prad;
    3b52:	6a1d      	ldr	r5, [r3, #32]
		prog.Uref = par[ostatni_program].Uref = (word) srednia_napiecie;
    3b54:	18bf      	adds	r7, r7, r2
		prog.Eref = par[ostatni_program].Eref = (word) srednia_energia;
    3b56:	18b2      	adds	r2, r6, r2
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
				* 2 / 3;
		prog.Iref = par[ostatni_program].Iref = (word) srednia_prad;
		prog.Uref = par[ostatni_program].Uref = (word) srednia_napiecie;
    3b58:	fbb0 f0f7 	udiv	r0, r0, r7
		prog.Eref = par[ostatni_program].Eref = (word) srednia_energia;
    3b5c:	fbb1 f1f2 	udiv	r1, r1, r2
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
				* 2 / 3;
		prog.Iref = par[ostatni_program].Iref = (word) srednia_prad;
		prog.Uref = par[ostatni_program].Uref = (word) srednia_napiecie;
    3b60:	b280      	uxth	r0, r0
		prog.Eref = par[ostatni_program].Eref = (word) srednia_energia;
    3b62:	b289      	uxth	r1, r1
		srednia_napiecie /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);
		srednia_energia /= (ref_prad_cnt0 - p_ref_cnt_prad + 1);

		prog.Wtopienie = par[ostatni_program].Wtopienie = (word) srednia_wtop
				* 2 / 3;
		prog.Iref = par[ostatni_program].Iref = (word) srednia_prad;
    3b64:	f36c 2517 	bfi	r5, ip, #8, #16
    3b68:	621d      	str	r5, [r3, #32]
		prog.Uref = par[ostatni_program].Uref = (word) srednia_napiecie;
    3b6a:	84e0      	strh	r0, [r4, #38]	; 0x26
    3b6c:	84d8      	strh	r0, [r3, #38]	; 0x26
		prog.Eref = par[ostatni_program].Eref = (word) srednia_energia;
    3b6e:	3428      	adds	r4, #40	; 0x28
    3b70:	f001 00ff 	and.w	r0, r1, #255	; 0xff
    3b74:	0a09      	lsrs	r1, r1, #8
    3b76:	70e0      	strb	r0, [r4, #3]
    3b78:	7121      	strb	r1, [r4, #4]
    3b7a:	f883 002b 	strb.w	r0, [r3, #43]	; 0x2b
    3b7e:	f883 102c 	strb.w	r1, [r3, #44]	; 0x2c
    3b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3b86:	bf00      	nop
    3b88:	2000012c 	.word	0x2000012c
    3b8c:	20000ee4 	.word	0x20000ee4
    3b90:	200023ac 	.word	0x200023ac
    3b94:	20001770 	.word	0x20001770
    3b98:	200019a4 	.word	0x200019a4
    3b9c:	20002528 	.word	0x20002528
    3ba0:	20001b40 	.word	0x20001b40
    3ba4:	20001b04 	.word	0x20001b04

00003ba8 <ReferujPrad>:
	RefTabWydmuch[p_aktualny_program][p_ref_cnt_nakr - 1] = p_wydmuch_akt;
	Oblicz_Ref_Nakr();
}

void ReferujPrad()
{
    3ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	RefTabWtopienie[ostatni_program][p_ref_cnt_nakr - 1] = wtop;
    3bac:	4d1b      	ldr	r5, [pc, #108]	; (3c1c <ReferujPrad+0x74>)
    3bae:	4c1c      	ldr	r4, [pc, #112]	; (3c20 <ReferujPrad+0x78>)
    3bb0:	78eb      	ldrb	r3, [r5, #3]
    3bb2:	260b      	movs	r6, #11
    3bb4:	7f22      	ldrb	r2, [r4, #28]
    3bb6:	435e      	muls	r6, r3
    3bb8:	7f61      	ldrb	r1, [r4, #29]
    3bba:	4b1a      	ldr	r3, [pc, #104]	; (3c24 <ReferujPrad+0x7c>)
    3bbc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    3bc0:	4919      	ldr	r1, [pc, #100]	; (3c28 <ReferujPrad+0x80>)
    3bc2:	18b2      	adds	r2, r6, r2
    3bc4:	8809      	ldrh	r1, [r1, #0]
    3bc6:	3a01      	subs	r2, #1
    3bc8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	RefTabPrad[ostatni_program][p_ref_cnt_prad - 1] = prad_akt;
    3bcc:	7ea3      	ldrb	r3, [r4, #26]
    3bce:	7ee7      	ldrb	r7, [r4, #27]
    3bd0:	6868      	ldr	r0, [r5, #4]
    3bd2:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
    3bd6:	f005 fa85 	bl	90e4 <__aeabi_f2uiz>
    3bda:	19f7      	adds	r7, r6, r7
    3bdc:	4b13      	ldr	r3, [pc, #76]	; (3c2c <ReferujPrad+0x84>)
    3bde:	3f01      	subs	r7, #1
    3be0:	f823 0017 	strh.w	r0, [r3, r7, lsl #1]
	RefTabNapiecie[ostatni_program][p_ref_cnt_prad - 1] = nap_akt;
    3be4:	7ea3      	ldrb	r3, [r4, #26]
    3be6:	7ee7      	ldrb	r7, [r4, #27]
    3be8:	68a8      	ldr	r0, [r5, #8]
    3bea:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
    3bee:	f005 fa79 	bl	90e4 <__aeabi_f2uiz>
    3bf2:	19f7      	adds	r7, r6, r7
    3bf4:	4b0e      	ldr	r3, [pc, #56]	; (3c30 <ReferujPrad+0x88>)
    3bf6:	3f01      	subs	r7, #1
    3bf8:	f823 0017 	strh.w	r0, [r3, r7, lsl #1]
	RefTabEnergia[ostatni_program][p_ref_cnt_prad - 1] = energia_akt;
    3bfc:	7ea3      	ldrb	r3, [r4, #26]
    3bfe:	7ee2      	ldrb	r2, [r4, #27]
    3c00:	68e8      	ldr	r0, [r5, #12]
    3c02:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    3c06:	18f6      	adds	r6, r6, r3
    3c08:	f005 fa6c 	bl	90e4 <__aeabi_f2uiz>
    3c0c:	4b09      	ldr	r3, [pc, #36]	; (3c34 <ReferujPrad+0x8c>)
    3c0e:	3e01      	subs	r6, #1
    3c10:	f823 0016 	strh.w	r0, [r3, r6, lsl #1]
	Oblicz_Ref_Prad();
}
    3c14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
{
	RefTabWtopienie[ostatni_program][p_ref_cnt_nakr - 1] = wtop;
	RefTabPrad[ostatni_program][p_ref_cnt_prad - 1] = prad_akt;
	RefTabNapiecie[ostatni_program][p_ref_cnt_prad - 1] = nap_akt;
	RefTabEnergia[ostatni_program][p_ref_cnt_prad - 1] = energia_akt;
	Oblicz_Ref_Prad();
    3c18:	e71e      	b.n	3a58 <Oblicz_Ref_Prad>
    3c1a:	bf00      	nop
    3c1c:	2000012c 	.word	0x2000012c
    3c20:	20000ee4 	.word	0x20000ee4
    3c24:	200023ac 	.word	0x200023ac
    3c28:	2000250c 	.word	0x2000250c
    3c2c:	20001770 	.word	0x20001770
    3c30:	20002528 	.word	0x20002528
    3c34:	200019a4 	.word	0x200019a4

00003c38 <WynikiZgrzewania>:
//*****************************************************************************
// Opracowanie wynikw po zgrzewaniu
// Np. warto prdu
//*****************************************************************************
bool WynikiZgrzewania(void)
{
    3c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool retval = true;

	pomiar_prad = pomiar_polokres_prad / pomiar_numer_zmierzonego_polokresu;
    3c3c:	4ab4      	ldr	r2, [pc, #720]	; (3f10 <WynikiZgrzewania+0x2d8>)
    3c3e:	4bb5      	ldr	r3, [pc, #724]	; (3f14 <WynikiZgrzewania+0x2dc>)
    3c40:	6810      	ldr	r0, [r2, #0]
	pomiar_nap = pomiar_polokres_nap / pomiar_numer_zmierzonego_polokresu;
    3c42:	4ab5      	ldr	r2, [pc, #724]	; (3f18 <WynikiZgrzewania+0x2e0>)
//*****************************************************************************
bool WynikiZgrzewania(void)
{
	bool retval = true;

	pomiar_prad = pomiar_polokres_prad / pomiar_numer_zmierzonego_polokresu;
    3c44:	781b      	ldrb	r3, [r3, #0]
	pomiar_nap = pomiar_polokres_nap / pomiar_numer_zmierzonego_polokresu;
    3c46:	6812      	ldr	r2, [r2, #0]
//*****************************************************************************
bool WynikiZgrzewania(void)
{
	bool retval = true;

	pomiar_prad = pomiar_polokres_prad / pomiar_numer_zmierzonego_polokresu;
    3c48:	fbb0 f0f3 	udiv	r0, r0, r3
    3c4c:	49b3      	ldr	r1, [pc, #716]	; (3f1c <WynikiZgrzewania+0x2e4>)
	pomiar_nap = pomiar_polokres_nap / pomiar_numer_zmierzonego_polokresu;
    3c4e:	4cb4      	ldr	r4, [pc, #720]	; (3f20 <WynikiZgrzewania+0x2e8>)
    3c50:	fbb2 f2f3 	udiv	r2, r2, r3

	// Wyeliminowanie malego plywania wejsc
	// !!!!!!!!!!
	// Sprawdzi
	// !!!!!!!!!!
	if (pomiar_prad < GRANICA_BRAK_PRZEPLYWU_PRADU)
    3c54:	2863      	cmp	r0, #99	; 0x63
//*****************************************************************************
bool WynikiZgrzewania(void)
{
	bool retval = true;

	pomiar_prad = pomiar_polokres_prad / pomiar_numer_zmierzonego_polokresu;
    3c56:	6008      	str	r0, [r1, #0]
	pomiar_nap = pomiar_polokres_nap / pomiar_numer_zmierzonego_polokresu;
    3c58:	6022      	str	r2, [r4, #0]

	// Wyeliminowanie malego plywania wejsc
	// !!!!!!!!!!
	// Sprawdzi
	// !!!!!!!!!!
	if (pomiar_prad < GRANICA_BRAK_PRZEPLYWU_PRADU)
    3c5a:	d801      	bhi.n	3c60 <WynikiZgrzewania+0x28>
		pomiar_prad = 0;
    3c5c:	2000      	movs	r0, #0
    3c5e:	6008      	str	r0, [r1, #0]

	if (pomiar_nap < GRANICA_BRAK_NAPIECIA_WTORNEGO)
    3c60:	2a63      	cmp	r2, #99	; 0x63
    3c62:	d802      	bhi.n	3c6a <WynikiZgrzewania+0x32>
		pomiar_nap = 0;
    3c64:	4aae      	ldr	r2, [pc, #696]	; (3f20 <WynikiZgrzewania+0x2e8>)
    3c66:	2100      	movs	r1, #0
    3c68:	6011      	str	r1, [r2, #0]

	pomiar_energia = (pomiar_prad * pomiar_nap / 100000)
    3c6a:	49ad      	ldr	r1, [pc, #692]	; (3f20 <WynikiZgrzewania+0x2e8>)
    3c6c:	4aab      	ldr	r2, [pc, #684]	; (3f1c <WynikiZgrzewania+0x2e4>)
    3c6e:	680c      	ldr	r4, [r1, #0]
    3c70:	6812      	ldr	r2, [r2, #0]
    3c72:	49ac      	ldr	r1, [pc, #688]	; (3f24 <WynikiZgrzewania+0x2ec>)
    3c74:	fb02 f004 	mul.w	r0, r2, r4
    3c78:	fbb0 f0f1 	udiv	r0, r0, r1
    3c7c:	4358      	muls	r0, r3
			* pomiar_numer_zmierzonego_polokresu;

	p_ostzgrzew_nr_prog = ostatni_program;
    3c7e:	49a5      	ldr	r1, [pc, #660]	; (3f14 <WynikiZgrzewania+0x2dc>)
		pomiar_prad = 0;

	if (pomiar_nap < GRANICA_BRAK_NAPIECIA_WTORNEGO)
		pomiar_nap = 0;

	pomiar_energia = (pomiar_prad * pomiar_nap / 100000)
    3c80:	4ba9      	ldr	r3, [pc, #676]	; (3f28 <WynikiZgrzewania+0x2f0>)
			* pomiar_numer_zmierzonego_polokresu;

	p_ostzgrzew_nr_prog = ostatni_program;
    3c82:	f891 c003 	ldrb.w	ip, [r1, #3]
		pomiar_prad = 0;

	if (pomiar_nap < GRANICA_BRAK_NAPIECIA_WTORNEGO)
		pomiar_nap = 0;

	pomiar_energia = (pomiar_prad * pomiar_nap / 100000)
    3c86:	6018      	str	r0, [r3, #0]
			* pomiar_numer_zmierzonego_polokresu;

	p_ostzgrzew_nr_prog = ostatni_program;
    3c88:	4ba8      	ldr	r3, [pc, #672]	; (3f2c <WynikiZgrzewania+0x2f4>)
    3c8a:	f00c 0eff 	and.w	lr, ip, #255	; 0xff
    3c8e:	f893 5022 	ldrb.w	r5, [r3, #34]	; 0x22
    3c92:	f883 e022 	strb.w	lr, [r3, #34]	; 0x22
    3c96:	f893 e023 	ldrb.w	lr, [r3, #35]	; 0x23
	p_ostzgrzew_prad = prad_zgrzewania;
    3c9a:	4da5      	ldr	r5, [pc, #660]	; (3f30 <WynikiZgrzewania+0x2f8>)
		pomiar_nap = 0;

	pomiar_energia = (pomiar_prad * pomiar_nap / 100000)
			* pomiar_numer_zmierzonego_polokresu;

	p_ostzgrzew_nr_prog = ostatni_program;
    3c9c:	f04f 0e00 	mov.w	lr, #0
    3ca0:	f883 e023 	strb.w	lr, [r3, #35]	; 0x23
	p_ostzgrzew_prad = prad_zgrzewania;
    3ca4:	f8b5 e000 	ldrh.w	lr, [r5]
	par[ostatni_program].Iakt = p_ostzgrzew_pom_prad = (word) pomiar_prad;
    3ca8:	b292      	uxth	r2, r2

	pomiar_energia = (pomiar_prad * pomiar_nap / 100000)
			* pomiar_numer_zmierzonego_polokresu;

	p_ostzgrzew_nr_prog = ostatni_program;
	p_ostzgrzew_prad = prad_zgrzewania;
    3caa:	fa1f fe8e 	uxth.w	lr, lr
    3cae:	f00e 05ff 	and.w	r5, lr, #255	; 0xff
    3cb2:	f893 6024 	ldrb.w	r6, [r3, #36]	; 0x24
    3cb6:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
    3cba:	f883 5024 	strb.w	r5, [r3, #36]	; 0x24
    3cbe:	f893 5025 	ldrb.w	r5, [r3, #37]	; 0x25
    3cc2:	f883 e025 	strb.w	lr, [r3, #37]	; 0x25
	par[ostatni_program].Iakt = p_ostzgrzew_pom_prad = (word) pomiar_prad;
    3cc6:	f002 0eff 	and.w	lr, r2, #255	; 0xff
    3cca:	f893 5026 	ldrb.w	r5, [r3, #38]	; 0x26
    3cce:	0a12      	lsrs	r2, r2, #8
    3cd0:	f883 e026 	strb.w	lr, [r3, #38]	; 0x26
    3cd4:	f893 e027 	ldrb.w	lr, [r3, #39]	; 0x27
    3cd8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    3cdc:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    3ce0:	f893 e027 	ldrb.w	lr, [r3, #39]	; 0x27
    3ce4:	253c      	movs	r5, #60	; 0x3c
    3ce6:	ea42 2e0e 	orr.w	lr, r2, lr, lsl #8
    3cea:	4a92      	ldr	r2, [pc, #584]	; (3f34 <WynikiZgrzewania+0x2fc>)
	par[ostatni_program].Uakt = p_ostzgrzew_pom_nap = (word) pomiar_nap;
	par[ostatni_program].Eakt = p_ostzgrzew_pom_ener = (word) (pomiar_energia); // >> 16);
    3cec:	b280      	uxth	r0, r0
	pomiar_energia = (pomiar_prad * pomiar_nap / 100000)
			* pomiar_numer_zmierzonego_polokresu;

	p_ostzgrzew_nr_prog = ostatni_program;
	p_ostzgrzew_prad = prad_zgrzewania;
	par[ostatni_program].Iakt = p_ostzgrzew_pom_prad = (word) pomiar_prad;
    3cee:	fb05 220c 	mla	r2, r5, ip, r2
	par[ostatni_program].Uakt = p_ostzgrzew_pom_nap = (word) pomiar_nap;
    3cf2:	fa1f fc84 	uxth.w	ip, r4
	pomiar_energia = (pomiar_prad * pomiar_nap / 100000)
			* pomiar_numer_zmierzonego_polokresu;

	p_ostzgrzew_nr_prog = ostatni_program;
	p_ostzgrzew_prad = prad_zgrzewania;
	par[ostatni_program].Iakt = p_ostzgrzew_pom_prad = (word) pomiar_prad;
    3cf6:	f8a2 e024 	strh.w	lr, [r2, #36]	; 0x24
	par[ostatni_program].Uakt = p_ostzgrzew_pom_nap = (word) pomiar_nap;
    3cfa:	f00c 0eff 	and.w	lr, ip, #255	; 0xff
    3cfe:	f893 4028 	ldrb.w	r4, [r3, #40]	; 0x28
    3d02:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    3d06:	f883 e028 	strb.w	lr, [r3, #40]	; 0x28
    3d0a:	f893 e029 	ldrb.w	lr, [r3, #41]	; 0x29
    3d0e:	f883 c029 	strb.w	ip, [r3, #41]	; 0x29
    3d12:	f893 c028 	ldrb.w	ip, [r3, #40]	; 0x28
    3d16:	f893 e029 	ldrb.w	lr, [r3, #41]	; 0x29
    3d1a:	6a94      	ldr	r4, [r2, #40]	; 0x28
    3d1c:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
    3d20:	f36c 2417 	bfi	r4, ip, #8, #16
    3d24:	6294      	str	r4, [r2, #40]	; 0x28
	par[ostatni_program].Eakt = p_ostzgrzew_pom_ener = (word) (pomiar_energia); // >> 16);
    3d26:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    3d2a:	f893 e02a 	ldrb.w	lr, [r3, #42]	; 0x2a
    3d2e:	0a00      	lsrs	r0, r0, #8
    3d30:	f883 c02a 	strb.w	ip, [r3, #42]	; 0x2a
    3d34:	f893 c02b 	ldrb.w	ip, [r3, #43]	; 0x2b
    3d38:	f883 002b 	strb.w	r0, [r3, #43]	; 0x2b
    3d3c:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
    3d40:	f893 c02b 	ldrb.w	ip, [r3, #43]	; 0x2b
    3d44:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    3d48:	85d0      	strh	r0, [r2, #46]	; 0x2e

	// WTOPIENIE

	p_ostzgrzew_pom_wtop = wtop;
    3d4a:	4a7b      	ldr	r2, [pc, #492]	; (3f38 <WynikiZgrzewania+0x300>)
    3d4c:	f893 c02c 	ldrb.w	ip, [r3, #44]	; 0x2c
    3d50:	8812      	ldrh	r2, [r2, #0]
    3d52:	f002 00ff 	and.w	r0, r2, #255	; 0xff
    3d56:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c
    3d5a:	0a12      	lsrs	r2, r2, #8
    3d5c:	f893 002d 	ldrb.w	r0, [r3, #45]	; 0x2d
    3d60:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

	if (GET_REFERUJ_CYLINDER == false && z_pradem)
    3d64:	7e1a      	ldrb	r2, [r3, #24]
    3d66:	7e58      	ldrb	r0, [r3, #25]
    3d68:	f002 0202 	and.w	r2, r2, #2
    3d6c:	1055      	asrs	r5, r2, #1
    3d6e:	b992      	cbnz	r2, 3d96 <WynikiZgrzewania+0x15e>
    3d70:	7c0a      	ldrb	r2, [r1, #16]
    3d72:	b182      	cbz	r2, 3d96 <WynikiZgrzewania+0x15e>
	{
		// Wtopienie za mae
		if (p_ostzgrzew_pom_wtop < prog.Wtopienie)
    3d74:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
    3d78:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
    3d7c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    3d80:	4b6e      	ldr	r3, [pc, #440]	; (3f3c <WynikiZgrzewania+0x304>)
    3d82:	7dd9      	ldrb	r1, [r3, #23]
    3d84:	7e1b      	ldrb	r3, [r3, #24]
    3d86:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
    3d8a:	429a      	cmp	r2, r3
    3d8c:	d203      	bcs.n	3d96 <WynikiZgrzewania+0x15e>
		{
			retval = false;
			ZaklocenieSet(ERR_BRAK_WTOPIENIA);
    3d8e:	2010      	movs	r0, #16
    3d90:	f7fe ffde 	bl	2d50 <ZaklocenieSet>
    3d94:	e000      	b.n	3d98 <WynikiZgrzewania+0x160>
    3d96:	2501      	movs	r5, #1
		}
	}

	// PRAD

	prad_akt = (float) (par[ostatni_program].Iakt);
    3d98:	4c5e      	ldr	r4, [pc, #376]	; (3f14 <WynikiZgrzewania+0x2dc>)
    3d9a:	4b66      	ldr	r3, [pc, #408]	; (3f34 <WynikiZgrzewania+0x2fc>)
    3d9c:	78e2      	ldrb	r2, [r4, #3]
    3d9e:	263c      	movs	r6, #60	; 0x3c
    3da0:	fb06 3602 	mla	r6, r6, r2, r3
    3da4:	f106 0820 	add.w	r8, r6, #32
    3da8:	f8b8 0004 	ldrh.w	r0, [r8, #4]
    3dac:	f004 ff56 	bl	8c5c <__aeabi_ui2f>
    3db0:	6060      	str	r0, [r4, #4]
	prad_zad = (float) (par[ostatni_program].Iref);
    3db2:	6a30      	ldr	r0, [r6, #32]
    3db4:	f3c0 200f 	ubfx	r0, r0, #8, #16
    3db8:	f004 ff50 	bl	8c5c <__aeabi_ui2f>
    3dbc:	6160      	str	r0, [r4, #20]
    3dbe:	4607      	mov	r7, r0
	prad_tol = prad_zad * (float) (par[ostatni_program].IrefTolerancja)
    3dc0:	f898 0003 	ldrb.w	r0, [r8, #3]
    3dc4:	f004 ff4a 	bl	8c5c <__aeabi_ui2f>
    3dc8:	4601      	mov	r1, r0
    3dca:	4638      	mov	r0, r7
    3dcc:	f004 ff9e 	bl	8d0c <__aeabi_fmul>
    3dd0:	495b      	ldr	r1, [pc, #364]	; (3f40 <WynikiZgrzewania+0x308>)
    3dd2:	f005 f84f 	bl	8e74 <__aeabi_fdiv>
    3dd6:	61a0      	str	r0, [r4, #24]
			/ 100.0f;

	nap_akt = (float) (par[ostatni_program].Uakt);
    3dd8:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    3dda:	f106 0728 	add.w	r7, r6, #40	; 0x28
    3dde:	f3c0 200f 	ubfx	r0, r0, #8, #16
    3de2:	f004 ff3b 	bl	8c5c <__aeabi_ui2f>
    3de6:	60a0      	str	r0, [r4, #8]
	nap_zad = (float) (par[ostatni_program].Uref);
    3de8:	f8b8 0006 	ldrh.w	r0, [r8, #6]
    3dec:	f004 ff36 	bl	8c5c <__aeabi_ui2f>
    3df0:	61e0      	str	r0, [r4, #28]
    3df2:	4680      	mov	r8, r0
	nap_tol = nap_zad * (float) (par[ostatni_program].UrefTolerancja) / 100.0f;
    3df4:	f896 0028 	ldrb.w	r0, [r6, #40]	; 0x28
    3df8:	f004 ff30 	bl	8c5c <__aeabi_ui2f>
    3dfc:	4601      	mov	r1, r0
    3dfe:	4640      	mov	r0, r8
    3e00:	f004 ff84 	bl	8d0c <__aeabi_fmul>
    3e04:	494e      	ldr	r1, [pc, #312]	; (3f40 <WynikiZgrzewania+0x308>)
    3e06:	f005 f835 	bl	8e74 <__aeabi_fdiv>
    3e0a:	6220      	str	r0, [r4, #32]

	energia_akt = (float) (par[ostatni_program].Eakt);
    3e0c:	88f8      	ldrh	r0, [r7, #6]
    3e0e:	f004 ff25 	bl	8c5c <__aeabi_ui2f>
    3e12:	60e0      	str	r0, [r4, #12]
	energia_zad = (float) (par[ostatni_program].Eref);
    3e14:	78fb      	ldrb	r3, [r7, #3]
    3e16:	7938      	ldrb	r0, [r7, #4]
    3e18:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
    3e1c:	f004 ff1e 	bl	8c5c <__aeabi_ui2f>
    3e20:	6260      	str	r0, [r4, #36]	; 0x24
    3e22:	4606      	mov	r6, r0
	energia_tol = energia_zad * (float) (par[ostatni_program].ErefTolerancja)
    3e24:	7978      	ldrb	r0, [r7, #5]
    3e26:	f004 ff19 	bl	8c5c <__aeabi_ui2f>
    3e2a:	4601      	mov	r1, r0
    3e2c:	4630      	mov	r0, r6
    3e2e:	f004 ff6d 	bl	8d0c <__aeabi_fmul>
    3e32:	4943      	ldr	r1, [pc, #268]	; (3f40 <WynikiZgrzewania+0x308>)
    3e34:	f005 f81e 	bl	8e74 <__aeabi_fdiv>
			/ 100.0f;

	if (GET_REFERUJ_PRAD == false && z_pradem)
    3e38:	4b3c      	ldr	r3, [pc, #240]	; (3f2c <WynikiZgrzewania+0x2f4>)
	nap_zad = (float) (par[ostatni_program].Uref);
	nap_tol = nap_zad * (float) (par[ostatni_program].UrefTolerancja) / 100.0f;

	energia_akt = (float) (par[ostatni_program].Eakt);
	energia_zad = (float) (par[ostatni_program].Eref);
	energia_tol = energia_zad * (float) (par[ostatni_program].ErefTolerancja)
    3e3a:	62a0      	str	r0, [r4, #40]	; 0x28
			/ 100.0f;

	if (GET_REFERUJ_PRAD == false && z_pradem)
    3e3c:	7e1e      	ldrb	r6, [r3, #24]
    3e3e:	7e5a      	ldrb	r2, [r3, #25]
    3e40:	f016 0601 	ands.w	r6, r6, #1
    3e44:	d17e      	bne.n	3f44 <WynikiZgrzewania+0x30c>
    3e46:	7c22      	ldrb	r2, [r4, #16]
    3e48:	2a00      	cmp	r2, #0
    3e4a:	d07b      	beq.n	3f44 <WynikiZgrzewania+0x30c>
	{
		// Brak przeplywu pradu
		if (p_ostzgrzew_pom_prad < GRANICA_BRAK_PRZEPLYWU_PRADU)
    3e4c:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    3e50:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    3e54:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    3e58:	2b63      	cmp	r3, #99	; 0x63
    3e5a:	d803      	bhi.n	3e64 <WynikiZgrzewania+0x22c>
		{
			retval = false;
			ZaklocenieSet(ERR_BRAK_PRZEPYWU_PRADU);
    3e5c:	200f      	movs	r0, #15
    3e5e:	f7fe ff77 	bl	2d50 <ZaklocenieSet>
    3e62:	4635      	mov	r5, r6
		//retval = false;
		//ZaklocenieSet(ERR_BRAK_NAP_WTORNEGO);
		//}

		// Prad za duy
		if (prad_akt > (prad_zad + prad_tol))
    3e64:	4c2b      	ldr	r4, [pc, #172]	; (3f14 <WynikiZgrzewania+0x2dc>)
    3e66:	69a1      	ldr	r1, [r4, #24]
    3e68:	6960      	ldr	r0, [r4, #20]
    3e6a:	f004 fe47 	bl	8afc <__addsf3>
    3e6e:	4601      	mov	r1, r0
    3e70:	6860      	ldr	r0, [r4, #4]
    3e72:	f005 f907 	bl	9084 <__aeabi_fcmpgt>
    3e76:	b118      	cbz	r0, 3e80 <WynikiZgrzewania+0x248>
		{
			retval = false;
			ZaklocenieSet(ERR_PRAD_DUZO);
    3e78:	200a      	movs	r0, #10
    3e7a:	f7fe ff69 	bl	2d50 <ZaklocenieSet>
    3e7e:	2500      	movs	r5, #0
		}

		// Prad za may
		if (prad_akt < (prad_zad - prad_tol))
    3e80:	4c24      	ldr	r4, [pc, #144]	; (3f14 <WynikiZgrzewania+0x2dc>)
    3e82:	69a1      	ldr	r1, [r4, #24]
    3e84:	6960      	ldr	r0, [r4, #20]
    3e86:	f004 fe37 	bl	8af8 <__aeabi_fsub>
    3e8a:	4601      	mov	r1, r0
    3e8c:	6860      	ldr	r0, [r4, #4]
    3e8e:	f005 f8db 	bl	9048 <__aeabi_fcmplt>
    3e92:	b118      	cbz	r0, 3e9c <WynikiZgrzewania+0x264>
		{
			retval = false;
			ZaklocenieSet(ERR_PRAD_MALO);
    3e94:	2009      	movs	r0, #9
    3e96:	f7fe ff5b 	bl	2d50 <ZaklocenieSet>
    3e9a:	2500      	movs	r5, #0
		}

		// Napicie za due
		if (nap_akt > (nap_zad + nap_tol))
    3e9c:	4c1d      	ldr	r4, [pc, #116]	; (3f14 <WynikiZgrzewania+0x2dc>)
    3e9e:	6a21      	ldr	r1, [r4, #32]
    3ea0:	69e0      	ldr	r0, [r4, #28]
    3ea2:	f004 fe2b 	bl	8afc <__addsf3>
    3ea6:	4601      	mov	r1, r0
    3ea8:	68a0      	ldr	r0, [r4, #8]
    3eaa:	f005 f8eb 	bl	9084 <__aeabi_fcmpgt>
    3eae:	b118      	cbz	r0, 3eb8 <WynikiZgrzewania+0x280>
		{
			retval = false;
			ZaklocenieSet(ERR_NAP_DUZO);
    3eb0:	200c      	movs	r0, #12
    3eb2:	f7fe ff4d 	bl	2d50 <ZaklocenieSet>
    3eb6:	2500      	movs	r5, #0
		}

		// Napicie za mae
		if (nap_akt < (nap_zad - nap_tol))
    3eb8:	4c16      	ldr	r4, [pc, #88]	; (3f14 <WynikiZgrzewania+0x2dc>)
    3eba:	6a21      	ldr	r1, [r4, #32]
    3ebc:	69e0      	ldr	r0, [r4, #28]
    3ebe:	f004 fe1b 	bl	8af8 <__aeabi_fsub>
    3ec2:	4601      	mov	r1, r0
    3ec4:	68a0      	ldr	r0, [r4, #8]
    3ec6:	f005 f8bf 	bl	9048 <__aeabi_fcmplt>
    3eca:	b118      	cbz	r0, 3ed4 <WynikiZgrzewania+0x29c>
		{
			retval = false;
			ZaklocenieSet(ERR_NAP_MALO);
    3ecc:	200b      	movs	r0, #11
    3ece:	f7fe ff3f 	bl	2d50 <ZaklocenieSet>
    3ed2:	2500      	movs	r5, #0
		}

		// Energia za dua
		if (energia_akt > (energia_zad + energia_tol))
    3ed4:	4c0f      	ldr	r4, [pc, #60]	; (3f14 <WynikiZgrzewania+0x2dc>)
    3ed6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    3ed8:	6a60      	ldr	r0, [r4, #36]	; 0x24
    3eda:	f004 fe0f 	bl	8afc <__addsf3>
    3ede:	4601      	mov	r1, r0
    3ee0:	68e0      	ldr	r0, [r4, #12]
    3ee2:	f005 f8cf 	bl	9084 <__aeabi_fcmpgt>
    3ee6:	b118      	cbz	r0, 3ef0 <WynikiZgrzewania+0x2b8>
		{
			retval = false;
			ZaklocenieSet(ERR_ENERGIA_DUZO);
    3ee8:	2008      	movs	r0, #8
    3eea:	f7fe ff31 	bl	2d50 <ZaklocenieSet>
    3eee:	2500      	movs	r5, #0
		}

		// Energia za maa
		if (energia_akt < (energia_zad - energia_tol))
    3ef0:	4c08      	ldr	r4, [pc, #32]	; (3f14 <WynikiZgrzewania+0x2dc>)
    3ef2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    3ef4:	6a60      	ldr	r0, [r4, #36]	; 0x24
    3ef6:	f004 fdff 	bl	8af8 <__aeabi_fsub>
    3efa:	4601      	mov	r1, r0
    3efc:	68e0      	ldr	r0, [r4, #12]
    3efe:	f005 f8a3 	bl	9048 <__aeabi_fcmplt>
    3f02:	b320      	cbz	r0, 3f4e <WynikiZgrzewania+0x316>
		{
			retval = false;
			ZaklocenieSet(ERR_ENERGIA_MALO);
    3f04:	2007      	movs	r0, #7
    3f06:	f7fe ff23 	bl	2d50 <ZaklocenieSet>
    3f0a:	2500      	movs	r5, #0
    3f0c:	e01f      	b.n	3f4e <WynikiZgrzewania+0x316>
    3f0e:	bf00      	nop
    3f10:	20002520 	.word	0x20002520
    3f14:	2000012c 	.word	0x2000012c
    3f18:	20001f28 	.word	0x20001f28
    3f1c:	200018d0 	.word	0x200018d0
    3f20:	20001f0c 	.word	0x20001f0c
    3f24:	000186a0 	.word	0x000186a0
    3f28:	20001f30 	.word	0x20001f30
    3f2c:	20000ee4 	.word	0x20000ee4
    3f30:	20001694 	.word	0x20001694
    3f34:	20001b40 	.word	0x20001b40
    3f38:	2000250c 	.word	0x2000250c
    3f3c:	20001b04 	.word	0x20001b04
    3f40:	42c80000 	.word	0x42c80000
		}

	}
	else if (z_pradem)
    3f44:	4b03      	ldr	r3, [pc, #12]	; (3f54 <WynikiZgrzewania+0x31c>)
    3f46:	7c1b      	ldrb	r3, [r3, #16]
    3f48:	b10b      	cbz	r3, 3f4e <WynikiZgrzewania+0x316>
	{
		ReferujPrad();
    3f4a:	f7ff fe2d 	bl	3ba8 <ReferujPrad>
	}

	return retval;
}
    3f4e:	4628      	mov	r0, r5
    3f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3f54:	2000012c 	.word	0x2000012c

00003f58 <KontrolaDynamiczna_OdczytKonfiguracji>:
//*****************************************************************************
// Odczyt konfiguracji czujnikw z cyklu i ustsawienie zmiennych w celu szukania
// pniejeszego na odpowiednich bitach
//*****************************************************************************
void KontrolaDynamiczna_OdczytKonfiguracji(void)
{
    3f58:	b530      	push	{r4, r5, lr}
    3f5a:	2300      	movs	r3, #0
    3f5c:	4619      	mov	r1, r3
    3f5e:	4618      	mov	r0, r3
	kontrola_dyn_konfig_1 = 0;
	kontrola_dyn_konfig_0 = 0;

	for (i = 0; i < LICZBA_PROGRAMOW; i++)
	{
		if ((par[i].CzujnikiStartKonfig & (1 << i)) > 0
    3f60:	2201      	movs	r2, #1
    3f62:	409a      	lsls	r2, r3
    3f64:	4c1f      	ldr	r4, [pc, #124]	; (3fe4 <KontrolaDynamiczna_OdczytKonfiguracji+0x8c>)
    3f66:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    3f6a:	fb0c 4403 	mla	r4, ip, r3, r4
    3f6e:	f8b4 c030 	ldrh.w	ip, [r4, #48]	; 0x30
    3f72:	f104 0530 	add.w	r5, r4, #48	; 0x30
    3f76:	ea12 0f0c 	tst.w	r2, ip
    3f7a:	d00b      	beq.n	3f94 <KontrolaDynamiczna_OdczytKonfiguracji+0x3c>
				&& (par[i].CzujnikiStartSygnaly & (1 << i)) > 0)
    3f7c:	f8b5 c002 	ldrh.w	ip, [r5, #2]
	kontrola_dyn_konfig_1 = 0;
	kontrola_dyn_konfig_0 = 0;

	for (i = 0; i < LICZBA_PROGRAMOW; i++)
	{
		if ((par[i].CzujnikiStartKonfig & (1 << i)) > 0
    3f80:	ea12 0f0c 	tst.w	r2, ip
    3f84:	d022      	beq.n	3fcc <KontrolaDynamiczna_OdczytKonfiguracji+0x74>
				&& (par[i].CzujnikiStartSygnaly & (1 << i)) > 0)
			kontrola_dyn_konfig_1 |= (1 << i);
    3f86:	ea42 0000 	orr.w	r0, r2, r0
    3f8a:	b280      	uxth	r0, r0
    3f8c:	e01e      	b.n	3fcc <KontrolaDynamiczna_OdczytKonfiguracji+0x74>

		if ((par[i].CzujnikiStartKonfig & (1 << i)) > 0
				&& (par[i].CzujnikiStartSygnaly & (1 << i)) == 0)
			kontrola_dyn_konfig_0 |= (1 << i);
    3f8e:	ea42 0101 	orr.w	r1, r2, r1
    3f92:	b289      	uxth	r1, r1

		if ((par[i].CzujnikiDKKonfig & (1 << i)) > 0
    3f94:	4c13      	ldr	r4, [pc, #76]	; (3fe4 <KontrolaDynamiczna_OdczytKonfiguracji+0x8c>)
    3f96:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    3f9a:	fb0c 4403 	mla	r4, ip, r3, r4
    3f9e:	3430      	adds	r4, #48	; 0x30
    3fa0:	f8b4 c004 	ldrh.w	ip, [r4, #4]
    3fa4:	ea12 0f0c 	tst.w	r2, ip
    3fa8:	d009      	beq.n	3fbe <KontrolaDynamiczna_OdczytKonfiguracji+0x66>
				&& (par[i].CzujnikiDKSygnaly & (1 << i)) > 0)
    3faa:	f8b4 c006 	ldrh.w	ip, [r4, #6]

		if ((par[i].CzujnikiStartKonfig & (1 << i)) > 0
				&& (par[i].CzujnikiStartSygnaly & (1 << i)) == 0)
			kontrola_dyn_konfig_0 |= (1 << i);

		if ((par[i].CzujnikiDKKonfig & (1 << i)) > 0
    3fae:	ea12 0f0c 	tst.w	r2, ip
    3fb2:	d011      	beq.n	3fd8 <KontrolaDynamiczna_OdczytKonfiguracji+0x80>
				&& (par[i].CzujnikiDKSygnaly & (1 << i)) > 0)
			kontrola_dyn_konfig_1 |= (1 << i);
    3fb4:	4310      	orrs	r0, r2
    3fb6:	b280      	uxth	r0, r0
    3fb8:	e00e      	b.n	3fd8 <KontrolaDynamiczna_OdczytKonfiguracji+0x80>

		if ((par[i].CzujnikiDKKonfig & (1 << i)) > 0
				&& (par[i].CzujnikiDKSygnaly & (1 << i)) == 0)
			kontrola_dyn_konfig_0 |= (1 << i);
    3fba:	4311      	orrs	r1, r2
    3fbc:	b289      	uxth	r1, r1
    3fbe:	3301      	adds	r3, #1
	byte i;

	kontrola_dyn_konfig_1 = 0;
	kontrola_dyn_konfig_0 = 0;

	for (i = 0; i < LICZBA_PROGRAMOW; i++)
    3fc0:	2b0f      	cmp	r3, #15
    3fc2:	d1cd      	bne.n	3f60 <KontrolaDynamiczna_OdczytKonfiguracji+0x8>
    3fc4:	4b08      	ldr	r3, [pc, #32]	; (3fe8 <KontrolaDynamiczna_OdczytKonfiguracji+0x90>)
    3fc6:	8598      	strh	r0, [r3, #44]	; 0x2c
    3fc8:	85d9      	strh	r1, [r3, #46]	; 0x2e

		if ((par[i].CzujnikiDKKonfig & (1 << i)) > 0
				&& (par[i].CzujnikiDKSygnaly & (1 << i)) == 0)
			kontrola_dyn_konfig_0 |= (1 << i);
	}
}
    3fca:	bd30      	pop	{r4, r5, pc}
	{
		if ((par[i].CzujnikiStartKonfig & (1 << i)) > 0
				&& (par[i].CzujnikiStartSygnaly & (1 << i)) > 0)
			kontrola_dyn_konfig_1 |= (1 << i);

		if ((par[i].CzujnikiStartKonfig & (1 << i)) > 0
    3fcc:	fa4c fc03 	asr.w	ip, ip, r3
    3fd0:	f01c 0f01 	tst.w	ip, #1
    3fd4:	d0db      	beq.n	3f8e <KontrolaDynamiczna_OdczytKonfiguracji+0x36>
    3fd6:	e7dd      	b.n	3f94 <KontrolaDynamiczna_OdczytKonfiguracji+0x3c>

		if ((par[i].CzujnikiDKKonfig & (1 << i)) > 0
				&& (par[i].CzujnikiDKSygnaly & (1 << i)) > 0)
			kontrola_dyn_konfig_1 |= (1 << i);

		if ((par[i].CzujnikiDKKonfig & (1 << i)) > 0
    3fd8:	fa4c fc03 	asr.w	ip, ip, r3
    3fdc:	f01c 0f01 	tst.w	ip, #1
    3fe0:	d0eb      	beq.n	3fba <KontrolaDynamiczna_OdczytKonfiguracji+0x62>
    3fe2:	e7ec      	b.n	3fbe <KontrolaDynamiczna_OdczytKonfiguracji+0x66>
    3fe4:	20001b40 	.word	0x20001b40
    3fe8:	2000012c 	.word	0x2000012c

00003fec <KontrolaDynamiczna_Reset>:
// Reset kontroli dynamicznej
// Chcemy skasowa wszystkie bity w wordzie wic na pocztku trzeba ustawi te co trzeba
//*****************************************************************************
void KontrolaDynamiczna_Reset(void)
{
	kontrola_dyn_1 = kontrola_dyn_konfig_1;
    3fec:	4b02      	ldr	r3, [pc, #8]	; (3ff8 <KontrolaDynamiczna_Reset+0xc>)
    3fee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
    3ff0:	861a      	strh	r2, [r3, #48]	; 0x30
	kontrola_dyn_0 = kontrola_dyn_konfig_0;
    3ff2:	8dda      	ldrh	r2, [r3, #46]	; 0x2e
    3ff4:	865a      	strh	r2, [r3, #50]	; 0x32
}
    3ff6:	4770      	bx	lr
    3ff8:	2000012c 	.word	0x2000012c

00003ffc <KontrolaDynamiczna_Sprawdzenie>:
//*****************************************************************************
// Sprawdzenie wynikw kontroli dynamicznej
//*****************************************************************************
bool KontrolaDynamiczna_Sprawdzenie(void)
{
	if ((kontrola_dyn_1 == 0) && (kontrola_dyn_0 == 0))
    3ffc:	4b05      	ldr	r3, [pc, #20]	; (4014 <KontrolaDynamiczna_Sprawdzenie+0x18>)
    3ffe:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
    4000:	b10a      	cbz	r2, 4006 <KontrolaDynamiczna_Sprawdzenie+0xa>
    4002:	2000      	movs	r0, #0
    4004:	4770      	bx	lr
    4006:	8e58      	ldrh	r0, [r3, #50]	; 0x32
    4008:	f1d0 0001 	rsbs	r0, r0, #1
    400c:	bf38      	it	cc
    400e:	2000      	movcc	r0, #0
		return true;
	else
		return false;
}
    4010:	4770      	bx	lr
    4012:	bf00      	nop
    4014:	2000012c 	.word	0x2000012c

00004018 <Cykl>:
// Tutaj wykonujemy rzeczy po zakoczonym zgrzewie
// Sprawdzenie, ktry z kolei zgrzew w cyklu
// Wczenie obsugi luzy dla ostatniego zgrzewu i Hydry
//*****************************************************************************
void Cykl(void)
{
    4018:	b510      	push	{r4, lr}
	if (p_aktualny_program >= p_liczba_programow)
    401a:	4b4d      	ldr	r3, [pc, #308]	; (4150 <Cykl+0x138>)
    401c:	f893 2020 	ldrb.w	r2, [r3, #32]
    4020:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    4024:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    4028:	7d1a      	ldrb	r2, [r3, #20]
    402a:	7d58      	ldrb	r0, [r3, #21]
    402c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
    4030:	4291      	cmp	r1, r2
    4032:	f0c0 808b 	bcc.w	414c <Cykl+0x134>
	{
		//
		// Tylko jezeli zgrzano wszytkie z pradem to zaliczmy zgrzew
		//
		if (z_pradem_wszystkie >= liczba_zgrzewow)
    4036:	4a47      	ldr	r2, [pc, #284]	; (4154 <Cykl+0x13c>)
    4038:	4947      	ldr	r1, [pc, #284]	; (4158 <Cykl+0x140>)
    403a:	f892 0034 	ldrb.w	r0, [r2, #52]	; 0x34
    403e:	7809      	ldrb	r1, [r1, #0]
    4040:	4288      	cmp	r0, r1
    4042:	d342      	bcc.n	40ca <Cykl+0xb2>
		{
			if (GET_REFERUJ_CYLINDER == false && GET_REFERUJ_PRAD == false)
    4044:	7e19      	ldrb	r1, [r3, #24]
    4046:	7e58      	ldrb	r0, [r3, #25]
    4048:	f011 0f02 	tst.w	r1, #2
    404c:	d107      	bne.n	405e <Cykl+0x46>
    404e:	7e19      	ldrb	r1, [r3, #24]
    4050:	7e5b      	ldrb	r3, [r3, #25]
    4052:	f011 0f01 	tst.w	r1, #1
    4056:	d102      	bne.n	405e <Cykl+0x46>
				sluza_start = true;
    4058:	2301      	movs	r3, #1
    405a:	f882 3035 	strb.w	r3, [r2, #53]	; 0x35

			p_licznik++;
    405e:	4b3c      	ldr	r3, [pc, #240]	; (4150 <Cykl+0x138>)
    4060:	7a1a      	ldrb	r2, [r3, #8]
    4062:	7a59      	ldrb	r1, [r3, #9]
    4064:	7a18      	ldrb	r0, [r3, #8]
    4066:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    406a:	3201      	adds	r2, #1
    406c:	b292      	uxth	r2, r2
    406e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    4072:	7219      	strb	r1, [r3, #8]
    4074:	0a12      	lsrs	r2, r2, #8
    4076:	7a59      	ldrb	r1, [r3, #9]
    4078:	725a      	strb	r2, [r3, #9]

			if (GET_REFERUJ_PRAD && (p_ref_cnt_prad > 1))
    407a:	7e1a      	ldrb	r2, [r3, #24]
    407c:	7e59      	ldrb	r1, [r3, #25]
    407e:	f012 0f01 	tst.w	r2, #1
    4082:	d011      	beq.n	40a8 <Cykl+0x90>
    4084:	7e9a      	ldrb	r2, [r3, #26]
    4086:	7ed9      	ldrb	r1, [r3, #27]
    4088:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    408c:	2a01      	cmp	r2, #1
    408e:	d90b      	bls.n	40a8 <Cykl+0x90>
				p_ref_cnt_prad--;
    4090:	7e9a      	ldrb	r2, [r3, #26]
    4092:	7ed9      	ldrb	r1, [r3, #27]
    4094:	7e98      	ldrb	r0, [r3, #26]
    4096:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    409a:	3a01      	subs	r2, #1
    409c:	b292      	uxth	r2, r2
    409e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    40a2:	7699      	strb	r1, [r3, #26]
    40a4:	0a12      	lsrs	r2, r2, #8
    40a6:	e00e      	b.n	40c6 <Cykl+0xae>
			else
			{
				RESET_REFERUJ_PRAD;
    40a8:	4b29      	ldr	r3, [pc, #164]	; (4150 <Cykl+0x138>)
    40aa:	7e1a      	ldrb	r2, [r3, #24]
    40ac:	7e59      	ldrb	r1, [r3, #25]
    40ae:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    40b2:	f001 00fe 	and.w	r0, r1, #254	; 0xfe
    40b6:	7e1a      	ldrb	r2, [r3, #24]
    40b8:	0a09      	lsrs	r1, r1, #8
    40ba:	7618      	strb	r0, [r3, #24]
    40bc:	7e58      	ldrb	r0, [r3, #25]
    40be:	2200      	movs	r2, #0
    40c0:	7659      	strb	r1, [r3, #25]
				p_ref_cnt_prad = 0;
    40c2:	7e99      	ldrb	r1, [r3, #26]
    40c4:	769a      	strb	r2, [r3, #26]
    40c6:	7ed9      	ldrb	r1, [r3, #27]
    40c8:	76da      	strb	r2, [r3, #27]
			}
		}

		if (GET_REFERUJ_CYLINDER && (p_ref_cnt_nakr > 1))
    40ca:	4b21      	ldr	r3, [pc, #132]	; (4150 <Cykl+0x138>)
    40cc:	7e1a      	ldrb	r2, [r3, #24]
    40ce:	7e59      	ldrb	r1, [r3, #25]
    40d0:	f012 0f02 	tst.w	r2, #2
    40d4:	d011      	beq.n	40fa <Cykl+0xe2>
    40d6:	7f1a      	ldrb	r2, [r3, #28]
    40d8:	7f59      	ldrb	r1, [r3, #29]
    40da:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    40de:	2a01      	cmp	r2, #1
    40e0:	d90b      	bls.n	40fa <Cykl+0xe2>
			p_ref_cnt_nakr--;
    40e2:	7f1a      	ldrb	r2, [r3, #28]
    40e4:	7f59      	ldrb	r1, [r3, #29]
    40e6:	7f18      	ldrb	r0, [r3, #28]
    40e8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    40ec:	3a01      	subs	r2, #1
    40ee:	b292      	uxth	r2, r2
    40f0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    40f4:	7719      	strb	r1, [r3, #28]
    40f6:	0a12      	lsrs	r2, r2, #8
    40f8:	e00e      	b.n	4118 <Cykl+0x100>
		else
		{
			RESET_REFERUJ_CYLINDER;
    40fa:	4b15      	ldr	r3, [pc, #84]	; (4150 <Cykl+0x138>)
    40fc:	7e1a      	ldrb	r2, [r3, #24]
    40fe:	7e59      	ldrb	r1, [r3, #25]
    4100:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    4104:	f001 00fd 	and.w	r0, r1, #253	; 0xfd
    4108:	7e1a      	ldrb	r2, [r3, #24]
    410a:	0a09      	lsrs	r1, r1, #8
    410c:	7618      	strb	r0, [r3, #24]
    410e:	7e58      	ldrb	r0, [r3, #25]
    4110:	2200      	movs	r2, #0
    4112:	7659      	strb	r1, [r3, #25]
			p_ref_cnt_nakr = 0;
    4114:	7f19      	ldrb	r1, [r3, #28]
    4116:	771a      	strb	r2, [r3, #28]
    4118:	7f59      	ldrb	r1, [r3, #29]
    411a:	775a      	strb	r2, [r3, #29]
		}

		p_aktualny_program = 0;
    411c:	4b0c      	ldr	r3, [pc, #48]	; (4150 <Cykl+0x138>)
    411e:	f893 2020 	ldrb.w	r2, [r3, #32]
    4122:	2200      	movs	r2, #0
    4124:	f883 2020 	strb.w	r2, [r3, #32]
    4128:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    412c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		z_pradem_wszystkie = 0;
    4130:	4b08      	ldr	r3, [pc, #32]	; (4154 <Cykl+0x13c>)
    4132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		if (KontrolaDynamiczna_Sprawdzenie() == false)
    4136:	f7ff ff61 	bl	3ffc <KontrolaDynamiczna_Sprawdzenie>
    413a:	b910      	cbnz	r0, 4142 <Cykl+0x12a>
		{
			ZaklocenieSet(ERR_KONTROLA_CZUJNIKOW);
    413c:	3006      	adds	r0, #6
    413e:	f7fe fe07 	bl	2d50 <ZaklocenieSet>
		}

		KontrolaDynamiczna_OdczytKonfiguracji();
    4142:	f7ff ff09 	bl	3f58 <KontrolaDynamiczna_OdczytKonfiguracji>
		KontrolaDynamiczna_Reset();
	}
	else
	{
	}
}
    4146:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		{
			ZaklocenieSet(ERR_KONTROLA_CZUJNIKOW);
		}

		KontrolaDynamiczna_OdczytKonfiguracji();
		KontrolaDynamiczna_Reset();
    414a:	e74f      	b.n	3fec <KontrolaDynamiczna_Reset>
    414c:	bd10      	pop	{r4, pc}
    414e:	bf00      	nop
    4150:	20000ee4 	.word	0x20000ee4
    4154:	2000012c 	.word	0x2000012c
    4158:	20001f2d 	.word	0x20001f2d

0000415c <Blink>:
	static word cnt_5_Hz = 0;

	//
	// 1Hz
	//
	if (cnt_1_Hz++ > 20000)
    415c:	4b1f      	ldr	r3, [pc, #124]	; (41dc <Blink+0x80>)
    415e:	8eda      	ldrh	r2, [r3, #54]	; 0x36
    4160:	1c51      	adds	r1, r2, #1
    4162:	86d9      	strh	r1, [r3, #54]	; 0x36
    4164:	f644 6120 	movw	r1, #20000	; 0x4e20
    4168:	428a      	cmp	r2, r1
		cnt_1_Hz = 0;
    416a:	bf84      	itt	hi
    416c:	2200      	movhi	r2, #0
    416e:	86da      	strhhi	r2, [r3, #54]	; 0x36

	if (cnt_1_Hz > 10000)
    4170:	4b1a      	ldr	r3, [pc, #104]	; (41dc <Blink+0x80>)
    4172:	f242 7210 	movw	r2, #10000	; 0x2710
    4176:	8ed9      	ldrh	r1, [r3, #54]	; 0x36
    4178:	4291      	cmp	r1, r2
    417a:	d901      	bls.n	4180 <Blink+0x24>
		blink_1_Hz = true;
    417c:	2201      	movs	r2, #1
    417e:	e000      	b.n	4182 <Blink+0x26>
	else
		blink_1_Hz = false;
    4180:	2200      	movs	r2, #0
    4182:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	//
	// 2Hz
	//
	if (cnt_2_Hz++ > 10000)
    4186:	4b15      	ldr	r3, [pc, #84]	; (41dc <Blink+0x80>)
    4188:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
    418a:	1c51      	adds	r1, r2, #1
    418c:	8759      	strh	r1, [r3, #58]	; 0x3a
    418e:	f242 7110 	movw	r1, #10000	; 0x2710
    4192:	428a      	cmp	r2, r1
		cnt_2_Hz = 0;
    4194:	bf84      	itt	hi
    4196:	2200      	movhi	r2, #0
    4198:	875a      	strhhi	r2, [r3, #58]	; 0x3a

	if (cnt_2_Hz > 5000)
    419a:	4b10      	ldr	r3, [pc, #64]	; (41dc <Blink+0x80>)
    419c:	f241 3288 	movw	r2, #5000	; 0x1388
    41a0:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
    41a2:	4291      	cmp	r1, r2
    41a4:	d901      	bls.n	41aa <Blink+0x4e>
		blink_2_Hz = true;
    41a6:	2201      	movs	r2, #1
    41a8:	e000      	b.n	41ac <Blink+0x50>
	else
		blink_2_Hz = false;
    41aa:	2200      	movs	r2, #0
    41ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	//
	// 5Hz
	//
	if (cnt_5_Hz++ > 4000)
    41b0:	4b0a      	ldr	r3, [pc, #40]	; (41dc <Blink+0x80>)
    41b2:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
    41b4:	1c51      	adds	r1, r2, #1
    41b6:	f5b2 6f7a 	cmp.w	r2, #4000	; 0xfa0
		cnt_5_Hz = 0;
    41ba:	bf88      	it	hi
    41bc:	2200      	movhi	r2, #0
	else
		blink_2_Hz = false;
	//
	// 5Hz
	//
	if (cnt_5_Hz++ > 4000)
    41be:	87d9      	strh	r1, [r3, #62]	; 0x3e
		cnt_5_Hz = 0;
    41c0:	bf88      	it	hi
    41c2:	87da      	strhhi	r2, [r3, #62]	; 0x3e

	if (cnt_5_Hz > 2000)
    41c4:	4b05      	ldr	r3, [pc, #20]	; (41dc <Blink+0x80>)
    41c6:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
    41c8:	f5b2 6ffa 	cmp.w	r2, #2000	; 0x7d0
    41cc:	d901      	bls.n	41d2 <Blink+0x76>
		blink_5_Hz = true;
    41ce:	2201      	movs	r2, #1
    41d0:	e000      	b.n	41d4 <Blink+0x78>
	else
		blink_5_Hz = false;
    41d2:	2200      	movs	r2, #0
    41d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    41d8:	4770      	bx	lr
    41da:	bf00      	nop
    41dc:	2000012c 	.word	0x2000012c

000041e0 <P_Start_P>:
	bool retval = false;

	static byte prev = 0;
	static byte act = 0;

	act = image.i[0] & 0x02;
    41e0:	4b09      	ldr	r3, [pc, #36]	; (4208 <P_Start_P+0x28>)
    41e2:	4a0a      	ldr	r2, [pc, #40]	; (420c <P_Start_P+0x2c>)
    41e4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
    41e8:	f003 0302 	and.w	r3, r3, #2
    41ec:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41

	if ((prev == 0) && (act > 0))
    41f0:	f892 2042 	ldrb.w	r2, [r2, #66]	; 0x42
    41f4:	b10a      	cbz	r2, 41fa <P_Start_P+0x1a>
    41f6:	2000      	movs	r0, #0
    41f8:	e002      	b.n	4200 <P_Start_P+0x20>
    41fa:	1e18      	subs	r0, r3, #0
    41fc:	bf18      	it	ne
    41fe:	2001      	movne	r0, #1
		retval = true;
	else
		retval = false;

	prev = act;
    4200:	4a02      	ldr	r2, [pc, #8]	; (420c <P_Start_P+0x2c>)
    4202:	f882 3042 	strb.w	r3, [r2, #66]	; 0x42

	return retval;
}
    4206:	4770      	bx	lr
    4208:	20000ee4 	.word	0x20000ee4
    420c:	2000012c 	.word	0x2000012c

00004210 <P_Start>:

bool P_Start(void)
{
	if ((image.i[0] & 0x02) > 0)
    4210:	4b03      	ldr	r3, [pc, #12]	; (4220 <P_Start+0x10>)
    4212:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
    4216:	0840      	lsrs	r0, r0, #1
		return true;
	else
		return false;
}
    4218:	f000 0001 	and.w	r0, r0, #1
    421c:	4770      	bx	lr
    421e:	bf00      	nop
    4220:	20000ee4 	.word	0x20000ee4

00004224 <ZezwolenieSterowaniaPrzyrzadem>:

}

bool ZezwolenieSterowaniaPrzyrzadem(void)
{
	return P_Start();
    4224:	e7f4      	b.n	4210 <P_Start>

00004226 <SterowaniePrzyrzadem>:
// Odczyt wej procesowych i sterowanie wyjsciami procesowymi
// Zalezny od werji programu
//*****************************************************************************

void SterowaniePrzyrzadem(void)
{
    4226:	b508      	push	{r3, lr}
	if (ZezwolenieSterowaniaPrzyrzadem() && ((par[p_aktualny_program].Wyjscia
    4228:	f7ff fffc 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    422c:	b198      	cbz	r0, 4256 <SterowaniePrzyrzadem+0x30>
    422e:	4b77      	ldr	r3, [pc, #476]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    4230:	203c      	movs	r0, #60	; 0x3c
    4232:	f893 2020 	ldrb.w	r2, [r3, #32]
    4236:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    423a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    423e:	4974      	ldr	r1, [pc, #464]	; (4410 <SterowaniePrzyrzadem+0x1ea>)
    4240:	fb00 1202 	mla	r2, r0, r2, r1
    4244:	8f12      	ldrh	r2, [r2, #56]	; 0x38
    4246:	f012 0f01 	tst.w	r2, #1
    424a:	d004      	beq.n	4256 <SterowaniePrzyrzadem+0x30>
			& 0x01) > 0))
	{
		image.q[1] |= 0x10;
    424c:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    4250:	f042 0210 	orr.w	r2, r2, #16
    4254:	e004      	b.n	4260 <SterowaniePrzyrzadem+0x3a>
	}
	else
		image.q[1] &= ~0x10;
    4256:	4b6d      	ldr	r3, [pc, #436]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    4258:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    425c:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    4260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

	if (ZezwolenieSterowaniaPrzyrzadem() && ((par[p_aktualny_program].Wyjscia
    4264:	f7ff ffde 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    4268:	b198      	cbz	r0, 4292 <SterowaniePrzyrzadem+0x6c>
    426a:	4b68      	ldr	r3, [pc, #416]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    426c:	203c      	movs	r0, #60	; 0x3c
    426e:	f893 2020 	ldrb.w	r2, [r3, #32]
    4272:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    4276:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    427a:	4965      	ldr	r1, [pc, #404]	; (4410 <SterowaniePrzyrzadem+0x1ea>)
    427c:	fb00 1202 	mla	r2, r0, r2, r1
    4280:	8f12      	ldrh	r2, [r2, #56]	; 0x38
    4282:	f012 0f02 	tst.w	r2, #2
    4286:	d004      	beq.n	4292 <SterowaniePrzyrzadem+0x6c>
			& 0x02) > 0))
	{
		image.q[1] |= 0x20;
    4288:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    428c:	f042 0220 	orr.w	r2, r2, #32
    4290:	e004      	b.n	429c <SterowaniePrzyrzadem+0x76>
	}
	else
		image.q[1] &= ~0x20;
    4292:	4b5e      	ldr	r3, [pc, #376]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    4294:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    4298:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    429c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

	if (ZezwolenieSterowaniaPrzyrzadem() && ((par[p_aktualny_program].Wyjscia
    42a0:	f7ff ffc0 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    42a4:	b198      	cbz	r0, 42ce <SterowaniePrzyrzadem+0xa8>
    42a6:	4b59      	ldr	r3, [pc, #356]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    42a8:	203c      	movs	r0, #60	; 0x3c
    42aa:	f893 2020 	ldrb.w	r2, [r3, #32]
    42ae:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    42b2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    42b6:	4956      	ldr	r1, [pc, #344]	; (4410 <SterowaniePrzyrzadem+0x1ea>)
    42b8:	fb00 1202 	mla	r2, r0, r2, r1
    42bc:	8f12      	ldrh	r2, [r2, #56]	; 0x38
    42be:	f012 0f04 	tst.w	r2, #4
    42c2:	d004      	beq.n	42ce <SterowaniePrzyrzadem+0xa8>
			& 0x04) > 0))
	{
		image.q[1] |= 0x40;
    42c4:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    42c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    42cc:	e004      	b.n	42d8 <SterowaniePrzyrzadem+0xb2>
	}
	else
		image.q[1] &= ~0x40;
    42ce:	4b4f      	ldr	r3, [pc, #316]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    42d0:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    42d4:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
    42d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

	if (ZezwolenieSterowaniaPrzyrzadem() && ((par[p_aktualny_program].Wyjscia
    42dc:	f7ff ffa2 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    42e0:	b198      	cbz	r0, 430a <SterowaniePrzyrzadem+0xe4>
    42e2:	4b4a      	ldr	r3, [pc, #296]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    42e4:	203c      	movs	r0, #60	; 0x3c
    42e6:	f893 2020 	ldrb.w	r2, [r3, #32]
    42ea:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    42ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    42f2:	4947      	ldr	r1, [pc, #284]	; (4410 <SterowaniePrzyrzadem+0x1ea>)
    42f4:	fb00 1202 	mla	r2, r0, r2, r1
    42f8:	8f12      	ldrh	r2, [r2, #56]	; 0x38
    42fa:	f012 0f08 	tst.w	r2, #8
    42fe:	d004      	beq.n	430a <SterowaniePrzyrzadem+0xe4>
			& 0x08) > 0))
	{
		image.q[1] |= 0x80;
    4300:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    4304:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    4308:	e004      	b.n	4314 <SterowaniePrzyrzadem+0xee>
	}
	else
		image.q[1] &= ~0x80;
    430a:	4b40      	ldr	r3, [pc, #256]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    430c:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    4310:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    4314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

	if (ZezwolenieSterowaniaPrzyrzadem() && ((par[p_aktualny_program].Wyjscia
    4318:	f7ff ff84 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    431c:	b198      	cbz	r0, 4346 <SterowaniePrzyrzadem+0x120>
    431e:	4b3b      	ldr	r3, [pc, #236]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    4320:	203c      	movs	r0, #60	; 0x3c
    4322:	f893 2020 	ldrb.w	r2, [r3, #32]
    4326:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    432a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    432e:	4938      	ldr	r1, [pc, #224]	; (4410 <SterowaniePrzyrzadem+0x1ea>)
    4330:	fb00 1202 	mla	r2, r0, r2, r1
    4334:	8f12      	ldrh	r2, [r2, #56]	; 0x38
    4336:	f012 0f10 	tst.w	r2, #16
    433a:	d004      	beq.n	4346 <SterowaniePrzyrzadem+0x120>
			& 0x10) > 0))
	{
		image.q[2] |= 0x01;
    433c:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    4340:	f042 0201 	orr.w	r2, r2, #1
    4344:	e004      	b.n	4350 <SterowaniePrzyrzadem+0x12a>
	}
	else
		image.q[2] &= ~0x01;
    4346:	4b31      	ldr	r3, [pc, #196]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    4348:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    434c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    4350:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	if (ZezwolenieSterowaniaPrzyrzadem() && ((par[p_aktualny_program].Wyjscia
    4354:	f7ff ff66 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    4358:	b198      	cbz	r0, 4382 <SterowaniePrzyrzadem+0x15c>
    435a:	4b2c      	ldr	r3, [pc, #176]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    435c:	203c      	movs	r0, #60	; 0x3c
    435e:	f893 2020 	ldrb.w	r2, [r3, #32]
    4362:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    4366:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    436a:	4929      	ldr	r1, [pc, #164]	; (4410 <SterowaniePrzyrzadem+0x1ea>)
    436c:	fb00 1202 	mla	r2, r0, r2, r1
    4370:	8f12      	ldrh	r2, [r2, #56]	; 0x38
    4372:	f012 0f20 	tst.w	r2, #32
    4376:	d004      	beq.n	4382 <SterowaniePrzyrzadem+0x15c>
			& 0x20) > 0))
	{
		image.q[2] |= 0x02;
    4378:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    437c:	f042 0202 	orr.w	r2, r2, #2
    4380:	e004      	b.n	438c <SterowaniePrzyrzadem+0x166>
	}
	else
		image.q[2] &= ~0x02;
    4382:	4b22      	ldr	r3, [pc, #136]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    4384:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    4388:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    438c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	if (ZezwolenieSterowaniaPrzyrzadem() && ((par[p_aktualny_program].Wyjscia
    4390:	f7ff ff48 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    4394:	b198      	cbz	r0, 43be <SterowaniePrzyrzadem+0x198>
    4396:	4b1d      	ldr	r3, [pc, #116]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    4398:	203c      	movs	r0, #60	; 0x3c
    439a:	f893 2020 	ldrb.w	r2, [r3, #32]
    439e:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    43a2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    43a6:	491a      	ldr	r1, [pc, #104]	; (4410 <SterowaniePrzyrzadem+0x1ea>)
    43a8:	fb00 1202 	mla	r2, r0, r2, r1
    43ac:	8f12      	ldrh	r2, [r2, #56]	; 0x38
    43ae:	f012 0f40 	tst.w	r2, #64	; 0x40
    43b2:	d004      	beq.n	43be <SterowaniePrzyrzadem+0x198>
			& 0x40) > 0))
	{
		image.q[2] |= 0x04;
    43b4:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    43b8:	f042 0204 	orr.w	r2, r2, #4
    43bc:	e004      	b.n	43c8 <SterowaniePrzyrzadem+0x1a2>
	}
	else
		image.q[2] &= ~0x04;
    43be:	4b13      	ldr	r3, [pc, #76]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    43c0:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    43c4:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    43c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	if (ZezwolenieSterowaniaPrzyrzadem() && ((par[p_aktualny_program].Wyjscia
    43cc:	f7ff ff2a 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    43d0:	b198      	cbz	r0, 43fa <SterowaniePrzyrzadem+0x1d4>
    43d2:	4b0e      	ldr	r3, [pc, #56]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    43d4:	203c      	movs	r0, #60	; 0x3c
    43d6:	f893 2020 	ldrb.w	r2, [r3, #32]
    43da:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    43de:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    43e2:	490b      	ldr	r1, [pc, #44]	; (4410 <SterowaniePrzyrzadem+0x1ea>)
    43e4:	fb00 1202 	mla	r2, r0, r2, r1
    43e8:	8f12      	ldrh	r2, [r2, #56]	; 0x38
    43ea:	f012 0f80 	tst.w	r2, #128	; 0x80
    43ee:	d004      	beq.n	43fa <SterowaniePrzyrzadem+0x1d4>
			& 0x80) > 0))
	{
		image.q[2] |= 0x08;
    43f0:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    43f4:	f042 0208 	orr.w	r2, r2, #8
    43f8:	e004      	b.n	4404 <SterowaniePrzyrzadem+0x1de>
	}
	else
		image.q[2] &= ~0x08;
    43fa:	4b04      	ldr	r3, [pc, #16]	; (440c <SterowaniePrzyrzadem+0x1e6>)
    43fc:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    4400:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
    4404:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    4408:	bd08      	pop	{r3, pc}
    440a:	bf00      	nop
    440c:	20000ee4 	.word	0x20000ee4
    4410:	20001b40 	.word	0x20001b40

00004414 <P_DK_P>:
	bool retval = false;

	static byte prev = 0;
	static byte act = 0;

	act = image.i[0] & 0x04;
    4414:	4b09      	ldr	r3, [pc, #36]	; (443c <P_DK_P+0x28>)
    4416:	4a0a      	ldr	r2, [pc, #40]	; (4440 <P_DK_P+0x2c>)
    4418:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
    441c:	f003 0304 	and.w	r3, r3, #4
    4420:	f882 3043 	strb.w	r3, [r2, #67]	; 0x43

	if ((prev == 0) && (act > 0))
    4424:	f892 2044 	ldrb.w	r2, [r2, #68]	; 0x44
    4428:	b10a      	cbz	r2, 442e <P_DK_P+0x1a>
    442a:	2000      	movs	r0, #0
    442c:	e002      	b.n	4434 <P_DK_P+0x20>
    442e:	1e18      	subs	r0, r3, #0
    4430:	bf18      	it	ne
    4432:	2001      	movne	r0, #1
		retval = true;
	else
		retval = false;

	prev = act;
    4434:	4a02      	ldr	r2, [pc, #8]	; (4440 <P_DK_P+0x2c>)
    4436:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44

	return retval;
}
    443a:	4770      	bx	lr
    443c:	20000ee4 	.word	0x20000ee4
    4440:	2000012c 	.word	0x2000012c

00004444 <P_DK>:

bool P_DK(void)
{
	if ((image.i[0] & 0x04) > 0)
    4444:	4b03      	ldr	r3, [pc, #12]	; (4454 <P_DK+0x10>)
    4446:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
    444a:	0880      	lsrs	r0, r0, #2
		return true;
	else
		return false;
}
    444c:	f000 0001 	and.w	r0, r0, #1
    4450:	4770      	bx	lr
    4452:	bf00      	nop
    4454:	20000ee4 	.word	0x20000ee4

00004458 <Cisnienie>:
//*****************************************************************************
// WYnik porwnania cinienia zadanego z osignitym
//*****************************************************************************

void Cisnienie(void)
{
    4458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	word cisnienie_10plus = par[p_aktualny_program].CisnienieZadane
    445c:	4c4a      	ldr	r4, [pc, #296]	; (4588 <Cisnienie+0x130>)
			+ par[p_aktualny_program].CisnienieZadane / 20;
    445e:	223c      	movs	r2, #60	; 0x3c
// WYnik porwnania cinienia zadanego z osignitym
//*****************************************************************************

void Cisnienie(void)
{
	word cisnienie_10plus = par[p_aktualny_program].CisnienieZadane
    4460:	f894 3020 	ldrb.w	r3, [r4, #32]
    4464:	f894 1021 	ldrb.w	r1, [r4, #33]	; 0x21
    4468:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
			+ par[p_aktualny_program].CisnienieZadane / 20;
    446c:	4b47      	ldr	r3, [pc, #284]	; (458c <Cisnienie+0x134>)
    446e:	fb02 3101 	mla	r1, r2, r1, r3
    4472:	698d      	ldr	r5, [r1, #24]
    4474:	f894 1020 	ldrb.w	r1, [r4, #32]
    4478:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
    447c:	f3c5 250f 	ubfx	r5, r5, #8, #16
    4480:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    4484:	fb02 3101 	mla	r1, r2, r1, r3
    4488:	698e      	ldr	r6, [r1, #24]
	word cisnienie_10minus = par[p_aktualny_program].CisnienieZadane
    448a:	f894 1020 	ldrb.w	r1, [r4, #32]
    448e:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
//*****************************************************************************

void Cisnienie(void)
{
	word cisnienie_10plus = par[p_aktualny_program].CisnienieZadane
			+ par[p_aktualny_program].CisnienieZadane / 20;
    4492:	f3c6 260f 	ubfx	r6, r6, #8, #16
	word cisnienie_10minus = par[p_aktualny_program].CisnienieZadane
    4496:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
			- par[p_aktualny_program].CisnienieZadane / 20;
    449a:	fb02 3101 	mla	r1, r2, r1, r3
    449e:	698f      	ldr	r7, [r1, #24]
    44a0:	f894 1020 	ldrb.w	r1, [r4, #32]
    44a4:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
    44a8:	f3c7 270f 	ubfx	r7, r7, #8, #16
    44ac:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    44b0:	fb02 3101 	mla	r1, r2, r1, r3
    44b4:	6989      	ldr	r1, [r1, #24]
    44b6:	f3c1 280f 	ubfx	r8, r1, #8, #16

	image.aout[0] = (par[p_aktualny_program].CisnienieZadane);
    44ba:	f894 1020 	ldrb.w	r1, [r4, #32]
    44be:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
    44c2:	f894 c044 	ldrb.w	ip, [r4, #68]	; 0x44
    44c6:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    44ca:	fb02 3101 	mla	r1, r2, r1, r3
    44ce:	6989      	ldr	r1, [r1, #24]
    44d0:	f3c1 210f 	ubfx	r1, r1, #8, #16
    44d4:	f001 00ff 	and.w	r0, r1, #255	; 0xff
    44d8:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
    44dc:	0a09      	lsrs	r1, r1, #8
    44de:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
    44e2:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45

	if (par[p_aktualny_program].CisnienieZadane > 0)
    44e6:	f894 1020 	ldrb.w	r1, [r4, #32]
    44ea:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
    44ee:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    44f2:	fb02 3301 	mla	r3, r2, r1, r3
    44f6:	699b      	ldr	r3, [r3, #24]
    44f8:	f3c3 230f 	ubfx	r3, r3, #8, #16
    44fc:	b353      	cbz	r3, 4554 <Cisnienie+0xfc>
	{
		if (P_DK() && (p_cisnienie_akt >= cisnienie_10minus)
    44fe:	f7ff ffa1 	bl	4444 <P_DK>
    4502:	b1c8      	cbz	r0, 4538 <Cisnienie+0xe0>
    4504:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
    4508:	f894 2057 	ldrb.w	r2, [r4, #87]	; 0x57
    450c:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
    4510:	2314      	movs	r3, #20
    4512:	fbb8 f8f3 	udiv	r8, r8, r3
    4516:	ebc8 0707 	rsb	r7, r8, r7
    451a:	b2bf      	uxth	r7, r7
    451c:	42ba      	cmp	r2, r7
    451e:	d30b      	bcc.n	4538 <Cisnienie+0xe0>
				&& (p_cisnienie_akt <= cisnienie_10plus))
    4520:	f894 2056 	ldrb.w	r2, [r4, #86]	; 0x56

	image.aout[0] = (par[p_aktualny_program].CisnienieZadane);

	if (par[p_aktualny_program].CisnienieZadane > 0)
	{
		if (P_DK() && (p_cisnienie_akt >= cisnienie_10minus)
    4524:	fbb6 f6f3 	udiv	r6, r6, r3
				&& (p_cisnienie_akt <= cisnienie_10plus))
    4528:	f894 1057 	ldrb.w	r1, [r4, #87]	; 0x57

	image.aout[0] = (par[p_aktualny_program].CisnienieZadane);

	if (par[p_aktualny_program].CisnienieZadane > 0)
	{
		if (P_DK() && (p_cisnienie_akt >= cisnienie_10minus)
    452c:	19ad      	adds	r5, r5, r6
				&& (p_cisnienie_akt <= cisnienie_10plus))
    452e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

	image.aout[0] = (par[p_aktualny_program].CisnienieZadane);

	if (par[p_aktualny_program].CisnienieZadane > 0)
	{
		if (P_DK() && (p_cisnienie_akt >= cisnienie_10minus)
    4532:	b2ad      	uxth	r5, r5
    4534:	42aa      	cmp	r2, r5
    4536:	d910      	bls.n	455a <Cisnienie+0x102>
		{
			SET_CISNIENIE_OSIAGNIETE;
		}
		else
		{
			RESET_CISNIENIE_OSIAGNIETE;
    4538:	4b13      	ldr	r3, [pc, #76]	; (4588 <Cisnienie+0x130>)
    453a:	7e1a      	ldrb	r2, [r3, #24]
    453c:	7e59      	ldrb	r1, [r3, #25]
    453e:	7e18      	ldrb	r0, [r3, #24]
    4540:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    4544:	f002 01bf 	and.w	r1, r2, #191	; 0xbf
    4548:	7619      	strb	r1, [r3, #24]
    454a:	0a12      	lsrs	r2, r2, #8
    454c:	7e59      	ldrb	r1, [r3, #25]
    454e:	765a      	strb	r2, [r3, #25]
    4550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
	}
	else
	{
		if (P_DK())
    4554:	f7ff ff76 	bl	4444 <P_DK>
    4558:	b140      	cbz	r0, 456c <Cisnienie+0x114>
		{
			SET_CISNIENIE_OSIAGNIETE;
    455a:	7e23      	ldrb	r3, [r4, #24]
    455c:	7e62      	ldrb	r2, [r4, #25]
    455e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    4562:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4566:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    456a:	e005      	b.n	4578 <Cisnienie+0x120>
		}
		else
		{
			RESET_CISNIENIE_OSIAGNIETE;
    456c:	7e23      	ldrb	r3, [r4, #24]
    456e:	7e62      	ldrb	r2, [r4, #25]
    4570:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    4574:	f003 02bf 	and.w	r2, r3, #191	; 0xbf
    4578:	7e21      	ldrb	r1, [r4, #24]
    457a:	0a1b      	lsrs	r3, r3, #8
    457c:	7622      	strb	r2, [r4, #24]
    457e:	7e62      	ldrb	r2, [r4, #25]
    4580:	7663      	strb	r3, [r4, #25]
    4582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4586:	bf00      	nop
    4588:	20000ee4 	.word	0x20000ee4
    458c:	20001b40 	.word	0x20001b40

00004590 <P_WyblokowanieZezwolenie>:
		return false;
}

bool P_WyblokowanieZezwolenie(void)
{
	if ((image.i[0] & 0x08) > 0)
    4590:	4b03      	ldr	r3, [pc, #12]	; (45a0 <P_WyblokowanieZezwolenie+0x10>)
    4592:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
    4596:	08c0      	lsrs	r0, r0, #3
		return true;
	else
		return false;
}
    4598:	f000 0001 	and.w	r0, r0, #1
    459c:	4770      	bx	lr
    459e:	bf00      	nop
    45a0:	20000ee4 	.word	0x20000ee4

000045a4 <P_ResetBledu>:
bool P_ResetBledu(void)
{
	static byte prev = 0;
	static byte act = 0;

	act = image.i[0] & 0x10;
    45a4:	4b0a      	ldr	r3, [pc, #40]	; (45d0 <P_ResetBledu+0x2c>)
    45a6:	4a0b      	ldr	r2, [pc, #44]	; (45d4 <P_ResetBledu+0x30>)
    45a8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c

	if ((prev == 0) && (act > 0))
    45ac:	f892 1046 	ldrb.w	r1, [r2, #70]	; 0x46
bool P_ResetBledu(void)
{
	static byte prev = 0;
	static byte act = 0;

	act = image.i[0] & 0x10;
    45b0:	f003 0310 	and.w	r3, r3, #16
    45b4:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45

	if ((prev == 0) && (act > 0))
    45b8:	b919      	cbnz	r1, 45c2 <P_ResetBledu+0x1e>
    45ba:	b113      	cbz	r3, 45c2 <P_ResetBledu+0x1e>
		kasuj_blad = true;
    45bc:	3101      	adds	r1, #1
    45be:	f882 1047 	strb.w	r1, [r2, #71]	; 0x47

	prev = act;
    45c2:	4a04      	ldr	r2, [pc, #16]	; (45d4 <P_ResetBledu+0x30>)
    45c4:	f882 3046 	strb.w	r3, [r2, #70]	; 0x46

	return kasuj_blad;
}
    45c8:	f892 0047 	ldrb.w	r0, [r2, #71]	; 0x47
    45cc:	4770      	bx	lr
    45ce:	bf00      	nop
    45d0:	20000ee4 	.word	0x20000ee4
    45d4:	2000012c 	.word	0x2000012c

000045d8 <P_NotAus>:

bool P_NotAus(void)
{
	if ((image.i[0] & 0x20) > 0)
    45d8:	4b03      	ldr	r3, [pc, #12]	; (45e8 <P_NotAus+0x10>)
    45da:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
    45de:	0940      	lsrs	r0, r0, #5
		return true;
	else
		return false;
}
    45e0:	f000 0001 	and.w	r0, r0, #1
    45e4:	4770      	bx	lr
    45e6:	bf00      	nop
    45e8:	20000ee4 	.word	0x20000ee4

000045ec <P_Woda>:

bool P_Woda(void)
{
	if ((image.i[0] & 0x40) > 0)
    45ec:	4b03      	ldr	r3, [pc, #12]	; (45fc <P_Woda+0x10>)
    45ee:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
    45f2:	0980      	lsrs	r0, r0, #6
		return true;
	else
		return false;
}
    45f4:	f000 0001 	and.w	r0, r0, #1
    45f8:	4770      	bx	lr
    45fa:	bf00      	nop
    45fc:	20000ee4 	.word	0x20000ee4

00004600 <P_TempTrafo>:

bool P_TempTrafo(void)
{
	if ((image.i[0] & 0x80) > 0)
    4600:	4b02      	ldr	r3, [pc, #8]	; (460c <P_TempTrafo+0xc>)
    4602:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
		return true;
	else
		return false;
}
    4606:	09c0      	lsrs	r0, r0, #7
    4608:	4770      	bx	lr
    460a:	bf00      	nop
    460c:	20000ee4 	.word	0x20000ee4

00004610 <P_TempTyr>:

bool P_TempTyr(void)
{
	if ((image.i[1] & 0x01) > 0)
    4610:	4b02      	ldr	r3, [pc, #8]	; (461c <P_TempTyr+0xc>)
    4612:	f893 004d 	ldrb.w	r0, [r3, #77]	; 0x4d
		return true;
	else
		return false;
}
    4616:	f000 0001 	and.w	r0, r0, #1
    461a:	4770      	bx	lr
    461c:	20000ee4 	.word	0x20000ee4

00004620 <P_Hydra>:

bool P_Hydra(void)
{
	if ((image.i[1] & 0x40) > 0)
    4620:	4b03      	ldr	r3, [pc, #12]	; (4630 <P_Hydra+0x10>)
    4622:	f893 004d 	ldrb.w	r0, [r3, #77]	; 0x4d
    4626:	0980      	lsrs	r0, r0, #6
		return true;
	else
		return false;
}
    4628:	f000 0001 	and.w	r0, r0, #1
    462c:	4770      	bx	lr
    462e:	bf00      	nop
    4630:	20000ee4 	.word	0x20000ee4

00004634 <P_ZPradem>:

bool P_ZPradem(void)
{
	if ((image.i[1] & 0x02) > 0)
    4634:	4b03      	ldr	r3, [pc, #12]	; (4644 <P_ZPradem+0x10>)
    4636:	f893 004d 	ldrb.w	r0, [r3, #77]	; 0x4d
    463a:	0840      	lsrs	r0, r0, #1
		return true;
	else
		return false;
}
    463c:	f000 0001 	and.w	r0, r0, #1
    4640:	4770      	bx	lr
    4642:	bf00      	nop
    4644:	20000ee4 	.word	0x20000ee4

00004648 <ProgramKopiuj>:
//*****************************************************************************
// Kopiowanie akualnego programu do struktury tymczasowej
//*****************************************************************************

void ProgramKopiuj(void)
{
    4648:	b538      	push	{r3, r4, r5, lr}
	prog.CzasDociskuWstepnego = par[p_aktualny_program].CzasDociskuWstepnego;
    464a:	4beb      	ldr	r3, [pc, #940]	; (49f8 <ProgramKopiuj+0x3b0>)
    464c:	203c      	movs	r0, #60	; 0x3c
    464e:	f893 2020 	ldrb.w	r2, [r3, #32]
    4652:	f893 c021 	ldrb.w	ip, [r3, #33]	; 0x21
    4656:	49e9      	ldr	r1, [pc, #932]	; (49fc <ProgramKopiuj+0x3b4>)
    4658:	ea42 2c0c 	orr.w	ip, r2, ip, lsl #8
    465c:	fb00 fc0c 	mul.w	ip, r0, ip
    4660:	4ae7      	ldr	r2, [pc, #924]	; (4a00 <ProgramKopiuj+0x3b8>)
    4662:	f81c c001 	ldrb.w	ip, [ip, r1]
    4666:	f882 c000 	strb.w	ip, [r2]

	prog.PradPodgrzewaniaWstepnego
			= par[p_aktualny_program].PradPodgrzewaniaWstepnego;
    466a:	f893 c020 	ldrb.w	ip, [r3, #32]
    466e:	f893 e021 	ldrb.w	lr, [r3, #33]	; 0x21

void ProgramKopiuj(void)
{
	prog.CzasDociskuWstepnego = par[p_aktualny_program].CzasDociskuWstepnego;

	prog.PradPodgrzewaniaWstepnego
    4672:	6814      	ldr	r4, [r2, #0]
			= par[p_aktualny_program].PradPodgrzewaniaWstepnego;
    4674:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8

void ProgramKopiuj(void)
{
	prog.CzasDociskuWstepnego = par[p_aktualny_program].CzasDociskuWstepnego;

	prog.PradPodgrzewaniaWstepnego
    4678:	fb00 fc0c 	mul.w	ip, r0, ip
    467c:	f85c 5001 	ldr.w	r5, [ip, r1]
    4680:	f3c5 2c0f 	ubfx	ip, r5, #8, #16
    4684:	f36c 2417 	bfi	r4, ip, #8, #16
    4688:	6014      	str	r4, [r2, #0]
			= par[p_aktualny_program].PradPodgrzewaniaWstepnego;
	prog.CzasPodgrzewaniaWstepnego
			= par[p_aktualny_program].CzasPodgrzewaniaWstepnego;
    468a:	f893 c020 	ldrb.w	ip, [r3, #32]
    468e:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4692:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
{
	prog.CzasDociskuWstepnego = par[p_aktualny_program].CzasDociskuWstepnego;

	prog.PradPodgrzewaniaWstepnego
			= par[p_aktualny_program].PradPodgrzewaniaWstepnego;
	prog.CzasPodgrzewaniaWstepnego
    4696:	fb00 1404 	mla	r4, r0, r4, r1
    469a:	f894 c003 	ldrb.w	ip, [r4, #3]
    469e:	f882 c003 	strb.w	ip, [r2, #3]
			= par[p_aktualny_program].CzasPodgrzewaniaWstepnego;
	prog.PauzaPodgrzewaniaWstepnego
			= par[p_aktualny_program].PauzaPodgrzewaniaWstepnego;
    46a2:	f893 c020 	ldrb.w	ip, [r3, #32]
    46a6:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    46aa:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8

	prog.PradPodgrzewaniaWstepnego
			= par[p_aktualny_program].PradPodgrzewaniaWstepnego;
	prog.CzasPodgrzewaniaWstepnego
			= par[p_aktualny_program].CzasPodgrzewaniaWstepnego;
	prog.PauzaPodgrzewaniaWstepnego
    46ae:	fb00 1404 	mla	r4, r0, r4, r1
    46b2:	f894 c004 	ldrb.w	ip, [r4, #4]
    46b6:	f882 c004 	strb.w	ip, [r2, #4]
			= par[p_aktualny_program].PauzaPodgrzewaniaWstepnego;

	prog.PradZgrzewania = par[p_aktualny_program].PradZgrzewania;
    46ba:	f893 c020 	ldrb.w	ip, [r3, #32]
    46be:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    46c2:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    46c6:	fb00 1404 	mla	r4, r0, r4, r1
    46ca:	6865      	ldr	r5, [r4, #4]
    46cc:	6854      	ldr	r4, [r2, #4]
    46ce:	f3c5 2c0f 	ubfx	ip, r5, #8, #16
    46d2:	f36c 2417 	bfi	r4, ip, #8, #16
    46d6:	6054      	str	r4, [r2, #4]
	prog.CzasZgrzewania = par[p_aktualny_program].CzasZgrzewania;
    46d8:	f893 c020 	ldrb.w	ip, [r3, #32]
    46dc:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    46e0:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    46e4:	fb00 1404 	mla	r4, r0, r4, r1
    46e8:	f894 c007 	ldrb.w	ip, [r4, #7]
    46ec:	f882 c007 	strb.w	ip, [r2, #7]

	prog.PauzaPodgrzewaniaKoncowego
			= par[p_aktualny_program].PauzaPodgrzewaniaKoncowego;
    46f0:	f893 c020 	ldrb.w	ip, [r3, #32]
    46f4:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    46f8:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
			= par[p_aktualny_program].PauzaPodgrzewaniaWstepnego;

	prog.PradZgrzewania = par[p_aktualny_program].PradZgrzewania;
	prog.CzasZgrzewania = par[p_aktualny_program].CzasZgrzewania;

	prog.PauzaPodgrzewaniaKoncowego
    46fc:	fb00 1404 	mla	r4, r0, r4, r1
    4700:	f894 c008 	ldrb.w	ip, [r4, #8]
    4704:	f882 c008 	strb.w	ip, [r2, #8]
			= par[p_aktualny_program].PauzaPodgrzewaniaKoncowego;
	prog.PradPodgrzewaniaKoncowego
			= par[p_aktualny_program].PradPodgrzewaniaKoncowego;
    4708:	f893 c020 	ldrb.w	ip, [r3, #32]
    470c:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4710:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
	prog.PradZgrzewania = par[p_aktualny_program].PradZgrzewania;
	prog.CzasZgrzewania = par[p_aktualny_program].CzasZgrzewania;

	prog.PauzaPodgrzewaniaKoncowego
			= par[p_aktualny_program].PauzaPodgrzewaniaKoncowego;
	prog.PradPodgrzewaniaKoncowego
    4714:	fb00 1404 	mla	r4, r0, r4, r1
    4718:	68a5      	ldr	r5, [r4, #8]
    471a:	6894      	ldr	r4, [r2, #8]
    471c:	f3c5 2c0f 	ubfx	ip, r5, #8, #16
    4720:	f36c 2417 	bfi	r4, ip, #8, #16
    4724:	6094      	str	r4, [r2, #8]
			= par[p_aktualny_program].PradPodgrzewaniaKoncowego;
	prog.CzasPodgrzewaniaKoncowego
			= par[p_aktualny_program].CzasPodgrzewaniaKoncowego;
    4726:	f893 c020 	ldrb.w	ip, [r3, #32]
    472a:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    472e:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8

	prog.PauzaPodgrzewaniaKoncowego
			= par[p_aktualny_program].PauzaPodgrzewaniaKoncowego;
	prog.PradPodgrzewaniaKoncowego
			= par[p_aktualny_program].PradPodgrzewaniaKoncowego;
	prog.CzasPodgrzewaniaKoncowego
    4732:	fb00 1404 	mla	r4, r0, r4, r1
    4736:	f894 c00b 	ldrb.w	ip, [r4, #11]
    473a:	f882 c00b 	strb.w	ip, [r2, #11]
			= par[p_aktualny_program].CzasPodgrzewaniaKoncowego;

	prog.CzasDociskuKoncowego = par[p_aktualny_program].CzasDociskuKoncowego;
    473e:	f893 c020 	ldrb.w	ip, [r3, #32]
    4742:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4746:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    474a:	fb00 1404 	mla	r4, r0, r4, r1
    474e:	f894 c00c 	ldrb.w	ip, [r4, #12]
    4752:	f882 c00c 	strb.w	ip, [r2, #12]

	prog.ImpulsyIlosc = par[p_aktualny_program].ImpulsyIlosc;
    4756:	f893 c020 	ldrb.w	ip, [r3, #32]
    475a:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    475e:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4762:	fb00 1404 	mla	r4, r0, r4, r1
    4766:	f894 c00d 	ldrb.w	ip, [r4, #13]
    476a:	f882 c00d 	strb.w	ip, [r2, #13]
	prog.ImpulsyPauza = par[p_aktualny_program].ImpulsyPauza;
    476e:	f893 c020 	ldrb.w	ip, [r3, #32]
    4772:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4776:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    477a:	fb00 1404 	mla	r4, r0, r4, r1
    477e:	f894 c00e 	ldrb.w	ip, [r4, #14]
    4782:	f882 c00e 	strb.w	ip, [r2, #14]

	prog.StepperProcent = par[p_aktualny_program].StepperProcent;
    4786:	f893 c020 	ldrb.w	ip, [r3, #32]
    478a:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    478e:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4792:	fb00 1404 	mla	r4, r0, r4, r1
    4796:	f894 c00f 	ldrb.w	ip, [r4, #15]
    479a:	f882 c00f 	strb.w	ip, [r2, #15]
	prog.StepperLicznik = par[p_aktualny_program].StepperLicznik;
    479e:	f893 c020 	ldrb.w	ip, [r3, #32]
    47a2:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    47a6:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    47aa:	fb00 1404 	mla	r4, r0, r4, r1
    47ae:	8a24      	ldrh	r4, [r4, #16]
    47b0:	8214      	strh	r4, [r2, #16]

	prog.NumerCylindra = par[p_aktualny_program].NumerCylindra;
    47b2:	f893 c020 	ldrb.w	ip, [r3, #32]
    47b6:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    47ba:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    47be:	fb00 1404 	mla	r4, r0, r4, r1
    47c2:	f894 c012 	ldrb.w	ip, [r4, #18]
    47c6:	f882 c012 	strb.w	ip, [r2, #18]
	prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol;
    47ca:	f893 c020 	ldrb.w	ip, [r3, #32]
    47ce:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    47d2:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    47d6:	fb00 1404 	mla	r4, r0, r4, r1
    47da:	3410      	adds	r4, #16
    47dc:	f894 e004 	ldrb.w	lr, [r4, #4]
    47e0:	f894 c003 	ldrb.w	ip, [r4, #3]
    47e4:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
    47e8:	f882 c013 	strb.w	ip, [r2, #19]
    47ec:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    47f0:	f882 c014 	strb.w	ip, [r2, #20]
	prog.PozycjaCylindraDolTolerancja
			= par[p_aktualny_program].PozycjaCylindraDolTolerancja;
    47f4:	f893 c020 	ldrb.w	ip, [r3, #32]
    47f8:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    47fc:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
	prog.StepperProcent = par[p_aktualny_program].StepperProcent;
	prog.StepperLicznik = par[p_aktualny_program].StepperLicznik;

	prog.NumerCylindra = par[p_aktualny_program].NumerCylindra;
	prog.PozycjaCylindraDol = par[p_aktualny_program].PozycjaCylindraDol;
	prog.PozycjaCylindraDolTolerancja
    4800:	fb00 1404 	mla	r4, r0, r4, r1
    4804:	6965      	ldr	r5, [r4, #20]
    4806:	6954      	ldr	r4, [r2, #20]
    4808:	f3c5 2c0f 	ubfx	ip, r5, #8, #16
    480c:	f36c 2417 	bfi	r4, ip, #8, #16
    4810:	6154      	str	r4, [r2, #20]
			= par[p_aktualny_program].PozycjaCylindraDolTolerancja;
	prog.Wtopienie = par[p_aktualny_program].Wtopienie;
    4812:	f893 c020 	ldrb.w	ip, [r3, #32]
    4816:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    481a:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    481e:	fb00 1404 	mla	r4, r0, r4, r1
    4822:	3410      	adds	r4, #16
    4824:	f894 e008 	ldrb.w	lr, [r4, #8]
    4828:	f894 c007 	ldrb.w	ip, [r4, #7]
    482c:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
    4830:	f882 c017 	strb.w	ip, [r2, #23]
    4834:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    4838:	f882 c018 	strb.w	ip, [r2, #24]

	prog.CisnienieZadane = par[p_aktualny_program].CisnienieZadane;
    483c:	f893 c020 	ldrb.w	ip, [r3, #32]
    4840:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4844:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4848:	fb00 1404 	mla	r4, r0, r4, r1
    484c:	69a5      	ldr	r5, [r4, #24]
    484e:	6994      	ldr	r4, [r2, #24]
    4850:	f3c5 2c0f 	ubfx	ip, r5, #8, #16
    4854:	f36c 2417 	bfi	r4, ip, #8, #16
    4858:	6194      	str	r4, [r2, #24]
	prog.CisnienieOsiagniete = par[p_aktualny_program].CisnienieOsiagniete;
    485a:	f893 c020 	ldrb.w	ip, [r3, #32]
    485e:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4862:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4866:	fb00 1404 	mla	r4, r0, r4, r1
    486a:	3418      	adds	r4, #24
    486c:	f894 e004 	ldrb.w	lr, [r4, #4]
    4870:	f894 c003 	ldrb.w	ip, [r4, #3]
    4874:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
    4878:	f882 c01b 	strb.w	ip, [r2, #27]
    487c:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    4880:	f882 c01c 	strb.w	ip, [r2, #28]

	prog.KontrolaPrzezWydmuch = par[p_aktualny_program].KontrolaPrzezWydmuch;
    4884:	f893 c020 	ldrb.w	ip, [r3, #32]
    4888:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    488c:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4890:	fb00 1404 	mla	r4, r0, r4, r1
    4894:	69e5      	ldr	r5, [r4, #28]
    4896:	69d4      	ldr	r4, [r2, #28]
    4898:	f3c5 2c0f 	ubfx	ip, r5, #8, #16
    489c:	f36c 2417 	bfi	r4, ip, #8, #16
    48a0:	61d4      	str	r4, [r2, #28]
	prog.KontrolaPrzezWydmuchTol
			= par[p_aktualny_program].KontrolaPrzezWydmuchTol;
    48a2:	f893 c020 	ldrb.w	ip, [r3, #32]
    48a6:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    48aa:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8

	prog.CisnienieZadane = par[p_aktualny_program].CisnienieZadane;
	prog.CisnienieOsiagniete = par[p_aktualny_program].CisnienieOsiagniete;

	prog.KontrolaPrzezWydmuch = par[p_aktualny_program].KontrolaPrzezWydmuch;
	prog.KontrolaPrzezWydmuchTol
    48ae:	fb00 1404 	mla	r4, r0, r4, r1
    48b2:	3418      	adds	r4, #24
    48b4:	f894 e008 	ldrb.w	lr, [r4, #8]
    48b8:	f894 c007 	ldrb.w	ip, [r4, #7]
    48bc:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
    48c0:	f882 c01f 	strb.w	ip, [r2, #31]
    48c4:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    48c8:	f882 c020 	strb.w	ip, [r2, #32]
			= par[p_aktualny_program].KontrolaPrzezWydmuchTol;

	prog.Iref = par[p_aktualny_program].Iref;
    48cc:	f893 c020 	ldrb.w	ip, [r3, #32]
    48d0:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    48d4:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    48d8:	fb00 1404 	mla	r4, r0, r4, r1
    48dc:	6a25      	ldr	r5, [r4, #32]
    48de:	6a14      	ldr	r4, [r2, #32]
    48e0:	f3c5 2c0f 	ubfx	ip, r5, #8, #16
    48e4:	f36c 2417 	bfi	r4, ip, #8, #16
    48e8:	6214      	str	r4, [r2, #32]
	prog.IrefTolerancja = par[p_aktualny_program].IrefTolerancja;
    48ea:	f893 c020 	ldrb.w	ip, [r3, #32]
    48ee:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    48f2:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    48f6:	fb00 1404 	mla	r4, r0, r4, r1
    48fa:	f894 c023 	ldrb.w	ip, [r4, #35]	; 0x23
    48fe:	f882 c023 	strb.w	ip, [r2, #35]	; 0x23
	prog.Iakt = par[p_aktualny_program].CzasDociskuWstepnego;
    4902:	f893 c020 	ldrb.w	ip, [r3, #32]
    4906:	f893 e021 	ldrb.w	lr, [r3, #33]	; 0x21
    490a:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
    490e:	fb00 fc0c 	mul.w	ip, r0, ip
    4912:	f81c c001 	ldrb.w	ip, [ip, r1]
    4916:	f8a2 c024 	strh.w	ip, [r2, #36]	; 0x24
	prog.Uref = par[p_aktualny_program].Iakt;
    491a:	f893 c020 	ldrb.w	ip, [r3, #32]
    491e:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4922:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4926:	fb00 1404 	mla	r4, r0, r4, r1
    492a:	8ca4      	ldrh	r4, [r4, #36]	; 0x24
    492c:	84d4      	strh	r4, [r2, #38]	; 0x26
	prog.UrefTolerancja = par[p_aktualny_program].Uref;
    492e:	f893 c020 	ldrb.w	ip, [r3, #32]
    4932:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4936:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    493a:	fb00 1404 	mla	r4, r0, r4, r1
    493e:	f8b4 c026 	ldrh.w	ip, [r4, #38]	; 0x26
    4942:	f882 c028 	strb.w	ip, [r2, #40]	; 0x28
	prog.Uakt = par[p_aktualny_program].Uakt;
    4946:	f893 c020 	ldrb.w	ip, [r3, #32]
    494a:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    494e:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4952:	fb00 1404 	mla	r4, r0, r4, r1
    4956:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    4958:	6a94      	ldr	r4, [r2, #40]	; 0x28
    495a:	f3c5 2c0f 	ubfx	ip, r5, #8, #16
    495e:	f36c 2417 	bfi	r4, ip, #8, #16
    4962:	6294      	str	r4, [r2, #40]	; 0x28
	prog.Eref = par[p_aktualny_program].Eref;
    4964:	f893 c020 	ldrb.w	ip, [r3, #32]
    4968:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    496c:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4970:	fb00 1404 	mla	r4, r0, r4, r1
    4974:	3428      	adds	r4, #40	; 0x28
    4976:	f894 e004 	ldrb.w	lr, [r4, #4]
    497a:	f894 c003 	ldrb.w	ip, [r4, #3]
    497e:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
    4982:	f882 c02b 	strb.w	ip, [r2, #43]	; 0x2b
    4986:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    498a:	f882 c02c 	strb.w	ip, [r2, #44]	; 0x2c
	prog.ErefTolerancja = par[p_aktualny_program].ErefTolerancja;
    498e:	f893 c020 	ldrb.w	ip, [r3, #32]
    4992:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4996:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    499a:	fb00 1404 	mla	r4, r0, r4, r1
    499e:	f894 c02d 	ldrb.w	ip, [r4, #45]	; 0x2d
    49a2:	f882 c02d 	strb.w	ip, [r2, #45]	; 0x2d
	prog.Eakt = par[p_aktualny_program].Eakt;
    49a6:	f893 c020 	ldrb.w	ip, [r3, #32]
    49aa:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    49ae:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    49b2:	fb00 1404 	mla	r4, r0, r4, r1
    49b6:	8de4      	ldrh	r4, [r4, #46]	; 0x2e
    49b8:	85d4      	strh	r4, [r2, #46]	; 0x2e

	prog.CzujnikiStartKonfig = par[p_aktualny_program].CzujnikiStartKonfig;
    49ba:	f893 c020 	ldrb.w	ip, [r3, #32]
    49be:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    49c2:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    49c6:	fb00 1404 	mla	r4, r0, r4, r1
    49ca:	8e24      	ldrh	r4, [r4, #48]	; 0x30
    49cc:	8614      	strh	r4, [r2, #48]	; 0x30
	prog.CzujnikiStartSygnaly = par[p_aktualny_program].CzujnikiStartSygnaly;
    49ce:	f893 c020 	ldrb.w	ip, [r3, #32]
    49d2:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    49d6:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    49da:	fb00 1404 	mla	r4, r0, r4, r1
    49de:	8e64      	ldrh	r4, [r4, #50]	; 0x32
    49e0:	8654      	strh	r4, [r2, #50]	; 0x32
	prog.CzujnikiDKKonfig = par[p_aktualny_program].CzujnikiDKKonfig;
    49e2:	f893 c020 	ldrb.w	ip, [r3, #32]
    49e6:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    49ea:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    49ee:	fb00 1404 	mla	r4, r0, r4, r1
    49f2:	8ea4      	ldrh	r4, [r4, #52]	; 0x34
    49f4:	8694      	strh	r4, [r2, #52]	; 0x34
    49f6:	e005      	b.n	4a04 <ProgramKopiuj+0x3bc>
    49f8:	20000ee4 	.word	0x20000ee4
    49fc:	20001b40 	.word	0x20001b40
    4a00:	20001b04 	.word	0x20001b04
	prog.CzujnikiDKSygnaly = par[p_aktualny_program].CzujnikiDKSygnaly;
    4a04:	f893 c020 	ldrb.w	ip, [r3, #32]
    4a08:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4a0c:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4a10:	fb00 1404 	mla	r4, r0, r4, r1
    4a14:	8ee4      	ldrh	r4, [r4, #54]	; 0x36
    4a16:	86d4      	strh	r4, [r2, #54]	; 0x36

	prog.Wyjscia = par[p_aktualny_program].Wyjscia;
    4a18:	f893 c020 	ldrb.w	ip, [r3, #32]
    4a1c:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
    4a20:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
    4a24:	fb00 1404 	mla	r4, r0, r4, r1
    4a28:	8f24      	ldrh	r4, [r4, #56]	; 0x38
    4a2a:	8714      	strh	r4, [r2, #56]	; 0x38
	prog.Konfig = par[p_aktualny_program].Konfig;
    4a2c:	f893 c020 	ldrb.w	ip, [r3, #32]
    4a30:	f893 e021 	ldrb.w	lr, [r3, #33]	; 0x21

	ostatni_program = p_aktualny_program;
    4a34:	4c07      	ldr	r4, [pc, #28]	; (4a54 <ProgramKopiuj+0x40c>)
	prog.CzujnikiStartSygnaly = par[p_aktualny_program].CzujnikiStartSygnaly;
	prog.CzujnikiDKKonfig = par[p_aktualny_program].CzujnikiDKKonfig;
	prog.CzujnikiDKSygnaly = par[p_aktualny_program].CzujnikiDKSygnaly;

	prog.Wyjscia = par[p_aktualny_program].Wyjscia;
	prog.Konfig = par[p_aktualny_program].Konfig;
    4a36:	ea4c 2c0e 	orr.w	ip, ip, lr, lsl #8
    4a3a:	fb00 110c 	mla	r1, r0, ip, r1
    4a3e:	8f49      	ldrh	r1, [r1, #58]	; 0x3a
    4a40:	8751      	strh	r1, [r2, #58]	; 0x3a

	ostatni_program = p_aktualny_program;
    4a42:	f893 2020 	ldrb.w	r2, [r3, #32]
    4a46:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    4a4a:	70e2      	strb	r2, [r4, #3]

	z_pradem = P_ZPradem();
    4a4c:	f7ff fdf2 	bl	4634 <P_ZPradem>
    4a50:	7420      	strb	r0, [r4, #16]
}
    4a52:	bd38      	pop	{r3, r4, r5, pc}
    4a54:	2000012c 	.word	0x2000012c

00004a58 <P_ZezwolenieProgramowania>:
		return false;
}

bool P_ZezwolenieProgramowania(void)
{
	if ((image.i[1] & 0x04) > 0)
    4a58:	4b03      	ldr	r3, [pc, #12]	; (4a68 <P_ZezwolenieProgramowania+0x10>)
    4a5a:	f893 004d 	ldrb.w	r0, [r3, #77]	; 0x4d
    4a5e:	0880      	lsrs	r0, r0, #2
		return true;
	else
		return false;
}
    4a60:	f000 0001 	and.w	r0, r0, #1
    4a64:	4770      	bx	lr
    4a66:	bf00      	nop
    4a68:	20000ee4 	.word	0x20000ee4

00004a6c <P_KasujLicznik>:
	bool retval = false;

	static byte prev = 0;
	static byte act = 0;

	act = image.i[1] & 0x08;
    4a6c:	4b09      	ldr	r3, [pc, #36]	; (4a94 <P_KasujLicznik+0x28>)
    4a6e:	4a0a      	ldr	r2, [pc, #40]	; (4a98 <P_KasujLicznik+0x2c>)
    4a70:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
    4a74:	f003 0308 	and.w	r3, r3, #8
    4a78:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48

	if ((prev == 0) && (act > 0))
    4a7c:	f892 2049 	ldrb.w	r2, [r2, #73]	; 0x49
    4a80:	b10a      	cbz	r2, 4a86 <P_KasujLicznik+0x1a>
    4a82:	2000      	movs	r0, #0
    4a84:	e002      	b.n	4a8c <P_KasujLicznik+0x20>
    4a86:	1e18      	subs	r0, r3, #0
    4a88:	bf18      	it	ne
    4a8a:	2001      	movne	r0, #1
		retval = true;
	else
		retval = false;

	prev = act;
    4a8c:	4a02      	ldr	r2, [pc, #8]	; (4a98 <P_KasujLicznik+0x2c>)
    4a8e:	f882 3049 	strb.w	r3, [r2, #73]	; 0x49

	return retval;
}
    4a92:	4770      	bx	lr
    4a94:	20000ee4 	.word	0x20000ee4
    4a98:	2000012c 	.word	0x2000012c

00004a9c <P_KasujLicznikStepper>:
	bool retval = false;

	static byte prev = 0;
	static byte act = 0;

	act = image.i[1] & 0x10;
    4a9c:	4b09      	ldr	r3, [pc, #36]	; (4ac4 <P_KasujLicznikStepper+0x28>)
    4a9e:	4a0a      	ldr	r2, [pc, #40]	; (4ac8 <P_KasujLicznikStepper+0x2c>)
    4aa0:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
    4aa4:	f003 0310 	and.w	r3, r3, #16
    4aa8:	f882 304a 	strb.w	r3, [r2, #74]	; 0x4a

	if ((prev == 0) && (act > 0))
    4aac:	f892 204b 	ldrb.w	r2, [r2, #75]	; 0x4b
    4ab0:	b10a      	cbz	r2, 4ab6 <P_KasujLicznikStepper+0x1a>
    4ab2:	2000      	movs	r0, #0
    4ab4:	e002      	b.n	4abc <P_KasujLicznikStepper+0x20>
    4ab6:	1e18      	subs	r0, r3, #0
    4ab8:	bf18      	it	ne
    4aba:	2001      	movne	r0, #1
		retval = true;
	else
		retval = false;

	prev = act;
    4abc:	4a02      	ldr	r2, [pc, #8]	; (4ac8 <P_KasujLicznikStepper+0x2c>)
    4abe:	f882 304b 	strb.w	r3, [r2, #75]	; 0x4b

	return retval;
}
    4ac2:	4770      	bx	lr
    4ac4:	20000ee4 	.word	0x20000ee4
    4ac8:	2000012c 	.word	0x2000012c

00004acc <P_CylinderUGory>:

bool P_CylinderUGory(void)
{
	if ((image.i[1] & 0x20) > 0)
    4acc:	4b03      	ldr	r3, [pc, #12]	; (4adc <P_CylinderUGory+0x10>)
    4ace:	f893 004d 	ldrb.w	r0, [r3, #77]	; 0x4d
    4ad2:	0940      	lsrs	r0, r0, #5
		return true;
	else
		return false;
}
    4ad4:	f000 0001 	and.w	r0, r0, #1
    4ad8:	4770      	bx	lr
    4ada:	bf00      	nop
    4adc:	20000ee4 	.word	0x20000ee4

00004ae0 <CylinderUGory>:
//*****************************************************************************
// Wynik porwnania pozycji cylindraq - jeeli w grze to true
//*****************************************************************************

void CylinderUGory(void)
{
    4ae0:	b508      	push	{r3, lr}
	if (P_CylinderUGory() || ((p_cylinder_akt > p_cylinder_gora
    4ae2:	f7ff fff3 	bl	4acc <P_CylinderUGory>
    4ae6:	bb18      	cbnz	r0, 4b30 <CylinderUGory+0x50>
    4ae8:	4b1d      	ldr	r3, [pc, #116]	; (4b60 <CylinderUGory+0x80>)
    4aea:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
    4aee:	f893 1059 	ldrb.w	r1, [r3, #89]	; 0x59
    4af2:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    4af6:	7d9a      	ldrb	r2, [r3, #22]
    4af8:	7dd8      	ldrb	r0, [r3, #23]
    4afa:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
			- p_cylinder_tol) && (p_cylinder_akt < p_cylinder_gora
    4afe:	7f9a      	ldrb	r2, [r3, #30]
    4b00:	f893 c01f 	ldrb.w	ip, [r3, #31]
    4b04:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
// Wynik porwnania pozycji cylindraq - jeeli w grze to true
//*****************************************************************************

void CylinderUGory(void)
{
	if (P_CylinderUGory() || ((p_cylinder_akt > p_cylinder_gora
    4b08:	1a82      	subs	r2, r0, r2
    4b0a:	4291      	cmp	r1, r2
    4b0c:	dd1a      	ble.n	4b44 <CylinderUGory+0x64>
			- p_cylinder_tol) && (p_cylinder_akt < p_cylinder_gora
    4b0e:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
    4b12:	f893 1059 	ldrb.w	r1, [r3, #89]	; 0x59
    4b16:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    4b1a:	7d99      	ldrb	r1, [r3, #22]
    4b1c:	7dd8      	ldrb	r0, [r3, #23]
    4b1e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
			+ p_cylinder_tol)))
    4b22:	7f98      	ldrb	r0, [r3, #30]
    4b24:	7fdb      	ldrb	r3, [r3, #31]
    4b26:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
// Wynik porwnania pozycji cylindraq - jeeli w grze to true
//*****************************************************************************

void CylinderUGory(void)
{
	if (P_CylinderUGory() || ((p_cylinder_akt > p_cylinder_gora
    4b2a:	185b      	adds	r3, r3, r1
    4b2c:	429a      	cmp	r2, r3
    4b2e:	da09      	bge.n	4b44 <CylinderUGory+0x64>
			- p_cylinder_tol) && (p_cylinder_akt < p_cylinder_gora
			+ p_cylinder_tol)))
		SET_CYL_U_GORY;
    4b30:	4b0b      	ldr	r3, [pc, #44]	; (4b60 <CylinderUGory+0x80>)
    4b32:	7e1a      	ldrb	r2, [r3, #24]
    4b34:	7e59      	ldrb	r1, [r3, #25]
    4b36:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    4b3a:	f042 0220 	orr.w	r2, r2, #32
    4b3e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    4b42:	e006      	b.n	4b52 <CylinderUGory+0x72>
	else
		RESET_CYL_U_GORY;
    4b44:	4b06      	ldr	r3, [pc, #24]	; (4b60 <CylinderUGory+0x80>)
    4b46:	7e1a      	ldrb	r2, [r3, #24]
    4b48:	7e59      	ldrb	r1, [r3, #25]
    4b4a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    4b4e:	f002 01df 	and.w	r1, r2, #223	; 0xdf
    4b52:	7e18      	ldrb	r0, [r3, #24]
    4b54:	0a12      	lsrs	r2, r2, #8
    4b56:	7619      	strb	r1, [r3, #24]
    4b58:	7e59      	ldrb	r1, [r3, #25]
    4b5a:	765a      	strb	r2, [r3, #25]
    4b5c:	bd08      	pop	{r3, pc}
    4b5e:	bf00      	nop
    4b60:	20000ee4 	.word	0x20000ee4

00004b64 <P_SluzaSygnal>:
		return false;
}

bool P_SluzaSygnal(void)
{
	if ((image.i[1] & 0x80) > 0)
    4b64:	4b02      	ldr	r3, [pc, #8]	; (4b70 <P_SluzaSygnal+0xc>)
    4b66:	f893 004d 	ldrb.w	r0, [r3, #77]	; 0x4d
		return true;
	else
		return false;
}
    4b6a:	09c0      	lsrs	r0, r0, #7
    4b6c:	4770      	bx	lr
    4b6e:	bf00      	nop
    4b70:	20000ee4 	.word	0x20000ee4

00004b74 <P_SluzaSygnal_N>:
	bool retval = false;

	static byte prev = 0;
	static byte act = 0;

	act = image.i[1] & 0x80;
    4b74:	4b09      	ldr	r3, [pc, #36]	; (4b9c <P_SluzaSygnal_N+0x28>)
    4b76:	4a0a      	ldr	r2, [pc, #40]	; (4ba0 <P_SluzaSygnal_N+0x2c>)
    4b78:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d

	if ((prev > 0) && (act == 0))
    4b7c:	f892 004d 	ldrb.w	r0, [r2, #77]	; 0x4d
	bool retval = false;

	static byte prev = 0;
	static byte act = 0;

	act = image.i[1] & 0x80;
    4b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
    4b84:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c

	if ((prev > 0) && (act == 0))
    4b88:	b118      	cbz	r0, 4b92 <P_SluzaSygnal_N+0x1e>
    4b8a:	f1d3 0001 	rsbs	r0, r3, #1
    4b8e:	bf38      	it	cc
    4b90:	2000      	movcc	r0, #0
		retval = true;
	else
		retval = false;

	prev = act;
    4b92:	4a03      	ldr	r2, [pc, #12]	; (4ba0 <P_SluzaSygnal_N+0x2c>)
    4b94:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d

	return retval;
}
    4b98:	4770      	bx	lr
    4b9a:	bf00      	nop
    4b9c:	20000ee4 	.word	0x20000ee4
    4ba0:	2000012c 	.word	0x2000012c

00004ba4 <P_Czujniki>:

word P_Czujniki(void)
{
	return (image.i[2] + ((image.i[3] & 0x3f) << 8));
    4ba4:	4b04      	ldr	r3, [pc, #16]	; (4bb8 <P_Czujniki+0x14>)
    4ba6:	f893 204e 	ldrb.w	r2, [r3, #78]	; 0x4e
    4baa:	f893 004f 	ldrb.w	r0, [r3, #79]	; 0x4f
    4bae:	f000 003f 	and.w	r0, r0, #63	; 0x3f
}
    4bb2:	eb02 2000 	add.w	r0, r2, r0, lsl #8
    4bb6:	4770      	bx	lr
    4bb8:	20000ee4 	.word	0x20000ee4

00004bbc <KontrolaDynamiczna_ZbieranieSygnalow>:
//*****************************************************************************
// Odczyt konfiguracji czujnikw z cyklu i ustawienie zmiennych w celu szukania
// pniejeszego na odpowiednich bitach
//*****************************************************************************
void KontrolaDynamiczna_ZbieranieSygnalow(void)
{
    4bbc:	b538      	push	{r3, r4, r5, lr}
	// Kasujemy bit w kontroli 1 jeeli pojawi si 0 na danym bicie
	kontrola_dyn_1 &= P_Czujniki();
    4bbe:	4c06      	ldr	r4, [pc, #24]	; (4bd8 <KontrolaDynamiczna_ZbieranieSygnalow+0x1c>)
    4bc0:	8e25      	ldrh	r5, [r4, #48]	; 0x30
    4bc2:	f7ff ffef 	bl	4ba4 <P_Czujniki>
    4bc6:	4028      	ands	r0, r5
    4bc8:	8620      	strh	r0, [r4, #48]	; 0x30
	kontrola_dyn_0 &= ~P_Czujniki();
    4bca:	8e65      	ldrh	r5, [r4, #50]	; 0x32
    4bcc:	f7ff ffea 	bl	4ba4 <P_Czujniki>
    4bd0:	ea25 0000 	bic.w	r0, r5, r0
    4bd4:	8660      	strh	r0, [r4, #50]	; 0x32
}
    4bd6:	bd38      	pop	{r3, r4, r5, pc}
    4bd8:	2000012c 	.word	0x2000012c

00004bdc <P_CzujnikiZezwoleniePrzyStarcie>:
{
	return (image.i[2] + ((image.i[3] & 0x3f) << 8));
}

bool P_CzujnikiZezwoleniePrzyStarcie(void)
{
    4bdc:	b538      	push	{r3, r4, r5, lr}
	if ((prog.CzujnikiStartKonfig & prog.CzujnikiStartSygnaly) == (P_Czujniki()
    4bde:	4c05      	ldr	r4, [pc, #20]	; (4bf4 <P_CzujnikiZezwoleniePrzyStarcie+0x18>)
    4be0:	8e65      	ldrh	r5, [r4, #50]	; 0x32
    4be2:	f7ff ffdf 	bl	4ba4 <P_Czujniki>
    4be6:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    4be8:	4068      	eors	r0, r5
    4bea:	4218      	tst	r0, r3
			& prog.CzujnikiStartKonfig))
		return true;
	else
		return false;
}
    4bec:	bf14      	ite	ne
    4bee:	2000      	movne	r0, #0
    4bf0:	2001      	moveq	r0, #1
    4bf2:	bd38      	pop	{r3, r4, r5, pc}
    4bf4:	20001b04 	.word	0x20001b04

00004bf8 <P_CzujnikiZezwoleniePrzyDK>:

bool P_CzujnikiZezwoleniePrzyDK(void)
{
    4bf8:	b538      	push	{r3, r4, r5, lr}
	if ((prog.CzujnikiDKKonfig & prog.CzujnikiDKSygnaly) == (P_Czujniki()
    4bfa:	4c05      	ldr	r4, [pc, #20]	; (4c10 <P_CzujnikiZezwoleniePrzyDK+0x18>)
    4bfc:	8ee5      	ldrh	r5, [r4, #54]	; 0x36
    4bfe:	f7ff ffd1 	bl	4ba4 <P_Czujniki>
    4c02:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    4c04:	4068      	eors	r0, r5
    4c06:	4218      	tst	r0, r3
			& prog.CzujnikiDKKonfig))
		return true;
	else
		return false;
}
    4c08:	bf14      	ite	ne
    4c0a:	2000      	movne	r0, #0
    4c0c:	2001      	moveq	r0, #1
    4c0e:	bd38      	pop	{r3, r4, r5, pc}
    4c10:	20001b04 	.word	0x20001b04

00004c14 <P_Impuls>:
	else
		ResetHard_Q00();
}

void P_Impuls(bool in)
{
    4c14:	4b05      	ldr	r3, [pc, #20]	; (4c2c <P_Impuls+0x18>)
	if (in == true)
    4c16:	2801      	cmp	r0, #1
		image.q[0] |= 0x01;
    4c18:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
    4c1c:	bf0c      	ite	eq
    4c1e:	f042 0201 	orreq.w	r2, r2, #1
	else
		image.q[0] &= ~0x01;
    4c22:	f002 02fe 	andne.w	r2, r2, #254	; 0xfe
    4c26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    4c2a:	4770      	bx	lr
    4c2c:	20000ee4 	.word	0x20000ee4

00004c30 <P_CylindryStart>:
		image.q[2] &= ~0x40;
}

void P_CylindryStart(bool in)
{
	if (in && ((prog.NumerCylindra & 0x01) > 0))
    4c30:	4603      	mov	r3, r0
    4c32:	b160      	cbz	r0, 4c4e <P_CylindryStart+0x1e>
    4c34:	4a33      	ldr	r2, [pc, #204]	; (4d04 <P_CylindryStart+0xd4>)
    4c36:	7c92      	ldrb	r2, [r2, #18]
    4c38:	f012 0f01 	tst.w	r2, #1
    4c3c:	d007      	beq.n	4c4e <P_CylindryStart+0x1e>
		image.q[0] |= 0x02;
    4c3e:	4a32      	ldr	r2, [pc, #200]	; (4d08 <P_CylindryStart+0xd8>)
    4c40:	f892 1040 	ldrb.w	r1, [r2, #64]	; 0x40
    4c44:	f041 0102 	orr.w	r1, r1, #2
    4c48:	f882 1040 	strb.w	r1, [r2, #64]	; 0x40
    4c4c:	e007      	b.n	4c5e <P_CylindryStart+0x2e>
	else
		image.q[0] &= ~0x02;
    4c4e:	4a2e      	ldr	r2, [pc, #184]	; (4d08 <P_CylindryStart+0xd8>)
    4c50:	f892 1040 	ldrb.w	r1, [r2, #64]	; 0x40
    4c54:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
    4c58:	f882 1040 	strb.w	r1, [r2, #64]	; 0x40

	if (in && ((prog.NumerCylindra & 0x02) > 0))
    4c5c:	b163      	cbz	r3, 4c78 <P_CylindryStart+0x48>
    4c5e:	4a29      	ldr	r2, [pc, #164]	; (4d04 <P_CylindryStart+0xd4>)
    4c60:	7c92      	ldrb	r2, [r2, #18]
    4c62:	f012 0f02 	tst.w	r2, #2
    4c66:	d007      	beq.n	4c78 <P_CylindryStart+0x48>
		image.q[0] |= 0x04;
    4c68:	4a27      	ldr	r2, [pc, #156]	; (4d08 <P_CylindryStart+0xd8>)
    4c6a:	f892 1040 	ldrb.w	r1, [r2, #64]	; 0x40
    4c6e:	f041 0104 	orr.w	r1, r1, #4
    4c72:	f882 1040 	strb.w	r1, [r2, #64]	; 0x40
    4c76:	e007      	b.n	4c88 <P_CylindryStart+0x58>
	else
		image.q[0] &= ~0x04;
    4c78:	4a23      	ldr	r2, [pc, #140]	; (4d08 <P_CylindryStart+0xd8>)
    4c7a:	f892 1040 	ldrb.w	r1, [r2, #64]	; 0x40
    4c7e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
    4c82:	f882 1040 	strb.w	r1, [r2, #64]	; 0x40

	if (in && ((prog.NumerCylindra & 0x04) > 0))
    4c86:	b163      	cbz	r3, 4ca2 <P_CylindryStart+0x72>
    4c88:	4a1e      	ldr	r2, [pc, #120]	; (4d04 <P_CylindryStart+0xd4>)
    4c8a:	7c92      	ldrb	r2, [r2, #18]
    4c8c:	f012 0f04 	tst.w	r2, #4
    4c90:	d007      	beq.n	4ca2 <P_CylindryStart+0x72>
		image.q[2] |= 0x10;
    4c92:	4a1d      	ldr	r2, [pc, #116]	; (4d08 <P_CylindryStart+0xd8>)
    4c94:	f892 1042 	ldrb.w	r1, [r2, #66]	; 0x42
    4c98:	f041 0110 	orr.w	r1, r1, #16
    4c9c:	f882 1042 	strb.w	r1, [r2, #66]	; 0x42
    4ca0:	e007      	b.n	4cb2 <P_CylindryStart+0x82>
	else
		image.q[2] &= ~0x10;
    4ca2:	4a19      	ldr	r2, [pc, #100]	; (4d08 <P_CylindryStart+0xd8>)
    4ca4:	f892 1042 	ldrb.w	r1, [r2, #66]	; 0x42
    4ca8:	f001 01ef 	and.w	r1, r1, #239	; 0xef
    4cac:	f882 1042 	strb.w	r1, [r2, #66]	; 0x42

	if (in && ((prog.NumerCylindra & 0x08) > 0))
    4cb0:	b163      	cbz	r3, 4ccc <P_CylindryStart+0x9c>
    4cb2:	4a14      	ldr	r2, [pc, #80]	; (4d04 <P_CylindryStart+0xd4>)
    4cb4:	7c92      	ldrb	r2, [r2, #18]
    4cb6:	f012 0f08 	tst.w	r2, #8
    4cba:	d007      	beq.n	4ccc <P_CylindryStart+0x9c>
		image.q[2] |= 0x20;
    4cbc:	4b12      	ldr	r3, [pc, #72]	; (4d08 <P_CylindryStart+0xd8>)
    4cbe:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    4cc2:	f042 0220 	orr.w	r2, r2, #32
    4cc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    4cca:	e007      	b.n	4cdc <P_CylindryStart+0xac>
	else
		image.q[2] &= ~0x20;
    4ccc:	4a0e      	ldr	r2, [pc, #56]	; (4d08 <P_CylindryStart+0xd8>)
    4cce:	f892 1042 	ldrb.w	r1, [r2, #66]	; 0x42
    4cd2:	f001 01df 	and.w	r1, r1, #223	; 0xdf
    4cd6:	f882 1042 	strb.w	r1, [r2, #66]	; 0x42

	if (in && ((prog.NumerCylindra & 0x10) > 0))
    4cda:	b153      	cbz	r3, 4cf2 <P_CylindryStart+0xc2>
    4cdc:	4b09      	ldr	r3, [pc, #36]	; (4d04 <P_CylindryStart+0xd4>)
    4cde:	7c9b      	ldrb	r3, [r3, #18]
    4ce0:	f013 0f10 	tst.w	r3, #16
    4ce4:	d005      	beq.n	4cf2 <P_CylindryStart+0xc2>
		image.q[2] |= 0x40;
    4ce6:	4b08      	ldr	r3, [pc, #32]	; (4d08 <P_CylindryStart+0xd8>)
    4ce8:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    4cec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    4cf0:	e004      	b.n	4cfc <P_CylindryStart+0xcc>
	else
		image.q[2] &= ~0x40;
    4cf2:	4b05      	ldr	r3, [pc, #20]	; (4d08 <P_CylindryStart+0xd8>)
    4cf4:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    4cf8:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
    4cfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    4d00:	4770      	bx	lr
    4d02:	bf00      	nop
    4d04:	20001b04 	.word	0x20001b04
    4d08:	20000ee4 	.word	0x20000ee4

00004d0c <P_ZadanieWyblokowania>:
	else
		ResetHard_Q03();
}

void P_ZadanieWyblokowania(bool in)
{
    4d0c:	4b05      	ldr	r3, [pc, #20]	; (4d24 <P_ZadanieWyblokowania+0x18>)
	if (in == true)
    4d0e:	2801      	cmp	r0, #1
		image.q[0] |= 0x08;
    4d10:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
    4d14:	bf0c      	ite	eq
    4d16:	f042 0208 	orreq.w	r2, r2, #8
	else
		image.q[0] &= ~0x08;
    4d1a:	f002 02f7 	andne.w	r2, r2, #247	; 0xf7
    4d1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    4d22:	4770      	bx	lr
    4d24:	20000ee4 	.word	0x20000ee4

00004d28 <P_VZ>:
	else
		ResetHard_Q04();
}

void P_VZ(bool in)
{
    4d28:	4b05      	ldr	r3, [pc, #20]	; (4d40 <P_VZ+0x18>)
	if (in == true)
    4d2a:	2801      	cmp	r0, #1
		image.q[0] |= 0x10;
    4d2c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
    4d30:	bf0c      	ite	eq
    4d32:	f042 0210 	orreq.w	r2, r2, #16
	else
		image.q[0] &= ~0x10;
    4d36:	f002 02ef 	andne.w	r2, r2, #239	; 0xef
    4d3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    4d3e:	4770      	bx	lr
    4d40:	20000ee4 	.word	0x20000ee4

00004d44 <P_Get_VZ>:
		return false;
}

bool P_Get_VZ(void)
{
	if (image.q[0] & 0x10 > 0)
    4d44:	4b02      	ldr	r3, [pc, #8]	; (4d50 <P_Get_VZ+0xc>)
    4d46:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
		return true;
	else
		return false;
}
    4d4a:	f000 0001 	and.w	r0, r0, #1
    4d4e:	4770      	bx	lr
    4d50:	20000ee4 	.word	0x20000ee4

00004d54 <P_FK>:
	else
		ResetHard_Q05();
}

void P_FK(bool in)
{
    4d54:	4b05      	ldr	r3, [pc, #20]	; (4d6c <P_FK+0x18>)
	if (in == true)
    4d56:	2801      	cmp	r0, #1
		image.q[0] |= 0x20;
    4d58:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
    4d5c:	bf0c      	ite	eq
    4d5e:	f042 0220 	orreq.w	r2, r2, #32
	else
		image.q[0] &= ~0x20;
    4d62:	f002 02df 	andne.w	r2, r2, #223	; 0xdf
    4d66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    4d6a:	4770      	bx	lr
    4d6c:	20000ee4 	.word	0x20000ee4

00004d70 <ProcesReset>:
//*****************************************************************************
// Reset procesu - wszystkie cylindry i inne wyjscia na 0
//*****************************************************************************
void ProcesReset(void)
{
	wyslano_wyniki = false;
    4d70:	4b07      	ldr	r3, [pc, #28]	; (4d90 <ProcesReset+0x20>)

//*****************************************************************************
// Reset procesu - wszystkie cylindry i inne wyjscia na 0
//*****************************************************************************
void ProcesReset(void)
{
    4d72:	b510      	push	{r4, lr}
	wyslano_wyniki = false;
    4d74:	2400      	movs	r4, #0
    4d76:	f883 404e 	strb.w	r4, [r3, #78]	; 0x4e
	P_FK(false);
    4d7a:	4620      	mov	r0, r4
    4d7c:	f7ff ffea 	bl	4d54 <P_FK>
	P_VZ(false);
    4d80:	4620      	mov	r0, r4
    4d82:	f7ff ffd1 	bl	4d28 <P_VZ>

	P_CylindryStart(false);
    4d86:	4620      	mov	r0, r4
}
    4d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
	wyslano_wyniki = false;
	P_FK(false);
	P_VZ(false);

	P_CylindryStart(false);
    4d8c:	e750      	b.n	4c30 <P_CylindryStart>
    4d8e:	bf00      	nop
    4d90:	2000012c 	.word	0x2000012c

00004d94 <RozkazBezposredni>:
//*****************************************************************************
// Obsluga rozkazw bezporednich wysanych przez Modbusa
//*****************************************************************************
void RozkazBezposredni(byte rozkaz)
{
	switch (rozkaz)
    4d94:	3801      	subs	r0, #1

//*****************************************************************************
// Obsluga rozkazw bezporednich wysanych przez Modbusa
//*****************************************************************************
void RozkazBezposredni(byte rozkaz)
{
    4d96:	b508      	push	{r3, lr}
	switch (rozkaz)
    4d98:	2807      	cmp	r0, #7
    4d9a:	d874      	bhi.n	4e86 <RozkazBezposredni+0xf2>
    4d9c:	e8df f000 	tbb	[pc, r0]
    4da0:	29737304 	.word	0x29737304
    4da4:	5948413c 	.word	0x5948413c
	{
	//
	// Pozycja wyjciowa
	//
	case 1:
		ProcesReset();
    4da8:	f7ff ffe2 	bl	4d70 <ProcesReset>
		p_aktualny_program = 0;
    4dac:	4b36      	ldr	r3, [pc, #216]	; (4e88 <RozkazBezposredni+0xf4>)
    4dae:	f893 2020 	ldrb.w	r2, [r3, #32]
    4db2:	2200      	movs	r2, #0
    4db4:	f883 2020 	strb.w	r2, [r3, #32]
    4db8:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
    4dbc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		p_stanprocesu = ETPROC_CZEKAM_NA_BRAK_STARTU;
    4dc0:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    4dc4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    4dc8:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
		z_pradem_wszystkie = 0;
    4dcc:	492f      	ldr	r1, [pc, #188]	; (4e8c <RozkazBezposredni+0xf8>)
	// Pozycja wyjciowa
	//
	case 1:
		ProcesReset();
		p_aktualny_program = 0;
		p_stanprocesu = ETPROC_CZEKAM_NA_BRAK_STARTU;
    4dce:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		z_pradem_wszystkie = 0;
    4dd2:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
		sluza_start = false;
    4dd6:	f881 2035 	strb.w	r2, [r1, #53]	; 0x35
		if (p_sluza > 0)
    4dda:	7c9a      	ldrb	r2, [r3, #18]
    4ddc:	7cdb      	ldrb	r3, [r3, #19]
    4dde:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
    4de2:	d003      	beq.n	4dec <RozkazBezposredni+0x58>
			sluza_check = true;
    4de4:	2301      	movs	r3, #1
    4de6:	f881 304f 	strb.w	r3, [r1, #79]	; 0x4f
    4dea:	bd08      	pop	{r3, pc}
		else
			sluza_check = false;
    4dec:	f881 204f 	strb.w	r2, [r1, #79]	; 0x4f
    4df0:	bd08      	pop	{r3, pc}
		//
		// Start programu - pierwsza aktywacja
		//
	case 4:

		aktywacja_apterminal = true;
    4df2:	4b26      	ldr	r3, [pc, #152]	; (4e8c <RozkazBezposredni+0xf8>)
    4df4:	2201      	movs	r2, #1
		kod_aktywny = kod_podlaczony;
    4df6:	f8b3 1054 	ldrh.w	r1, [r3, #84]	; 0x54
		if (p_sluza > 0)
    4dfa:	4823      	ldr	r0, [pc, #140]	; (4e88 <RozkazBezposredni+0xf4>)
		//
		// Start programu - pierwsza aktywacja
		//
	case 4:

		aktywacja_apterminal = true;
    4dfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		kod_aktywny = kod_podlaczony;
    4e00:	f8a3 1052 	strh.w	r1, [r3, #82]	; 0x52
		if (p_sluza > 0)
    4e04:	7c81      	ldrb	r1, [r0, #18]
    4e06:	7cc0      	ldrb	r0, [r0, #19]
    4e08:	ea51 2100 	orrs.w	r1, r1, r0, lsl #8
			sluza_check = true;
    4e0c:	bf14      	ite	ne
    4e0e:	f883 204f 	strbne.w	r2, [r3, #79]	; 0x4f
		else
			sluza_check = false;
    4e12:	f883 104f 	strbeq.w	r1, [r3, #79]	; 0x4f
    4e16:	bd08      	pop	{r3, pc}

		//
		// Kasowanie bdu z aplikacji
		//
	case 5:
		kasuj_blad = true;
    4e18:	4b1c      	ldr	r3, [pc, #112]	; (4e8c <RozkazBezposredni+0xf8>)
    4e1a:	2201      	movs	r2, #1
    4e1c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		break;
    4e20:	bd08      	pop	{r3, pc}

		//
		// Kasowanie aktywnego przyrzdu
		//
	case 6:
		aktywacja_programyzaladowane = false;
    4e22:	4a1b      	ldr	r2, [pc, #108]	; (4e90 <RozkazBezposredni+0xfc>)
    4e24:	2300      	movs	r3, #0
    4e26:	7013      	strb	r3, [r2, #0]
		aktywacja_apterminal = false;
    4e28:	4a18      	ldr	r2, [pc, #96]	; (4e8c <RozkazBezposredni+0xf8>)
    4e2a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
		break;
    4e2e:	bd08      	pop	{r3, pc}
		//
		// Wcz/wycz IOTest
		//
	case 7:

		if (GET_IOTEST)
    4e30:	4b15      	ldr	r3, [pc, #84]	; (4e88 <RozkazBezposredni+0xf4>)
    4e32:	7e1a      	ldrb	r2, [r3, #24]
    4e34:	7e59      	ldrb	r1, [r3, #25]
    4e36:	f012 0f04 	tst.w	r2, #4
			RESET_IOTEST;
    4e3a:	7e1a      	ldrb	r2, [r3, #24]
    4e3c:	7e59      	ldrb	r1, [r3, #25]
    4e3e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
		else
			SET_IOTEST;
    4e42:	bf0a      	itet	eq
    4e44:	f042 0204 	orreq.w	r2, r2, #4
		// Wcz/wycz IOTest
		//
	case 7:

		if (GET_IOTEST)
			RESET_IOTEST;
    4e48:	f002 01fb 	andne.w	r1, r2, #251	; 0xfb
		else
			SET_IOTEST;
    4e4c:	f002 01ff 	andeq.w	r1, r2, #255	; 0xff
    4e50:	e00a      	b.n	4e68 <RozkazBezposredni+0xd4>
		//
		// Wcz/wycz POMIAR TOLERANCJI PRZY REFEROWANIU
		//
	case 8:

		if (GET_POMIAR_TOLERANCJI)
    4e52:	4b0d      	ldr	r3, [pc, #52]	; (4e88 <RozkazBezposredni+0xf4>)
    4e54:	7e1a      	ldrb	r2, [r3, #24]
    4e56:	7e59      	ldrb	r1, [r3, #25]
    4e58:	09d2      	lsrs	r2, r2, #7
			RESET_POMIAR_TOLERANCJI;
    4e5a:	7e1a      	ldrb	r2, [r3, #24]
    4e5c:	7e59      	ldrb	r1, [r3, #25]
    4e5e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
		//
		// Wcz/wycz POMIAR TOLERANCJI PRZY REFEROWANIU
		//
	case 8:

		if (GET_POMIAR_TOLERANCJI)
    4e62:	d007      	beq.n	4e74 <RozkazBezposredni+0xe0>
			RESET_POMIAR_TOLERANCJI;
    4e64:	f002 017f 	and.w	r1, r2, #127	; 0x7f
    4e68:	7e18      	ldrb	r0, [r3, #24]
    4e6a:	0a12      	lsrs	r2, r2, #8
    4e6c:	7619      	strb	r1, [r3, #24]
    4e6e:	7e59      	ldrb	r1, [r3, #25]
    4e70:	765a      	strb	r2, [r3, #25]
    4e72:	bd08      	pop	{r3, pc}
		else
			SET_POMIAR_TOLERANCJI;
    4e74:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    4e78:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    4e7c:	7e18      	ldrb	r0, [r3, #24]
    4e7e:	0a12      	lsrs	r2, r2, #8
    4e80:	7619      	strb	r1, [r3, #24]
    4e82:	7e59      	ldrb	r1, [r3, #25]
    4e84:	765a      	strb	r2, [r3, #25]
    4e86:	bd08      	pop	{r3, pc}
    4e88:	20000ee4 	.word	0x20000ee4
    4e8c:	2000012c 	.word	0x2000012c
    4e90:	20000126 	.word	0x20000126

00004e94 <Rozkaz>:
//*****************************************************************************
void Rozkaz(void)
{
	byte code, address;

	code = (byte) ((rozkaz & 0xff00) >> 8);
    4e94:	4b34      	ldr	r3, [pc, #208]	; (4f68 <Rozkaz+0xd4>)

//*****************************************************************************
// Obsluga rozkazw przez Modbus'a
//*****************************************************************************
void Rozkaz(void)
{
    4e96:	b510      	push	{r4, lr}
	byte code, address;

	code = (byte) ((rozkaz & 0xff00) >> 8);
    4e98:	881b      	ldrh	r3, [r3, #0]
	address = (byte) (rozkaz & 0xff);

	if (rozkaz)
    4e9a:	2b00      	cmp	r3, #0
    4e9c:	d063      	beq.n	4f66 <Rozkaz+0xd2>
	{
		switch (code)
    4e9e:	0a1a      	lsrs	r2, r3, #8
void Rozkaz(void)
{
	byte code, address;

	code = (byte) ((rozkaz & 0xff00) >> 8);
	address = (byte) (rozkaz & 0xff);
    4ea0:	b2d8      	uxtb	r0, r3
    4ea2:	4b32      	ldr	r3, [pc, #200]	; (4f6c <Rozkaz+0xd8>)

	if (rozkaz)
	{
		switch (code)
    4ea4:	2a03      	cmp	r2, #3
    4ea6:	d852      	bhi.n	4f4e <Rozkaz+0xba>
    4ea8:	e8df f002 	tbb	[pc, r2]
    4eac:	401c0502 	.word	0x401c0502
		{
		//
		// rozkazy bezporednie
		//
		case 0:
			RozkazBezposredni(address);
    4eb0:	f7ff ff70 	bl	4d94 <RozkazBezposredni>
			break;
    4eb4:	e04b      	b.n	4f4e <Rozkaz+0xba>

			//
			// dodawanie
			//
		case 1:
			if (image.sm[address] + rozkaz_arg <= 65535)
    4eb6:	f813 1010 	ldrb.w	r1, [r3, r0, lsl #1]
    4eba:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    4ebe:	f893 c001 	ldrb.w	ip, [r3, #1]
    4ec2:	4c2b      	ldr	r4, [pc, #172]	; (4f70 <Rozkaz+0xdc>)
    4ec4:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    4ec8:	f8b4 c000 	ldrh.w	ip, [r4]
    4ecc:	4a27      	ldr	r2, [pc, #156]	; (4f6c <Rozkaz+0xd8>)
    4ece:	4461      	add	r1, ip
    4ed0:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
    4ed4:	da3b      	bge.n	4f4e <Rozkaz+0xba>
				image.sm[address] += rozkaz_arg;
    4ed6:	f812 1010 	ldrb.w	r1, [r2, r0, lsl #1]
    4eda:	785c      	ldrb	r4, [r3, #1]
    4edc:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
    4ee0:	4461      	add	r1, ip
    4ee2:	e014      	b.n	4f0e <Rozkaz+0x7a>

			//
			// odejmowanie
			//
		case 2:
			if (image.sm[address] >= rozkaz_arg)
    4ee4:	f813 1010 	ldrb.w	r1, [r3, r0, lsl #1]
    4ee8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    4eec:	f893 c001 	ldrb.w	ip, [r3, #1]
    4ef0:	4c1f      	ldr	r4, [pc, #124]	; (4f70 <Rozkaz+0xdc>)
    4ef2:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    4ef6:	f8b4 c000 	ldrh.w	ip, [r4]
    4efa:	4a1c      	ldr	r2, [pc, #112]	; (4f6c <Rozkaz+0xd8>)
    4efc:	4561      	cmp	r1, ip
				image.sm[address] -= rozkaz_arg;
    4efe:	f812 1010 	ldrb.w	r1, [r2, r0, lsl #1]

			//
			// odejmowanie
			//
		case 2:
			if (image.sm[address] >= rozkaz_arg)
    4f02:	d30f      	bcc.n	4f24 <Rozkaz+0x90>
				image.sm[address] -= rozkaz_arg;
    4f04:	785c      	ldrb	r4, [r3, #1]
    4f06:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
    4f0a:	ebcc 0101 	rsb	r1, ip, r1
    4f0e:	b289      	uxth	r1, r1
    4f10:	f001 0cff 	and.w	ip, r1, #255	; 0xff
    4f14:	f812 4010 	ldrb.w	r4, [r2, r0, lsl #1]
    4f18:	0a09      	lsrs	r1, r1, #8
    4f1a:	f802 c010 	strb.w	ip, [r2, r0, lsl #1]
    4f1e:	785a      	ldrb	r2, [r3, #1]
    4f20:	7059      	strb	r1, [r3, #1]
    4f22:	e014      	b.n	4f4e <Rozkaz+0xba>
			else
				image.sm[address] = 0;
    4f24:	2100      	movs	r1, #0
    4f26:	f802 1010 	strb.w	r1, [r2, r0, lsl #1]
    4f2a:	e7f8      	b.n	4f1e <Rozkaz+0x8a>

			//
			// wpisywanie
			//
		case 3:
			image.sm[address] = rozkaz_arg;
    4f2c:	4a10      	ldr	r2, [pc, #64]	; (4f70 <Rozkaz+0xdc>)
    4f2e:	f813 c010 	ldrb.w	ip, [r3, r0, lsl #1]
    4f32:	8811      	ldrh	r1, [r2, #0]
    4f34:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    4f38:	f803 2010 	strb.w	r2, [r3, r0, lsl #1]
    4f3c:	0a0a      	lsrs	r2, r1, #8
    4f3e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    4f42:	f893 c001 	ldrb.w	ip, [r3, #1]
			RozkazAkcja(address, rozkaz_arg);
    4f46:	b2c9      	uxtb	r1, r1

			//
			// wpisywanie
			//
		case 3:
			image.sm[address] = rozkaz_arg;
    4f48:	705a      	strb	r2, [r3, #1]
			RozkazAkcja(address, rozkaz_arg);
    4f4a:	f7fe fbad 	bl	36a8 <RozkazAkcja>

		default:
			break;
		}

		rozkaz = 0;
    4f4e:	4b06      	ldr	r3, [pc, #24]	; (4f68 <Rozkaz+0xd4>)
    4f50:	2200      	movs	r2, #0
    4f52:	801a      	strh	r2, [r3, #0]
		image.sm[0] = 0;
    4f54:	4b05      	ldr	r3, [pc, #20]	; (4f6c <Rozkaz+0xd8>)
    4f56:	7818      	ldrb	r0, [r3, #0]
    4f58:	701a      	strb	r2, [r3, #0]
    4f5a:	7859      	ldrb	r1, [r3, #1]
    4f5c:	705a      	strb	r2, [r3, #1]
		image.sm[1] = 0;
    4f5e:	7899      	ldrb	r1, [r3, #2]
    4f60:	709a      	strb	r2, [r3, #2]
    4f62:	78d9      	ldrb	r1, [r3, #3]
    4f64:	70da      	strb	r2, [r3, #3]
    4f66:	bd10      	pop	{r4, pc}
    4f68:	2000216a 	.word	0x2000216a
    4f6c:	20000ee4 	.word	0x20000ee4
    4f70:	20001f08 	.word	0x20001f08

00004f74 <Proces>:

//*****************************************************************************
// Proces zgrzewania
//*****************************************************************************
void Proces(void)
{
    4f74:	b570      	push	{r4, r5, r6, lr}
	// ========================================================================
	switch (p_stanprocesu)
    4f76:	4aa6      	ldr	r2, [pc, #664]	; (5210 <Proces+0x29c>)
    4f78:	f892 302e 	ldrb.w	r3, [r2, #46]	; 0x2e
    4f7c:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
    4f80:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    4f84:	2b14      	cmp	r3, #20
    4f86:	f200 8417 	bhi.w	57b8 <Proces+0x844>
    4f8a:	e8df f013 	tbh	[pc, r3, lsl #1]
    4f8e:	0015      	.short	0x0015
    4f90:	003f0024 	.word	0x003f0024
    4f94:	00f4006a 	.word	0x00f4006a
    4f98:	01700128 	.word	0x01700128
    4f9c:	02320193 	.word	0x02320193
    4fa0:	02770149 	.word	0x02770149
    4fa4:	02d002a7 	.word	0x02d002a7
    4fa8:	0328030b 	.word	0x0328030b
    4fac:	03650341 	.word	0x03650341
    4fb0:	03d8038e 	.word	0x03d8038e
    4fb4:	03f403e8 	.word	0x03f403e8
	{

	case ETPROC_CZEKAM_NA_BRAK_STARTU:
		// ====================================================================

		ProcesReset();
    4fb8:	f7ff feda 	bl	4d70 <ProcesReset>

		if (P_Start() == false)
    4fbc:	f7ff f928 	bl	4210 <P_Start>
    4fc0:	4603      	mov	r3, r0
    4fc2:	2800      	cmp	r0, #0
    4fc4:	f040 83f8 	bne.w	57b8 <Proces+0x844>
			p_stanprocesu = ETPROC_CZEKAM_NA_POZWOLENIE_STARTU;
    4fc8:	4a91      	ldr	r2, [pc, #580]	; (5210 <Proces+0x29c>)
    4fca:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
    4fce:	2101      	movs	r1, #1
    4fd0:	f882 102e 	strb.w	r1, [r2, #46]	; 0x2e
    4fd4:	e22e      	b.n	5434 <Proces+0x4c0>
	case ETPROC_CZEKAM_NA_POZWOLENIE_STARTU:
		// ====================================================================

		ProcesReset();

		if (p_gotowa && (err1 == 0) && (P_ZezwolenieProgramowania() == false))// ???????????? && (P_DK() == false))
    4fd6:	4c8e      	ldr	r4, [pc, #568]	; (5210 <Proces+0x29c>)

		// ====================================================================
	case ETPROC_CZEKAM_NA_POZWOLENIE_STARTU:
		// ====================================================================

		ProcesReset();
    4fd8:	f7ff feca 	bl	4d70 <ProcesReset>

		if (p_gotowa && (err1 == 0) && (P_ZezwolenieProgramowania() == false))// ???????????? && (P_DK() == false))
    4fdc:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    4fe0:	f013 0f01 	tst.w	r3, #1
    4fe4:	f000 83e8 	beq.w	57b8 <Proces+0x844>
    4fe8:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
    4fec:	f894 203f 	ldrb.w	r2, [r4, #63]	; 0x3f
    4ff0:	ea53 2202 	orrs.w	r2, r3, r2, lsl #8
    4ff4:	f040 83e0 	bne.w	57b8 <Proces+0x844>
    4ff8:	f7ff fd2e 	bl	4a58 <P_ZezwolenieProgramowania>
    4ffc:	4603      	mov	r3, r0
    4ffe:	2800      	cmp	r0, #0
    5000:	f040 83da 	bne.w	57b8 <Proces+0x844>
			p_stanprocesu = ETPROC_CZEKAM_NA_CYLINDER_W_GORZE;
    5004:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
    5008:	2202      	movs	r2, #2
    500a:	e19a      	b.n	5342 <Proces+0x3ce>
	case ETPROC_CZEKAM_NA_CYLINDER_W_GORZE:
		// ====================================================================

		ProcesReset();

		if (GET_CYL_U_GORY)
    500c:	4c80      	ldr	r4, [pc, #512]	; (5210 <Proces+0x29c>)

		// ====================================================================
	case ETPROC_CZEKAM_NA_CYLINDER_W_GORZE:
		// ====================================================================

		ProcesReset();
    500e:	f7ff feaf 	bl	4d70 <ProcesReset>

		if (GET_CYL_U_GORY)
    5012:	7e23      	ldrb	r3, [r4, #24]
    5014:	7e62      	ldrb	r2, [r4, #25]
    5016:	f013 0f20 	tst.w	r3, #32
    501a:	f000 83cd 	beq.w	57b8 <Proces+0x844>
		{
			UstalLiczbeZgrzewow();
    501e:	f7fe f87f 	bl	3120 <UstalLiczbeZgrzewow>

			if (nast_program == true)
    5022:	4b7c      	ldr	r3, [pc, #496]	; (5214 <Proces+0x2a0>)
    5024:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
    5028:	2a01      	cmp	r2, #1
    502a:	d115      	bne.n	5058 <Proces+0xe4>
			{
				nast_program = false;
    502c:	3a01      	subs	r2, #1
    502e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
				p_aktualny_program++;
    5032:	f894 3020 	ldrb.w	r3, [r4, #32]
    5036:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
    503a:	f894 1020 	ldrb.w	r1, [r4, #32]
    503e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    5042:	3301      	adds	r3, #1
    5044:	b29b      	uxth	r3, r3
    5046:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    504a:	f884 2020 	strb.w	r2, [r4, #32]
    504e:	0a1b      	lsrs	r3, r3, #8
    5050:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
    5054:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
			}

			p_stanprocesu = ETPROC_CZEKAM_NA_START;
    5058:	4b6d      	ldr	r3, [pc, #436]	; (5210 <Proces+0x29c>)
    505a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    505e:	2203      	movs	r2, #3
    5060:	e399      	b.n	5796 <Proces+0x822>
	case ETPROC_CZEKAM_NA_START:
		// ====================================================================

		ProcesReset();

		if (p_gotowa && P_Start() && err1 == 0)// ?????????????? && (P_DK() == false))
    5062:	4c6b      	ldr	r4, [pc, #428]	; (5210 <Proces+0x29c>)

		// ====================================================================
	case ETPROC_CZEKAM_NA_START:
		// ====================================================================

		ProcesReset();
    5064:	f7ff fe84 	bl	4d70 <ProcesReset>

		if (p_gotowa && P_Start() && err1 == 0)// ?????????????? && (P_DK() == false))
    5068:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    506c:	f013 0f01 	tst.w	r3, #1
    5070:	d052      	beq.n	5118 <Proces+0x1a4>
    5072:	f7ff f8cd 	bl	4210 <P_Start>
    5076:	2800      	cmp	r0, #0
    5078:	d04e      	beq.n	5118 <Proces+0x1a4>
    507a:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
    507e:	f894 503f 	ldrb.w	r5, [r4, #63]	; 0x3f
    5082:	ea53 2505 	orrs.w	r5, r3, r5, lsl #8
    5086:	d147      	bne.n	5118 <Proces+0x1a4>
		{
			ProgramKopiuj();
    5088:	f7ff fade 	bl	4648 <ProgramKopiuj>
			ObliczParametry();
    508c:	f7fd fecc 	bl	2e28 <ObliczParametry>

			p_stanprocesu = ETPROC_CZEKAM_NA_CZUJNIKI_START;
    5090:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    5094:	2304      	movs	r3, #4
    5096:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    509a:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
    509e:	f884 502f 	strb.w	r5, [r4, #47]	; 0x2f

			//
			// Brak zezwolenia ze Sluzy
			//
			if ((p_sluza > 0) && (sluza_check == true || sluza_started == true)
    50a2:	7ca3      	ldrb	r3, [r4, #18]
    50a4:	7ce2      	ldrb	r2, [r4, #19]
    50a6:	ea53 2202 	orrs.w	r2, r3, r2, lsl #8
    50aa:	d00e      	beq.n	50ca <Proces+0x156>
    50ac:	4b59      	ldr	r3, [pc, #356]	; (5214 <Proces+0x2a0>)
    50ae:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
    50b2:	2a01      	cmp	r2, #1
    50b4:	d003      	beq.n	50be <Proces+0x14a>
    50b6:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
    50ba:	2b01      	cmp	r3, #1
    50bc:	d105      	bne.n	50ca <Proces+0x156>
					&& (P_SluzaSygnal() == false))
    50be:	f7ff fd51 	bl	4b64 <P_SluzaSygnal>
			p_stanprocesu = ETPROC_CZEKAM_NA_CZUJNIKI_START;

			//
			// Brak zezwolenia ze Sluzy
			//
			if ((p_sluza > 0) && (sluza_check == true || sluza_started == true)
    50c2:	b910      	cbnz	r0, 50ca <Proces+0x156>
					&& (P_SluzaSygnal() == false))
				ZaklocenieSet(ERR_SLUZA);
    50c4:	3019      	adds	r0, #25
    50c6:	f7fd fe43 	bl	2d50 <ZaklocenieSet>
			if ((p_sluza > 0) && (sluza_check == true) && (P_SluzaSygnal()
    50ca:	4b51      	ldr	r3, [pc, #324]	; (5210 <Proces+0x29c>)
    50cc:	7c9a      	ldrb	r2, [r3, #18]
    50ce:	7cdb      	ldrb	r3, [r3, #19]
    50d0:	ea52 2303 	orrs.w	r3, r2, r3, lsl #8
    50d4:	d00b      	beq.n	50ee <Proces+0x17a>
    50d6:	4b4f      	ldr	r3, [pc, #316]	; (5214 <Proces+0x2a0>)
    50d8:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
    50dc:	2b01      	cmp	r3, #1
    50de:	d106      	bne.n	50ee <Proces+0x17a>
    50e0:	f7ff fd40 	bl	4b64 <P_SluzaSygnal>
    50e4:	2801      	cmp	r0, #1
    50e6:	d102      	bne.n	50ee <Proces+0x17a>
					== true))
				ZaklocenieReset(ERR_SLUZA);
    50e8:	3018      	adds	r0, #24
    50ea:	f7fd fe67 	bl	2dbc <ZaklocenieReset>

			//
			// Bd sluzy optycznej - nie przeoono detalu
			//
			if ((sluza_opt) && (sluza_check == true) && (licznik_opt == 0))
    50ee:	4b49      	ldr	r3, [pc, #292]	; (5214 <Proces+0x2a0>)
    50f0:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
    50f4:	b14a      	cbz	r2, 510a <Proces+0x196>
    50f6:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
    50fa:	2b01      	cmp	r3, #1
    50fc:	d105      	bne.n	510a <Proces+0x196>
    50fe:	4b46      	ldr	r3, [pc, #280]	; (5218 <Proces+0x2a4>)
    5100:	781b      	ldrb	r3, [r3, #0]
    5102:	b913      	cbnz	r3, 510a <Proces+0x196>
				ZaklocenieSet(ERR_SLUZA_OPT_ZERO);
    5104:	201a      	movs	r0, #26
    5106:	f7fd fe23 	bl	2d50 <ZaklocenieSet>

			if (KontrolaDynamiczna_Sprawdzenie() == true)
    510a:	f7fe ff77 	bl	3ffc <KontrolaDynamiczna_Sprawdzenie>
    510e:	2801      	cmp	r0, #1
    5110:	d102      	bne.n	5118 <Proces+0x1a4>
			{
				ZaklocenieReset(ERR_KONTROLA_CZUJNIKOW);
    5112:	3005      	adds	r0, #5
    5114:	f7fd fe52 	bl	2dbc <ZaklocenieReset>
			}
		}

		if (p_gotowa == false)
    5118:	4b3d      	ldr	r3, [pc, #244]	; (5210 <Proces+0x29c>)
    511a:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    511e:	f012 0201 	ands.w	r2, r2, #1
    5122:	d107      	bne.n	5134 <Proces+0x1c0>
			p_stanprocesu = ETPROC_CZEKAM_NA_BRAK_STARTU;
    5124:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    5128:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    512c:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
    5130:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

		if (P_ZezwolenieProgramowania() == true)
    5134:	f7ff fc90 	bl	4a58 <P_ZezwolenieProgramowania>
    5138:	2801      	cmp	r0, #1
    513a:	d109      	bne.n	5150 <Proces+0x1dc>
			p_stanprocesu = ETPROC_CZEKAM_NA_POZWOLENIE_STARTU;
    513c:	4b34      	ldr	r3, [pc, #208]	; (5210 <Proces+0x29c>)
    513e:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5142:	f883 002e 	strb.w	r0, [r3, #46]	; 0x2e
    5146:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
    514a:	2200      	movs	r2, #0
    514c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

		if (!GET_CYL_U_GORY)
    5150:	4b2f      	ldr	r3, [pc, #188]	; (5210 <Proces+0x29c>)
    5152:	7e1a      	ldrb	r2, [r3, #24]
    5154:	7e59      	ldrb	r1, [r3, #25]
    5156:	f002 0220 	and.w	r2, r2, #32
    515a:	1151      	asrs	r1, r2, #5
    515c:	2a00      	cmp	r2, #0
    515e:	f040 832b 	bne.w	57b8 <Proces+0x844>
		{
			p_stanprocesu = ETPROC_CZEKAM_NA_CYLINDER_W_GORZE;
    5162:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5166:	2202      	movs	r2, #2
    5168:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    516c:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
    5170:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
    5174:	bd70      	pop	{r4, r5, r6, pc}

		// ====================================================================
	case ETPROC_CZEKAM_NA_CZUJNIKI_START:
		// ====================================================================

		if (p_gotowa && P_Start() && P_CzujnikiZezwoleniePrzyStarcie())
    5176:	4c26      	ldr	r4, [pc, #152]	; (5210 <Proces+0x29c>)
    5178:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    517c:	f013 0f01 	tst.w	r3, #1
    5180:	d01b      	beq.n	51ba <Proces+0x246>
    5182:	f7ff f845 	bl	4210 <P_Start>
    5186:	b1c0      	cbz	r0, 51ba <Proces+0x246>
    5188:	f7ff fd28 	bl	4bdc <P_CzujnikiZezwoleniePrzyStarcie>
    518c:	b1a8      	cbz	r0, 51ba <Proces+0x246>
		{
			if (prog.NumerCylindra > 0)
    518e:	4a23      	ldr	r2, [pc, #140]	; (521c <Proces+0x2a8>)
    5190:	7c93      	ldrb	r3, [r2, #18]
    5192:	b11b      	cbz	r3, 519c <Proces+0x228>
			{
				p_stanprocesu = ETPROC_CZEKAM_NA_WYBLOKOWANIE;
    5194:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    5198:	2308      	movs	r3, #8
    519a:	e085      	b.n	52a8 <Proces+0x334>
			}
			else
			{
				nast_program = true;
    519c:	491d      	ldr	r1, [pc, #116]	; (5214 <Proces+0x2a0>)
    519e:	2001      	movs	r0, #1
    51a0:	f881 0056 	strb.w	r0, [r1, #86]	; 0x56

				if ((prog.Konfig & KONFIG_BEZ_STARTU) > 0)
    51a4:	8f52      	ldrh	r2, [r2, #58]	; 0x3a
    51a6:	4002      	ands	r2, r0
    51a8:	b112      	cbz	r2, 51b0 <Proces+0x23c>
					p_stanprocesu = ETPROC_CZEKAM_NA_POZWOLENIE_STARTU;
    51aa:	f894 102e 	ldrb.w	r1, [r4, #46]	; 0x2e
    51ae:	e0c8      	b.n	5342 <Proces+0x3ce>
				else
					p_stanprocesu = ETPROC_CZEKAM_NA_BRAK_STARTU;
    51b0:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
    51b4:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    51b8:	e0c5      	b.n	5346 <Proces+0x3d2>
			}
		}
		else if (P_Start() == false)
    51ba:	f7ff f829 	bl	4210 <P_Start>
    51be:	4b14      	ldr	r3, [pc, #80]	; (5210 <Proces+0x29c>)
    51c0:	4602      	mov	r2, r0
    51c2:	b918      	cbnz	r0, 51cc <Proces+0x258>
			p_stanprocesu = ETPROC_CZEKAM_NA_START;
    51c4:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    51c8:	2103      	movs	r1, #3
    51ca:	e0cd      	b.n	5368 <Proces+0x3f4>
		else if (p_gotowa == false)
    51cc:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    51d0:	f012 0201 	ands.w	r2, r2, #1
    51d4:	f040 82f0 	bne.w	57b8 <Proces+0x844>
			p_stanprocesu = ETPROC_CZEKAM_NA_BRAK_STARTU;
    51d8:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    51dc:	e14b      	b.n	5476 <Proces+0x502>

		// ====================================================================
	case ETPROC_CZEKAM_NA_DK:
		// ====================================================================

		if (p_gotowa && P_Start())
    51de:	4c0c      	ldr	r4, [pc, #48]	; (5210 <Proces+0x29c>)
    51e0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    51e4:	f013 0f01 	tst.w	r3, #1
    51e8:	f000 813e 	beq.w	5468 <Proces+0x4f4>
    51ec:	f7ff f810 	bl	4210 <P_Start>
    51f0:	2800      	cmp	r0, #0
    51f2:	f000 8139 	beq.w	5468 <Proces+0x4f4>
		{
			P_CylindryStart(true);
    51f6:	2001      	movs	r0, #1
    51f8:	f7ff fd1a 	bl	4c30 <P_CylindryStart>

			if (GET_CISNIENIE_OSIAGNIETE)
    51fc:	7e23      	ldrb	r3, [r4, #24]
    51fe:	7e62      	ldrb	r2, [r4, #25]
    5200:	f013 0f40 	tst.w	r3, #64	; 0x40
    5204:	f000 82d8 	beq.w	57b8 <Proces+0x844>
			{
				p_stanprocesu = ETPROC_ZGRZEWANIE_DOCISK_WSTEPNY;
    5208:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    520c:	2309      	movs	r3, #9
    520e:	e04b      	b.n	52a8 <Proces+0x334>
    5210:	20000ee4 	.word	0x20000ee4
    5214:	2000012c 	.word	0x2000012c
    5218:	2000011e 	.word	0x2000011e
    521c:	20001b04 	.word	0x20001b04

		// ====================================================================
	case ETPROC_ZGRZEWANIE_DOCISK_WSTEPNY:
		// ====================================================================

		if (p_gotowa && P_Start())
    5220:	4ca1      	ldr	r4, [pc, #644]	; (54a8 <Proces+0x534>)
    5222:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    5226:	f013 0f01 	tst.w	r3, #1
    522a:	f000 811d 	beq.w	5468 <Proces+0x4f4>
    522e:	f7fe ffef 	bl	4210 <P_Start>
    5232:	2800      	cmp	r0, #0
    5234:	f000 8118 	beq.w	5468 <Proces+0x4f4>
		{
			P_CylindryStart(true);
    5238:	2001      	movs	r0, #1
    523a:	f7ff fcf9 	bl	4c30 <P_CylindryStart>

			if (GET_CISNIENIE_OSIAGNIETE)
    523e:	7e23      	ldrb	r3, [r4, #24]
    5240:	7e62      	ldrb	r2, [r4, #25]
    5242:	f013 0f40 	tst.w	r3, #64	; 0x40
    5246:	f000 82b7 	beq.w	57b8 <Proces+0x844>
			{
				if (czas_docisku_wstepnego > 0)
    524a:	4b98      	ldr	r3, [pc, #608]	; (54ac <Proces+0x538>)
    524c:	781a      	ldrb	r2, [r3, #0]
    524e:	b11a      	cbz	r2, 5258 <Proces+0x2e4>
					czas_docisku_wstepnego--;
    5250:	781a      	ldrb	r2, [r3, #0]
    5252:	3a01      	subs	r2, #1
    5254:	b2d2      	uxtb	r2, r2
    5256:	701a      	strb	r2, [r3, #0]

				if (czas_docisku_wstepnego == 0)
    5258:	4b94      	ldr	r3, [pc, #592]	; (54ac <Proces+0x538>)
    525a:	781b      	ldrb	r3, [r3, #0]
    525c:	461a      	mov	r2, r3
    525e:	2b00      	cmp	r3, #0
    5260:	f040 82aa 	bne.w	57b8 <Proces+0x844>
				{
					p_stanprocesu = ETPROC_CZEKAM_NA_CZUJNIKI_DK;
    5264:	4b90      	ldr	r3, [pc, #576]	; (54a8 <Proces+0x534>)
    5266:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    526a:	2106      	movs	r1, #6
    526c:	e07c      	b.n	5368 <Proces+0x3f4>

		// ====================================================================
	case ETPROC_CZEKAM_NA_CZUJNIKI_DK:
		// ====================================================================

		if (p_gotowa && P_Start())
    526e:	4c8e      	ldr	r4, [pc, #568]	; (54a8 <Proces+0x534>)
    5270:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    5274:	f013 0f01 	tst.w	r3, #1
    5278:	f000 80f6 	beq.w	5468 <Proces+0x4f4>
    527c:	f7fe ffc8 	bl	4210 <P_Start>
    5280:	2800      	cmp	r0, #0
    5282:	f000 80f1 	beq.w	5468 <Proces+0x4f4>
		{
			P_CylindryStart(true);
    5286:	2001      	movs	r0, #1
    5288:	f7ff fcd2 	bl	4c30 <P_CylindryStart>

			if (GET_CISNIENIE_OSIAGNIETE)
    528c:	7e23      	ldrb	r3, [r4, #24]
    528e:	7e62      	ldrb	r2, [r4, #25]
    5290:	f013 0f40 	tst.w	r3, #64	; 0x40
    5294:	f000 8290 	beq.w	57b8 <Proces+0x844>
			{
				if (P_CzujnikiZezwoleniePrzyDK() == true)
    5298:	f7ff fcae 	bl	4bf8 <P_CzujnikiZezwoleniePrzyDK>
    529c:	2801      	cmp	r0, #1
    529e:	f040 828b 	bne.w	57b8 <Proces+0x844>
				{
					p_stanprocesu = ETPROC_CZEKAM_NA_KONTROLA_NAKRETKI;
    52a2:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    52a6:	2307      	movs	r3, #7
    52a8:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    52ac:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
    52b0:	2300      	movs	r3, #0
    52b2:	e04a      	b.n	534a <Proces+0x3d6>

		// ====================================================================
	case ETPROC_CZEKAM_NA_KONTROLA_NAKRETKI:
		// ====================================================================

		if (p_gotowa && P_Start())
    52b4:	4c7c      	ldr	r4, [pc, #496]	; (54a8 <Proces+0x534>)
    52b6:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    52ba:	f013 0f01 	tst.w	r3, #1
    52be:	f000 80d3 	beq.w	5468 <Proces+0x4f4>
    52c2:	f7fe ffa5 	bl	4210 <P_Start>
    52c6:	2800      	cmp	r0, #0
    52c8:	f000 80ce 	beq.w	5468 <Proces+0x4f4>
		{
			P_CylindryStart(true);
    52cc:	2001      	movs	r0, #1
    52ce:	f7ff fcaf 	bl	4c30 <P_CylindryStart>

			if (GET_CISNIENIE_OSIAGNIETE && GET_REFERUJ_CYLINDER)
    52d2:	7e23      	ldrb	r3, [r4, #24]
    52d4:	7e62      	ldrb	r2, [r4, #25]
    52d6:	f013 0f40 	tst.w	r3, #64	; 0x40
    52da:	d04a      	beq.n	5372 <Proces+0x3fe>
    52dc:	7e23      	ldrb	r3, [r4, #24]
    52de:	7e62      	ldrb	r2, [r4, #25]
    52e0:	f013 0f02 	tst.w	r3, #2
    52e4:	d045      	beq.n	5372 <Proces+0x3fe>
			{
				ReferujCylinder();
    52e6:	f7fe fb81 	bl	39ec <ReferujCylinder>

				sluza_start = false;
    52ea:	4a71      	ldr	r2, [pc, #452]	; (54b0 <Proces+0x53c>)
    52ec:	2300      	movs	r3, #0
    52ee:	f882 3035 	strb.w	r3, [r2, #53]	; 0x35
				sluza_check = false;
    52f2:	f882 304f 	strb.w	r3, [r2, #79]	; 0x4f

				// reset wartoci wtopienia
				p_wtopienie_poczatkowe = p_cylinder_akt;
    52f6:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
    52fa:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
    52fe:	f894 0038 	ldrb.w	r0, [r4, #56]	; 0x38
    5302:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    5306:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    530a:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
    530e:	0a12      	lsrs	r2, r2, #8
    5310:	f894 1039 	ldrb.w	r1, [r4, #57]	; 0x39
    5314:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
				p_ostzgrzew_pom_wtop = 0;
    5318:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
    531c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    5320:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
				wtop = 0;
    5324:	4a63      	ldr	r2, [pc, #396]	; (54b4 <Proces+0x540>)
				sluza_start = false;
				sluza_check = false;

				// reset wartoci wtopienia
				p_wtopienie_poczatkowe = p_cylinder_akt;
				p_ostzgrzew_pom_wtop = 0;
    5326:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
				wtop = 0;
    532a:	6013      	str	r3, [r2, #0]

				if (czas_podgrzewania > 0 && prad_podgrzewania > 0)
    532c:	4a62      	ldr	r2, [pc, #392]	; (54b8 <Proces+0x544>)
    532e:	7812      	ldrb	r2, [r2, #0]
    5330:	2a00      	cmp	r2, #0
    5332:	d03b      	beq.n	53ac <Proces+0x438>
    5334:	4a61      	ldr	r2, [pc, #388]	; (54bc <Proces+0x548>)
    5336:	8812      	ldrh	r2, [r2, #0]
    5338:	2a00      	cmp	r2, #0
    533a:	d037      	beq.n	53ac <Proces+0x438>
					p_stanprocesu = ETPROC_ZGRZEWANIE_PODGRZEWANIE;
    533c:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
    5340:	220a      	movs	r2, #10
    5342:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
    5346:	f894 202f 	ldrb.w	r2, [r4, #47]	; 0x2f
    534a:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
				// reset wartoci wtopienia
				p_wtopienie_poczatkowe = p_cylinder_akt;
				p_ostzgrzew_pom_wtop = 0;
				wtop = 0;

				if (czas_podgrzewania > 0 && prad_podgrzewania > 0)
    534e:	bd70      	pop	{r4, r5, r6, pc}
					p_stanprocesu = ETPROC_ZGRZEWANIE_PODGRZEWANIE;
				else if (czas_pauzy_przed_zgrzewaniem > 0)
					p_stanprocesu = ETPROC_ZGRZEWANIE_PODGRZEWANIE_PAUZA;
				else if (czas_zgrzewania > 0 && prad_zgrzewania > 0)
    5350:	4b5b      	ldr	r3, [pc, #364]	; (54c0 <Proces+0x54c>)
    5352:	781b      	ldrb	r3, [r3, #0]
    5354:	2b00      	cmp	r3, #0
    5356:	d033      	beq.n	53c0 <Proces+0x44c>
    5358:	4b5a      	ldr	r3, [pc, #360]	; (54c4 <Proces+0x550>)
    535a:	881b      	ldrh	r3, [r3, #0]
    535c:	2b00      	cmp	r3, #0
    535e:	d02f      	beq.n	53c0 <Proces+0x44c>
					p_stanprocesu = ETPROC_ZGRZEWANIE_ZGRZEWANIE;
    5360:	4b51      	ldr	r3, [pc, #324]	; (54a8 <Proces+0x534>)
    5362:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    5366:	210c      	movs	r1, #12
    5368:	f883 102e 	strb.w	r1, [r3, #46]	; 0x2e
    536c:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
    5370:	e216      	b.n	57a0 <Proces+0x82c>
				else if (czas_dogrzewania > 0 && prad_dogrzewania > 0)
					p_stanprocesu = ETPROC_ZGRZEWANIE_DOGRZEWANIE;
				else
					p_stanprocesu = ETPROC_ZGRZEWANIE_KONIEC;
			}
			else if (GET_CISNIENIE_OSIAGNIETE && GET_NAKR_POZ && GET_NAKR_WYD)
    5372:	4b4d      	ldr	r3, [pc, #308]	; (54a8 <Proces+0x534>)
    5374:	7e1a      	ldrb	r2, [r3, #24]
    5376:	7e59      	ldrb	r1, [r3, #25]
    5378:	f012 0f40 	tst.w	r2, #64	; 0x40
    537c:	f000 821c 	beq.w	57b8 <Proces+0x844>
    5380:	7e1a      	ldrb	r2, [r3, #24]
    5382:	7e59      	ldrb	r1, [r3, #25]
    5384:	f012 0f08 	tst.w	r2, #8
    5388:	f000 8216 	beq.w	57b8 <Proces+0x844>
    538c:	7e1a      	ldrb	r2, [r3, #24]
    538e:	7e59      	ldrb	r1, [r3, #25]
    5390:	f012 0f10 	tst.w	r2, #16
    5394:	f000 8210 	beq.w	57b8 <Proces+0x844>
			{
				if (czas_podgrzewania > 0 && prad_podgrzewania > 0)
    5398:	4a47      	ldr	r2, [pc, #284]	; (54b8 <Proces+0x544>)
    539a:	7812      	ldrb	r2, [r2, #0]
    539c:	b132      	cbz	r2, 53ac <Proces+0x438>
    539e:	4a47      	ldr	r2, [pc, #284]	; (54bc <Proces+0x548>)
    53a0:	8812      	ldrh	r2, [r2, #0]
    53a2:	b11a      	cbz	r2, 53ac <Proces+0x438>
					p_stanprocesu = ETPROC_ZGRZEWANIE_PODGRZEWANIE;
    53a4:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    53a8:	220a      	movs	r2, #10
    53aa:	e1f4      	b.n	5796 <Proces+0x822>
				else if (czas_pauzy_przed_zgrzewaniem > 0)
    53ac:	4b46      	ldr	r3, [pc, #280]	; (54c8 <Proces+0x554>)
    53ae:	781b      	ldrb	r3, [r3, #0]
    53b0:	461a      	mov	r2, r3
    53b2:	2b00      	cmp	r3, #0
    53b4:	d0cc      	beq.n	5350 <Proces+0x3dc>
					p_stanprocesu = ETPROC_ZGRZEWANIE_PODGRZEWANIE_PAUZA;
    53b6:	4b3c      	ldr	r3, [pc, #240]	; (54a8 <Proces+0x534>)
    53b8:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    53bc:	220b      	movs	r2, #11
    53be:	e1ea      	b.n	5796 <Proces+0x822>
				else if (czas_zgrzewania > 0 && prad_zgrzewania > 0)
					p_stanprocesu = ETPROC_ZGRZEWANIE_ZGRZEWANIE;
				else if (czas_pauzy_po_zgrzewaniu > 0)
    53c0:	4b42      	ldr	r3, [pc, #264]	; (54cc <Proces+0x558>)
    53c2:	781b      	ldrb	r3, [r3, #0]
    53c4:	461a      	mov	r2, r3
    53c6:	b123      	cbz	r3, 53d2 <Proces+0x45e>
					p_stanprocesu = ETPROC_ZGRZEWANIE_DOGRZEWANIE_PAUZA;
    53c8:	4b37      	ldr	r3, [pc, #220]	; (54a8 <Proces+0x534>)
    53ca:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    53ce:	220e      	movs	r2, #14
    53d0:	e1e1      	b.n	5796 <Proces+0x822>
				else if (czas_dogrzewania > 0 && prad_dogrzewania > 0)
    53d2:	4b3f      	ldr	r3, [pc, #252]	; (54d0 <Proces+0x55c>)
    53d4:	781b      	ldrb	r3, [r3, #0]
    53d6:	b13b      	cbz	r3, 53e8 <Proces+0x474>
    53d8:	4b3e      	ldr	r3, [pc, #248]	; (54d4 <Proces+0x560>)
    53da:	881b      	ldrh	r3, [r3, #0]
    53dc:	b123      	cbz	r3, 53e8 <Proces+0x474>
					p_stanprocesu = ETPROC_ZGRZEWANIE_DOGRZEWANIE;
    53de:	4b32      	ldr	r3, [pc, #200]	; (54a8 <Proces+0x534>)
    53e0:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    53e4:	210f      	movs	r1, #15
    53e6:	e7bf      	b.n	5368 <Proces+0x3f4>
				else
					p_stanprocesu = ETPROC_ZGRZEWANIE_KONIEC;
    53e8:	4b2f      	ldr	r3, [pc, #188]	; (54a8 <Proces+0x534>)
    53ea:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    53ee:	2211      	movs	r2, #17
    53f0:	e1d1      	b.n	5796 <Proces+0x822>

		// ====================================================================
	case ETPROC_CZEKAM_NA_WYBLOKOWANIE:
		// ====================================================================

		if ((prog.Konfig & KONFIG_WYBLOKOWANIE_GORA) > 0)
    53f2:	4b39      	ldr	r3, [pc, #228]	; (54d8 <Proces+0x564>)
    53f4:	8f5d      	ldrh	r5, [r3, #58]	; 0x3a
    53f6:	f015 0508 	ands.w	r5, r5, #8
    53fa:	d020      	beq.n	543e <Proces+0x4ca>
		{
			if (P_Start() && P_WyblokowanieZezwolenie())
    53fc:	f7fe ff08 	bl	4210 <P_Start>
    5400:	b168      	cbz	r0, 541e <Proces+0x4aa>
    5402:	f7ff f8c5 	bl	4590 <P_WyblokowanieZezwolenie>
    5406:	b150      	cbz	r0, 541e <Proces+0x4aa>
				p_stanprocesu = ETPROC_CZEKAM_NA_DK;
    5408:	4b27      	ldr	r3, [pc, #156]	; (54a8 <Proces+0x534>)
    540a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    540e:	2205      	movs	r2, #5
    5410:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    5414:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
    5418:	2200      	movs	r2, #0
    541a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

			if (P_Start() == false)
    541e:	f7fe fef7 	bl	4210 <P_Start>
    5422:	4603      	mov	r3, r0
    5424:	2800      	cmp	r0, #0
    5426:	f040 81c7 	bne.w	57b8 <Proces+0x844>
				p_stanprocesu = ETPROC_CZEKAM_NA_BRAK_STARTU;
    542a:	4a1f      	ldr	r2, [pc, #124]	; (54a8 <Proces+0x534>)
    542c:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
    5430:	f882 002e 	strb.w	r0, [r2, #46]	; 0x2e
    5434:	f892 102f 	ldrb.w	r1, [r2, #47]	; 0x2f
    5438:	f882 302f 	strb.w	r3, [r2, #47]	; 0x2f
    543c:	bd70      	pop	{r4, r5, r6, pc}
		}
		else
		{
			if (p_gotowa && P_Start())
    543e:	4c1a      	ldr	r4, [pc, #104]	; (54a8 <Proces+0x534>)
    5440:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    5444:	f013 0f01 	tst.w	r3, #1
    5448:	d00e      	beq.n	5468 <Proces+0x4f4>
    544a:	f7fe fee1 	bl	4210 <P_Start>
    544e:	b158      	cbz	r0, 5468 <Proces+0x4f4>
			{
				P_CylindryStart(true);
    5450:	2001      	movs	r0, #1
    5452:	f7ff fbed 	bl	4c30 <P_CylindryStart>

				if (P_WyblokowanieZezwolenie())
    5456:	f7ff f89b 	bl	4590 <P_WyblokowanieZezwolenie>
    545a:	2800      	cmp	r0, #0
    545c:	f000 81ac 	beq.w	57b8 <Proces+0x844>
				{
					p_stanprocesu = ETPROC_CZEKAM_NA_DK;
    5460:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    5464:	2305      	movs	r3, #5
    5466:	e119      	b.n	569c <Proces+0x728>
				}
			}
			else
			{
				P_CylindryStart(false);
    5468:	2000      	movs	r0, #0
    546a:	f7ff fbe1 	bl	4c30 <P_CylindryStart>
				p_stanprocesu = ETPROC_CZEKAM_NA_BRAK_STARTU;
    546e:	4b0e      	ldr	r3, [pc, #56]	; (54a8 <Proces+0x534>)
    5470:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5474:	2200      	movs	r2, #0
    5476:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    547a:	e777      	b.n	536c <Proces+0x3f8>

		// ====================================================================
	case ETPROC_ZGRZEWANIE_PODGRZEWANIE:
		// ====================================================================

		if (czas_podgrzewania > 0)
    547c:	4b0e      	ldr	r3, [pc, #56]	; (54b8 <Proces+0x544>)
    547e:	781a      	ldrb	r2, [r3, #0]
    5480:	b11a      	cbz	r2, 548a <Proces+0x516>
		{
			czas_podgrzewania--;
    5482:	781a      	ldrb	r2, [r3, #0]
    5484:	3a01      	subs	r2, #1
    5486:	b2d2      	uxtb	r2, r2
    5488:	701a      	strb	r2, [r3, #0]
		}

		if (czas_podgrzewania == 0)
    548a:	4b0b      	ldr	r3, [pc, #44]	; (54b8 <Proces+0x544>)
    548c:	781b      	ldrb	r3, [r3, #0]
    548e:	4619      	mov	r1, r3
    5490:	2b00      	cmp	r3, #0
    5492:	f040 80f6 	bne.w	5682 <Proces+0x70e>
		{
			if (czas_pauzy_przed_zgrzewaniem > 0)
    5496:	4b0c      	ldr	r3, [pc, #48]	; (54c8 <Proces+0x554>)
    5498:	781b      	ldrb	r3, [r3, #0]
    549a:	461a      	mov	r2, r3
    549c:	b35b      	cbz	r3, 54f6 <Proces+0x582>
			{
				p_stanprocesu = ETPROC_ZGRZEWANIE_PODGRZEWANIE_PAUZA;
    549e:	4b02      	ldr	r3, [pc, #8]	; (54a8 <Proces+0x534>)
    54a0:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    54a4:	220b      	movs	r2, #11
    54a6:	e0d0      	b.n	564a <Proces+0x6d6>
    54a8:	20000ee4 	.word	0x20000ee4
    54ac:	20002162 	.word	0x20002162
    54b0:	2000012c 	.word	0x2000012c
    54b4:	2000250c 	.word	0x2000250c
    54b8:	20002524 	.word	0x20002524
    54bc:	20002164 	.word	0x20002164
    54c0:	200022dc 	.word	0x200022dc
    54c4:	20001694 	.word	0x20001694
    54c8:	20002518 	.word	0x20002518
    54cc:	20002168 	.word	0x20002168
    54d0:	200016a2 	.word	0x200016a2
    54d4:	20001f16 	.word	0x20001f16
    54d8:	20001b04 	.word	0x20001b04

		// ====================================================================
	case ETPROC_ZGRZEWANIE_PODGRZEWANIE_PAUZA:
		// ====================================================================

		if (czas_pauzy_przed_zgrzewaniem > 0)
    54dc:	4b81      	ldr	r3, [pc, #516]	; (56e4 <Proces+0x770>)
    54de:	781a      	ldrb	r2, [r3, #0]
    54e0:	b11a      	cbz	r2, 54ea <Proces+0x576>
		{
			czas_pauzy_przed_zgrzewaniem--;
    54e2:	781a      	ldrb	r2, [r3, #0]
    54e4:	3a01      	subs	r2, #1
    54e6:	b2d2      	uxtb	r2, r2
    54e8:	701a      	strb	r2, [r3, #0]
		}

		if (czas_pauzy_przed_zgrzewaniem == 0)
    54ea:	4b7e      	ldr	r3, [pc, #504]	; (56e4 <Proces+0x770>)
    54ec:	781b      	ldrb	r3, [r3, #0]
    54ee:	461a      	mov	r2, r3
    54f0:	2b00      	cmp	r3, #0
    54f2:	f040 80c6 	bne.w	5682 <Proces+0x70e>
		{
			if (czas_zgrzewania > 0 && prad_zgrzewania > 0)
    54f6:	4b7c      	ldr	r3, [pc, #496]	; (56e8 <Proces+0x774>)
    54f8:	781b      	ldrb	r3, [r3, #0]
    54fa:	b13b      	cbz	r3, 550c <Proces+0x598>
    54fc:	4b7b      	ldr	r3, [pc, #492]	; (56ec <Proces+0x778>)
    54fe:	881b      	ldrh	r3, [r3, #0]
    5500:	b123      	cbz	r3, 550c <Proces+0x598>
				p_stanprocesu = ETPROC_ZGRZEWANIE_ZGRZEWANIE;
    5502:	4b7b      	ldr	r3, [pc, #492]	; (56f0 <Proces+0x77c>)
    5504:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    5508:	210c      	movs	r1, #12
    550a:	e0b4      	b.n	5676 <Proces+0x702>
			else if (czas_pauzy_po_zgrzewaniu > 0)
    550c:	4b79      	ldr	r3, [pc, #484]	; (56f4 <Proces+0x780>)
    550e:	781b      	ldrb	r3, [r3, #0]
    5510:	461a      	mov	r2, r3
    5512:	2b00      	cmp	r3, #0
    5514:	d132      	bne.n	557c <Proces+0x608>
				p_stanprocesu = ETPROC_ZGRZEWANIE_DOGRZEWANIE_PAUZA;
			else if (czas_dogrzewania > 0 && prad_dogrzewania > 0)
    5516:	4b78      	ldr	r3, [pc, #480]	; (56f8 <Proces+0x784>)
    5518:	781b      	ldrb	r3, [r3, #0]
    551a:	b11b      	cbz	r3, 5524 <Proces+0x5b0>
    551c:	4b77      	ldr	r3, [pc, #476]	; (56fc <Proces+0x788>)
    551e:	881b      	ldrh	r3, [r3, #0]
    5520:	2b00      	cmp	r3, #0
    5522:	d170      	bne.n	5606 <Proces+0x692>
				p_stanprocesu = ETPROC_ZGRZEWANIE_DOGRZEWANIE;
			else
				p_stanprocesu = ETPROC_ZGRZEWANIE_KONIEC;
    5524:	4b72      	ldr	r3, [pc, #456]	; (56f0 <Proces+0x77c>)
    5526:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    552a:	2211      	movs	r2, #17
    552c:	e034      	b.n	5598 <Proces+0x624>

		// ====================================================================
	case ETPROC_ZGRZEWANIE_ZGRZEWANIE:
		// ====================================================================

		if (czas_zgrzewania > 0)
    552e:	4b6e      	ldr	r3, [pc, #440]	; (56e8 <Proces+0x774>)
    5530:	781a      	ldrb	r2, [r3, #0]
    5532:	b11a      	cbz	r2, 553c <Proces+0x5c8>
		{
			czas_zgrzewania--;
    5534:	781a      	ldrb	r2, [r3, #0]
    5536:	3a01      	subs	r2, #1
    5538:	b2d2      	uxtb	r2, r2
    553a:	701a      	strb	r2, [r3, #0]
		}

		if (czas_zgrzewania == 0)
    553c:	4b6a      	ldr	r3, [pc, #424]	; (56e8 <Proces+0x774>)
    553e:	781b      	ldrb	r3, [r3, #0]
    5540:	4619      	mov	r1, r3
    5542:	2b00      	cmp	r3, #0
    5544:	f040 809d 	bne.w	5682 <Proces+0x70e>
		{
			//
			// Sprawdzenie czy wicej impulsw
			// Jezeli tak to etap Pauza
			//
			if (liczba_impulsow > 1 && pauza_impulsow > 0)
    5548:	4b6d      	ldr	r3, [pc, #436]	; (5700 <Proces+0x78c>)
    554a:	781b      	ldrb	r3, [r3, #0]
    554c:	2b01      	cmp	r3, #1
    554e:	d910      	bls.n	5572 <Proces+0x5fe>
    5550:	4a6c      	ldr	r2, [pc, #432]	; (5704 <Proces+0x790>)
    5552:	7813      	ldrb	r3, [r2, #0]
    5554:	b16b      	cbz	r3, 5572 <Proces+0x5fe>
			{
				p_stanprocesu = ETPROC_ZGRZEWANIE_ZGRZEWANIE_PAUZA;
    5556:	4b66      	ldr	r3, [pc, #408]	; (56f0 <Proces+0x77c>)
    5558:	f893 002e 	ldrb.w	r0, [r3, #46]	; 0x2e
    555c:	200d      	movs	r0, #13
    555e:	f883 002e 	strb.w	r0, [r3, #46]	; 0x2e
    5562:	f893 002f 	ldrb.w	r0, [r3, #47]	; 0x2f
    5566:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
				czas_pauzy_impulsow = pauza_impulsow;
    556a:	7812      	ldrb	r2, [r2, #0]
    556c:	4b66      	ldr	r3, [pc, #408]	; (5708 <Proces+0x794>)
    556e:	701a      	strb	r2, [r3, #0]
		{
			//
			// Sprawdzenie czy wicej impulsw
			// Jezeli tak to etap Pauza
			//
			if (liczba_impulsow > 1 && pauza_impulsow > 0)
    5570:	e087      	b.n	5682 <Proces+0x70e>
			else
			{
				//
				// Nastepny etap po zgrzaniu wszystkich impulsw
				//
				if (czas_pauzy_po_zgrzewaniu > 0)
    5572:	4b60      	ldr	r3, [pc, #384]	; (56f4 <Proces+0x780>)
    5574:	781b      	ldrb	r3, [r3, #0]
    5576:	461a      	mov	r2, r3
    5578:	2b00      	cmp	r3, #0
    557a:	d03c      	beq.n	55f6 <Proces+0x682>
				{
					p_stanprocesu = ETPROC_ZGRZEWANIE_DOGRZEWANIE_PAUZA;
    557c:	4b5c      	ldr	r3, [pc, #368]	; (56f0 <Proces+0x77c>)
    557e:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5582:	220e      	movs	r2, #14
    5584:	e008      	b.n	5598 <Proces+0x624>
				}
				else if (czas_dogrzewania > 0 && prad_dogrzewania > 0)
					p_stanprocesu = ETPROC_ZGRZEWANIE_DOGRZEWANIE;
				else if (czas_docisku_koncowego > 0)
    5586:	4b61      	ldr	r3, [pc, #388]	; (570c <Proces+0x798>)
    5588:	781a      	ldrb	r2, [r3, #0]
    558a:	4b59      	ldr	r3, [pc, #356]	; (56f0 <Proces+0x77c>)
    558c:	4611      	mov	r1, r2
    558e:	2a00      	cmp	r2, #0
    5590:	d058      	beq.n	5644 <Proces+0x6d0>
					p_stanprocesu = ETPROC_ZGRZEWANIE_DOCISK_KONCOWY;
    5592:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5596:	2210      	movs	r2, #16
    5598:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    559c:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
    55a0:	2200      	movs	r2, #0
    55a2:	e06c      	b.n	567e <Proces+0x70a>

		// ====================================================================
	case ETPROC_ZGRZEWANIE_ZGRZEWANIE_PAUZA:
		// ====================================================================

		if (czas_pauzy_impulsow > 0)
    55a4:	4b58      	ldr	r3, [pc, #352]	; (5708 <Proces+0x794>)
    55a6:	781a      	ldrb	r2, [r3, #0]
    55a8:	b11a      	cbz	r2, 55b2 <Proces+0x63e>
		{
			czas_pauzy_impulsow--;
    55aa:	781a      	ldrb	r2, [r3, #0]
    55ac:	3a01      	subs	r2, #1
    55ae:	b2d2      	uxtb	r2, r2
    55b0:	701a      	strb	r2, [r3, #0]
		}

		if (czas_pauzy_impulsow == 0)
    55b2:	4b55      	ldr	r3, [pc, #340]	; (5708 <Proces+0x794>)
    55b4:	781b      	ldrb	r3, [r3, #0]
    55b6:	2b00      	cmp	r3, #0
    55b8:	d163      	bne.n	5682 <Proces+0x70e>
		{
			if (liczba_impulsow > 0)
    55ba:	4b51      	ldr	r3, [pc, #324]	; (5700 <Proces+0x78c>)
    55bc:	781a      	ldrb	r2, [r3, #0]
    55be:	b11a      	cbz	r2, 55c8 <Proces+0x654>
				liczba_impulsow--;
    55c0:	781a      	ldrb	r2, [r3, #0]
    55c2:	3a01      	subs	r2, #1
    55c4:	b2d2      	uxtb	r2, r2
    55c6:	701a      	strb	r2, [r3, #0]

			czas_zgrzewania = prog.CzasZgrzewania * 2;
    55c8:	4b51      	ldr	r3, [pc, #324]	; (5710 <Proces+0x79c>)
    55ca:	79da      	ldrb	r2, [r3, #7]
    55cc:	4b46      	ldr	r3, [pc, #280]	; (56e8 <Proces+0x774>)
    55ce:	0052      	lsls	r2, r2, #1
    55d0:	b2d2      	uxtb	r2, r2
    55d2:	701a      	strb	r2, [r3, #0]

			p_stanprocesu = ETPROC_ZGRZEWANIE_ZGRZEWANIE;
    55d4:	4b46      	ldr	r3, [pc, #280]	; (56f0 <Proces+0x77c>)
    55d6:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    55da:	220c      	movs	r2, #12
    55dc:	e7dc      	b.n	5598 <Proces+0x624>

		// ====================================================================
	case ETPROC_ZGRZEWANIE_DOGRZEWANIE_PAUZA:
		// ====================================================================

		if (czas_pauzy_po_zgrzewaniu > 0)
    55de:	4b45      	ldr	r3, [pc, #276]	; (56f4 <Proces+0x780>)
    55e0:	781a      	ldrb	r2, [r3, #0]
    55e2:	b11a      	cbz	r2, 55ec <Proces+0x678>
		{
			czas_pauzy_po_zgrzewaniu--;
    55e4:	781a      	ldrb	r2, [r3, #0]
    55e6:	3a01      	subs	r2, #1
    55e8:	b2d2      	uxtb	r2, r2
    55ea:	701a      	strb	r2, [r3, #0]
		}

		if (czas_pauzy_po_zgrzewaniu == 0)
    55ec:	4b41      	ldr	r3, [pc, #260]	; (56f4 <Proces+0x780>)
    55ee:	781b      	ldrb	r3, [r3, #0]
    55f0:	461a      	mov	r2, r3
    55f2:	2b00      	cmp	r3, #0
    55f4:	d145      	bne.n	5682 <Proces+0x70e>
		{
			if (czas_dogrzewania > 0 && prad_dogrzewania > 0)
    55f6:	4b40      	ldr	r3, [pc, #256]	; (56f8 <Proces+0x784>)
    55f8:	781b      	ldrb	r3, [r3, #0]
    55fa:	2b00      	cmp	r3, #0
    55fc:	d0c3      	beq.n	5586 <Proces+0x612>
    55fe:	4b3f      	ldr	r3, [pc, #252]	; (56fc <Proces+0x788>)
    5600:	881b      	ldrh	r3, [r3, #0]
    5602:	2b00      	cmp	r3, #0
    5604:	d0bf      	beq.n	5586 <Proces+0x612>
				p_stanprocesu = ETPROC_ZGRZEWANIE_DOGRZEWANIE;
    5606:	4b3a      	ldr	r3, [pc, #232]	; (56f0 <Proces+0x77c>)
    5608:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    560c:	210f      	movs	r1, #15
    560e:	e032      	b.n	5676 <Proces+0x702>

		// ====================================================================
	case ETPROC_ZGRZEWANIE_DOGRZEWANIE:
		// ====================================================================

		if (czas_dogrzewania > 0)
    5610:	4b39      	ldr	r3, [pc, #228]	; (56f8 <Proces+0x784>)
    5612:	781a      	ldrb	r2, [r3, #0]
    5614:	b11a      	cbz	r2, 561e <Proces+0x6aa>
		{
			czas_dogrzewania--;
    5616:	781a      	ldrb	r2, [r3, #0]
    5618:	3a01      	subs	r2, #1
    561a:	b2d2      	uxtb	r2, r2
    561c:	701a      	strb	r2, [r3, #0]
		}

		if (czas_dogrzewania == 0)
    561e:	4b36      	ldr	r3, [pc, #216]	; (56f8 <Proces+0x784>)
    5620:	781b      	ldrb	r3, [r3, #0]
    5622:	4618      	mov	r0, r3
    5624:	bb6b      	cbnz	r3, 5682 <Proces+0x70e>
		{
			if (czas_docisku_koncowego > 0)
    5626:	4b39      	ldr	r3, [pc, #228]	; (570c <Proces+0x798>)
    5628:	781a      	ldrb	r2, [r3, #0]
    562a:	4b31      	ldr	r3, [pc, #196]	; (56f0 <Proces+0x77c>)
    562c:	4611      	mov	r1, r2
    562e:	b14a      	cbz	r2, 5644 <Proces+0x6d0>
				p_stanprocesu = ETPROC_ZGRZEWANIE_DOCISK_KONCOWY;
    5630:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5634:	2210      	movs	r2, #16
    5636:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    563a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
    563e:	f883 002f 	strb.w	r0, [r3, #47]	; 0x2f
    5642:	e01e      	b.n	5682 <Proces+0x70e>
			else
				p_stanprocesu = ETPROC_ZGRZEWANIE_KONIEC;
    5644:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5648:	2211      	movs	r2, #17
    564a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    564e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
    5652:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
    5656:	e014      	b.n	5682 <Proces+0x70e>

		// ====================================================================
	case ETPROC_ZGRZEWANIE_DOCISK_KONCOWY:
		// ====================================================================

		if (czas_docisku_koncowego > 0)
    5658:	4b2c      	ldr	r3, [pc, #176]	; (570c <Proces+0x798>)
    565a:	781a      	ldrb	r2, [r3, #0]
    565c:	b11a      	cbz	r2, 5666 <Proces+0x6f2>
		{
			czas_docisku_koncowego--;
    565e:	781a      	ldrb	r2, [r3, #0]
    5660:	3a01      	subs	r2, #1
    5662:	b2d2      	uxtb	r2, r2
    5664:	701a      	strb	r2, [r3, #0]
		}

		if (czas_docisku_koncowego == 0)
    5666:	4b29      	ldr	r3, [pc, #164]	; (570c <Proces+0x798>)
    5668:	781b      	ldrb	r3, [r3, #0]
    566a:	461a      	mov	r2, r3
    566c:	b94b      	cbnz	r3, 5682 <Proces+0x70e>
		{
			p_stanprocesu = ETPROC_ZGRZEWANIE_KONIEC;
    566e:	4b20      	ldr	r3, [pc, #128]	; (56f0 <Proces+0x77c>)
    5670:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    5674:	2111      	movs	r1, #17
    5676:	f883 102e 	strb.w	r1, [r3, #46]	; 0x2e
    567a:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
    567e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		}

		if (p_gotowa == false)
    5682:	4c1b      	ldr	r4, [pc, #108]	; (56f0 <Proces+0x77c>)
    5684:	f894 5041 	ldrb.w	r5, [r4, #65]	; 0x41
    5688:	f015 0501 	ands.w	r5, r5, #1
    568c:	f040 8094 	bne.w	57b8 <Proces+0x844>
		{
			ZaklocenieSet(ERR_PROCES_PRZERWANY);
    5690:	2005      	movs	r0, #5
    5692:	f7fd fb5d 	bl	2d50 <ZaklocenieSet>
			p_stanprocesu = ETPROC_ZGRZEWANIE_KONIEC;
    5696:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    569a:	2311      	movs	r3, #17
    569c:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    56a0:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
    56a4:	f884 502f 	strb.w	r5, [r4, #47]	; 0x2f
    56a8:	bd70      	pop	{r4, r5, r6, pc}

		// ====================================================================
	case ETPROC_ZGRZEWANIE_KONIEC:
		// ====================================================================

		if (z_pradem)
    56aa:	4b1a      	ldr	r3, [pc, #104]	; (5714 <Proces+0x7a0>)
    56ac:	7c1b      	ldrb	r3, [r3, #16]
    56ae:	b16b      	cbz	r3, 56cc <Proces+0x758>
			p_licznik_steppera_akt++;
    56b0:	4b0f      	ldr	r3, [pc, #60]	; (56f0 <Proces+0x77c>)
    56b2:	7b1a      	ldrb	r2, [r3, #12]
    56b4:	7b59      	ldrb	r1, [r3, #13]
    56b6:	7b18      	ldrb	r0, [r3, #12]
    56b8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    56bc:	3201      	adds	r2, #1
    56be:	b292      	uxth	r2, r2
    56c0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    56c4:	7319      	strb	r1, [r3, #12]
    56c6:	0a12      	lsrs	r2, r2, #8
    56c8:	7b59      	ldrb	r1, [r3, #13]
    56ca:	735a      	strb	r2, [r3, #13]

		if (WynikiZgrzewania() == true || z_pradem == false)
    56cc:	f7fe fab4 	bl	3c38 <WynikiZgrzewania>
    56d0:	2801      	cmp	r0, #1
    56d2:	d002      	beq.n	56da <Proces+0x766>
    56d4:	4b0f      	ldr	r3, [pc, #60]	; (5714 <Proces+0x7a0>)
    56d6:	7c1b      	ldrb	r3, [r3, #16]
    56d8:	b9f3      	cbnz	r3, 5718 <Proces+0x7a4>
			p_stanprocesu = ETPROC_ZGRZEW_OK;
    56da:	4b05      	ldr	r3, [pc, #20]	; (56f0 <Proces+0x77c>)
    56dc:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    56e0:	2212      	movs	r2, #18
    56e2:	e01d      	b.n	5720 <Proces+0x7ac>
    56e4:	20002518 	.word	0x20002518
    56e8:	200022dc 	.word	0x200022dc
    56ec:	20001694 	.word	0x20001694
    56f0:	20000ee4 	.word	0x20000ee4
    56f4:	20002168 	.word	0x20002168
    56f8:	200016a2 	.word	0x200016a2
    56fc:	20001f16 	.word	0x20001f16
    5700:	20002525 	.word	0x20002525
    5704:	20001696 	.word	0x20001696
    5708:	20001f2c 	.word	0x20001f2c
    570c:	200019a0 	.word	0x200019a0
    5710:	20001b04 	.word	0x20001b04
    5714:	2000012c 	.word	0x2000012c
		else
			p_stanprocesu = ETPROC_ZGRZEW_NOK;
    5718:	4b28      	ldr	r3, [pc, #160]	; (57bc <Proces+0x848>)
    571a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    571e:	2213      	movs	r2, #19
    5720:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    5724:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
    5728:	2200      	movs	r2, #0
    572a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

		P_CylindryStart(false);
    572e:	2000      	movs	r0, #0
    5730:	f7ff fa7e 	bl	4c30 <P_CylindryStart>
		P_FK(true);
    5734:	2001      	movs	r0, #1

		break;

	}

}
    5736:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			p_stanprocesu = ETPROC_ZGRZEW_OK;
		else
			p_stanprocesu = ETPROC_ZGRZEW_NOK;

		P_CylindryStart(false);
		P_FK(true);
    573a:	f7ff bb0b 	b.w	4d54 <P_FK>

		// ====================================================================
	case ETPROC_ZGRZEW_OK:
		// ====================================================================

		P_CylindryStart(false);
    573e:	2000      	movs	r0, #0
    5740:	f7ff fa76 	bl	4c30 <P_CylindryStart>

		nast_program = true;
    5744:	4b1e      	ldr	r3, [pc, #120]	; (57c0 <Proces+0x84c>)
    5746:	2201      	movs	r2, #1
    5748:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56

		if (z_pradem == true)
    574c:	7c1a      	ldrb	r2, [r3, #16]
    574e:	2a01      	cmp	r2, #1
    5750:	d10c      	bne.n	576c <Proces+0x7f8>
			z_pradem_wszystkie++;
    5752:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
    5756:	3201      	adds	r2, #1
    5758:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    575c:	e006      	b.n	576c <Proces+0x7f8>

		// ====================================================================
	case ETPROC_ZGRZEW_NOK:
		// ====================================================================

		P_CylindryStart(false);
    575e:	2000      	movs	r0, #0
    5760:	f7ff fa66 	bl	4c30 <P_CylindryStart>

		nast_program = true;
    5764:	4b16      	ldr	r3, [pc, #88]	; (57c0 <Proces+0x84c>)
    5766:	2201      	movs	r2, #1
    5768:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56

		p_stanprocesu = ETPROC_KONIEC_PROCESU;
    576c:	4b13      	ldr	r3, [pc, #76]	; (57bc <Proces+0x848>)
    576e:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5772:	2214      	movs	r2, #20
    5774:	e00f      	b.n	5796 <Proces+0x822>

		// ====================================================================
	case ETPROC_KONIEC_PROCESU:
		// ====================================================================

		P_CylindryStart(false);
    5776:	2000      	movs	r0, #0
    5778:	f7ff fa5a 	bl	4c30 <P_CylindryStart>

		if (wyslano_wyniki == true)
    577c:	4b10      	ldr	r3, [pc, #64]	; (57c0 <Proces+0x84c>)
    577e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
    5782:	2b01      	cmp	r3, #1
    5784:	d118      	bne.n	57b8 <Proces+0x844>
		{
			if ((prog.Konfig & KONFIG_BEZ_STARTU) > 0)
    5786:	4b0f      	ldr	r3, [pc, #60]	; (57c4 <Proces+0x850>)
    5788:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
    578a:	4b0c      	ldr	r3, [pc, #48]	; (57bc <Proces+0x848>)
    578c:	f002 0201 	and.w	r2, r2, #1
    5790:	b14a      	cbz	r2, 57a6 <Proces+0x832>
				p_stanprocesu = ETPROC_CZEKAM_NA_POZWOLENIE_STARTU;
    5792:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    5796:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    579a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
    579e:	2200      	movs	r2, #0
    57a0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    57a4:	bd70      	pop	{r4, r5, r6, pc}
			else
				p_stanprocesu = ETPROC_CZEKAM_NA_BRAK_STARTU;
    57a6:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    57aa:	2200      	movs	r2, #0
    57ac:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    57b0:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
    57b4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    57b8:	bd70      	pop	{r4, r5, r6, pc}
    57ba:	bf00      	nop
    57bc:	20000ee4 	.word	0x20000ee4
    57c0:	2000012c 	.word	0x2000012c
    57c4:	20001b04 	.word	0x20001b04

000057c8 <P_KoniecCyklu>:
	else
		ResetHard_Q06();
}

void P_KoniecCyklu(bool in)
{
    57c8:	4b05      	ldr	r3, [pc, #20]	; (57e0 <P_KoniecCyklu+0x18>)
	if (in == true)
    57ca:	2801      	cmp	r0, #1
		image.q[0] |= 0x40;
    57cc:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
    57d0:	bf0c      	ite	eq
    57d2:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
	else
		image.q[0] &= ~0x40;
    57d6:	f002 02bf 	andne.w	r2, r2, #191	; 0xbf
    57da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    57de:	4770      	bx	lr
    57e0:	20000ee4 	.word	0x20000ee4

000057e4 <Sluza>:

//*****************************************************************************
// Obsuga luzy
//*****************************************************************************
void Sluza(void)
{
    57e4:	b538      	push	{r3, r4, r5, lr}
	//
	// Inicjacja sluzy po koncu cyklu
	//
	if (p_sluza == 0)
    57e6:	4b51      	ldr	r3, [pc, #324]	; (592c <Sluza+0x148>)
    57e8:	7c9a      	ldrb	r2, [r3, #18]
    57ea:	7cd9      	ldrb	r1, [r3, #19]
    57ec:	ea52 2201 	orrs.w	r2, r2, r1, lsl #8
    57f0:	d106      	bne.n	5800 <Sluza+0x1c>
	{
		bez_sluzy = true;
    57f2:	4b4f      	ldr	r3, [pc, #316]	; (5930 <Sluza+0x14c>)
    57f4:	2101      	movs	r1, #1
    57f6:	f883 1059 	strb.w	r1, [r3, #89]	; 0x59
		sluza_opt = false;
    57fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    57fe:	e018      	b.n	5832 <Sluza+0x4e>
		sluza_klt = false;
	}
	else if (p_sluza > 0 && p_sluza < 1000)
    5800:	7c9a      	ldrb	r2, [r3, #18]
    5802:	7cd9      	ldrb	r1, [r3, #19]
    5804:	ea52 2101 	orrs.w	r1, r2, r1, lsl #8
    5808:	d00c      	beq.n	5824 <Sluza+0x40>
    580a:	7c9a      	ldrb	r2, [r3, #18]
    580c:	7cdb      	ldrb	r3, [r3, #19]
    580e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    5812:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    5816:	d205      	bcs.n	5824 <Sluza+0x40>
	{
		bez_sluzy = false;
    5818:	4b45      	ldr	r3, [pc, #276]	; (5930 <Sluza+0x14c>)
    581a:	2200      	movs	r2, #0
    581c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
		sluza_opt = true;
    5820:	2101      	movs	r1, #1
    5822:	e004      	b.n	582e <Sluza+0x4a>
		sluza_klt = false;
	}
	else
	{
		bez_sluzy = true;
    5824:	4b42      	ldr	r3, [pc, #264]	; (5930 <Sluza+0x14c>)
    5826:	2201      	movs	r2, #1
    5828:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
		sluza_opt = false;
    582c:	2100      	movs	r1, #0
    582e:	f883 1058 	strb.w	r1, [r3, #88]	; 0x58
		sluza_klt = true;
	}

	if (sluza_start == true && sluza_started == false && P_Start() == false)
    5832:	4c3f      	ldr	r4, [pc, #252]	; (5930 <Sluza+0x14c>)
	}
	else
	{
		bez_sluzy = true;
		sluza_opt = false;
		sluza_klt = true;
    5834:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	}

	if (sluza_start == true && sluza_started == false && P_Start() == false)
    5838:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
    583c:	2d01      	cmp	r5, #1
    583e:	d127      	bne.n	5890 <Sluza+0xac>
    5840:	f894 3057 	ldrb.w	r3, [r4, #87]	; 0x57
    5844:	bb23      	cbnz	r3, 5890 <Sluza+0xac>
    5846:	f7fe fce3 	bl	4210 <P_Start>
    584a:	4603      	mov	r3, r0
    584c:	bb00      	cbnz	r0, 5890 <Sluza+0xac>
	{
		sluza_start = false;
		sluza_started = true;
		sluza_check = true;

		if (p_sluza < 1000)
    584e:	4a37      	ldr	r2, [pc, #220]	; (592c <Sluza+0x148>)
		sluza_klt = true;
	}

	if (sluza_start == true && sluza_started == false && P_Start() == false)
	{
		sluza_start = false;
    5850:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
		sluza_started = true;
    5854:	f884 5057 	strb.w	r5, [r4, #87]	; 0x57
		sluza_check = true;
    5858:	f884 504f 	strb.w	r5, [r4, #79]	; 0x4f

		if (p_sluza < 1000)
    585c:	7c91      	ldrb	r1, [r2, #18]
    585e:	7cd0      	ldrb	r0, [r2, #19]
    5860:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    5864:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
    5868:	d206      	bcs.n	5878 <Sluza+0x94>
		{
			sluza_czas = 50;
    586a:	f04f 0232 	mov.w	r2, #50	; 0x32
    586e:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
			sluza_opt_czas = 0;
    5872:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    5876:	e008      	b.n	588a <Sluza+0xa6>
		}
		else
			sluza_czas = p_sluza / 10;
    5878:	7c93      	ldrb	r3, [r2, #18]
    587a:	7cd2      	ldrb	r2, [r2, #19]
    587c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    5880:	220a      	movs	r2, #10
    5882:	fbb3 f3f2 	udiv	r3, r3, r2
    5886:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c

		licznik_opt = 0;
    588a:	4b2a      	ldr	r3, [pc, #168]	; (5934 <Sluza+0x150>)
    588c:	2200      	movs	r2, #0
    588e:	701a      	strb	r2, [r3, #0]
	}

	//
	// Sterowanie wyjsciem
	//
	if (sluza_czas > 0)
    5890:	4c27      	ldr	r4, [pc, #156]	; (5930 <Sluza+0x14c>)
    5892:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
    5896:	b123      	cbz	r3, 58a2 <Sluza+0xbe>
	{
		sluza_czas--;
    5898:	3b01      	subs	r3, #1
    589a:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
		P_KoniecCyklu(true);
    589e:	2001      	movs	r0, #1
    58a0:	e011      	b.n	58c6 <Sluza+0xe2>
	}
	else
	{
		if (P_SluzaSygnal() == true && sluza_klt && sluza_started == true)
    58a2:	f7ff f95f 	bl	4b64 <P_SluzaSygnal>
    58a6:	2801      	cmp	r0, #1
    58a8:	d109      	bne.n	58be <Sluza+0xda>
    58aa:	f894 305a 	ldrb.w	r3, [r4, #90]	; 0x5a
    58ae:	b133      	cbz	r3, 58be <Sluza+0xda>
    58b0:	f894 3057 	ldrb.w	r3, [r4, #87]	; 0x57
    58b4:	2b01      	cmp	r3, #1
    58b6:	d102      	bne.n	58be <Sluza+0xda>
			ZaklocenieSet(ERR_SLUZA);
    58b8:	3018      	adds	r0, #24
    58ba:	f7fd fa49 	bl	2d50 <ZaklocenieSet>

		sluza_started = false;
    58be:	4b1c      	ldr	r3, [pc, #112]	; (5930 <Sluza+0x14c>)
    58c0:	2000      	movs	r0, #0
    58c2:	f883 0057 	strb.w	r0, [r3, #87]	; 0x57
		P_KoniecCyklu(false);
    58c6:	f7ff ff7f 	bl	57c8 <P_KoniecCyklu>
	}

	//
	// Sluza optyczna
	//
	if (sluza_opt && licznik_opt > 1)
    58ca:	4b19      	ldr	r3, [pc, #100]	; (5930 <Sluza+0x14c>)
    58cc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
    58d0:	b133      	cbz	r3, 58e0 <Sluza+0xfc>
    58d2:	4b18      	ldr	r3, [pc, #96]	; (5934 <Sluza+0x150>)
    58d4:	781b      	ldrb	r3, [r3, #0]
    58d6:	2b01      	cmp	r3, #1
    58d8:	d902      	bls.n	58e0 <Sluza+0xfc>
	{
		ZaklocenieSet(ERR_SLUZA_OPT_DWA_RAZY);
    58da:	2012      	movs	r0, #18
    58dc:	f7fd fa38 	bl	2d50 <ZaklocenieSet>
	}

	if (sluza_opt && P_SluzaSygnal_N() && sluza_opt_czas == 0)
    58e0:	4c13      	ldr	r4, [pc, #76]	; (5930 <Sluza+0x14c>)
    58e2:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
    58e6:	b19b      	cbz	r3, 5910 <Sluza+0x12c>
    58e8:	f7ff f944 	bl	4b74 <P_SluzaSygnal_N>
    58ec:	b180      	cbz	r0, 5910 <Sluza+0x12c>
    58ee:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
    58f2:	b96b      	cbnz	r3, 5910 <Sluza+0x12c>
	{
		licznik_opt++;
    58f4:	4b0f      	ldr	r3, [pc, #60]	; (5934 <Sluza+0x150>)
    58f6:	781a      	ldrb	r2, [r3, #0]
    58f8:	3201      	adds	r2, #1
    58fa:	701a      	strb	r2, [r3, #0]
		sluza_opt_czas = p_sluza / 10;
    58fc:	4b0b      	ldr	r3, [pc, #44]	; (592c <Sluza+0x148>)
    58fe:	7c9a      	ldrb	r2, [r3, #18]
    5900:	7cdb      	ldrb	r3, [r3, #19]
    5902:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    5906:	220a      	movs	r2, #10
    5908:	fbb3 f3f2 	udiv	r3, r3, r2
    590c:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
	}

	if (sluza_opt && P_SluzaSygnal())
    5910:	4c07      	ldr	r4, [pc, #28]	; (5930 <Sluza+0x14c>)
    5912:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
    5916:	b143      	cbz	r3, 592a <Sluza+0x146>
    5918:	f7ff f924 	bl	4b64 <P_SluzaSygnal>
    591c:	b128      	cbz	r0, 592a <Sluza+0x146>
	{
		if (sluza_opt_czas > 0)
    591e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
    5922:	b113      	cbz	r3, 592a <Sluza+0x146>
			sluza_opt_czas--;
    5924:	3b01      	subs	r3, #1
    5926:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    592a:	bd38      	pop	{r3, r4, r5, pc}
    592c:	20000ee4 	.word	0x20000ee4
    5930:	2000012c 	.word	0x2000012c
    5934:	2000011e 	.word	0x2000011e

00005938 <P_Blad>:
	else
		ResetHard_Q07();
}

void P_Blad(bool in)
{
    5938:	4b05      	ldr	r3, [pc, #20]	; (5950 <P_Blad+0x18>)
	if (in == true)
    593a:	2801      	cmp	r0, #1
		image.q[0] |= 0x80;
    593c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
    5940:	bf0c      	ite	eq
    5942:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
	else
		image.q[0] &= ~0x80;
    5946:	f002 027f 	andne.w	r2, r2, #127	; 0x7f
    594a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    594e:	4770      	bx	lr
    5950:	20000ee4 	.word	0x20000ee4

00005954 <P_Gotowosc>:
	else
		ResetHard_Q10();
}

void P_Gotowosc(bool in)
{
    5954:	4b05      	ldr	r3, [pc, #20]	; (596c <P_Gotowosc+0x18>)
	if (in == true)
    5956:	2801      	cmp	r0, #1
		image.q[1] |= 0x01;
    5958:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    595c:	bf0c      	ite	eq
    595e:	f042 0201 	orreq.w	r2, r2, #1
	else
		image.q[1] &= ~0x01;
    5962:	f002 02fe 	andne.w	r2, r2, #254	; 0xfe
    5966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    596a:	4770      	bx	lr
    596c:	20000ee4 	.word	0x20000ee4

00005970 <P_LicznikOsiagniety>:
	else
		ResetHard_Q11();
}

void P_LicznikOsiagniety(bool in)
{
    5970:	4b05      	ldr	r3, [pc, #20]	; (5988 <P_LicznikOsiagniety+0x18>)
	if (in == true)
    5972:	2801      	cmp	r0, #1
		image.q[1] |= 0x02;
    5974:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    5978:	bf0c      	ite	eq
    597a:	f042 0202 	orreq.w	r2, r2, #2
	else
		image.q[1] &= ~0x02;
    597e:	f002 02fd 	andne.w	r2, r2, #253	; 0xfd
    5982:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    5986:	4770      	bx	lr
    5988:	20000ee4 	.word	0x20000ee4

0000598c <P_LicznikStepperaOstrzezenie>:
	else
		ResetHard_Q12();
}

void P_LicznikStepperaOstrzezenie(bool in)
{
    598c:	4b05      	ldr	r3, [pc, #20]	; (59a4 <P_LicznikStepperaOstrzezenie+0x18>)
	if (in == true)
    598e:	2801      	cmp	r0, #1
		image.q[1] |= 0x04;
    5990:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    5994:	bf0c      	ite	eq
    5996:	f042 0204 	orreq.w	r2, r2, #4
	else
		image.q[1] &= ~0x04;
    599a:	f002 02fb 	andne.w	r2, r2, #251	; 0xfb
    599e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    59a2:	4770      	bx	lr
    59a4:	20000ee4 	.word	0x20000ee4

000059a8 <P_LicznikStepperaMax>:
	else
		ResetHard_Q13();
}

void P_LicznikStepperaMax(bool in)
{
    59a8:	4b05      	ldr	r3, [pc, #20]	; (59c0 <P_LicznikStepperaMax+0x18>)
	if (in == true)
    59aa:	2801      	cmp	r0, #1
		image.q[1] |= 0x08;
    59ac:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    59b0:	bf0c      	ite	eq
    59b2:	f042 0208 	orreq.w	r2, r2, #8
	else
		image.q[1] &= ~0x08;
    59b6:	f002 02f7 	andne.w	r2, r2, #247	; 0xf7
    59ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    59be:	4770      	bx	lr
    59c0:	20000ee4 	.word	0x20000ee4

000059c4 <P_SterowaniePrzyrzadem_Hard>:
}

void P_SterowaniePrzyrzadem_Hard(void)
{
    59c4:	b508      	push	{r3, lr}
	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x01) > 0))
    59c6:	f7fe fc2d 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    59ca:	b138      	cbz	r0, 59dc <P_SterowaniePrzyrzadem_Hard+0x18>
    59cc:	4b42      	ldr	r3, [pc, #264]	; (5ad8 <P_SterowaniePrzyrzadem_Hard+0x114>)
    59ce:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    59d0:	f013 0f01 	tst.w	r3, #1
    59d4:	d002      	beq.n	59dc <P_SterowaniePrzyrzadem_Hard+0x18>
	{
		SetHard_Q14();
    59d6:	f7fb feb9 	bl	174c <SetHard_Q14>
		image.q[1] &= ~0x08;
}

void P_SterowaniePrzyrzadem_Hard(void)
{
	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x01) > 0))
    59da:	e001      	b.n	59e0 <P_SterowaniePrzyrzadem_Hard+0x1c>
	{
		SetHard_Q14();
	}
	else
		ResetHard_Q14();
    59dc:	f7fb feae 	bl	173c <ResetHard_Q14>

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x02) > 0))
    59e0:	f7fe fc20 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    59e4:	b138      	cbz	r0, 59f6 <P_SterowaniePrzyrzadem_Hard+0x32>
    59e6:	4b3c      	ldr	r3, [pc, #240]	; (5ad8 <P_SterowaniePrzyrzadem_Hard+0x114>)
    59e8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    59ea:	f013 0f02 	tst.w	r3, #2
    59ee:	d002      	beq.n	59f6 <P_SterowaniePrzyrzadem_Hard+0x32>
	{
		SetHard_Q15();
    59f0:	f7fb fe9c 	bl	172c <SetHard_Q15>
		SetHard_Q14();
	}
	else
		ResetHard_Q14();

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x02) > 0))
    59f4:	e001      	b.n	59fa <P_SterowaniePrzyrzadem_Hard+0x36>
	{
		SetHard_Q15();
	}
	else
		ResetHard_Q15();
    59f6:	f7fb fe91 	bl	171c <ResetHard_Q15>

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x04) > 0))
    59fa:	f7fe fc13 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    59fe:	b138      	cbz	r0, 5a10 <P_SterowaniePrzyrzadem_Hard+0x4c>
    5a00:	4b35      	ldr	r3, [pc, #212]	; (5ad8 <P_SterowaniePrzyrzadem_Hard+0x114>)
    5a02:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    5a04:	f013 0f04 	tst.w	r3, #4
    5a08:	d002      	beq.n	5a10 <P_SterowaniePrzyrzadem_Hard+0x4c>
	{
		SetHard_Q16();
    5a0a:	f7fb fe7f 	bl	170c <SetHard_Q16>
		SetHard_Q15();
	}
	else
		ResetHard_Q15();

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x04) > 0))
    5a0e:	e001      	b.n	5a14 <P_SterowaniePrzyrzadem_Hard+0x50>
	{
		SetHard_Q16();
	}
	else
		ResetHard_Q16();
    5a10:	f7fb fe74 	bl	16fc <ResetHard_Q16>

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x08) > 0))
    5a14:	f7fe fc06 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    5a18:	b138      	cbz	r0, 5a2a <P_SterowaniePrzyrzadem_Hard+0x66>
    5a1a:	4b2f      	ldr	r3, [pc, #188]	; (5ad8 <P_SterowaniePrzyrzadem_Hard+0x114>)
    5a1c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    5a1e:	f013 0f08 	tst.w	r3, #8
    5a22:	d002      	beq.n	5a2a <P_SterowaniePrzyrzadem_Hard+0x66>
	{
		SetHard_Q17();
    5a24:	f7fb fe62 	bl	16ec <SetHard_Q17>
		SetHard_Q16();
	}
	else
		ResetHard_Q16();

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x08) > 0))
    5a28:	e001      	b.n	5a2e <P_SterowaniePrzyrzadem_Hard+0x6a>
	{
		SetHard_Q17();
	}
	else
		ResetHard_Q17();
    5a2a:	f7fb fe57 	bl	16dc <ResetHard_Q17>

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x10) > 0))
    5a2e:	f7fe fbf9 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    5a32:	b150      	cbz	r0, 5a4a <P_SterowaniePrzyrzadem_Hard+0x86>
    5a34:	4b28      	ldr	r3, [pc, #160]	; (5ad8 <P_SterowaniePrzyrzadem_Hard+0x114>)
    5a36:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    5a38:	f013 0f10 	tst.w	r3, #16
    5a3c:	d005      	beq.n	5a4a <P_SterowaniePrzyrzadem_Hard+0x86>
	{
		image.q[2] |= 0x01;
    5a3e:	4b27      	ldr	r3, [pc, #156]	; (5adc <P_SterowaniePrzyrzadem_Hard+0x118>)
    5a40:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5a44:	f042 0201 	orr.w	r2, r2, #1
    5a48:	e004      	b.n	5a54 <P_SterowaniePrzyrzadem_Hard+0x90>
	}
	else
		image.q[2] &= ~0x01;
    5a4a:	4b24      	ldr	r3, [pc, #144]	; (5adc <P_SterowaniePrzyrzadem_Hard+0x118>)
    5a4c:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5a50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    5a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x20) > 0))
    5a58:	f7fe fbe4 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    5a5c:	b150      	cbz	r0, 5a74 <P_SterowaniePrzyrzadem_Hard+0xb0>
    5a5e:	4b1e      	ldr	r3, [pc, #120]	; (5ad8 <P_SterowaniePrzyrzadem_Hard+0x114>)
    5a60:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    5a62:	f013 0f20 	tst.w	r3, #32
    5a66:	d005      	beq.n	5a74 <P_SterowaniePrzyrzadem_Hard+0xb0>
	{
		image.q[2] |= 0x02;
    5a68:	4b1c      	ldr	r3, [pc, #112]	; (5adc <P_SterowaniePrzyrzadem_Hard+0x118>)
    5a6a:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5a6e:	f042 0202 	orr.w	r2, r2, #2
    5a72:	e004      	b.n	5a7e <P_SterowaniePrzyrzadem_Hard+0xba>
	}
	else
		image.q[2] &= ~0x02;
    5a74:	4b19      	ldr	r3, [pc, #100]	; (5adc <P_SterowaniePrzyrzadem_Hard+0x118>)
    5a76:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5a7a:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    5a7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x40) > 0))
    5a82:	f7fe fbcf 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    5a86:	b150      	cbz	r0, 5a9e <P_SterowaniePrzyrzadem_Hard+0xda>
    5a88:	4b13      	ldr	r3, [pc, #76]	; (5ad8 <P_SterowaniePrzyrzadem_Hard+0x114>)
    5a8a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    5a8c:	f013 0f40 	tst.w	r3, #64	; 0x40
    5a90:	d005      	beq.n	5a9e <P_SterowaniePrzyrzadem_Hard+0xda>
	{
		image.q[2] |= 0x04;
    5a92:	4b12      	ldr	r3, [pc, #72]	; (5adc <P_SterowaniePrzyrzadem_Hard+0x118>)
    5a94:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5a98:	f042 0204 	orr.w	r2, r2, #4
    5a9c:	e004      	b.n	5aa8 <P_SterowaniePrzyrzadem_Hard+0xe4>
	}
	else
		image.q[2] &= ~0x04;
    5a9e:	4b0f      	ldr	r3, [pc, #60]	; (5adc <P_SterowaniePrzyrzadem_Hard+0x118>)
    5aa0:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5aa4:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    5aa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	if (ZezwolenieSterowaniaPrzyrzadem() && ((prog.Wyjscia & 0x80) > 0))
    5aac:	f7fe fbba 	bl	4224 <ZezwolenieSterowaniaPrzyrzadem>
    5ab0:	b150      	cbz	r0, 5ac8 <P_SterowaniePrzyrzadem_Hard+0x104>
    5ab2:	4b09      	ldr	r3, [pc, #36]	; (5ad8 <P_SterowaniePrzyrzadem_Hard+0x114>)
    5ab4:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    5ab6:	f013 0f80 	tst.w	r3, #128	; 0x80
    5aba:	d005      	beq.n	5ac8 <P_SterowaniePrzyrzadem_Hard+0x104>
	{
		image.q[2] |= 0x08;
    5abc:	4b07      	ldr	r3, [pc, #28]	; (5adc <P_SterowaniePrzyrzadem_Hard+0x118>)
    5abe:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5ac2:	f042 0208 	orr.w	r2, r2, #8
    5ac6:	e004      	b.n	5ad2 <P_SterowaniePrzyrzadem_Hard+0x10e>
	}
	else
		image.q[2] &= ~0x08;
    5ac8:	4b04      	ldr	r3, [pc, #16]	; (5adc <P_SterowaniePrzyrzadem_Hard+0x118>)
    5aca:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5ace:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
    5ad2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    5ad6:	bd08      	pop	{r3, pc}
    5ad8:	20001b04 	.word	0x20001b04
    5adc:	20000ee4 	.word	0x20000ee4

00005ae0 <P_LicznikStepperaMax_Hard>:
		image.q[1] &= ~0x04;
}

void P_LicznikStepperaMax_Hard(bool in)
{
	if (in == true)
    5ae0:	2801      	cmp	r0, #1
    5ae2:	d101      	bne.n	5ae8 <P_LicznikStepperaMax_Hard+0x8>
		SetHard_Q13();
    5ae4:	f7fb be42 	b.w	176c <SetHard_Q13>
	else
		ResetHard_Q13();
    5ae8:	f7fb be38 	b.w	175c <ResetHard_Q13>

00005aec <P_LicznikStepperaOstrzezenie_Hard>:
		image.q[1] &= ~0x02;
}

void P_LicznikStepperaOstrzezenie_Hard(bool in)
{
	if (in == true)
    5aec:	2801      	cmp	r0, #1
    5aee:	d101      	bne.n	5af4 <P_LicznikStepperaOstrzezenie_Hard+0x8>
		SetHard_Q12();
    5af0:	f7fb be4c 	b.w	178c <SetHard_Q12>
	else
		ResetHard_Q12();
    5af4:	f7fb be42 	b.w	177c <ResetHard_Q12>

00005af8 <P_LicznikOsiagniety_Hard>:
		image.q[1] &= ~0x01;
}

void P_LicznikOsiagniety_Hard(bool in)
{
	if (in == true)
    5af8:	2801      	cmp	r0, #1
    5afa:	d101      	bne.n	5b00 <P_LicznikOsiagniety_Hard+0x8>
		SetHard_Q11();
    5afc:	f7fb be56 	b.w	17ac <SetHard_Q11>
	else
		ResetHard_Q11();
    5b00:	f7fb be4c 	b.w	179c <ResetHard_Q11>

00005b04 <P_Gotowosc_Hard>:
		image.q[0] &= ~0x80;
}

void P_Gotowosc_Hard(bool in)
{
	if (in == true)
    5b04:	2801      	cmp	r0, #1
    5b06:	d101      	bne.n	5b0c <P_Gotowosc_Hard+0x8>
		SetHard_Q10();
    5b08:	f7fb be60 	b.w	17cc <SetHard_Q10>
	else
		ResetHard_Q10();
    5b0c:	f7fb be56 	b.w	17bc <ResetHard_Q10>

00005b10 <P_Blad_Hard>:
		image.q[0] &= ~0x40;
}

void P_Blad_Hard(bool in)
{
	if (in == true)
    5b10:	2801      	cmp	r0, #1
    5b12:	d101      	bne.n	5b18 <P_Blad_Hard+0x8>
		SetHard_Q07();
    5b14:	f7fb beaa 	b.w	186c <SetHard_Q07>
	else
		ResetHard_Q07();
    5b18:	f7fb bea1 	b.w	185e <ResetHard_Q07>

00005b1c <P_KoniecCyklu_Hard>:
		image.q[0] &= ~0x20;
}

void P_KoniecCyklu_Hard(bool in)
{
	if (in == true)
    5b1c:	2801      	cmp	r0, #1
    5b1e:	d101      	bne.n	5b24 <P_KoniecCyklu_Hard+0x8>
		SetHard_Q06();
    5b20:	f7fb beb4 	b.w	188c <SetHard_Q06>
	else
		ResetHard_Q06();
    5b24:	f7fb beaa 	b.w	187c <ResetHard_Q06>

00005b28 <P_FK_Hard>:
		return false;
}

void P_FK_Hard(bool in)
{
	if (in == true)
    5b28:	2801      	cmp	r0, #1
    5b2a:	d101      	bne.n	5b30 <P_FK_Hard+0x8>
		SetHard_Q05();
    5b2c:	f7fb bebe 	b.w	18ac <SetHard_Q05>
	else
		ResetHard_Q05();
    5b30:	f7fb beb4 	b.w	189c <ResetHard_Q05>

00005b34 <P_Get_VZ_Hard>:
	else
		image.q[0] &= ~0x10;
}

bool P_Get_VZ_Hard(void)
{
    5b34:	b508      	push	{r3, lr}
	if (GetHard_Q04() > 0)
    5b36:	f7fb fc57 	bl	13e8 <GetHard_Q04>
		return true;
	else
		return false;
}
    5b3a:	3800      	subs	r0, #0
    5b3c:	bf18      	it	ne
    5b3e:	2001      	movne	r0, #1
    5b40:	bd08      	pop	{r3, pc}

00005b42 <P_VZ_Hard>:
		image.q[0] &= ~0x08;
}

void P_VZ_Hard(bool in)
{
	if (in == true)
    5b42:	2801      	cmp	r0, #1
    5b44:	d101      	bne.n	5b4a <P_VZ_Hard+0x8>
		SetHard_Q04();
    5b46:	f7fb bec1 	b.w	18cc <SetHard_Q04>
	else
		ResetHard_Q04();
    5b4a:	f7fb beb7 	b.w	18bc <ResetHard_Q04>

00005b4e <P_ZadanieWyblokowania_Hard>:
		return false;
}

void P_ZadanieWyblokowania_Hard(bool in)
{
	if (in == true)
    5b4e:	2801      	cmp	r0, #1
    5b50:	d101      	bne.n	5b56 <P_ZadanieWyblokowania_Hard+0x8>
		SetHard_Q03();
    5b52:	f7fb becb 	b.w	18ec <SetHard_Q03>
	else
		ResetHard_Q03();
    5b56:	f7fb bec1 	b.w	18dc <ResetHard_Q03>

00005b5a <P_CylindryIda>:
	else
		image.q[2] &= ~0x40;
}

bool P_CylindryIda(void)
{
    5b5a:	b508      	push	{r3, lr}
	if ((GetHard_Q01() > 0) || (GetHard_Q02() > 0) || ((image.q[2] & 0x10) > 0)
    5b5c:	f7fb fc68 	bl	1430 <GetHard_Q01>
    5b60:	b998      	cbnz	r0, 5b8a <P_CylindryIda+0x30>
    5b62:	f7fb fc59 	bl	1418 <GetHard_Q02>
    5b66:	b980      	cbnz	r0, 5b8a <P_CylindryIda+0x30>
    5b68:	4b09      	ldr	r3, [pc, #36]	; (5b90 <P_CylindryIda+0x36>)
    5b6a:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5b6e:	f012 0f10 	tst.w	r2, #16
    5b72:	d10a      	bne.n	5b8a <P_CylindryIda+0x30>
			|| ((image.q[2] & 0x20) > 0) || ((image.q[2] & 0x40) > 0))
    5b74:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
		image.q[2] &= ~0x40;
}

bool P_CylindryIda(void)
{
	if ((GetHard_Q01() > 0) || (GetHard_Q02() > 0) || ((image.q[2] & 0x10) > 0)
    5b78:	f012 0f20 	tst.w	r2, #32
    5b7c:	d105      	bne.n	5b8a <P_CylindryIda+0x30>
			|| ((image.q[2] & 0x20) > 0) || ((image.q[2] & 0x40) > 0))
    5b7e:	f893 0042 	ldrb.w	r0, [r3, #66]	; 0x42
    5b82:	0980      	lsrs	r0, r0, #6
    5b84:	f000 0001 	and.w	r0, r0, #1
    5b88:	bd08      	pop	{r3, pc}
    5b8a:	2001      	movs	r0, #1
		return true;
	else
		return false;
}
    5b8c:	bd08      	pop	{r3, pc}
    5b8e:	bf00      	nop
    5b90:	20000ee4 	.word	0x20000ee4

00005b94 <Wyblokowanie>:

//*****************************************************************************
// Obsuga wyblokowania
//*****************************************************************************
void Wyblokowanie(void)
{
    5b94:	b510      	push	{r4, lr}
	//
	// Sygna VZ
	//
	if (P_ZPradem() && p_stanprocesu > ETPROC_ZGRZEWANIE_DOCISK_WSTEPNY
    5b96:	f7fe fd4d 	bl	4634 <P_ZPradem>
    5b9a:	b190      	cbz	r0, 5bc2 <Wyblokowanie+0x2e>
    5b9c:	4b19      	ldr	r3, [pc, #100]	; (5c04 <Wyblokowanie+0x70>)
    5b9e:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5ba2:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
    5ba6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    5baa:	2a09      	cmp	r2, #9
    5bac:	d909      	bls.n	5bc2 <Wyblokowanie+0x2e>
			&& p_stanprocesu < ETPROC_ZGRZEWANIE_KONIEC)
    5bae:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5bb2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
    5bb6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
void Wyblokowanie(void)
{
	//
	// Sygna VZ
	//
	if (P_ZPradem() && p_stanprocesu > ETPROC_ZGRZEWANIE_DOCISK_WSTEPNY
    5bba:	2b10      	cmp	r3, #16
    5bbc:	d801      	bhi.n	5bc2 <Wyblokowanie+0x2e>
			&& p_stanprocesu < ETPROC_ZGRZEWANIE_KONIEC)
		P_VZ(true);
    5bbe:	2001      	movs	r0, #1
    5bc0:	e000      	b.n	5bc4 <Wyblokowanie+0x30>
	else
		P_VZ(false);
    5bc2:	2000      	movs	r0, #0
    5bc4:	f7ff f8b0 	bl	4d28 <P_VZ>

	//
	// Sygna dania do wyblokowania
	//
	if ((par[p_aktualny_program].Konfig & KONFIG_WYBLOKOWANIE_GORA) > 0)
    5bc8:	4b0e      	ldr	r3, [pc, #56]	; (5c04 <Wyblokowanie+0x70>)
    5bca:	213c      	movs	r1, #60	; 0x3c
    5bcc:	f893 2020 	ldrb.w	r2, [r3, #32]
    5bd0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    5bd4:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    5bd8:	4a0b      	ldr	r2, [pc, #44]	; (5c08 <Wyblokowanie+0x74>)
    5bda:	fb01 2303 	mla	r3, r1, r3, r2
    5bde:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
    5be0:	f013 0f08 	tst.w	r3, #8
    5be4:	d102      	bne.n	5bec <Wyblokowanie+0x58>
		else
			P_ZadanieWyblokowania(false);
	}
	else
	{
		if ((P_CylindryIda() && P_Start()) || P_Get_VZ())
    5be6:	f7ff ffb8 	bl	5b5a <P_CylindryIda>
    5bea:	b110      	cbz	r0, 5bf2 <Wyblokowanie+0x5e>
    5bec:	f7fe fb10 	bl	4210 <P_Start>
    5bf0:	b910      	cbnz	r0, 5bf8 <Wyblokowanie+0x64>
    5bf2:	f7ff f8a7 	bl	4d44 <P_Get_VZ>
    5bf6:	b100      	cbz	r0, 5bfa <Wyblokowanie+0x66>
			P_ZadanieWyblokowania(true);
    5bf8:	2001      	movs	r0, #1
		else
			P_ZadanieWyblokowania(false);
	}
}
    5bfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else
	{
		if ((P_CylindryIda() && P_Start()) || P_Get_VZ())
			P_ZadanieWyblokowania(true);
		else
			P_ZadanieWyblokowania(false);
    5bfe:	f7ff b885 	b.w	4d0c <P_ZadanieWyblokowania>
    5c02:	bf00      	nop
    5c04:	20000ee4 	.word	0x20000ee4
    5c08:	20001b40 	.word	0x20001b40

00005c0c <P_CylindryStart_Hard>:
	else
		image.q[0] &= ~0x01;
}

void P_CylindryStart_Hard(bool in)
{
    5c0c:	b510      	push	{r4, lr}
	if (in && ((prog.NumerCylindra & 0x01) > 0))
    5c0e:	4604      	mov	r4, r0
    5c10:	b138      	cbz	r0, 5c22 <P_CylindryStart_Hard+0x16>
    5c12:	4b29      	ldr	r3, [pc, #164]	; (5cb8 <P_CylindryStart_Hard+0xac>)
    5c14:	7c9b      	ldrb	r3, [r3, #18]
    5c16:	f013 0f01 	tst.w	r3, #1
    5c1a:	d002      	beq.n	5c22 <P_CylindryStart_Hard+0x16>
		SetHard_Q01();
    5c1c:	f7fb fe86 	bl	192c <SetHard_Q01>
    5c20:	e002      	b.n	5c28 <P_CylindryStart_Hard+0x1c>
	else
		ResetHard_Q01();
    5c22:	f7fb fe7b 	bl	191c <ResetHard_Q01>

	if (in && ((prog.NumerCylindra & 0x02) > 0))
    5c26:	b13c      	cbz	r4, 5c38 <P_CylindryStart_Hard+0x2c>
    5c28:	4b23      	ldr	r3, [pc, #140]	; (5cb8 <P_CylindryStart_Hard+0xac>)
    5c2a:	7c9b      	ldrb	r3, [r3, #18]
    5c2c:	f013 0f02 	tst.w	r3, #2
    5c30:	d002      	beq.n	5c38 <P_CylindryStart_Hard+0x2c>
		SetHard_Q02();
    5c32:	f7fb fe6b 	bl	190c <SetHard_Q02>
    5c36:	e002      	b.n	5c3e <P_CylindryStart_Hard+0x32>
	else
		ResetHard_Q02();
    5c38:	f7fb fe60 	bl	18fc <ResetHard_Q02>

	if (in && ((prog.NumerCylindra & 0x04) > 0))
    5c3c:	b164      	cbz	r4, 5c58 <P_CylindryStart_Hard+0x4c>
    5c3e:	4b1e      	ldr	r3, [pc, #120]	; (5cb8 <P_CylindryStart_Hard+0xac>)
    5c40:	7c9b      	ldrb	r3, [r3, #18]
    5c42:	f013 0f04 	tst.w	r3, #4
    5c46:	d007      	beq.n	5c58 <P_CylindryStart_Hard+0x4c>
		image.q[2] |= 0x10;
    5c48:	4b1c      	ldr	r3, [pc, #112]	; (5cbc <P_CylindryStart_Hard+0xb0>)
    5c4a:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5c4e:	f042 0210 	orr.w	r2, r2, #16
    5c52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    5c56:	e007      	b.n	5c68 <P_CylindryStart_Hard+0x5c>
	else
		image.q[2] &= ~0x10;
    5c58:	4b18      	ldr	r3, [pc, #96]	; (5cbc <P_CylindryStart_Hard+0xb0>)
    5c5a:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5c5e:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    5c62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	if (in && ((prog.NumerCylindra & 0x08) > 0))
    5c66:	b164      	cbz	r4, 5c82 <P_CylindryStart_Hard+0x76>
    5c68:	4b13      	ldr	r3, [pc, #76]	; (5cb8 <P_CylindryStart_Hard+0xac>)
    5c6a:	7c9b      	ldrb	r3, [r3, #18]
    5c6c:	f013 0f08 	tst.w	r3, #8
    5c70:	d007      	beq.n	5c82 <P_CylindryStart_Hard+0x76>
		image.q[2] |= 0x20;
    5c72:	4b12      	ldr	r3, [pc, #72]	; (5cbc <P_CylindryStart_Hard+0xb0>)
    5c74:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5c78:	f042 0220 	orr.w	r2, r2, #32
    5c7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    5c80:	e007      	b.n	5c92 <P_CylindryStart_Hard+0x86>
	else
		image.q[2] &= ~0x20;
    5c82:	4b0e      	ldr	r3, [pc, #56]	; (5cbc <P_CylindryStart_Hard+0xb0>)
    5c84:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5c88:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    5c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	if (in && ((prog.NumerCylindra & 0x10) > 0))
    5c90:	b154      	cbz	r4, 5ca8 <P_CylindryStart_Hard+0x9c>
    5c92:	4b09      	ldr	r3, [pc, #36]	; (5cb8 <P_CylindryStart_Hard+0xac>)
    5c94:	7c9b      	ldrb	r3, [r3, #18]
    5c96:	f013 0f10 	tst.w	r3, #16
    5c9a:	d005      	beq.n	5ca8 <P_CylindryStart_Hard+0x9c>
		image.q[2] |= 0x40;
    5c9c:	4b07      	ldr	r3, [pc, #28]	; (5cbc <P_CylindryStart_Hard+0xb0>)
    5c9e:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5ca2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    5ca6:	e004      	b.n	5cb2 <P_CylindryStart_Hard+0xa6>
	else
		image.q[2] &= ~0x40;
    5ca8:	4b04      	ldr	r3, [pc, #16]	; (5cbc <P_CylindryStart_Hard+0xb0>)
    5caa:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
    5cae:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
    5cb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    5cb6:	bd10      	pop	{r4, pc}
    5cb8:	20001b04 	.word	0x20001b04
    5cbc:	20000ee4 	.word	0x20000ee4

00005cc0 <P_Impuls_Hard>:
		return false;
}

void P_Impuls_Hard(bool in)
{
	if (in == true)
    5cc0:	2801      	cmp	r0, #1
    5cc2:	d101      	bne.n	5cc8 <P_Impuls_Hard+0x8>
		SetHard_Q00();
    5cc4:	f7fb be42 	b.w	194c <SetHard_Q00>
	else
		ResetHard_Q00();
    5cc8:	f7fb be38 	b.w	193c <ResetHard_Q00>

00005ccc <Gotowosc>:
	// Sprawdzenie kodowania
	// Sprawdzenie czy si nie zmienilo
	// Tylko przy przeczonym kluczyku
	//
	//if (P_ZezwolenieProgramowania() && (kod_podlaczony != kod_aktywny))
	if (kod_podlaczony != kod_aktywny)
    5ccc:	4b7e      	ldr	r3, [pc, #504]	; (5ec8 <Gotowosc+0x1fc>)

//*****************************************************************************
// Warunki gotowosci maszyny
//*****************************************************************************
void Gotowosc(void)
{
    5cce:	b570      	push	{r4, r5, r6, lr}
	// Sprawdzenie kodowania
	// Sprawdzenie czy si nie zmienilo
	// Tylko przy przeczonym kluczyku
	//
	//if (P_ZezwolenieProgramowania() && (kod_podlaczony != kod_aktywny))
	if (kod_podlaczony != kod_aktywny)
    5cd0:	f8b3 1054 	ldrh.w	r1, [r3, #84]	; 0x54
    5cd4:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
    5cd8:	4291      	cmp	r1, r2
    5cda:	d001      	beq.n	5ce0 <Gotowosc+0x14>
		zmiana_kodu = true;
    5cdc:	2201      	movs	r2, #1
    5cde:	e000      	b.n	5ce2 <Gotowosc+0x16>
	else if (kod_podlaczony == kod_aktywny)
		zmiana_kodu = false;
    5ce0:	2200      	movs	r2, #0
    5ce2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

	//
	// Aktywacja OK, jezeli jest rozkaz z APTerminal i otrzymano ostatni program
	//
	if (aktywacja_programyzaladowane == true && aktywacja_apterminal == true
    5ce6:	4b79      	ldr	r3, [pc, #484]	; (5ecc <Gotowosc+0x200>)
    5ce8:	781b      	ldrb	r3, [r3, #0]
    5cea:	2b01      	cmp	r3, #1
    5cec:	d107      	bne.n	5cfe <Gotowosc+0x32>
    5cee:	4b76      	ldr	r3, [pc, #472]	; (5ec8 <Gotowosc+0x1fc>)
    5cf0:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
    5cf4:	2a01      	cmp	r2, #1
    5cf6:	d102      	bne.n	5cfe <Gotowosc+0x32>
    5cf8:	f893 1060 	ldrb.w	r1, [r3, #96]	; 0x60
    5cfc:	b109      	cbz	r1, 5d02 <Gotowosc+0x36>
			&& zmiana_kodu == false)
		aktywacja_ok = true;
	else
		aktywacja_ok = false;
    5cfe:	4b72      	ldr	r3, [pc, #456]	; (5ec8 <Gotowosc+0x1fc>)
    5d00:	2200      	movs	r2, #0
    5d02:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

	//
	// Liczba programw musi wiksza od zera i mniejsza od 16
	//
	if (p_liczba_programow == 0 || p_liczba_programow > 16)
    5d06:	4b72      	ldr	r3, [pc, #456]	; (5ed0 <Gotowosc+0x204>)
    5d08:	7d1a      	ldrb	r2, [r3, #20]
    5d0a:	7d59      	ldrb	r1, [r3, #21]
    5d0c:	ea52 2101 	orrs.w	r1, r2, r1, lsl #8
    5d10:	d005      	beq.n	5d1e <Gotowosc+0x52>
    5d12:	7d1a      	ldrb	r2, [r3, #20]
    5d14:	7d5b      	ldrb	r3, [r3, #21]
    5d16:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    5d1a:	2b10      	cmp	r3, #16
    5d1c:	d906      	bls.n	5d2c <Gotowosc+0x60>
		p_liczba_programow = 1;
    5d1e:	4b6c      	ldr	r3, [pc, #432]	; (5ed0 <Gotowosc+0x204>)
    5d20:	7d1a      	ldrb	r2, [r3, #20]
    5d22:	2201      	movs	r2, #1
    5d24:	751a      	strb	r2, [r3, #20]
    5d26:	7d5a      	ldrb	r2, [r3, #21]
    5d28:	2200      	movs	r2, #0
    5d2a:	755a      	strb	r2, [r3, #21]

	//
	// Sprawdzenie czy jest synchro
	// Jak nie ma to trzeba zasymulowac (time_x) ale blad bedzie nadal
	//
	if (time_index > 220)
    5d2c:	4a69      	ldr	r2, [pc, #420]	; (5ed4 <Gotowosc+0x208>)
    5d2e:	8813      	ldrh	r3, [r2, #0]
    5d30:	2bdc      	cmp	r3, #220	; 0xdc
    5d32:	d931      	bls.n	5d98 <Gotowosc+0xcc>
	{
		image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
    5d34:	4b66      	ldr	r3, [pc, #408]	; (5ed0 <Gotowosc+0x204>)
    5d36:	2400      	movs	r4, #0
    5d38:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    5d3c:	f893 0033 	ldrb.w	r0, [r3, #51]	; 0x33
    5d40:	f893 c032 	ldrb.w	ip, [r3, #50]	; 0x32
    5d44:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
    5d48:	3101      	adds	r1, #1
    5d4a:	b289      	uxth	r1, r1
    5d4c:	f001 00ff 	and.w	r0, r1, #255	; 0xff
    5d50:	f883 0032 	strb.w	r0, [r3, #50]	; 0x32
    5d54:	0a09      	lsrs	r1, r1, #8
    5d56:	f893 0033 	ldrb.w	r0, [r3, #51]	; 0x33
    5d5a:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
		image.sm[SM_INDEX] = time_index;
    5d5e:	8811      	ldrh	r1, [r2, #0]

		synchro_jest = false;
    5d60:	4d59      	ldr	r5, [pc, #356]	; (5ec8 <Gotowosc+0x1fc>)
	// Jak nie ma to trzeba zasymulowac (time_x) ale blad bedzie nadal
	//
	if (time_index > 220)
	{
		image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
		image.sm[SM_INDEX] = time_index;
    5d62:	b289      	uxth	r1, r1
    5d64:	f001 00ff 	and.w	r0, r1, #255	; 0xff
    5d68:	f893 c034 	ldrb.w	ip, [r3, #52]	; 0x34
    5d6c:	0a09      	lsrs	r1, r1, #8
    5d6e:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34
    5d72:	f893 0035 	ldrb.w	r0, [r3, #53]	; 0x35
    5d76:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35

		synchro_jest = false;
		time_index = 0;
		time_0 = false;
		time_1 = false;
		P_Impuls_Hard(false);
    5d7a:	4620      	mov	r0, r4
	{
		image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
		image.sm[SM_INDEX] = time_index;

		synchro_jest = false;
		time_index = 0;
    5d7c:	8014      	strh	r4, [r2, #0]
	if (time_index > 220)
	{
		image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
		image.sm[SM_INDEX] = time_index;

		synchro_jest = false;
    5d7e:	f885 4062 	strb.w	r4, [r5, #98]	; 0x62
		time_index = 0;
		time_0 = false;
    5d82:	f885 4063 	strb.w	r4, [r5, #99]	; 0x63
		time_1 = false;
    5d86:	f885 4064 	strb.w	r4, [r5, #100]	; 0x64
		P_Impuls_Hard(false);
    5d8a:	f7ff ff99 	bl	5cc0 <P_Impuls_Hard>
		P_Impuls(false);
    5d8e:	4620      	mov	r0, r4
    5d90:	f7fe ff40 	bl	4c14 <P_Impuls>
		impuls = 0;
    5d94:	f885 4065 	strb.w	r4, [r5, #101]	; 0x65
	//	image.q[2] &= ~(0x80);

	//
	// Warunek na ustwienie wyjcia gotowci maszyny
	//
	if (err0 == 0 && ((err1 & 0x0fff) == 0) && synchro_jest
    5d98:	4b4d      	ldr	r3, [pc, #308]	; (5ed0 <Gotowosc+0x204>)
    5d9a:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
    5d9e:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d
    5da2:	ea52 2101 	orrs.w	r1, r2, r1, lsl #8
    5da6:	d134      	bne.n	5e12 <Gotowosc+0x146>
    5da8:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
    5dac:	f893 103f 	ldrb.w	r1, [r3, #63]	; 0x3f
    5db0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    5db4:	0512      	lsls	r2, r2, #20
    5db6:	0d12      	lsrs	r2, r2, #20
    5db8:	2a00      	cmp	r2, #0
    5dba:	d12a      	bne.n	5e12 <Gotowosc+0x146>
    5dbc:	4a42      	ldr	r2, [pc, #264]	; (5ec8 <Gotowosc+0x1fc>)
    5dbe:	f892 2062 	ldrb.w	r2, [r2, #98]	; 0x62
    5dc2:	b332      	cbz	r2, 5e12 <Gotowosc+0x146>
    5dc4:	4a41      	ldr	r2, [pc, #260]	; (5ecc <Gotowosc+0x200>)
    5dc6:	7812      	ldrb	r2, [r2, #0]
    5dc8:	b31a      	cbz	r2, 5e12 <Gotowosc+0x146>
			&& aktywacja_programyzaladowane && ((p_licznik_steppera_akt
    5dca:	7b1a      	ldrb	r2, [r3, #12]
    5dcc:	7b59      	ldrb	r1, [r3, #13]
    5dce:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
			< p_licznik_steppera_max) || (p_licznik_steppera_max == 0))
    5dd2:	7c1a      	ldrb	r2, [r3, #16]
    5dd4:	7c58      	ldrb	r0, [r3, #17]
    5dd6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
	//	image.q[2] &= ~(0x80);

	//
	// Warunek na ustwienie wyjcia gotowci maszyny
	//
	if (err0 == 0 && ((err1 & 0x0fff) == 0) && synchro_jest
    5dda:	4291      	cmp	r1, r2
    5ddc:	d304      	bcc.n	5de8 <Gotowosc+0x11c>
			&& aktywacja_programyzaladowane && ((p_licznik_steppera_akt
			< p_licznik_steppera_max) || (p_licznik_steppera_max == 0))
    5dde:	7c1a      	ldrb	r2, [r3, #16]
    5de0:	7c5b      	ldrb	r3, [r3, #17]
	//	image.q[2] &= ~(0x80);

	//
	// Warunek na ustwienie wyjcia gotowci maszyny
	//
	if (err0 == 0 && ((err1 & 0x0fff) == 0) && synchro_jest
    5de2:	ea52 2303 	orrs.w	r3, r2, r3, lsl #8
    5de6:	d114      	bne.n	5e12 <Gotowosc+0x146>
			&& aktywacja_programyzaladowane && ((p_licznik_steppera_akt
			< p_licznik_steppera_max) || (p_licznik_steppera_max == 0))
			&& (p_licznik < p_licznik_max || p_licznik_max == 0))
    5de8:	4b39      	ldr	r3, [pc, #228]	; (5ed0 <Gotowosc+0x204>)
    5dea:	7a1a      	ldrb	r2, [r3, #8]
    5dec:	7a59      	ldrb	r1, [r3, #9]
    5dee:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    5df2:	7a9a      	ldrb	r2, [r3, #10]
    5df4:	7ad8      	ldrb	r0, [r3, #11]
    5df6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
	//	image.q[2] &= ~(0x80);

	//
	// Warunek na ustwienie wyjcia gotowci maszyny
	//
	if (err0 == 0 && ((err1 & 0x0fff) == 0) && synchro_jest
    5dfa:	4291      	cmp	r1, r2
    5dfc:	d304      	bcc.n	5e08 <Gotowosc+0x13c>
			&& aktywacja_programyzaladowane && ((p_licznik_steppera_akt
			< p_licznik_steppera_max) || (p_licznik_steppera_max == 0))
			&& (p_licznik < p_licznik_max || p_licznik_max == 0))
    5dfe:	7a9a      	ldrb	r2, [r3, #10]
    5e00:	7adb      	ldrb	r3, [r3, #11]
	//	image.q[2] &= ~(0x80);

	//
	// Warunek na ustwienie wyjcia gotowci maszyny
	//
	if (err0 == 0 && ((err1 & 0x0fff) == 0) && synchro_jest
    5e02:	ea52 2303 	orrs.w	r3, r2, r3, lsl #8
    5e06:	d104      	bne.n	5e12 <Gotowosc+0x146>
			&& aktywacja_programyzaladowane && ((p_licznik_steppera_akt
			< p_licznik_steppera_max) || (p_licznik_steppera_max == 0))
			&& (p_licznik < p_licznik_max || p_licznik_max == 0))
	{
		P_Gotowosc(true);
    5e08:	2001      	movs	r0, #1
    5e0a:	f7ff fda3 	bl	5954 <P_Gotowosc>
		P_Gotowosc_Hard(true);
    5e0e:	2001      	movs	r0, #1
    5e10:	e003      	b.n	5e1a <Gotowosc+0x14e>
	}
	else
	{
		P_Gotowosc(false);
    5e12:	2000      	movs	r0, #0
    5e14:	f7ff fd9e 	bl	5954 <P_Gotowosc>
		P_Gotowosc_Hard(false);
    5e18:	2000      	movs	r0, #0
    5e1a:	f7ff fe73 	bl	5b04 <P_Gotowosc_Hard>
	}

	//
	// Obsluga licznika stepper (wymiana elektrod)
	//
	if (P_KasujLicznikStepper() == true)
    5e1e:	f7fe fe3d 	bl	4a9c <P_KasujLicznikStepper>
    5e22:	2801      	cmp	r0, #1
    5e24:	d105      	bne.n	5e32 <Gotowosc+0x166>
		p_licznik_steppera_akt = 0;
    5e26:	4b2a      	ldr	r3, [pc, #168]	; (5ed0 <Gotowosc+0x204>)
    5e28:	7b1a      	ldrb	r2, [r3, #12]
    5e2a:	2200      	movs	r2, #0
    5e2c:	731a      	strb	r2, [r3, #12]
    5e2e:	7b59      	ldrb	r1, [r3, #13]
    5e30:	735a      	strb	r2, [r3, #13]

	if (p_licznik_steppera_ost > 0 && p_licznik_steppera_akt
    5e32:	4b27      	ldr	r3, [pc, #156]	; (5ed0 <Gotowosc+0x204>)
    5e34:	7b9a      	ldrb	r2, [r3, #14]
    5e36:	7bd9      	ldrb	r1, [r3, #15]
    5e38:	ea52 2101 	orrs.w	r1, r2, r1, lsl #8
    5e3c:	d00b      	beq.n	5e56 <Gotowosc+0x18a>
    5e3e:	7b1a      	ldrb	r2, [r3, #12]
    5e40:	7b59      	ldrb	r1, [r3, #13]
    5e42:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
			>= p_licznik_steppera_ost)
    5e46:	7b99      	ldrb	r1, [r3, #14]
    5e48:	7bdb      	ldrb	r3, [r3, #15]
    5e4a:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
	// Obsluga licznika stepper (wymiana elektrod)
	//
	if (P_KasujLicznikStepper() == true)
		p_licznik_steppera_akt = 0;

	if (p_licznik_steppera_ost > 0 && p_licznik_steppera_akt
    5e4e:	429a      	cmp	r2, r3
    5e50:	d301      	bcc.n	5e56 <Gotowosc+0x18a>
			>= p_licznik_steppera_ost)
		P_LicznikStepperaOstrzezenie(true);
    5e52:	2001      	movs	r0, #1
    5e54:	e000      	b.n	5e58 <Gotowosc+0x18c>
	else
		P_LicznikStepperaOstrzezenie(false);
    5e56:	2000      	movs	r0, #0
    5e58:	f7ff fd98 	bl	598c <P_LicznikStepperaOstrzezenie>

	if (p_licznik_steppera_max > 0 && p_licznik_steppera_akt
    5e5c:	4b1c      	ldr	r3, [pc, #112]	; (5ed0 <Gotowosc+0x204>)
    5e5e:	7c1a      	ldrb	r2, [r3, #16]
    5e60:	7c59      	ldrb	r1, [r3, #17]
    5e62:	ea52 2101 	orrs.w	r1, r2, r1, lsl #8
    5e66:	d00b      	beq.n	5e80 <Gotowosc+0x1b4>
    5e68:	7b1a      	ldrb	r2, [r3, #12]
    5e6a:	7b59      	ldrb	r1, [r3, #13]
    5e6c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
			>= p_licznik_steppera_max)
    5e70:	7c19      	ldrb	r1, [r3, #16]
    5e72:	7c5b      	ldrb	r3, [r3, #17]
    5e74:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
			>= p_licznik_steppera_ost)
		P_LicznikStepperaOstrzezenie(true);
	else
		P_LicznikStepperaOstrzezenie(false);

	if (p_licznik_steppera_max > 0 && p_licznik_steppera_akt
    5e78:	429a      	cmp	r2, r3
    5e7a:	d301      	bcc.n	5e80 <Gotowosc+0x1b4>
			>= p_licznik_steppera_max)
		P_LicznikStepperaMax(true);
    5e7c:	2001      	movs	r0, #1
    5e7e:	e000      	b.n	5e82 <Gotowosc+0x1b6>
	else
		P_LicznikStepperaMax(false);
    5e80:	2000      	movs	r0, #0
    5e82:	f7ff fd91 	bl	59a8 <P_LicznikStepperaMax>

	//
	// Obsluga licznika uytkownika
	//
	if (P_KasujLicznik() == true)
    5e86:	f7fe fdf1 	bl	4a6c <P_KasujLicznik>
    5e8a:	2801      	cmp	r0, #1
    5e8c:	d105      	bne.n	5e9a <Gotowosc+0x1ce>
		p_licznik = 0;
    5e8e:	4b10      	ldr	r3, [pc, #64]	; (5ed0 <Gotowosc+0x204>)
    5e90:	7a1a      	ldrb	r2, [r3, #8]
    5e92:	2200      	movs	r2, #0
    5e94:	721a      	strb	r2, [r3, #8]
    5e96:	7a59      	ldrb	r1, [r3, #9]
    5e98:	725a      	strb	r2, [r3, #9]

	if (p_licznik_max > 0 && p_licznik >= p_licznik_max)
    5e9a:	4b0d      	ldr	r3, [pc, #52]	; (5ed0 <Gotowosc+0x204>)
    5e9c:	7a9a      	ldrb	r2, [r3, #10]
    5e9e:	7ad9      	ldrb	r1, [r3, #11]
    5ea0:	ea52 2101 	orrs.w	r1, r2, r1, lsl #8
    5ea4:	d00b      	beq.n	5ebe <Gotowosc+0x1f2>
    5ea6:	7a1a      	ldrb	r2, [r3, #8]
    5ea8:	7a59      	ldrb	r1, [r3, #9]
    5eaa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    5eae:	7a99      	ldrb	r1, [r3, #10]
    5eb0:	7adb      	ldrb	r3, [r3, #11]
    5eb2:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
    5eb6:	429a      	cmp	r2, r3
    5eb8:	d301      	bcc.n	5ebe <Gotowosc+0x1f2>
		P_LicznikOsiagniety(true);
    5eba:	2001      	movs	r0, #1
    5ebc:	e000      	b.n	5ec0 <Gotowosc+0x1f4>
	else
		P_LicznikOsiagniety(false);
    5ebe:	2000      	movs	r0, #0

}
    5ec0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		p_licznik = 0;

	if (p_licznik_max > 0 && p_licznik >= p_licznik_max)
		P_LicznikOsiagniety(true);
	else
		P_LicznikOsiagniety(false);
    5ec4:	e554      	b.n	5970 <P_LicznikOsiagniety>
    5ec6:	bf00      	nop
    5ec8:	2000012c 	.word	0x2000012c
    5ecc:	20000126 	.word	0x20000126
    5ed0:	20000ee4 	.word	0x20000ee4
    5ed4:	20002510 	.word	0x20002510

00005ed8 <Zaklocenia>:
	if (nr < 32 && nr >= 16)
		err1 &= ~(1 << (nr - 16));
}

void Zaklocenia(void)
{
    5ed8:	b510      	push	{r4, lr}
	//
	// Brak synchronizacji z sieci zasilajc
	//
	if (synchro_jest == false)
    5eda:	4b88      	ldr	r3, [pc, #544]	; (60fc <Zaklocenia+0x224>)
    5edc:	f893 0062 	ldrb.w	r0, [r3, #98]	; 0x62
    5ee0:	b908      	cbnz	r0, 5ee6 <Zaklocenia+0xe>
		ZaklocenieSet(ERR_SYNCHRO);
    5ee2:	f7fc ff35 	bl	2d50 <ZaklocenieSet>
	if (synchro_jest == true && reset_bledu)
    5ee6:	4b85      	ldr	r3, [pc, #532]	; (60fc <Zaklocenia+0x224>)
    5ee8:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
    5eec:	2a01      	cmp	r2, #1
    5eee:	d106      	bne.n	5efe <Zaklocenia+0x26>
    5ef0:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
    5ef4:	2b01      	cmp	r3, #1
    5ef6:	d102      	bne.n	5efe <Zaklocenia+0x26>
		ZaklocenieReset(ERR_SYNCHRO);
    5ef8:	2000      	movs	r0, #0
    5efa:	f7fc ff5f 	bl	2dbc <ZaklocenieReset>

	//
	// Zwarcie na tyrystorze
	//
	if ((image.ain[1] > (GRANICA_ZWARCIE_TYRYSTOROW)) && p_stanprocesu
    5efe:	4b80      	ldr	r3, [pc, #512]	; (6100 <Zaklocenia+0x228>)
    5f00:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
    5f04:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
    5f08:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    5f0c:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
    5f10:	d90b      	bls.n	5f2a <Zaklocenia+0x52>
    5f12:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5f16:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
    5f1a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    5f1e:	2b09      	cmp	r3, #9
    5f20:	d803      	bhi.n	5f2a <Zaklocenia+0x52>
			< ETPROC_ZGRZEWANIE_PODGRZEWANIE)
		licznik_zwarcie++;
    5f22:	4b78      	ldr	r3, [pc, #480]	; (6104 <Zaklocenia+0x22c>)
    5f24:	881a      	ldrh	r2, [r3, #0]
    5f26:	3201      	adds	r2, #1
    5f28:	e002      	b.n	5f30 <Zaklocenia+0x58>
	else
		licznik_zwarcie = 0;
    5f2a:	4b76      	ldr	r3, [pc, #472]	; (6104 <Zaklocenia+0x22c>)
    5f2c:	f04f 0200 	mov.w	r2, #0
    5f30:	801a      	strh	r2, [r3, #0]

	if ((licznik_zwarcie > LICZNIK_ZWARCIE) && (p_stanprocesu
    5f32:	4b74      	ldr	r3, [pc, #464]	; (6104 <Zaklocenia+0x22c>)
    5f34:	881a      	ldrh	r2, [r3, #0]
    5f36:	f242 7310 	movw	r3, #10000	; 0x2710
    5f3a:	429a      	cmp	r2, r3
    5f3c:	d90b      	bls.n	5f56 <Zaklocenia+0x7e>
    5f3e:	4b70      	ldr	r3, [pc, #448]	; (6100 <Zaklocenia+0x228>)
    5f40:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5f44:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
    5f48:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    5f4c:	2b09      	cmp	r3, #9
    5f4e:	d802      	bhi.n	5f56 <Zaklocenia+0x7e>
			< ETPROC_ZGRZEWANIE_PODGRZEWANIE))
		ZaklocenieSet(ERR_ZWARCIE_TYR);
    5f50:	200d      	movs	r0, #13
    5f52:	f7fc fefd 	bl	2d50 <ZaklocenieSet>

	//
	// Przerwa w obwodzie bezpieczestwa
	//
	if (P_NotAus() == false)
    5f56:	f7fe fb3f 	bl	45d8 <P_NotAus>
    5f5a:	4604      	mov	r4, r0
    5f5c:	b958      	cbnz	r0, 5f76 <Zaklocenia+0x9e>
	{
		ZaklocenieSet(ERR_NOTAUS);
    5f5e:	3001      	adds	r0, #1
    5f60:	f7fc fef6 	bl	2d50 <ZaklocenieSet>
		P_CylindryStart(false);
    5f64:	4620      	mov	r0, r4
    5f66:	f7fe fe63 	bl	4c30 <P_CylindryStart>
		P_Impuls_Hard(false);
    5f6a:	4620      	mov	r0, r4
    5f6c:	f7ff fea8 	bl	5cc0 <P_Impuls_Hard>
		P_Impuls(false);
    5f70:	4620      	mov	r0, r4
    5f72:	f7fe fe4f 	bl	4c14 <P_Impuls>
	}
	if ((P_NotAus() == true) && reset_bledu)
    5f76:	f7fe fb2f 	bl	45d8 <P_NotAus>
    5f7a:	2801      	cmp	r0, #1
    5f7c:	d106      	bne.n	5f8c <Zaklocenia+0xb4>
    5f7e:	4b5f      	ldr	r3, [pc, #380]	; (60fc <Zaklocenia+0x224>)
    5f80:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
    5f84:	2b01      	cmp	r3, #1
    5f86:	d101      	bne.n	5f8c <Zaklocenia+0xb4>
		ZaklocenieReset(ERR_NOTAUS);
    5f88:	f7fc ff18 	bl	2dbc <ZaklocenieReset>

	//
	// Brak przepywu wody chodzcej
	//
	if (P_Woda() == false && (p_stanprocesu < ETPROC_ZGRZEWANIE_PODGRZEWANIE))
    5f8c:	f7fe fb2e 	bl	45ec <P_Woda>
    5f90:	b958      	cbnz	r0, 5faa <Zaklocenia+0xd2>
    5f92:	4b5b      	ldr	r3, [pc, #364]	; (6100 <Zaklocenia+0x228>)
    5f94:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    5f98:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
    5f9c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    5fa0:	2b09      	cmp	r3, #9
    5fa2:	d802      	bhi.n	5faa <Zaklocenia+0xd2>
		ZaklocenieSet(ERR_WODA);
    5fa4:	3002      	adds	r0, #2
    5fa6:	f7fc fed3 	bl	2d50 <ZaklocenieSet>
	if (P_Woda() == true)// && reset_bledu)
    5faa:	f7fe fb1f 	bl	45ec <P_Woda>
    5fae:	2801      	cmp	r0, #1
    5fb0:	d102      	bne.n	5fb8 <Zaklocenia+0xe0>
		ZaklocenieReset(ERR_WODA);
    5fb2:	3001      	adds	r0, #1
    5fb4:	f7fc ff02 	bl	2dbc <ZaklocenieReset>

	//
	// Przekroczona temperatura transformatora zgrzewalniczego
	//
	if (P_TempTrafo() == false)
    5fb8:	f7fe fb22 	bl	4600 <P_TempTrafo>
    5fbc:	b910      	cbnz	r0, 5fc4 <Zaklocenia+0xec>
		ZaklocenieSet(ERR_TEMP_TRAFO);
    5fbe:	3003      	adds	r0, #3
    5fc0:	f7fc fec6 	bl	2d50 <ZaklocenieSet>
	if (P_TempTrafo() == true && reset_bledu)
    5fc4:	f7fe fb1c 	bl	4600 <P_TempTrafo>
    5fc8:	2801      	cmp	r0, #1
    5fca:	d107      	bne.n	5fdc <Zaklocenia+0x104>
    5fcc:	4b4b      	ldr	r3, [pc, #300]	; (60fc <Zaklocenia+0x224>)
    5fce:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
    5fd2:	2b01      	cmp	r3, #1
    5fd4:	d102      	bne.n	5fdc <Zaklocenia+0x104>
		ZaklocenieReset(ERR_TEMP_TRAFO);
    5fd6:	3002      	adds	r0, #2
    5fd8:	f7fc fef0 	bl	2dbc <ZaklocenieReset>

	//
	// Przekroczona temperatura tyrystorw
	//
	if (P_TempTyr() == false)
    5fdc:	f7fe fb18 	bl	4610 <P_TempTyr>
    5fe0:	b910      	cbnz	r0, 5fe8 <Zaklocenia+0x110>
		ZaklocenieSet(ERR_TEMP_TYR);
    5fe2:	3004      	adds	r0, #4
    5fe4:	f7fc feb4 	bl	2d50 <ZaklocenieSet>
	if (P_TempTyr() == true && reset_bledu)
    5fe8:	f7fe fb12 	bl	4610 <P_TempTyr>
    5fec:	2801      	cmp	r0, #1
    5fee:	d107      	bne.n	6000 <Zaklocenia+0x128>
    5ff0:	4b42      	ldr	r3, [pc, #264]	; (60fc <Zaklocenia+0x224>)
    5ff2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
    5ff6:	2b01      	cmp	r3, #1
    5ff8:	d102      	bne.n	6000 <Zaklocenia+0x128>
		ZaklocenieReset(ERR_TEMP_TYR);
    5ffa:	3003      	adds	r0, #3
    5ffc:	f7fc fede 	bl	2dbc <ZaklocenieReset>

	//
	// Brak aktywacja przyrzdu
	//

	if (aktywacja_ok == false || zmiana_kodu)
    6000:	4b3e      	ldr	r3, [pc, #248]	; (60fc <Zaklocenia+0x224>)
    6002:	f893 2061 	ldrb.w	r2, [r3, #97]	; 0x61
    6006:	b112      	cbz	r2, 600e <Zaklocenia+0x136>
    6008:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    600c:	b11b      	cbz	r3, 6016 <Zaklocenia+0x13e>
		ZaklocenieSet(ERR_BRAK_AKTYWACJI);
    600e:	2011      	movs	r0, #17
    6010:	f7fc fe9e 	bl	2d50 <ZaklocenieSet>

	//
	// Brak aktywacja przyrzdu
	//

	if (aktywacja_ok == false || zmiana_kodu)
    6014:	e002      	b.n	601c <Zaklocenia+0x144>
		ZaklocenieSet(ERR_BRAK_AKTYWACJI);
	else
		ZaklocenieReset(ERR_BRAK_AKTYWACJI);
    6016:	2011      	movs	r0, #17
    6018:	f7fc fed0 	bl	2dbc <ZaklocenieReset>

	//
	// Brak zezwolenia z Hydry
	//
	if (P_Hydra() == true && (p_stanprocesu < ETPROC_ZGRZEWANIE_PODGRZEWANIE))
    601c:	f7fe fb00 	bl	4620 <P_Hydra>
    6020:	2801      	cmp	r0, #1
    6022:	d10b      	bne.n	603c <Zaklocenia+0x164>
    6024:	4b36      	ldr	r3, [pc, #216]	; (6100 <Zaklocenia+0x228>)
    6026:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    602a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
    602e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    6032:	2b09      	cmp	r3, #9
    6034:	d802      	bhi.n	603c <Zaklocenia+0x164>
		ZaklocenieSet(ERR_HYDRA);
    6036:	3017      	adds	r0, #23
    6038:	f7fc fe8a 	bl	2d50 <ZaklocenieSet>
	if (P_Hydra() == false && (reset_bledu || (P_Start() == true)))
    603c:	f7fe faf0 	bl	4620 <P_Hydra>
    6040:	b958      	cbnz	r0, 605a <Zaklocenia+0x182>
    6042:	4b2e      	ldr	r3, [pc, #184]	; (60fc <Zaklocenia+0x224>)
    6044:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
    6048:	2b01      	cmp	r3, #1
    604a:	d003      	beq.n	6054 <Zaklocenia+0x17c>
    604c:	f7fe f8e0 	bl	4210 <P_Start>
    6050:	2801      	cmp	r0, #1
    6052:	d102      	bne.n	605a <Zaklocenia+0x182>
		ZaklocenieReset(ERR_HYDRA);
    6054:	2018      	movs	r0, #24
    6056:	f7fc feb1 	bl	2dbc <ZaklocenieReset>

	//
	// Kasowanie pozostalych bledow
	//
	if (reset_bledu)
    605a:	4b28      	ldr	r3, [pc, #160]	; (60fc <Zaklocenia+0x224>)
    605c:	f893 4047 	ldrb.w	r4, [r3, #71]	; 0x47
    6060:	2c01      	cmp	r4, #1
    6062:	d131      	bne.n	60c8 <Zaklocenia+0x1f0>
	{
		ZaklocenieReset(ERR_PROCES_PRZERWANY);
    6064:	2005      	movs	r0, #5
    6066:	f7fc fea9 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_PRAD_DUZO);
    606a:	200a      	movs	r0, #10
    606c:	f7fc fea6 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_PRAD_MALO);
    6070:	2009      	movs	r0, #9
    6072:	f7fc fea3 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_NAP_DUZO);
    6076:	200c      	movs	r0, #12
    6078:	f7fc fea0 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_NAP_MALO);
    607c:	200b      	movs	r0, #11
    607e:	f7fc fe9d 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_ENERGIA_DUZO);
    6082:	2008      	movs	r0, #8
    6084:	f7fc fe9a 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_ENERGIA_MALO);
    6088:	2007      	movs	r0, #7
    608a:	f7fc fe97 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_SLUZA);
    608e:	2019      	movs	r0, #25
    6090:	f7fc fe94 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_SLUZA_OPT_DWA_RAZY);
    6094:	2012      	movs	r0, #18
    6096:	f7fc fe91 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_SLUZA_OPT_ZERO);
    609a:	201a      	movs	r0, #26
    609c:	f7fc fe8e 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_KONTROLA_CZUJNIKOW);
    60a0:	2006      	movs	r0, #6
    60a2:	f7fc fe8b 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_BRAK_PRZEPYWU_PRADU);
    60a6:	200f      	movs	r0, #15
    60a8:	f7fc fe88 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_BRAK_NAP_WTORNEGO);
    60ac:	200e      	movs	r0, #14
    60ae:	f7fc fe85 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_PRZEKROCZONA_GRANICA_REGULACJI);
    60b2:	2013      	movs	r0, #19
    60b4:	f7fc fe82 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_BRAK_WTOPIENIA);
    60b8:	2010      	movs	r0, #16
    60ba:	f7fc fe7f 	bl	2dbc <ZaklocenieReset>
		ZaklocenieReset(ERR_ZWARCIE_TYR);
    60be:	200d      	movs	r0, #13
    60c0:	f7fc fe7c 	bl	2dbc <ZaklocenieReset>
		licznik_opt = 1;
    60c4:	4b10      	ldr	r3, [pc, #64]	; (6108 <Zaklocenia+0x230>)
    60c6:	701c      	strb	r4, [r3, #0]
	}

	if (err0 > 0 || err1 > 0)
    60c8:	4b0d      	ldr	r3, [pc, #52]	; (6100 <Zaklocenia+0x228>)
    60ca:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
    60ce:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d
    60d2:	ea52 2101 	orrs.w	r1, r2, r1, lsl #8
    60d6:	d106      	bne.n	60e6 <Zaklocenia+0x20e>
    60d8:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
    60dc:	f893 003f 	ldrb.w	r0, [r3, #63]	; 0x3f
    60e0:	ea52 2000 	orrs.w	r0, r2, r0, lsl #8
    60e4:	d002      	beq.n	60ec <Zaklocenia+0x214>
		P_Blad(blink_1_Hz);
    60e6:	4b05      	ldr	r3, [pc, #20]	; (60fc <Zaklocenia+0x224>)
    60e8:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
	else
		P_Blad(false);
    60ec:	f7ff fc24 	bl	5938 <P_Blad>

	kasuj_blad = false;
    60f0:	4b02      	ldr	r3, [pc, #8]	; (60fc <Zaklocenia+0x224>)
    60f2:	2200      	movs	r2, #0
    60f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
}
    60f8:	bd10      	pop	{r4, pc}
    60fa:	bf00      	nop
    60fc:	2000012c 	.word	0x2000012c
    6100:	20000ee4 	.word	0x20000ee4
    6104:	2000215c 	.word	0x2000215c
    6108:	2000011e 	.word	0x2000011e

0000610c <Pomiar3>:
// Naprzemiennie seq 1 i seq 2
// W kazdym seq odczyt pomiarw i 2 analogw, w sumie 4 pomiary
//*****************************************************************************

void Pomiar3(void)
{
    610c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
	static bool seq = false;

	if (seq == false)
    6110:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 6200 <Pomiar3+0xf4>
    6114:	4c2e      	ldr	r4, [pc, #184]	; (61d0 <Pomiar3+0xc4>)
    6116:	f89a 3066 	ldrb.w	r3, [sl, #102]	; 0x66
    611a:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 6204 <Pomiar3+0xf8>
    611e:	4f2d      	ldr	r7, [pc, #180]	; (61d4 <Pomiar3+0xc8>)
    6120:	4e2d      	ldr	r6, [pc, #180]	; (61d8 <Pomiar3+0xcc>)
    6122:	4d2e      	ldr	r5, [pc, #184]	; (61dc <Pomiar3+0xd0>)
    6124:	bb3b      	cbnz	r3, 6176 <Pomiar3+0x6a>
	{
		ADC_Odczyt2(adc_bufor);
    6126:	4620      	mov	r0, r4
    6128:	f7fb fc70 	bl	1a0c <ADC_Odczyt2>
		ADC_Start1();
    612c:	f7fb fc96 	bl	1a5c <ADC_Start1>
		seq = true;
    6130:	2301      	movs	r3, #1
		adc0_suma += adc_bufor[0];
    6132:	6822      	ldr	r2, [r4, #0]

	if (seq == false)
	{
		ADC_Odczyt2(adc_bufor);
		ADC_Start1();
		seq = true;
    6134:	f88a 3066 	strb.w	r3, [sl, #102]	; 0x66
		adc0_suma += adc_bufor[0];
    6138:	f8d8 3000 	ldr.w	r3, [r8]
    613c:	18d3      	adds	r3, r2, r3
    613e:	f8c8 3000 	str.w	r3, [r8]
		adc1_suma += adc_bufor[1];
    6142:	6862      	ldr	r2, [r4, #4]
    6144:	683b      	ldr	r3, [r7, #0]
		adc4_suma += adc_bufor[2];
    6146:	68a1      	ldr	r1, [r4, #8]
	{
		ADC_Odczyt2(adc_bufor);
		ADC_Start1();
		seq = true;
		adc0_suma += adc_bufor[0];
		adc1_suma += adc_bufor[1];
    6148:	18d3      	adds	r3, r2, r3
    614a:	603b      	str	r3, [r7, #0]
		adc4_suma += adc_bufor[2];
    614c:	4b24      	ldr	r3, [pc, #144]	; (61e0 <Pomiar3+0xd4>)
    614e:	681a      	ldr	r2, [r3, #0]
    6150:	188a      	adds	r2, r1, r2
    6152:	601a      	str	r2, [r3, #0]
		adct_suma += adc_bufor[3];
    6154:	4b23      	ldr	r3, [pc, #140]	; (61e4 <Pomiar3+0xd8>)
    6156:	68e1      	ldr	r1, [r4, #12]
    6158:	681a      	ldr	r2, [r3, #0]
    615a:	188a      	adds	r2, r1, r2
    615c:	601a      	str	r2, [r3, #0]
		adc0_index++;
    615e:	8833      	ldrh	r3, [r6, #0]
    6160:	3301      	adds	r3, #1
    6162:	8033      	strh	r3, [r6, #0]
		adc1_index++;
    6164:	882b      	ldrh	r3, [r5, #0]
    6166:	3301      	adds	r3, #1
    6168:	802b      	strh	r3, [r5, #0]
		adc4_index++;
    616a:	4b1f      	ldr	r3, [pc, #124]	; (61e8 <Pomiar3+0xdc>)
    616c:	881a      	ldrh	r2, [r3, #0]
    616e:	3201      	adds	r2, #1
    6170:	801a      	strh	r2, [r3, #0]
		adct_index++;
    6172:	4b1e      	ldr	r3, [pc, #120]	; (61ec <Pomiar3+0xe0>)
    6174:	e026      	b.n	61c4 <Pomiar3+0xb8>
	}
	else
	{
		ADC_Odczyt1(adc_bufor);
    6176:	4620      	mov	r0, r4
    6178:	f7fb fc50 	bl	1a1c <ADC_Odczyt1>
		ADC_Start2();
    617c:	f7fb fc68 	bl	1a50 <ADC_Start2>
		seq = false;
    6180:	2300      	movs	r3, #0
		adc0_suma += adc_bufor[0];
    6182:	6822      	ldr	r2, [r4, #0]
	}
	else
	{
		ADC_Odczyt1(adc_bufor);
		ADC_Start2();
		seq = false;
    6184:	f88a 3066 	strb.w	r3, [sl, #102]	; 0x66
		adc0_suma += adc_bufor[0];
    6188:	f8d8 3000 	ldr.w	r3, [r8]
    618c:	18d3      	adds	r3, r2, r3
    618e:	f8c8 3000 	str.w	r3, [r8]
		adc1_suma += adc_bufor[1];
    6192:	6862      	ldr	r2, [r4, #4]
    6194:	683b      	ldr	r3, [r7, #0]
		adc2_suma += adc_bufor[2];
    6196:	68a1      	ldr	r1, [r4, #8]
	{
		ADC_Odczyt1(adc_bufor);
		ADC_Start2();
		seq = false;
		adc0_suma += adc_bufor[0];
		adc1_suma += adc_bufor[1];
    6198:	18d3      	adds	r3, r2, r3
    619a:	603b      	str	r3, [r7, #0]
		adc2_suma += adc_bufor[2];
    619c:	4b14      	ldr	r3, [pc, #80]	; (61f0 <Pomiar3+0xe4>)
    619e:	681a      	ldr	r2, [r3, #0]
    61a0:	188a      	adds	r2, r1, r2
    61a2:	601a      	str	r2, [r3, #0]
		adc3_suma += adc_bufor[3];
    61a4:	4b13      	ldr	r3, [pc, #76]	; (61f4 <Pomiar3+0xe8>)
    61a6:	68e1      	ldr	r1, [r4, #12]
    61a8:	681a      	ldr	r2, [r3, #0]
    61aa:	188a      	adds	r2, r1, r2
    61ac:	601a      	str	r2, [r3, #0]
		adc0_index++;
    61ae:	8833      	ldrh	r3, [r6, #0]
    61b0:	3301      	adds	r3, #1
    61b2:	8033      	strh	r3, [r6, #0]
		adc1_index++;
    61b4:	882b      	ldrh	r3, [r5, #0]
    61b6:	3301      	adds	r3, #1
    61b8:	802b      	strh	r3, [r5, #0]
		adc2_index++;
    61ba:	4b0f      	ldr	r3, [pc, #60]	; (61f8 <Pomiar3+0xec>)
    61bc:	881a      	ldrh	r2, [r3, #0]
    61be:	3201      	adds	r2, #1
    61c0:	801a      	strh	r2, [r3, #0]
		adc3_index++;
    61c2:	4b0e      	ldr	r3, [pc, #56]	; (61fc <Pomiar3+0xf0>)
    61c4:	881a      	ldrh	r2, [r3, #0]
    61c6:	3201      	adds	r2, #1
    61c8:	801a      	strh	r2, [r3, #0]
    61ca:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    61ce:	bf00      	nop
    61d0:	20000f64 	.word	0x20000f64
    61d4:	20001f10 	.word	0x20001f10
    61d8:	2000176c 	.word	0x2000176c
    61dc:	20002166 	.word	0x20002166
    61e0:	2000169c 	.word	0x2000169c
    61e4:	2000251c 	.word	0x2000251c
    61e8:	200016a0 	.word	0x200016a0
    61ec:	20001f14 	.word	0x20001f14
    61f0:	20001f20 	.word	0x20001f20
    61f4:	200022d0 	.word	0x200022d0
    61f8:	20002688 	.word	0x20002688
    61fc:	2000215e 	.word	0x2000215e
    6200:	2000012c 	.word	0x2000012c
    6204:	20001f18 	.word	0x20001f18

00006208 <ProcesIO>:

//*****************************************************************************
// Odczyt obrazu IO i zapis obrazu wyjsc na hardware
//*****************************************************************************
void ProcesIO(void)
{
    6208:	b510      	push	{r4, lr}
	if (GET_IOTEST)
    620a:	4b14      	ldr	r3, [pc, #80]	; (625c <ProcesIO+0x54>)
    620c:	7e1a      	ldrb	r2, [r3, #24]
    620e:	7e59      	ldrb	r1, [r3, #25]
    6210:	f012 0f04 	tst.w	r2, #4
    6214:	d00f      	beq.n	6236 <ProcesIO+0x2e>
	{
		image.q[0] = image.i[0] | image.i[2];
    6216:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
    621a:	f893 104e 	ldrb.w	r1, [r3, #78]	; 0x4e
    621e:	ea41 0202 	orr.w	r2, r1, r2
    6222:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		image.q[1] = image.i[1] | image.i[3];
    6226:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
    622a:	f893 104f 	ldrb.w	r1, [r3, #79]	; 0x4f
    622e:	ea41 0202 	orr.w	r2, r1, r2
    6232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	 image.q[0] = GetHard_Q0();
	 image.q[1] = GetHard_Q1();
	 }
	 */

	SetHard_Q0(image.q[0]);
    6236:	4c09      	ldr	r4, [pc, #36]	; (625c <ProcesIO+0x54>)
    6238:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
    623c:	f7fb fb8e 	bl	195c <SetHard_Q0>
	SetHard_Q1(image.q[1]);
    6240:	f894 0041 	ldrb.w	r0, [r4, #65]	; 0x41
    6244:	f7fb faca 	bl	17dc <SetHard_Q1>

	image.i[0] = GetHard_I0();
    6248:	f7fb f9f6 	bl	1638 <GetHard_I0>
    624c:	f884 004c 	strb.w	r0, [r4, #76]	; 0x4c
	image.i[1] = GetHard_I1();
    6250:	f7fb f978 	bl	1544 <GetHard_I1>
    6254:	f884 004d 	strb.w	r0, [r4, #77]	; 0x4d
}
    6258:	bd10      	pop	{r4, pc}
    625a:	bf00      	nop
    625c:	20000ee4 	.word	0x20000ee4

00006260 <ProcesInt>:

//*****************************************************************************
// Przerwanie zegara 20kHz
//*****************************************************************************
void ProcesInt(void)
{
    6260:	b508      	push	{r3, lr}
	//
	// Potwierdzenie przerwania
	//
	TimerIntClear(TIMER0_BASE, TIMER_TIMA_TIMEOUT);
    6262:	2101      	movs	r1, #1
    6264:	4894      	ldr	r0, [pc, #592]	; (64b8 <ProcesInt+0x258>)
    6266:	f001 fe3b 	bl	7ee0 <TimerIntClear>
	//P_Impuls(false);

	//
	// Zmienne procesowe
	//
	tick++;
    626a:	4b94      	ldr	r3, [pc, #592]	; (64bc <ProcesInt+0x25c>)
    626c:	681a      	ldr	r2, [r3, #0]
    626e:	3201      	adds	r2, #1
    6270:	601a      	str	r2, [r3, #0]
	time_index++;
    6272:	4b93      	ldr	r3, [pc, #588]	; (64c0 <ProcesInt+0x260>)
    6274:	881a      	ldrh	r2, [r3, #0]
    6276:	3201      	adds	r2, #1
    6278:	b292      	uxth	r2, r2
    627a:	801a      	strh	r2, [r3, #0]

	//
	// Obsuga wej wyj i obrazu IO
	//
	ProcesIO();
    627c:	f7ff ffc4 	bl	6208 <ProcesIO>

	if (GET_IOTEST == false)
    6280:	4b90      	ldr	r3, [pc, #576]	; (64c4 <ProcesInt+0x264>)
    6282:	7e1a      	ldrb	r2, [r3, #24]
    6284:	7e5b      	ldrb	r3, [r3, #25]
    6286:	f012 0f04 	tst.w	r2, #4
    628a:	d109      	bne.n	62a0 <ProcesInt+0x40>
	{
		//
		// Badanie zbocza restu bledu
		//
		P_ResetBledu();
    628c:	f7fe f98a 	bl	45a4 <P_ResetBledu>

		//
		// Sprawdzenie gotowci maszyny i ustawienie bitw zakce
		//
		Zaklocenia();
    6290:	f7ff fe22 	bl	5ed8 <Zaklocenia>
		Gotowosc();
    6294:	f7ff fd1a 	bl	5ccc <Gotowosc>

		//
		// Pomiary analogw
		//
		Pomiar3();
    6298:	f7ff ff38 	bl	610c <Pomiar3>

		//
		// Blink
		//
		Blink();
    629c:	f7fd ff5e 	bl	415c <Blink>
	}

	//
	// Tutaj raz na okres obsuga procesu i pomiary analogowe
	//
	if (time_index >= INDEX_0 && time_0 == false)
    62a0:	4b87      	ldr	r3, [pc, #540]	; (64c0 <ProcesInt+0x260>)
    62a2:	881b      	ldrh	r3, [r3, #0]
    62a4:	2b31      	cmp	r3, #49	; 0x31
    62a6:	f240 809e 	bls.w	63e6 <ProcesInt+0x186>
    62aa:	4a87      	ldr	r2, [pc, #540]	; (64c8 <ProcesInt+0x268>)
    62ac:	f892 3063 	ldrb.w	r3, [r2, #99]	; 0x63
    62b0:	2b00      	cmp	r3, #0
    62b2:	f040 8098 	bne.w	63e6 <ProcesInt+0x186>
	{
		time_0 = true;
    62b6:	3301      	adds	r3, #1
    62b8:	f882 3063 	strb.w	r3, [r2, #99]	; 0x63
		//mess2 = us;

		kod_podlaczony = (((image.i[3] & 0xc0) >> 6) + (image.i[4] << 2));
    62bc:	4b81      	ldr	r3, [pc, #516]	; (64c4 <ProcesInt+0x264>)
    62be:	f893 104f 	ldrb.w	r1, [r3, #79]	; 0x4f
    62c2:	f893 0050 	ldrb.w	r0, [r3, #80]	; 0x50
    62c6:	0989      	lsrs	r1, r1, #6
    62c8:	eb01 0180 	add.w	r1, r1, r0, lsl #2
    62cc:	f8a2 1054 	strh.w	r1, [r2, #84]	; 0x54

		if (GET_IOTEST == false)
    62d0:	7e1a      	ldrb	r2, [r3, #24]
    62d2:	7e59      	ldrb	r1, [r3, #25]
    62d4:	f012 0f04 	tst.w	r2, #4
    62d8:	d114      	bne.n	6304 <ProcesInt+0xa4>
		{
			// Pomiar dotyczy zawsze poprzedniego okresu i musi by na pocztku, gdy tutaj wyliczane s
			// wartoci do obrazu AIN
			Pomiar_Obliczenia();
    62da:	f7fc ff4f 	bl	317c <Pomiar_Obliczenia>

			SterowaniePrzyrzadem();
    62de:	f7fd ffa2 	bl	4226 <SterowaniePrzyrzadem>
			Sluza();
    62e2:	f7ff fa7f 	bl	57e4 <Sluza>
			KontrolaNakretki();
    62e6:	f7fd f8f7 	bl	34d8 <KontrolaNakretki>
			Cisnienie();
    62ea:	f7fe f8b5 	bl	4458 <Cisnienie>
			CylinderUGory();
    62ee:	f7fe fbf7 	bl	4ae0 <CylinderUGory>
			Wyblokowanie();
    62f2:	f7ff fc4f 	bl	5b94 <Wyblokowanie>
			KontrolaDynamiczna_ZbieranieSygnalow();
    62f6:	f7fe fc61 	bl	4bbc <KontrolaDynamiczna_ZbieranieSygnalow>
			Proces();
    62fa:	f7fe fe3b 	bl	4f74 <Proces>
			// Wana kolejno - zeby nie przechodzil do nowego programu
			Cykl();
    62fe:	f7fd fe8b 	bl	4018 <Cykl>
    6302:	e070      	b.n	63e6 <ProcesInt+0x186>
		}
		else
		{
			image.ain[0] = (adc0_suma / adc0_index) - adc0_offset;
    6304:	4a71      	ldr	r2, [pc, #452]	; (64cc <ProcesInt+0x26c>)
    6306:	4972      	ldr	r1, [pc, #456]	; (64d0 <ProcesInt+0x270>)
    6308:	8812      	ldrh	r2, [r2, #0]
    630a:	6809      	ldr	r1, [r1, #0]
    630c:	f893 0052 	ldrb.w	r0, [r3, #82]	; 0x52
    6310:	fbb1 f2f2 	udiv	r2, r1, r2
    6314:	3a05      	subs	r2, #5
    6316:	b292      	uxth	r2, r2
    6318:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    631c:	f883 1052 	strb.w	r1, [r3, #82]	; 0x52
    6320:	0a12      	lsrs	r2, r2, #8
    6322:	f893 1053 	ldrb.w	r1, [r3, #83]	; 0x53
    6326:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
			image.ain[1] = (adc1_suma / adc1_index) - adc1_offset;
    632a:	496a      	ldr	r1, [pc, #424]	; (64d4 <ProcesInt+0x274>)
    632c:	4a6a      	ldr	r2, [pc, #424]	; (64d8 <ProcesInt+0x278>)
    632e:	6809      	ldr	r1, [r1, #0]
    6330:	8812      	ldrh	r2, [r2, #0]
    6332:	f893 0054 	ldrb.w	r0, [r3, #84]	; 0x54
    6336:	fbb1 f2f2 	udiv	r2, r1, r2
    633a:	3a05      	subs	r2, #5
    633c:	b292      	uxth	r2, r2
    633e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    6342:	f883 1054 	strb.w	r1, [r3, #84]	; 0x54
    6346:	0a12      	lsrs	r2, r2, #8
    6348:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
    634c:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			image.ain[2] = (adc2_suma / adc2_index) - adc2_offset;
    6350:	4962      	ldr	r1, [pc, #392]	; (64dc <ProcesInt+0x27c>)
    6352:	4a63      	ldr	r2, [pc, #396]	; (64e0 <ProcesInt+0x280>)
    6354:	6809      	ldr	r1, [r1, #0]
    6356:	8812      	ldrh	r2, [r2, #0]
    6358:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
    635c:	fbb1 f2f2 	udiv	r2, r1, r2
    6360:	3a0a      	subs	r2, #10
    6362:	b292      	uxth	r2, r2
    6364:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    6368:	f883 1056 	strb.w	r1, [r3, #86]	; 0x56
    636c:	0a12      	lsrs	r2, r2, #8
    636e:	f893 1057 	ldrb.w	r1, [r3, #87]	; 0x57
    6372:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
			image.ain[3] = (adc3_suma / adc3_index) - adc3_offset;
    6376:	495b      	ldr	r1, [pc, #364]	; (64e4 <ProcesInt+0x284>)
    6378:	4a5b      	ldr	r2, [pc, #364]	; (64e8 <ProcesInt+0x288>)
    637a:	6809      	ldr	r1, [r1, #0]
    637c:	8812      	ldrh	r2, [r2, #0]
    637e:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
    6382:	fbb1 f2f2 	udiv	r2, r1, r2
    6386:	3a0a      	subs	r2, #10
    6388:	b292      	uxth	r2, r2
    638a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    638e:	f883 1058 	strb.w	r1, [r3, #88]	; 0x58
    6392:	0a12      	lsrs	r2, r2, #8
    6394:	f893 1059 	ldrb.w	r1, [r3, #89]	; 0x59
    6398:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			image.ain[4] = (adc4_suma / adc4_index) - adc4_offset;
    639c:	4953      	ldr	r1, [pc, #332]	; (64ec <ProcesInt+0x28c>)
    639e:	4a54      	ldr	r2, [pc, #336]	; (64f0 <ProcesInt+0x290>)
    63a0:	6809      	ldr	r1, [r1, #0]
    63a2:	8812      	ldrh	r2, [r2, #0]
    63a4:	f893 005a 	ldrb.w	r0, [r3, #90]	; 0x5a
    63a8:	fbb1 f2f2 	udiv	r2, r1, r2
    63ac:	3a0a      	subs	r2, #10
    63ae:	b292      	uxth	r2, r2
    63b0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    63b4:	f883 105a 	strb.w	r1, [r3, #90]	; 0x5a
    63b8:	0a12      	lsrs	r2, r2, #8
    63ba:	f893 105b 	ldrb.w	r1, [r3, #91]	; 0x5b
    63be:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
			image.ain[5] = (adct_suma / adct_index) - adct_offset;
    63c2:	494c      	ldr	r1, [pc, #304]	; (64f4 <ProcesInt+0x294>)
    63c4:	4a4c      	ldr	r2, [pc, #304]	; (64f8 <ProcesInt+0x298>)
    63c6:	6809      	ldr	r1, [r1, #0]
    63c8:	8812      	ldrh	r2, [r2, #0]
    63ca:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
    63ce:	fbb1 f2f2 	udiv	r2, r1, r2
    63d2:	b292      	uxth	r2, r2
    63d4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    63d8:	0a12      	lsrs	r2, r2, #8
    63da:	f883 105c 	strb.w	r1, [r3, #92]	; 0x5c
    63de:	f893 105d 	ldrb.w	r1, [r3, #93]	; 0x5d
    63e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
		//
		//P_FK(false);
		//p_test2 = mess2 - us;
	}

	if (p_stanprocesu == ETPROC_ZGRZEWANIE_PODGRZEWANIE)
    63e6:	4b37      	ldr	r3, [pc, #220]	; (64c4 <ProcesInt+0x264>)
    63e8:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    63ec:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
    63f0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    63f4:	2a0a      	cmp	r2, #10
    63f6:	d101      	bne.n	63fc <ProcesInt+0x19c>
		kat = kat_podgrzewanie;
    63f8:	4b40      	ldr	r3, [pc, #256]	; (64fc <ProcesInt+0x29c>)
    63fa:	e008      	b.n	640e <ProcesInt+0x1ae>
	else if (p_stanprocesu == ETPROC_ZGRZEWANIE_ZGRZEWANIE)
    63fc:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    6400:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
    6404:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    6408:	2a0c      	cmp	r2, #12
    640a:	d104      	bne.n	6416 <ProcesInt+0x1b6>
		kat = kat_zgrzewanie;
    640c:	4b3c      	ldr	r3, [pc, #240]	; (6500 <ProcesInt+0x2a0>)
    640e:	881a      	ldrh	r2, [r3, #0]
    6410:	4b3c      	ldr	r3, [pc, #240]	; (6504 <ProcesInt+0x2a4>)
    6412:	b292      	uxth	r2, r2
    6414:	e00e      	b.n	6434 <ProcesInt+0x1d4>
	else if (p_stanprocesu == ETPROC_ZGRZEWANIE_DOGRZEWANIE)
    6416:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    641a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
    641e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    6422:	2b0f      	cmp	r3, #15
		kat = kat_dogrzewanie;
    6424:	bf08      	it	eq
    6426:	4a38      	ldreq	r2, [pc, #224]	; (6508 <ProcesInt+0x2a8>)
    6428:	4b36      	ldr	r3, [pc, #216]	; (6504 <ProcesInt+0x2a4>)
    642a:	bf0a      	itet	eq
    642c:	8812      	ldrheq	r2, [r2, #0]
	else
		kat = 0xffff;
    642e:	f04f 32ff 	movne.w	r2, #4294967295
	if (p_stanprocesu == ETPROC_ZGRZEWANIE_PODGRZEWANIE)
		kat = kat_podgrzewanie;
	else if (p_stanprocesu == ETPROC_ZGRZEWANIE_ZGRZEWANIE)
		kat = kat_zgrzewanie;
	else if (p_stanprocesu == ETPROC_ZGRZEWANIE_DOGRZEWANIE)
		kat = kat_dogrzewanie;
    6432:	b292      	uxtheq	r2, r2
	else
		kat = 0xffff;
    6434:	801a      	strh	r2, [r3, #0]

	//
	// Zapon tyrystorw
	//
	if (time_1 == false && time_index >= kat && z_pradem && p_gotowa
    6436:	4b24      	ldr	r3, [pc, #144]	; (64c8 <ProcesInt+0x268>)
    6438:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
    643c:	bb42      	cbnz	r2, 6490 <ProcesInt+0x230>
    643e:	4a20      	ldr	r2, [pc, #128]	; (64c0 <ProcesInt+0x260>)
    6440:	4930      	ldr	r1, [pc, #192]	; (6504 <ProcesInt+0x2a4>)
    6442:	8812      	ldrh	r2, [r2, #0]
    6444:	8809      	ldrh	r1, [r1, #0]
    6446:	4291      	cmp	r1, r2
    6448:	d822      	bhi.n	6490 <ProcesInt+0x230>
    644a:	7c1b      	ldrb	r3, [r3, #16]
    644c:	b303      	cbz	r3, 6490 <ProcesInt+0x230>
    644e:	4b1d      	ldr	r3, [pc, #116]	; (64c4 <ProcesInt+0x264>)
    6450:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
    6454:	f012 0f01 	tst.w	r2, #1
    6458:	d01a      	beq.n	6490 <ProcesInt+0x230>
			&& (p_stanprocesu == ETPROC_ZGRZEWANIE_DOGRZEWANIE || p_stanprocesu
    645a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    645e:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
    6462:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
		kat = 0xffff;

	//
	// Zapon tyrystorw
	//
	if (time_1 == false && time_index >= kat && z_pradem && p_gotowa
    6466:	2a0f      	cmp	r2, #15
    6468:	d00f      	beq.n	648a <ProcesInt+0x22a>
			&& (p_stanprocesu == ETPROC_ZGRZEWANIE_DOGRZEWANIE || p_stanprocesu
    646a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    646e:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
    6472:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
		kat = 0xffff;

	//
	// Zapon tyrystorw
	//
	if (time_1 == false && time_index >= kat && z_pradem && p_gotowa
    6476:	2a0a      	cmp	r2, #10
    6478:	d007      	beq.n	648a <ProcesInt+0x22a>
			&& (p_stanprocesu == ETPROC_ZGRZEWANIE_DOGRZEWANIE || p_stanprocesu
					== ETPROC_ZGRZEWANIE_PODGRZEWANIE || p_stanprocesu
    647a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    647e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
    6482:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
		kat = 0xffff;

	//
	// Zapon tyrystorw
	//
	if (time_1 == false && time_index >= kat && z_pradem && p_gotowa
    6486:	2b0c      	cmp	r3, #12
    6488:	d102      	bne.n	6490 <ProcesInt+0x230>
			&& (p_stanprocesu == ETPROC_ZGRZEWANIE_DOGRZEWANIE || p_stanprocesu
					== ETPROC_ZGRZEWANIE_PODGRZEWANIE || p_stanprocesu
					== ETPROC_ZGRZEWANIE_ZGRZEWANIE))
	{
		P_Impuls(true);
    648a:	2001      	movs	r0, #1
    648c:	f7fe fbc2 	bl	4c14 <P_Impuls>
	}

	// Wylaczenie tyrystorow
	if (time_index >= INDEX_1000 + IMPULS_TIME)
    6490:	4b0b      	ldr	r3, [pc, #44]	; (64c0 <ProcesInt+0x260>)
    6492:	881b      	ldrh	r3, [r3, #0]
    6494:	2bb8      	cmp	r3, #184	; 0xb8
    6496:	d902      	bls.n	649e <ProcesInt+0x23e>
	{
		P_Impuls(false);
    6498:	2000      	movs	r0, #0
    649a:	f7fe fbbb 	bl	4c14 <P_Impuls>
	}

	//
	// Obsuga RSow
	//
	Uart0_GetBytes();
    649e:	f7fa fd49 	bl	f34 <Uart0_GetBytes>
	Uart1_GetBytes();
    64a2:	f7fa fd1b 	bl	edc <Uart1_GetBytes>
	Uart2_GetBytes();
    64a6:	f7fa fced 	bl	e84 <Uart2_GetBytes>

	// Obsluga rozkazw z Modbusa
	//
	Rozkaz();
    64aa:	f7fe fcf3 	bl	4e94 <Rozkaz>
	//p_test1 = mess1 - us;

	//
	// Semafor dla ptli gwnej
	//
	semaphore = false;
    64ae:	4b17      	ldr	r3, [pc, #92]	; (650c <ProcesInt+0x2ac>)
    64b0:	2200      	movs	r2, #0
    64b2:	701a      	strb	r2, [r3, #0]
}
    64b4:	bd08      	pop	{r3, pc}
    64b6:	bf00      	nop
    64b8:	40030000 	.word	0x40030000
    64bc:	2000268c 	.word	0x2000268c
    64c0:	20002510 	.word	0x20002510
    64c4:	20000ee4 	.word	0x20000ee4
    64c8:	2000012c 	.word	0x2000012c
    64cc:	2000176c 	.word	0x2000176c
    64d0:	20001f18 	.word	0x20001f18
    64d4:	20001f10 	.word	0x20001f10
    64d8:	20002166 	.word	0x20002166
    64dc:	20001f20 	.word	0x20001f20
    64e0:	20002688 	.word	0x20002688
    64e4:	200022d0 	.word	0x200022d0
    64e8:	2000215e 	.word	0x2000215e
    64ec:	2000169c 	.word	0x2000169c
    64f0:	200016a0 	.word	0x200016a0
    64f4:	2000251c 	.word	0x2000251c
    64f8:	20001f14 	.word	0x20001f14
    64fc:	200022d4 	.word	0x200022d4
    6500:	20002160 	.word	0x20002160
    6504:	20001698 	.word	0x20001698
    6508:	20001f00 	.word	0x20001f00
    650c:	20000128 	.word	0x20000128

00006510 <SynchroInt>:

//*****************************************************************************
// Przerwanie od wejcia synchronizujcego
//*****************************************************************************
void SynchroInt(void)
{
    6510:	b570      	push	{r4, r5, r6, lr}

	//P_FK(true);

	GPIOPinIntClear(GPIO_PORTD_BASE, GPIO_PIN_0);

	image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
    6512:	4c2e      	ldr	r4, [pc, #184]	; (65cc <SynchroInt+0xbc>)
	// FK na testy
	//

	//P_FK(true);

	GPIOPinIntClear(GPIO_PORTD_BASE, GPIO_PIN_0);
    6514:	2101      	movs	r1, #1
    6516:	482e      	ldr	r0, [pc, #184]	; (65d0 <SynchroInt+0xc0>)
    6518:	f000 fcc9 	bl	6eae <GPIOPinIntClear>

	image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
    651c:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
    6520:	f894 2033 	ldrb.w	r2, [r4, #51]	; 0x33
    6524:	f894 1032 	ldrb.w	r1, [r4, #50]	; 0x32
    6528:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    652c:	3301      	adds	r3, #1
    652e:	b29b      	uxth	r3, r3
    6530:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    6534:	f884 2032 	strb.w	r2, [r4, #50]	; 0x32
    6538:	0a1b      	lsrs	r3, r3, #8
    653a:	f894 2033 	ldrb.w	r2, [r4, #51]	; 0x33
    653e:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
	image.sm[SM_INDEX] = time_index;
    6542:	4b24      	ldr	r3, [pc, #144]	; (65d4 <SynchroInt+0xc4>)

	//P_FK(true);

	GPIOPinIntClear(GPIO_PORTD_BASE, GPIO_PIN_0);

	image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
    6544:	2600      	movs	r6, #0
	image.sm[SM_INDEX] = time_index;
    6546:	881a      	ldrh	r2, [r3, #0]
	time_index = 0;
	time_0 = false;
    6548:	4d23      	ldr	r5, [pc, #140]	; (65d8 <SynchroInt+0xc8>)
	//P_FK(true);

	GPIOPinIntClear(GPIO_PORTD_BASE, GPIO_PIN_0);

	image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
	image.sm[SM_INDEX] = time_index;
    654a:	b292      	uxth	r2, r2
    654c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    6550:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
    6554:	0a12      	lsrs	r2, r2, #8
    6556:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    655a:	f894 1035 	ldrb.w	r1, [r4, #53]	; 0x35
	synchro_jest = true;

	//
	// Wyczamy zapon tyrystorw - dadatkowo dla bezpieczenstwa
	//
	P_Impuls_Hard(false);
    655e:	4630      	mov	r0, r6
	//P_FK(true);

	GPIOPinIntClear(GPIO_PORTD_BASE, GPIO_PIN_0);

	image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
	image.sm[SM_INDEX] = time_index;
    6560:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
	time_index = 0;
    6564:	801e      	strh	r6, [r3, #0]
	time_0 = false;
	time_1 = false;

	synchro_jest = true;
    6566:	2301      	movs	r3, #1
    6568:	f885 3062 	strb.w	r3, [r5, #98]	; 0x62
	GPIOPinIntClear(GPIO_PORTD_BASE, GPIO_PIN_0);

	image.sm[SM_LICZNIK_PRZERWAN_SYNC]++;
	image.sm[SM_INDEX] = time_index;
	time_index = 0;
	time_0 = false;
    656c:	f885 6063 	strb.w	r6, [r5, #99]	; 0x63
	time_1 = false;
    6570:	f885 6064 	strb.w	r6, [r5, #100]	; 0x64
	synchro_jest = true;

	//
	// Wyczamy zapon tyrystorw - dadatkowo dla bezpieczenstwa
	//
	P_Impuls_Hard(false);
    6574:	f7ff fba4 	bl	5cc0 <P_Impuls_Hard>
	P_Impuls(false);
    6578:	4630      	mov	r0, r6
    657a:	f7fe fb4b 	bl	4c14 <P_Impuls>

	//
	// Testy sycnhro
	//

	if (image.sm[SM_INDEX] > sync_long)
    657e:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
    6582:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
	//
	// Wyczamy zapon tyrystorw - dadatkowo dla bezpieczenstwa
	//
	P_Impuls_Hard(false);
	P_Impuls(false);
	impuls = 0;
    6586:	f885 6065 	strb.w	r6, [r5, #101]	; 0x65

	//
	// Testy sycnhro
	//

	if (image.sm[SM_INDEX] > sync_long)
    658a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    658e:	f8b5 2068 	ldrh.w	r2, [r5, #104]	; 0x68
    6592:	429a      	cmp	r2, r3
    6594:	d207      	bcs.n	65a6 <SynchroInt+0x96>
		sync_long = image.sm[SM_INDEX];
    6596:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
    659a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
    659e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    65a2:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68

	if (image.sm[SM_INDEX] < sync_short)
    65a6:	4b09      	ldr	r3, [pc, #36]	; (65cc <SynchroInt+0xbc>)
    65a8:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
    65ac:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
    65b0:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
    65b4:	4a09      	ldr	r2, [pc, #36]	; (65dc <SynchroInt+0xcc>)
    65b6:	8850      	ldrh	r0, [r2, #2]
    65b8:	4288      	cmp	r0, r1
    65ba:	d906      	bls.n	65ca <SynchroInt+0xba>
		sync_short = image.sm[SM_INDEX];
    65bc:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
    65c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
    65c4:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
    65c8:	8053      	strh	r3, [r2, #2]
    65ca:	bd70      	pop	{r4, r5, r6, pc}
    65cc:	20000ee4 	.word	0x20000ee4
    65d0:	40007000 	.word	0x40007000
    65d4:	20002510 	.word	0x20002510
    65d8:	2000012c 	.word	0x2000012c
    65dc:	2000011e 	.word	0x2000011e

000065e0 <ProcesInit>:

//*****************************************************************************
// Inicjacja przerwa procesowych
//*****************************************************************************
void ProcesInit(void)
{
    65e0:	b510      	push	{r4, lr}
	//
	// Inicjacja Timera0
	// Podstawowy Timer do obsugi procesu
	// 2500 - ilo cykli na przerwanie 50.000.000 Hz / 2500 = 20 kHz = 200 przerwa na jeden pokres
	//
	SysCtlPeripheralEnable(SYSCTL_PERIPH_TIMER0);
    65e2:	481e      	ldr	r0, [pc, #120]	; (665c <ProcesInit+0x7c>)
    65e4:	f000 fffe 	bl	75e4 <SysCtlPeripheralEnable>
	TimerConfigure(TIMER0_BASE, TIMER_CFG_32_BIT_PER);
    65e8:	2102      	movs	r1, #2
    65ea:	481d      	ldr	r0, [pc, #116]	; (6660 <ProcesInit+0x80>)
    65ec:	f001 fbe2 	bl	7db4 <TimerConfigure>
	TimerLoadSet(TIMER0_BASE, TIMER_A, PROCES_INT);
    65f0:	f640 12c4 	movw	r2, #2500	; 0x9c4
    65f4:	21ff      	movs	r1, #255	; 0xff
    65f6:	481a      	ldr	r0, [pc, #104]	; (6660 <ProcesInit+0x80>)
    65f8:	f001 fc43 	bl	7e82 <TimerLoadSet>
	IntEnable(INT_TIMER0A);
    65fc:	2023      	movs	r0, #35	; 0x23
    65fe:	f000 fdcb 	bl	7198 <IntEnable>
	TimerIntEnable(TIMER0_BASE, TIMER_TIMA_TIMEOUT);
    6602:	2101      	movs	r1, #1
    6604:	4816      	ldr	r0, [pc, #88]	; (6660 <ProcesInit+0x80>)
    6606:	f001 fc5d 	bl	7ec4 <TimerIntEnable>
	TimerEnable(TIMER0_BASE, TIMER_A);
    660a:	21ff      	movs	r1, #255	; 0xff
    660c:	4814      	ldr	r0, [pc, #80]	; (6660 <ProcesInit+0x80>)
    660e:	f001 fbbf 	bl	7d90 <TimerEnable>

	//
	// Inicjacja Timera1
	// Timer do obliczania czasw
	//
	SysCtlPeripheralEnable(SYSCTL_PERIPH_TIMER1);
    6612:	4814      	ldr	r0, [pc, #80]	; (6664 <ProcesInit+0x84>)
    6614:	f000 ffe6 	bl	75e4 <SysCtlPeripheralEnable>
	TimerConfigure(TIMER1_BASE, TIMER_CFG_16_BIT_PAIR | TIMER_CFG_A_PERIODIC);
    6618:	4813      	ldr	r0, [pc, #76]	; (6668 <ProcesInit+0x88>)
    661a:	4914      	ldr	r1, [pc, #80]	; (666c <ProcesInit+0x8c>)
    661c:	f001 fbca 	bl	7db4 <TimerConfigure>
	TimerPrescaleSet(TIMER1_BASE, TIMER_A, 50);
    6620:	21ff      	movs	r1, #255	; 0xff
    6622:	2232      	movs	r2, #50	; 0x32
    6624:	4810      	ldr	r0, [pc, #64]	; (6668 <ProcesInit+0x88>)
    6626:	f001 fc1e 	bl	7e66 <TimerPrescaleSet>
	TimerLoadSet(TIMER1_BASE, TIMER_A, 0xffff);
    662a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    662e:	21ff      	movs	r1, #255	; 0xff
    6630:	480d      	ldr	r0, [pc, #52]	; (6668 <ProcesInit+0x88>)
    6632:	f001 fc26 	bl	7e82 <TimerLoadSet>
	TimerEnable(TIMER1_BASE, TIMER_A);
    6636:	21ff      	movs	r1, #255	; 0xff
    6638:	480b      	ldr	r0, [pc, #44]	; (6668 <ProcesInit+0x88>)
    663a:	f001 fba9 	bl	7d90 <TimerEnable>

	//
	// Inicjacja przaerwania od wejcia synchronizujego
	//
	GPIOPinIntEnable(GPIO_PORTD_BASE, GPIO_PIN_0);
    663e:	2101      	movs	r1, #1
    6640:	480b      	ldr	r0, [pc, #44]	; (6670 <ProcesInit+0x90>)
    6642:	f000 fc20 	bl	6e86 <GPIOPinIntEnable>
	GPIOIntTypeSet(GPIO_PORTD_BASE, GPIO_PIN_0, GPIO_FALLING_EDGE);
    6646:	480a      	ldr	r0, [pc, #40]	; (6670 <ProcesInit+0x90>)
    6648:	2101      	movs	r1, #1
    664a:	2200      	movs	r2, #0
    664c:	f000 fb20 	bl	6c90 <GPIOIntTypeSet>
	IntEnable(INT_GPIOD);
    6650:	2013      	movs	r0, #19
}
    6652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	//
	// Inicjacja przaerwania od wejcia synchronizujego
	//
	GPIOPinIntEnable(GPIO_PORTD_BASE, GPIO_PIN_0);
	GPIOIntTypeSet(GPIO_PORTD_BASE, GPIO_PIN_0, GPIO_FALLING_EDGE);
	IntEnable(INT_GPIOD);
    6656:	f000 bd9f 	b.w	7198 <IntEnable>
    665a:	bf00      	nop
    665c:	10100001 	.word	0x10100001
    6660:	40030000 	.word	0x40030000
    6664:	10100002 	.word	0x10100002
    6668:	40031000 	.word	0x40031000
    666c:	04000002 	.word	0x04000002
    6670:	40007000 	.word	0x40007000
    6674:	f3af 8000 	nop.w

00006678 <QEI_Init>:
//*****************************************************************************
// Funkcja konfigurujca enkoder 0
//*****************************************************************************

void QEI_Init()
{
    6678:	b510      	push	{r4, lr}
	SysCtlPeripheralEnable(SYSCTL_PERIPH_QEI0);
    667a:	480d      	ldr	r0, [pc, #52]	; (66b0 <QEI_Init+0x38>)
    667c:	f000 ffb2 	bl	75e4 <SysCtlPeripheralEnable>

	// IN_00 X4.01 IDX0
	GPIOPinTypeQEI(GPIO_PORTD_BASE, GPIO_PIN_0);
    6680:	2101      	movs	r1, #1
    6682:	480c      	ldr	r0, [pc, #48]	; (66b4 <QEI_Init+0x3c>)
    6684:	f000 fc84 	bl	6f90 <GPIOPinTypeQEI>
	// IN_01 X4.02 PHA0
	GPIOPinTypeQEI(GPIO_PORTC_BASE, GPIO_PIN_4);
    6688:	2110      	movs	r1, #16
    668a:	480b      	ldr	r0, [pc, #44]	; (66b8 <QEI_Init+0x40>)
    668c:	f000 fc80 	bl	6f90 <GPIOPinTypeQEI>
	// IN_02 X4.03 PHB0
	GPIOPinTypeQEI(GPIO_PORTF_BASE, GPIO_PIN_0);
    6690:	2101      	movs	r1, #1
    6692:	480a      	ldr	r0, [pc, #40]	; (66bc <QEI_Init+0x44>)
    6694:	f000 fc7c 	bl	6f90 <GPIOPinTypeQEI>

	QEIConfigure(QEI0_BASE, (QEI_CONFIG_CAPTURE_A_B | QEI_CONFIG_RESET_IDX
    6698:	4809      	ldr	r0, [pc, #36]	; (66c0 <QEI_Init+0x48>)
    669a:	2118      	movs	r1, #24
    669c:	f240 32e7 	movw	r2, #999	; 0x3e7
    66a0:	f000 fe56 	bl	7350 <QEIConfigure>
			| QEI_CONFIG_QUADRATURE | QEI_CONFIG_NO_SWAP), 999);

	QEIEnable(QEI0_BASE);
    66a4:	4806      	ldr	r0, [pc, #24]	; (66c0 <QEI_Init+0x48>)
}
    66a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GPIOPinTypeQEI(GPIO_PORTF_BASE, GPIO_PIN_0);

	QEIConfigure(QEI0_BASE, (QEI_CONFIG_CAPTURE_A_B | QEI_CONFIG_RESET_IDX
			| QEI_CONFIG_QUADRATURE | QEI_CONFIG_NO_SWAP), 999);

	QEIEnable(QEI0_BASE);
    66aa:	f000 be47 	b.w	733c <QEIEnable>
    66ae:	bf00      	nop
    66b0:	10000100 	.word	0x10000100
    66b4:	40007000 	.word	0x40007000
    66b8:	40006000 	.word	0x40006000
    66bc:	40025000 	.word	0x40025000
    66c0:	4002c000 	.word	0x4002c000

000066c4 <IntDefaultHandler>:
// interrupt.  This simply enters an infinite loop, preserving the system state
// for examination by a debugger.
//
//*****************************************************************************
static void IntDefaultHandler(void)
{
    66c4:	b508      	push	{r3, lr}
	//
	// Go into an infinite loop.
	//
	LedOn();
    66c6:	f7fb f801 	bl	16cc <LedOn>
	Uart0_SendString("\nIntDefault ISR!\n");
    66ca:	4805      	ldr	r0, [pc, #20]	; (66e0 <IntDefaultHandler+0x1c>)
    66cc:	f7fa fc7e 	bl	fcc <Uart0_SendString>
	Uart1_SendString("\nIntDefault ISR!\n");
    66d0:	4803      	ldr	r0, [pc, #12]	; (66e0 <IntDefaultHandler+0x1c>)
    66d2:	f7fa fcc7 	bl	1064 <Uart1_SendString>
	Uart2_SendString("\nIntDefault ISR!\n");
    66d6:	4802      	ldr	r0, [pc, #8]	; (66e0 <IntDefaultHandler+0x1c>)
    66d8:	f7fa fc58 	bl	f8c <Uart2_SendString>
    66dc:	e7fe      	b.n	66dc <IntDefaultHandler+0x18>
    66de:	bf00      	nop
    66e0:	000094ff 	.word	0x000094ff

000066e4 <FaultISR>:
// interrupt.  This simply enters an infinite loop, preserving the system state
// for examination by a debugger.
//
//*****************************************************************************
static void FaultISR(void)
{
    66e4:	b508      	push	{r3, lr}
	//
	// Enter an infinite loop.
	//
	LedOn();
    66e6:	f7fa fff1 	bl	16cc <LedOn>
	Uart0_SendString("\nFault ISR!\n");
    66ea:	4805      	ldr	r0, [pc, #20]	; (6700 <FaultISR+0x1c>)
    66ec:	f7fa fc6e 	bl	fcc <Uart0_SendString>
	Uart1_SendString("\nFault ISR!\n");
    66f0:	4803      	ldr	r0, [pc, #12]	; (6700 <FaultISR+0x1c>)
    66f2:	f7fa fcb7 	bl	1064 <Uart1_SendString>
	Uart2_SendString("\nFault ISR!\n");
    66f6:	4802      	ldr	r0, [pc, #8]	; (6700 <FaultISR+0x1c>)
    66f8:	f7fa fc48 	bl	f8c <Uart2_SendString>
    66fc:	e7fe      	b.n	66fc <FaultISR+0x18>
    66fe:	bf00      	nop
    6700:	00009511 	.word	0x00009511

00006704 <NmiSR>:
// simply enters an infinite loop, preserving the system state for examination
// by a debugger.
//
//*****************************************************************************
static void NmiSR(void)
{
    6704:	b508      	push	{r3, lr}
	//
	// Enter an infinite loop.
	//
	LedOn();
    6706:	f7fa ffe1 	bl	16cc <LedOn>
	Uart0_SendString("\nNMI ISR!\n");
    670a:	4805      	ldr	r0, [pc, #20]	; (6720 <NmiSR+0x1c>)
    670c:	f7fa fc5e 	bl	fcc <Uart0_SendString>
	Uart1_SendString("\nNMI ISR!\n");
    6710:	4803      	ldr	r0, [pc, #12]	; (6720 <NmiSR+0x1c>)
    6712:	f7fa fca7 	bl	1064 <Uart1_SendString>
	Uart2_SendString("\nNMI ISR!\n");
    6716:	4802      	ldr	r0, [pc, #8]	; (6720 <NmiSR+0x1c>)
    6718:	f7fa fc38 	bl	f8c <Uart2_SendString>
    671c:	e7fe      	b.n	671c <NmiSR+0x18>
    671e:	bf00      	nop
    6720:	0000951e 	.word	0x0000951e

00006724 <ResetISR>:
// resetting the bits in that register) are left solely in the hands of the
// application.
//
//*****************************************************************************
static void ResetISR(void)
{
    6724:	2300      	movs	r3, #0

	//
	// Copy the data segment initializers from flash to SRAM.
	//
	pulSrc = &_etext;
	for (pulDest = &_data; pulDest < &_edata;)
    6726:	e003      	b.n	6730 <ResetISR+0xc>
	{
		*pulDest++ = *pulSrc++;
    6728:	4909      	ldr	r1, [pc, #36]	; (6750 <zero_loop+0xe>)
    672a:	5859      	ldr	r1, [r3, r1]
    672c:	5099      	str	r1, [r3, r2]
    672e:	3304      	adds	r3, #4

	//
	// Copy the data segment initializers from flash to SRAM.
	//
	pulSrc = &_etext;
	for (pulDest = &_data; pulDest < &_edata;)
    6730:	4a08      	ldr	r2, [pc, #32]	; (6754 <zero_loop+0x12>)
    6732:	4909      	ldr	r1, [pc, #36]	; (6758 <zero_loop+0x16>)
    6734:	1898      	adds	r0, r3, r2
    6736:	4288      	cmp	r0, r1
    6738:	d3f6      	bcc.n	6728 <ResetISR+0x4>

	//
	// Zero fill the bss segment.  This is done with inline assembly since this
	// will clear the value of pulDest if it is not kept in a register.
	//
	__asm("    ldr     r0, =_bss\n"
    673a:	4808      	ldr	r0, [pc, #32]	; (675c <zero_loop+0x1a>)
    673c:	4908      	ldr	r1, [pc, #32]	; (6760 <zero_loop+0x1e>)
    673e:	f04f 0200 	mov.w	r2, #0

00006742 <zero_loop>:
    6742:	4288      	cmp	r0, r1
    6744:	bfb8      	it	lt
    6746:	f840 2b04 	strlt.w	r2, [r0], #4
    674a:	dbfa      	blt.n	6742 <zero_loop>
			"        blt     zero_loop");

	//
	// Call the application's entry point.
	//
	main();
    674c:	f7fb be12 	b.w	2374 <main>
    6750:	00009678 	.word	0x00009678
    6754:	20000000 	.word	0x20000000
    6758:	20000124 	.word	0x20000124
    675c:	20000124 	.word	0x20000124
    6760:	20002690 	.word	0x20002690

00006764 <ftoa>:
//*****************************************************************************
// Funkcje narzdziowe
//*****************************************************************************

void ftoa(float f, char *buf)
{
    6764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6768:	460f      	mov	r7, r1
	int pos = 0, ix, dp, num;
	if (f < 0)
    676a:	2100      	movs	r1, #0
//*****************************************************************************
// Funkcje narzdziowe
//*****************************************************************************

void ftoa(float f, char *buf)
{
    676c:	4604      	mov	r4, r0
	int pos = 0, ix, dp, num;
	if (f < 0)
    676e:	f002 fc6b 	bl	9048 <__aeabi_fcmplt>
    6772:	b908      	cbnz	r0, 6778 <ftoa+0x14>
    6774:	2500      	movs	r5, #0
    6776:	e004      	b.n	6782 <ftoa+0x1e>
	{
		buf[pos++] = '-';
    6778:	232d      	movs	r3, #45	; 0x2d
    677a:	703b      	strb	r3, [r7, #0]
		f = -f;
    677c:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
    6780:	2501      	movs	r5, #1
    6782:	2600      	movs	r6, #0
	}
	dp = 0;
	while (f >= 10.0)
    6784:	e005      	b.n	6792 <ftoa+0x2e>
	{
		f = f / 10.0;
    6786:	4620      	mov	r0, r4
    6788:	4918      	ldr	r1, [pc, #96]	; (67ec <ftoa+0x88>)
    678a:	f002 fb73 	bl	8e74 <__aeabi_fdiv>
		dp++;
    678e:	3601      	adds	r6, #1
		f = -f;
	}
	dp = 0;
	while (f >= 10.0)
	{
		f = f / 10.0;
    6790:	4604      	mov	r4, r0
	{
		buf[pos++] = '-';
		f = -f;
	}
	dp = 0;
	while (f >= 10.0)
    6792:	4620      	mov	r0, r4
    6794:	4915      	ldr	r1, [pc, #84]	; (67ec <ftoa+0x88>)
    6796:	f002 fc6b 	bl	9070 <__aeabi_fcmpge>
    679a:	2800      	cmp	r0, #0
    679c:	d1f3      	bne.n	6786 <ftoa+0x22>
    679e:	f04f 0801 	mov.w	r8, #1
		f = f / 10.0;
		dp++;
	}
	for (ix = 1; ix < 8; ix++)
	{
		num = f;
    67a2:	4620      	mov	r0, r4
    67a4:	f002 fc78 	bl	9098 <__aeabi_f2iz>
		f = f - num;
		if (num > 9)
    67a8:	2809      	cmp	r0, #9
    67aa:	f105 0301 	add.w	r3, r5, #1
    67ae:	dd01      	ble.n	67b4 <ftoa+0x50>
			buf[pos++] = '#';
    67b0:	2223      	movs	r2, #35	; 0x23
    67b2:	e001      	b.n	67b8 <ftoa+0x54>
		else
			buf[pos++] = '0' + num;
    67b4:	f100 0230 	add.w	r2, r0, #48	; 0x30
    67b8:	557a      	strb	r2, [r7, r5]
    67ba:	461d      	mov	r5, r3
		if (dp == 0)
    67bc:	b916      	cbnz	r6, 67c4 <ftoa+0x60>
			buf[pos++] = '.';
    67be:	222e      	movs	r2, #46	; 0x2e
    67c0:	54fa      	strb	r2, [r7, r3]
    67c2:	1c5d      	adds	r5, r3, #1
	while (f >= 10.0)
	{
		f = f / 10.0;
		dp++;
	}
	for (ix = 1; ix < 8; ix++)
    67c4:	f108 0801 	add.w	r8, r8, #1
    67c8:	f1b8 0f08 	cmp.w	r8, #8
    67cc:	d00b      	beq.n	67e6 <ftoa+0x82>
	{
		num = f;
		f = f - num;
    67ce:	f002 fa49 	bl	8c64 <__aeabi_i2f>
    67d2:	4601      	mov	r1, r0
    67d4:	4620      	mov	r0, r4
    67d6:	f002 f98f 	bl	8af8 <__aeabi_fsub>
			buf[pos++] = '#';
		else
			buf[pos++] = '0' + num;
		if (dp == 0)
			buf[pos++] = '.';
		f = f * 10.0;
    67da:	4904      	ldr	r1, [pc, #16]	; (67ec <ftoa+0x88>)
    67dc:	f002 fa96 	bl	8d0c <__aeabi_fmul>
		dp--;
    67e0:	3e01      	subs	r6, #1
			buf[pos++] = '#';
		else
			buf[pos++] = '0' + num;
		if (dp == 0)
			buf[pos++] = '.';
		f = f * 10.0;
    67e2:	4604      	mov	r4, r0
    67e4:	e7dd      	b.n	67a2 <ftoa+0x3e>
    67e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    67ea:	bf00      	nop
    67ec:	41200000 	.word	0x41200000

000067f0 <Delay>:
		dp--;
	}
}

unsigned long Delay(unsigned long in)
{
    67f0:	2300      	movs	r3, #0
    67f2:	461a      	mov	r2, r3
    67f4:	4619      	mov	r1, r3
	unsigned long x, i;

	x = 0;

	for (i = 0; i < in; i++)
    67f6:	e002      	b.n	67fe <Delay+0xe>
    67f8:	4619      	mov	r1, r3
    67fa:	3201      	adds	r2, #1
    67fc:	3317      	adds	r3, #23
    67fe:	4282      	cmp	r2, r0
    6800:	d3fa      	bcc.n	67f8 <Delay+0x8>
	{
		x = i * 23;
	}

	return x;
}
    6802:	4608      	mov	r0, r1
    6804:	4770      	bx	lr

00006806 <TickRead>:

unsigned long TickRead(void)
{
	unsigned long t;

	t = tick;
    6806:	4b01      	ldr	r3, [pc, #4]	; (680c <TickRead+0x6>)
    6808:	6818      	ldr	r0, [r3, #0]
	return (t);
}
    680a:	4770      	bx	lr
    680c:	2000268c 	.word	0x2000268c

00006810 <TickElapsed>:

unsigned long TickRead(void)
{
	unsigned long t;

	t = tick;
    6810:	4b01      	ldr	r3, [pc, #4]	; (6818 <TickElapsed+0x8>)
    6812:	681b      	ldr	r3, [r3, #0]
}

unsigned long TickElapsed(unsigned long count)
{
	return (TickRead() - count);
}
    6814:	1a18      	subs	r0, r3, r0
    6816:	4770      	bx	lr
    6818:	2000268c 	.word	0x2000268c

0000681c <TickWait>:

void TickWait(unsigned long count)
{
    681c:	b538      	push	{r3, r4, r5, lr}

unsigned long TickRead(void)
{
	unsigned long t;

	t = tick;
    681e:	4b04      	ldr	r3, [pc, #16]	; (6830 <TickWait+0x14>)
{
	return (TickRead() - count);
}

void TickWait(unsigned long count)
{
    6820:	4605      	mov	r5, r0

unsigned long TickRead(void)
{
	unsigned long t;

	t = tick;
    6822:	681c      	ldr	r4, [r3, #0]
{
	unsigned long start_count;

	start_count = TickRead();

	while (TickElapsed(start_count) <= count)
    6824:	4620      	mov	r0, r4
    6826:	f7ff fff3 	bl	6810 <TickElapsed>
    682a:	42a8      	cmp	r0, r5
    682c:	d9fa      	bls.n	6824 <TickWait+0x8>
	{
	}
}
    682e:	bd38      	pop	{r3, r4, r5, pc}
    6830:	2000268c 	.word	0x2000268c

00006834 <QuickTickRead>:

unsigned long QuickTickRead(void)
{
	unsigned long t;

	t = SysTickValueGet();
    6834:	f001 ba8e 	b.w	7d54 <SysTickValueGet>

00006838 <QuickTickElapsed>:
	return (t);
}

unsigned long QuickTickElapsed(unsigned long count)
{
    6838:	b510      	push	{r4, lr}
    683a:	4604      	mov	r4, r0
	return (count - QuickTickRead()) / 50;
    683c:	f7ff fffa 	bl	6834 <QuickTickRead>
}
    6840:	2332      	movs	r3, #50	; 0x32
	return (t);
}

unsigned long QuickTickElapsed(unsigned long count)
{
	return (count - QuickTickRead()) / 50;
    6842:	1a20      	subs	r0, r4, r0
}
    6844:	fbb0 f0f3 	udiv	r0, r0, r3
    6848:	bd10      	pop	{r4, pc}

0000684a <TickInit>:
// *****************************************************************************
// Obsuga tickw
// *****************************************************************************

void TickInit(void)
{
    684a:	b508      	push	{r3, lr}
	// Konfiguracja Tick'a
	//SysTickPeriodSet(50000); // 50000 cykli zegara = przeadowanie co 1 ms
	SysTickEnable();
    684c:	f001 fa56 	bl	7cfc <SysTickEnable>
	//SysTickIntEnable();
	tick = 0;
    6850:	4b01      	ldr	r3, [pc, #4]	; (6858 <TickInit+0xe>)
    6852:	2200      	movs	r2, #0
    6854:	601a      	str	r2, [r3, #0]
}
    6856:	bd08      	pop	{r3, pc}
    6858:	2000268c 	.word	0x2000268c

0000685c <ADCIntDisable>:
    ASSERT(ulSequenceNum < 4);

    //
    // Disable this sample sequence interrupt.
    //
    HWREG(ulBase + ADC_O_IM) &= ~(1 << ulSequenceNum);
    685c:	2201      	movs	r2, #1
    685e:	408a      	lsls	r2, r1
    6860:	6883      	ldr	r3, [r0, #8]
    6862:	ea23 0302 	bic.w	r3, r3, r2
    6866:	6083      	str	r3, [r0, #8]
}
    6868:	4770      	bx	lr

0000686a <ADCIntEnable>:
    ASSERT(ulSequenceNum < 4);

    //
    // Clear any outstanding interrupts on this sample sequence.
    //
    HWREG(ulBase + ADC_O_ISC) = 1 << ulSequenceNum;
    686a:	2301      	movs	r3, #1
    686c:	408b      	lsls	r3, r1
    686e:	60c3      	str	r3, [r0, #12]

    //
    // Enable this sample sequence interrupt.
    //
    HWREG(ulBase + ADC_O_IM) |= 1 << ulSequenceNum;
    6870:	6882      	ldr	r2, [r0, #8]
    6872:	4313      	orrs	r3, r2
    6874:	6083      	str	r3, [r0, #8]
}
    6876:	4770      	bx	lr

00006878 <ADCIntStatus>:

    //
    // Return either the interrupt status or the raw interrupt status as
    // requested.
    //
    if(bMasked)
    6878:	b13a      	cbz	r2, 688a <ADCIntStatus+0x12>
    {
        ulTemp = HWREG(ulBase + ADC_O_ISC) & (0x10001 << ulSequenceNum);
    687a:	68c3      	ldr	r3, [r0, #12]
    687c:	f04f 1001 	mov.w	r0, #65537	; 0x10001
    6880:	fa10 f101 	lsls.w	r1, r0, r1
    6884:	ea01 0003 	and.w	r0, r1, r3
    6888:	4770      	bx	lr
    }
    else
    {
        ulTemp = HWREG(ulBase + ADC_O_RIS) & (0x10000 | (1 << ulSequenceNum));
    688a:	6843      	ldr	r3, [r0, #4]
    688c:	2001      	movs	r0, #1
    688e:	4088      	lsls	r0, r1
    6890:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
    6894:	4018      	ands	r0, r3

        //
        // If the digital comparator status bit is set, reflect it to the
        // appropriate sequence bit.
        //
        if(ulTemp & 0x10000)
    6896:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    689a:	d007      	beq.n	68ac <ADCIntStatus+0x34>
        {
            ulTemp |= 0xF0000;
            ulTemp &= ~(0x10000 << ulSequenceNum);
    689c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    68a0:	fa13 f101 	lsls.w	r1, r3, r1
        // If the digital comparator status bit is set, reflect it to the
        // appropriate sequence bit.
        //
        if(ulTemp & 0x10000)
        {
            ulTemp |= 0xF0000;
    68a4:	f440 2070 	orr.w	r0, r0, #983040	; 0xf0000
            ulTemp &= ~(0x10000 << ulSequenceNum);
    68a8:	ea20 0001 	bic.w	r0, r0, r1

    //
    // Return the interrupt status
    //
    return(ulTemp);
}
    68ac:	4770      	bx	lr

000068ae <ADCIntClear>:
    ASSERT(ulSequenceNum < 4);

    //
    // Clear the interrupt.
    //
    HWREG(ulBase + ADC_O_ISC) = 1 << ulSequenceNum;
    68ae:	2301      	movs	r3, #1
    68b0:	408b      	lsls	r3, r1
    68b2:	60c3      	str	r3, [r0, #12]
}
    68b4:	4770      	bx	lr

000068b6 <ADCSequenceEnable>:
    ASSERT(ulSequenceNum < 4);

    //
    // Enable the specified sequence.
    //
    HWREG(ulBase + ADC_O_ACTSS) |= 1 << ulSequenceNum;
    68b6:	2201      	movs	r2, #1
    68b8:	408a      	lsls	r2, r1
    68ba:	6803      	ldr	r3, [r0, #0]
    68bc:	ea42 0303 	orr.w	r3, r2, r3
    68c0:	6003      	str	r3, [r0, #0]
}
    68c2:	4770      	bx	lr

000068c4 <ADCSequenceDisable>:
    ASSERT(ulSequenceNum < 4);

    //
    // Disable the specified sequences.
    //
    HWREG(ulBase + ADC_O_ACTSS) &= ~(1 << ulSequenceNum);
    68c4:	2201      	movs	r2, #1
    68c6:	408a      	lsls	r2, r1
    68c8:	6803      	ldr	r3, [r0, #0]
    68ca:	ea23 0302 	bic.w	r3, r3, r2
    68ce:	6003      	str	r3, [r0, #0]
}
    68d0:	4770      	bx	lr

000068d2 <ADCSequenceConfigure>:

    //
    // Set the trigger event for this sample sequence.
    //
    HWREG(ulBase + ADC_O_EMUX) = ((HWREG(ulBase + ADC_O_EMUX) &
                                   ~(0xf << ulSequenceNum)) |
    68d2:	0089      	lsls	r1, r1, #2
    ulSequenceNum *= 4;

    //
    // Set the trigger event for this sample sequence.
    //
    HWREG(ulBase + ADC_O_EMUX) = ((HWREG(ulBase + ADC_O_EMUX) &
    68d4:	f04f 0c0f 	mov.w	ip, #15
    68d8:	fa0c fc01 	lsl.w	ip, ip, r1
    68dc:	f002 020f 	and.w	r2, r2, #15
    68e0:	408a      	lsls	r2, r1
                                  ((ulTrigger & 0xf) << ulSequenceNum));

    //
    // Set the priority for this sample sequence.
    //
    HWREG(ulBase + ADC_O_SSPRI) = ((HWREG(ulBase + ADC_O_SSPRI) &
    68e2:	f003 0303 	and.w	r3, r3, #3
    68e6:	fa13 f101 	lsls.w	r1, r3, r1
//
//*****************************************************************************
void
ADCSequenceConfigure(unsigned long ulBase, unsigned long ulSequenceNum,
                     unsigned long ulTrigger, unsigned long ulPriority)
{
    68ea:	b510      	push	{r4, lr}
    ulSequenceNum *= 4;

    //
    // Set the trigger event for this sample sequence.
    //
    HWREG(ulBase + ADC_O_EMUX) = ((HWREG(ulBase + ADC_O_EMUX) &
    68ec:	6944      	ldr	r4, [r0, #20]
    68ee:	ea6f 0c0c 	mvn.w	ip, ip
    68f2:	ea0c 0404 	and.w	r4, ip, r4
    68f6:	4314      	orrs	r4, r2
    68f8:	6144      	str	r4, [r0, #20]
                                  ((ulTrigger & 0xf) << ulSequenceNum));

    //
    // Set the priority for this sample sequence.
    //
    HWREG(ulBase + ADC_O_SSPRI) = ((HWREG(ulBase + ADC_O_SSPRI) &
    68fa:	6a02      	ldr	r2, [r0, #32]
    68fc:	ea0c 0c02 	and.w	ip, ip, r2
    6900:	ea4c 0101 	orr.w	r1, ip, r1
    6904:	6201      	str	r1, [r0, #32]
                                    ~(0xf << ulSequenceNum)) |
                                   ((ulPriority & 0x3) << ulSequenceNum));
}
    6906:	bd10      	pop	{r4, pc}

00006908 <ADCSequenceStepConfigure>:

    //
    // Set the analog mux value for this step.
    //
    HWREG(ulBase + ADC_SSMUX) = ((HWREG(ulBase + ADC_SSMUX) &
                                  ~(0x0000000f << ulStep)) |
    6908:	0092      	lsls	r2, r2, #2
//
//*****************************************************************************
void
ADCSequenceStepConfigure(unsigned long ulBase, unsigned long ulSequenceNum,
                         unsigned long ulStep, unsigned long ulConfig)
{
    690a:	b570      	push	{r4, r5, r6, lr}
    ulStep *= 4;

    //
    // Set the analog mux value for this step.
    //
    HWREG(ulBase + ADC_SSMUX) = ((HWREG(ulBase + ADC_SSMUX) &
    690c:	250f      	movs	r5, #15
    690e:	4095      	lsls	r5, r2
    6910:	f003 060f 	and.w	r6, r3, #15
    6914:	4096      	lsls	r6, r2
           ((ulSequenceNum == 3) && (ulStep < 1)));

    //
    // Get the offset of the sequence to be configured.
    //
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);
    6916:	3102      	adds	r1, #2
    6918:	ea4f 1c41 	mov.w	ip, r1, lsl #5
    ulStep *= 4;

    //
    // Set the analog mux value for this step.
    //
    HWREG(ulBase + ADC_SSMUX) = ((HWREG(ulBase + ADC_SSMUX) &
    691c:	f85c 4000 	ldr.w	r4, [ip, r0]
    6920:	43ed      	mvns	r5, r5
    6922:	ea05 0404 	and.w	r4, r5, r4
    6926:	4334      	orrs	r4, r6
           ((ulSequenceNum == 3) && (ulStep < 1)));

    //
    // Get the offset of the sequence to be configured.
    //
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);
    6928:	eb0c 0100 	add.w	r1, ip, r0
    ulStep *= 4;

    //
    // Set the analog mux value for this step.
    //
    HWREG(ulBase + ADC_SSMUX) = ((HWREG(ulBase + ADC_SSMUX) &
    692c:	f84c 4000 	str.w	r4, [ip, r0]
                                 ((ulConfig & 0x0f) << ulStep));

    //
    // Set the control value for this step.
    //
    HWREG(ulBase + ADC_SSCTL) = ((HWREG(ulBase + ADC_SSCTL) &
    6930:	6848      	ldr	r0, [r1, #4]
    6932:	ea00 0c05 	and.w	ip, r0, r5
    6936:	f003 00f0 	and.w	r0, r3, #240	; 0xf0
    693a:	0900      	lsrs	r0, r0, #4
    693c:	4090      	lsls	r0, r2
                                 (((ulConfig & 0xf0) >> 4) << ulStep));

    //
    // Enable digital comparator if specified in the ulConfig bit-fields.
    //
    if(ulConfig & 0x000F0000)
    693e:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
                                 ((ulConfig & 0x0f) << ulStep));

    //
    // Set the control value for this step.
    //
    HWREG(ulBase + ADC_SSCTL) = ((HWREG(ulBase + ADC_SSCTL) &
    6942:	ea4c 0000 	orr.w	r0, ip, r0
    6946:	6048      	str	r0, [r1, #4]
                                 (((ulConfig & 0xf0) >> 4) << ulStep));

    //
    // Enable digital comparator if specified in the ulConfig bit-fields.
    //
    if(ulConfig & 0x000F0000)
    6948:	d00f      	beq.n	696a <ADCSequenceStepConfigure+0x62>
        //
        // Program the comparator for the specified step.
        //
        ulTemp = HWREG(ulBase + ADC_SSDC);
        ulTemp &= ~(0xF << ulStep);
        ulTemp |= (((ulConfig & 0x00070000) >> 16) << ulStep);
    694a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    694e:	0c1b      	lsrs	r3, r3, #16
    6950:	4093      	lsls	r3, r2
    if(ulConfig & 0x000F0000)
    {
        //
        // Program the comparator for the specified step.
        //
        ulTemp = HWREG(ulBase + ADC_SSDC);
    6952:	6948      	ldr	r0, [r1, #20]
        ulTemp &= ~(0xF << ulStep);
    6954:	ea00 0505 	and.w	r5, r0, r5

        //
        // Enable the comparator.
        //
        ulTemp = HWREG(ulBase + ADC_SSOP);
        ulTemp |= (1 << ulStep);
    6958:	2001      	movs	r0, #1
    695a:	fa10 f202 	lsls.w	r2, r0, r2
        //
        // Program the comparator for the specified step.
        //
        ulTemp = HWREG(ulBase + ADC_SSDC);
        ulTemp &= ~(0xF << ulStep);
        ulTemp |= (((ulConfig & 0x00070000) >> 16) << ulStep);
    695e:	431d      	orrs	r5, r3
        HWREG(ulBase + ADC_SSDC) = ulTemp;
    6960:	614d      	str	r5, [r1, #20]

        //
        // Enable the comparator.
        //
        ulTemp = HWREG(ulBase + ADC_SSOP);
    6962:	690b      	ldr	r3, [r1, #16]
        ulTemp |= (1 << ulStep);
    6964:	ea43 0202 	orr.w	r2, r3, r2
    6968:	e005      	b.n	6976 <ADCSequenceStepConfigure+0x6e>
    // Disable digital comparator if not specified.
    //
    else
    {
        ulTemp = HWREG(ulBase + ADC_SSOP);
        ulTemp &= ~(1 << ulStep);
    696a:	2001      	movs	r0, #1
    696c:	fa10 f202 	lsls.w	r2, r0, r2
    //
    // Disable digital comparator if not specified.
    //
    else
    {
        ulTemp = HWREG(ulBase + ADC_SSOP);
    6970:	690b      	ldr	r3, [r1, #16]
        ulTemp &= ~(1 << ulStep);
    6972:	ea23 0202 	bic.w	r2, r3, r2
        HWREG(ulBase + ADC_SSOP) = ulTemp;
    6976:	610a      	str	r2, [r1, #16]
    6978:	bd70      	pop	{r4, r5, r6, pc}

0000697a <ADCSequenceOverflow>:
    ASSERT(ulSequenceNum < 4);

    //
    // Determine if there was an overflow on this sequence.
    //
    return(HWREG(ulBase + ADC_O_OSTAT) & (1 << ulSequenceNum));
    697a:	6903      	ldr	r3, [r0, #16]
    697c:	2001      	movs	r0, #1
    697e:	4088      	lsls	r0, r1
}
    6980:	4018      	ands	r0, r3
    6982:	4770      	bx	lr

00006984 <ADCSequenceOverflowClear>:
    ASSERT(ulSequenceNum < 4);

    //
    // Clear the overflow condition for this sequence.
    //
    HWREG(ulBase + ADC_O_OSTAT) = 1 << ulSequenceNum;
    6984:	2301      	movs	r3, #1
    6986:	408b      	lsls	r3, r1
    6988:	6103      	str	r3, [r0, #16]
}
    698a:	4770      	bx	lr

0000698c <ADCSequenceUnderflow>:
    ASSERT(ulSequenceNum < 4);

    //
    // Determine if there was an underflow on this sequence.
    //
    return(HWREG(ulBase + ADC_O_USTAT) & (1 << ulSequenceNum));
    698c:	6983      	ldr	r3, [r0, #24]
    698e:	2001      	movs	r0, #1
    6990:	4088      	lsls	r0, r1
}
    6992:	4018      	ands	r0, r3
    6994:	4770      	bx	lr

00006996 <ADCSequenceUnderflowClear>:
    ASSERT(ulSequenceNum < 4);

    //
    // Clear the underflow condition for this sequence.
    //
    HWREG(ulBase + ADC_O_USTAT) = 1 << ulSequenceNum;
    6996:	2301      	movs	r3, #1
    6998:	408b      	lsls	r3, r1
    699a:	6183      	str	r3, [r0, #24]
}
    699c:	4770      	bx	lr

0000699e <ADCSequenceDataGet>:
    ASSERT(ulSequenceNum < 4);

    //
    // Get the offset of the sequence to be read.
    //
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);
    699e:	3102      	adds	r1, #2
    69a0:	eb00 1141 	add.w	r1, r0, r1, lsl #5
    69a4:	2000      	movs	r0, #0

    //
    // Read samples from the FIFO until it is empty.
    //
    ulCount = 0;
    while(!(HWREG(ulBase + ADC_SSFSTAT) & ADC_SSFSTAT0_EMPTY) && (ulCount < 8))
    69a6:	e003      	b.n	69b0 <ADCSequenceDataGet+0x12>
    {
        //
        // Read the FIFO and copy it to the destination.
        //
        *pulBuffer++ = HWREG(ulBase + ADC_SSFIFO);
    69a8:	688b      	ldr	r3, [r1, #8]
    69aa:	f842 3020 	str.w	r3, [r2, r0, lsl #2]

        //
        // Increment the count of samples read.
        //
        ulCount++;
    69ae:	3001      	adds	r0, #1

    //
    // Read samples from the FIFO until it is empty.
    //
    ulCount = 0;
    while(!(HWREG(ulBase + ADC_SSFSTAT) & ADC_SSFSTAT0_EMPTY) && (ulCount < 8))
    69b0:	68cb      	ldr	r3, [r1, #12]
    69b2:	f413 7f80 	tst.w	r3, #256	; 0x100
    69b6:	d101      	bne.n	69bc <ADCSequenceDataGet+0x1e>
    69b8:	2808      	cmp	r0, #8
    69ba:	d1f5      	bne.n	69a8 <ADCSequenceDataGet+0xa>

    //
    // Return the number of samples read.
    //
    return(ulCount);
}
    69bc:	4770      	bx	lr

000069be <ADCProcessorTrigger>:
    ASSERT(ulSequenceNum < 4);

    //
    // Generate a processor trigger for this sample sequence.
    //
    HWREG(ulBase + ADC_O_PSSI) = 1 << ulSequenceNum;
    69be:	2301      	movs	r3, #1
    69c0:	408b      	lsls	r3, r1
    69c2:	6283      	str	r3, [r0, #40]	; 0x28
}
    69c4:	4770      	bx	lr

000069c6 <ADCSoftwareOversampleConfigure>:
           ((ulSequenceNum == 0) || (ulFactor != 8)));

    //
    // Convert the oversampling factor to a shift factor.
    //
    for(ulValue = 0, ulFactor >>= 1; ulFactor; ulValue++, ulFactor >>= 1)
    69c6:	0852      	lsrs	r2, r2, #1
    69c8:	2300      	movs	r3, #0
    69ca:	e001      	b.n	69d0 <ADCSoftwareOversampleConfigure+0xa>
    69cc:	3301      	adds	r3, #1
    69ce:	0852      	lsrs	r2, r2, #1
    69d0:	2a00      	cmp	r2, #0
    69d2:	d1fb      	bne.n	69cc <ADCSoftwareOversampleConfigure+0x6>
    }

    //
    // Save the sfiht factor.
    //
    g_pucOversampleFactor[ulSequenceNum] = ulValue;
    69d4:	4a01      	ldr	r2, [pc, #4]	; (69dc <ADCSoftwareOversampleConfigure+0x16>)
    69d6:	5453      	strb	r3, [r2, r1]
}
    69d8:	4770      	bx	lr
    69da:	bf00      	nop
    69dc:	200002a8 	.word	0x200002a8

000069e0 <ADCSoftwareOversampleStepConfigure>:
void
ADCSoftwareOversampleStepConfigure(unsigned long ulBase,
                                   unsigned long ulSequenceNum,
                                   unsigned long ulStep,
                                   unsigned long ulConfig)
{
    69e0:	b570      	push	{r4, r5, r6, lr}
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);

    //
    // Compute the shift for the bits that control this step.
    //
    ulStep *= 4 << g_pucOversampleFactor[ulSequenceNum];
    69e2:	4c1c      	ldr	r4, [pc, #112]	; (6a54 <ADCSoftwareOversampleStepConfigure+0x74>)
           (ulStep < (4 >> g_pucOversampleFactor[ulSequenceNum])));

    //
    // Get the offset of the sequence to be configured.
    //
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);
    69e4:	f101 0c02 	add.w	ip, r1, #2

    //
    // Compute the shift for the bits that control this step.
    //
    ulStep *= 4 << g_pucOversampleFactor[ulSequenceNum];
    69e8:	5c61      	ldrb	r1, [r4, r1]
           (ulStep < (4 >> g_pucOversampleFactor[ulSequenceNum])));

    //
    // Get the offset of the sequence to be configured.
    //
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);
    69ea:	eb00 104c 	add.w	r0, r0, ip, lsl #5

    //
    // Compute the shift for the bits that control this step.
    //
    ulStep *= 4 << g_pucOversampleFactor[ulSequenceNum];
    69ee:	f04f 0c04 	mov.w	ip, #4
    69f2:	fa0c fc01 	lsl.w	ip, ip, r1
        //
        // Set the control value for this step.
        //
        HWREG(ulBase + ADC_SSCTL) = ((HWREG(ulBase + ADC_SSCTL) &
                                      ~(0x0000000f << ulStep)) |
                                     (((ulConfig & 0xf0) >> 4) << ulStep));
    69f6:	f003 04f0 	and.w	r4, r3, #240	; 0xf0
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);

    //
    // Compute the shift for the bits that control this step.
    //
    ulStep *= 4 << g_pucOversampleFactor[ulSequenceNum];
    69fa:	fb02 f20c 	mul.w	r2, r2, ip

    //
    // Loop through the hardware steps that make up this step of the software
    // oversampled sequence.
    //
    for(ulSequenceNum = 1 << g_pucOversampleFactor[ulSequenceNum];
    69fe:	f04f 0c01 	mov.w	ip, #1
    6a02:	fa0c f101 	lsl.w	r1, ip, r1
        //
        // Set the control value for this step.
        //
        HWREG(ulBase + ADC_SSCTL) = ((HWREG(ulBase + ADC_SSCTL) &
                                      ~(0x0000000f << ulStep)) |
                                     (((ulConfig & 0xf0) >> 4) << ulStep));
    6a06:	0924      	lsrs	r4, r4, #4

    //
    // Loop through the hardware steps that make up this step of the software
    // oversampled sequence.
    //
    for(ulSequenceNum = 1 << g_pucOversampleFactor[ulSequenceNum];
    6a08:	e020      	b.n	6a4c <ADCSoftwareOversampleStepConfigure+0x6c>
        ulSequenceNum; ulSequenceNum--)
    {
        //
        // Set the analog mux value for this step.
        //
        HWREG(ulBase + ADC_SSMUX) = ((HWREG(ulBase + ADC_SSMUX) &
    6a0a:	f04f 0c0f 	mov.w	ip, #15
    6a0e:	fa0c fc02 	lsl.w	ip, ip, r2
    6a12:	f003 050f 	and.w	r5, r3, #15
    6a16:	4095      	lsls	r5, r2
    6a18:	6806      	ldr	r6, [r0, #0]
    6a1a:	ea6f 0c0c 	mvn.w	ip, ip
    6a1e:	ea0c 0606 	and.w	r6, ip, r6
    6a22:	ea46 0505 	orr.w	r5, r6, r5
                                     ((ulConfig & 0x0f) << ulStep));

        //
        // Set the control value for this step.
        //
        HWREG(ulBase + ADC_SSCTL) = ((HWREG(ulBase + ADC_SSCTL) &
    6a26:	fa14 f602 	lsls.w	r6, r4, r2
        ulSequenceNum; ulSequenceNum--)
    {
        //
        // Set the analog mux value for this step.
        //
        HWREG(ulBase + ADC_SSMUX) = ((HWREG(ulBase + ADC_SSMUX) &
    6a2a:	6005      	str	r5, [r0, #0]
                                     ((ulConfig & 0x0f) << ulStep));

        //
        // Set the control value for this step.
        //
        HWREG(ulBase + ADC_SSCTL) = ((HWREG(ulBase + ADC_SSCTL) &
    6a2c:	6845      	ldr	r5, [r0, #4]
                                      ~(0x0000000f << ulStep)) |
                                     (((ulConfig & 0xf0) >> 4) << ulStep));
        if(ulSequenceNum != 1)
    6a2e:	2901      	cmp	r1, #1
                                     ((ulConfig & 0x0f) << ulStep));

        //
        // Set the control value for this step.
        //
        HWREG(ulBase + ADC_SSCTL) = ((HWREG(ulBase + ADC_SSCTL) &
    6a30:	ea0c 0c05 	and.w	ip, ip, r5
    6a34:	ea4c 0506 	orr.w	r5, ip, r6
    6a38:	6045      	str	r5, [r0, #4]
                                      ~(0x0000000f << ulStep)) |
                                     (((ulConfig & 0xf0) >> 4) << ulStep));
        if(ulSequenceNum != 1)
    6a3a:	d005      	beq.n	6a48 <ADCSoftwareOversampleStepConfigure+0x68>
        {
            HWREG(ulBase + ADC_SSCTL) &= ~((ADC_SSCTL0_IE0 |
    6a3c:	2506      	movs	r5, #6
    6a3e:	4095      	lsls	r5, r2
    6a40:	6846      	ldr	r6, [r0, #4]
    6a42:	ea26 0505 	bic.w	r5, r6, r5
    6a46:	6045      	str	r5, [r0, #4]
        }

        //
        // Go to the next hardware step.
        //
        ulStep += 4;
    6a48:	3204      	adds	r2, #4
    //
    // Loop through the hardware steps that make up this step of the software
    // oversampled sequence.
    //
    for(ulSequenceNum = 1 << g_pucOversampleFactor[ulSequenceNum];
        ulSequenceNum; ulSequenceNum--)
    6a4a:	3901      	subs	r1, #1

    //
    // Loop through the hardware steps that make up this step of the software
    // oversampled sequence.
    //
    for(ulSequenceNum = 1 << g_pucOversampleFactor[ulSequenceNum];
    6a4c:	2900      	cmp	r1, #0
    6a4e:	d1dc      	bne.n	6a0a <ADCSoftwareOversampleStepConfigure+0x2a>
        //
        // Go to the next hardware step.
        //
        ulStep += 4;
    }
}
    6a50:	bd70      	pop	{r4, r5, r6, pc}
    6a52:	bf00      	nop
    6a54:	200002a8 	.word	0x200002a8

00006a58 <ADCSoftwareOversampleDataGet>:
           (ulCount < (4 >> g_pucOversampleFactor[ulSequenceNum])));

    //
    // Get the offset of the sequence to be read.
    //
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);
    6a58:	f101 0c02 	add.w	ip, r1, #2
//
//*****************************************************************************
void
ADCSoftwareOversampleDataGet(unsigned long ulBase, unsigned long ulSequenceNum,
                             unsigned long *pulBuffer, unsigned long ulCount)
{
    6a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
           (ulCount < (4 >> g_pucOversampleFactor[ulSequenceNum])));

    //
    // Get the offset of the sequence to be read.
    //
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);
    6a5e:	eb00 104c 	add.w	r0, r0, ip, lsl #5
    6a62:	2400      	movs	r4, #0

    //
    // Read the samples from the FIFO until it is empty.
    //
    while(ulCount--)
    6a64:	e00f      	b.n	6a86 <ADCSoftwareOversampleDataGet+0x2e>
    {
        //
        // Compute the sum of the samples.
        //
        ulAccum = 0;
        for(ulIdx = 1 << g_pucOversampleFactor[ulSequenceNum]; ulIdx; ulIdx--)
    6a66:	4d09      	ldr	r5, [pc, #36]	; (6a8c <ADCSoftwareOversampleDataGet+0x34>)
    6a68:	2601      	movs	r6, #1
    6a6a:	5c6f      	ldrb	r7, [r5, r1]
    6a6c:	2500      	movs	r5, #0
    6a6e:	40be      	lsls	r6, r7
    6a70:	e003      	b.n	6a7a <ADCSoftwareOversampleDataGet+0x22>
        {
            //
            // Read the FIFO and add it to the accumulator.
            //
            ulAccum += HWREG(ulBase + ADC_SSFIFO);
    6a72:	f8d0 c008 	ldr.w	ip, [r0, #8]
    {
        //
        // Compute the sum of the samples.
        //
        ulAccum = 0;
        for(ulIdx = 1 << g_pucOversampleFactor[ulSequenceNum]; ulIdx; ulIdx--)
    6a76:	3e01      	subs	r6, #1
        {
            //
            // Read the FIFO and add it to the accumulator.
            //
            ulAccum += HWREG(ulBase + ADC_SSFIFO);
    6a78:	4465      	add	r5, ip
    {
        //
        // Compute the sum of the samples.
        //
        ulAccum = 0;
        for(ulIdx = 1 << g_pucOversampleFactor[ulSequenceNum]; ulIdx; ulIdx--)
    6a7a:	2e00      	cmp	r6, #0
    6a7c:	d1f9      	bne.n	6a72 <ADCSoftwareOversampleDataGet+0x1a>
        }

        //
        // Write the averaged sample to the output buffer.
        //
        *pulBuffer++ = ulAccum >> g_pucOversampleFactor[ulSequenceNum];
    6a7e:	40fd      	lsrs	r5, r7
    6a80:	3b01      	subs	r3, #1
    6a82:	5115      	str	r5, [r2, r4]
    6a84:	3404      	adds	r4, #4
    ulBase += ADC_SEQ + (ADC_SEQ_STEP * ulSequenceNum);

    //
    // Read the samples from the FIFO until it is empty.
    //
    while(ulCount--)
    6a86:	2b00      	cmp	r3, #0
    6a88:	d1ed      	bne.n	6a66 <ADCSoftwareOversampleDataGet+0xe>
        //
        // Write the averaged sample to the output buffer.
        //
        *pulBuffer++ = ulAccum >> g_pucOversampleFactor[ulSequenceNum];
    }
}
    6a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6a8c:	200002a8 	.word	0x200002a8

00006a90 <ADCHardwareOversampleConfigure>:
           (ulFactor == 64)));

    //
    // Convert the oversampling factor to a shift factor.
    //
    for(ulValue = 0, ulFactor >>= 1; ulFactor; ulValue++, ulFactor >>= 1)
    6a90:	0849      	lsrs	r1, r1, #1
    6a92:	2300      	movs	r3, #0
    6a94:	e001      	b.n	6a9a <ADCHardwareOversampleConfigure+0xa>
    6a96:	3301      	adds	r3, #1
    6a98:	0849      	lsrs	r1, r1, #1
    6a9a:	2900      	cmp	r1, #0
    6a9c:	d1fb      	bne.n	6a96 <ADCHardwareOversampleConfigure+0x6>
    }

    //
    // Write the shift factor to the ADC to configure the hardware oversampler.
    //
    HWREG(ulBase + ADC_O_SAC) = ulValue;
    6a9e:	6303      	str	r3, [r0, #48]	; 0x30
}
    6aa0:	4770      	bx	lr

00006aa2 <ADCComparatorConfigure>:
    ASSERT(ulComp < 8);

    //
    // Save the new setting.
    //
    HWREG(ulBase + ADC_O_DCCTL0 + (ulComp * 4)) = ulConfig;
    6aa2:	f500 6060 	add.w	r0, r0, #3584	; 0xe00
    6aa6:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
}
    6aaa:	4770      	bx	lr

00006aac <ADCComparatorRegionSet>:
    ASSERT(ulHighRef < 1024);

    //
    // Save the new region settings.
    //
    HWREG(ulBase + ADC_O_DCCMP0 + (ulComp * 4)) = (ulHighRef << 16) | ulLowRef;
    6aac:	f500 6064 	add.w	r0, r0, #3648	; 0xe40
    6ab0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
    6ab4:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
    6ab8:	4770      	bx	lr

00006aba <ADCComparatorReset>:

    //
    // Set the appropriate bits to reset the trigger and/or interrupt
    // comparator conditions.
    //
    if(bTrigger)
    6aba:	4694      	mov	ip, r2
    6abc:	b12a      	cbz	r2, 6aca <ADCComparatorReset+0x10>
    {
        ulTemp |= (1 << (16 + ulComp));
    6abe:	f101 0210 	add.w	r2, r1, #16
    6ac2:	f04f 0c01 	mov.w	ip, #1
    6ac6:	fa0c fc02 	lsl.w	ip, ip, r2
    }
    if(bInterrupt)
    6aca:	b123      	cbz	r3, 6ad6 <ADCComparatorReset+0x1c>
    {
        ulTemp |= (1 << ulComp);
    6acc:	2301      	movs	r3, #1
    6ace:	fa13 f101 	lsls.w	r1, r3, r1
    6ad2:	ea4c 0c01 	orr.w	ip, ip, r1
    }

    HWREG(ulBase + ADC_O_DCRIC) = ulTemp;
    6ad6:	f8c0 cd00 	str.w	ip, [r0, #3328]	; 0xd00
}
    6ada:	4770      	bx	lr

00006adc <ADCComparatorIntDisable>:
    ASSERT(ulSequenceNum < 4);

    //
    // Disable this sample sequence comparator interrupt.
    //
    HWREG(ulBase + ADC_O_IM) &= ~(0x10000 << ulSequenceNum);
    6adc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    6ae0:	408a      	lsls	r2, r1
    6ae2:	6883      	ldr	r3, [r0, #8]
    6ae4:	ea23 0302 	bic.w	r3, r3, r2
    6ae8:	6083      	str	r3, [r0, #8]
}
    6aea:	4770      	bx	lr

00006aec <ADCComparatorIntEnable>:
    ASSERT(ulSequenceNum < 4);

    //
    // Enable this sample sequence interrupt.
    //
    HWREG(ulBase + ADC_O_IM) |= 0x10000 << ulSequenceNum;
    6aec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    6af0:	408a      	lsls	r2, r1
    6af2:	6883      	ldr	r3, [r0, #8]
    6af4:	ea42 0303 	orr.w	r3, r2, r3
    6af8:	6083      	str	r3, [r0, #8]
}
    6afa:	4770      	bx	lr

00006afc <ADCComparatorIntStatus>:
    ASSERT((ulBase == ADC0_BASE) || (ulBase == ADC1_BASE));

    //
    // Return the digitial comparator interrupt status.
    //
    return(HWREG(ulBase + ADC_O_DCISC));
    6afc:	6b40      	ldr	r0, [r0, #52]	; 0x34
}
    6afe:	4770      	bx	lr

00006b00 <ADCComparatorIntClear>:
    ASSERT((ulBase == ADC0_BASE) || (ulBase == ADC1_BASE));

    //
    // Clear the interrupt.
    //
    HWREG(ulBase + ADC_O_DCISC) = ulStatus;
    6b00:	6341      	str	r1, [r0, #52]	; 0x34
}
    6b02:	4770      	bx	lr

00006b04 <ADCIntUnregister>:
//! \return None.
//
//*****************************************************************************
void
ADCIntUnregister(unsigned long ulBase, unsigned long ulSequenceNum)
{
    6b04:	b510      	push	{r4, lr}
    ASSERT(ulSequenceNum < 4);

    //
    // Determine the interrupt to unregister based on the sequence number.
    //
    ulInt = INT_ADC0 + ulSequenceNum;
    6b06:	f101 041e 	add.w	r4, r1, #30

    //
    // Disable the interrupt.
    //
    IntDisable(ulInt);
    6b0a:	4620      	mov	r0, r4
    6b0c:	f000 fb7c 	bl	7208 <IntDisable>

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulInt);
    6b10:	4620      	mov	r0, r4
}
    6b12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntDisable(ulInt);

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulInt);
    6b16:	f000 baef 	b.w	70f8 <IntUnregister>

00006b1a <ADCIntRegister>:
//
//*****************************************************************************
void
ADCIntRegister(unsigned long ulBase, unsigned long ulSequenceNum,
               void (*pfnHandler)(void))
{
    6b1a:	b510      	push	{r4, lr}
    ASSERT(ulSequenceNum < 4);

    //
    // Determine the interrupt to register based on the sequence number.
    //
    ulInt = INT_ADC0 + ulSequenceNum;
    6b1c:	f101 041e 	add.w	r4, r1, #30

    //
    // Register the interrupt handler.
    //
    IntRegister(ulInt, pfnHandler);
    6b20:	4620      	mov	r0, r4
    6b22:	4611      	mov	r1, r2
    6b24:	f000 facf 	bl	70c6 <IntRegister>

    //
    // Enable the timer interrupt.
    //
    IntEnable(ulInt);
    6b28:	4620      	mov	r0, r4
}
    6b2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntRegister(ulInt, pfnHandler);

    //
    // Enable the timer interrupt.
    //
    IntEnable(ulInt);
    6b2e:	f000 bb33 	b.w	7198 <IntEnable>
    6b32:	bf00      	nop

00006b34 <CPUcpsid>:
    unsigned long ulRet;

    //
    // Read PRIMASK and disable interrupts.
    //
    __asm("    mrs     %0, PRIMASK\n"
    6b34:	f3ef 8010 	mrs	r0, PRIMASK
    6b38:	b672      	cpsid	i
    6b3a:	4770      	bx	lr

00006b3c <CPUcpsie>:
    unsigned long ulRet;

    //
    // Read PRIMASK and enable interrupts.
    //
    __asm("    mrs     %0, PRIMASK\n"
    6b3c:	f3ef 8010 	mrs	r0, PRIMASK
    6b40:	b662      	cpsie	i
    6b42:	4770      	bx	lr

00006b44 <CPUwfi>:
CPUwfi(void)
{
    //
    // Wait for the next interrupt.
    //
    __asm("    wfi\n"
    6b44:	bf30      	wfi
    6b46:	4770      	bx	lr

00006b48 <GPIOGetIntNumber>:
    unsigned int ulInt;

    //
    // Determine the GPIO interrupt number for the given module.
    //
    switch(ulPort)
    6b48:	4b2a      	ldr	r3, [pc, #168]	; (6bf4 <GPIOGetIntNumber+0xac>)
    6b4a:	4298      	cmp	r0, r3
    6b4c:	d04f      	beq.n	6bee <GPIOGetIntNumber+0xa6>
    6b4e:	d81a      	bhi.n	6b86 <GPIOGetIntNumber+0x3e>
    6b50:	4b29      	ldr	r3, [pc, #164]	; (6bf8 <GPIOGetIntNumber+0xb0>)
    6b52:	4298      	cmp	r0, r3
    6b54:	d041      	beq.n	6bda <GPIOGetIntNumber+0x92>
    6b56:	d807      	bhi.n	6b68 <GPIOGetIntNumber+0x20>
    6b58:	4b28      	ldr	r3, [pc, #160]	; (6bfc <GPIOGetIntNumber+0xb4>)
    6b5a:	4298      	cmp	r0, r3
    6b5c:	d037      	beq.n	6bce <GPIOGetIntNumber+0x86>
    6b5e:	4b28      	ldr	r3, [pc, #160]	; (6c00 <GPIOGetIntNumber+0xb8>)
    6b60:	4298      	cmp	r0, r3
    6b62:	d038      	beq.n	6bd6 <GPIOGetIntNumber+0x8e>
    6b64:	4b27      	ldr	r3, [pc, #156]	; (6c04 <GPIOGetIntNumber+0xbc>)
    6b66:	e017      	b.n	6b98 <GPIOGetIntNumber+0x50>
    6b68:	4b27      	ldr	r3, [pc, #156]	; (6c08 <GPIOGetIntNumber+0xc0>)
    6b6a:	4298      	cmp	r0, r3
    6b6c:	d039      	beq.n	6be2 <GPIOGetIntNumber+0x9a>
    6b6e:	d803      	bhi.n	6b78 <GPIOGetIntNumber+0x30>
    6b70:	4b26      	ldr	r3, [pc, #152]	; (6c0c <GPIOGetIntNumber+0xc4>)
    6b72:	4298      	cmp	r0, r3
    6b74:	d128      	bne.n	6bc8 <GPIOGetIntNumber+0x80>
    6b76:	e032      	b.n	6bde <GPIOGetIntNumber+0x96>
    6b78:	4b25      	ldr	r3, [pc, #148]	; (6c10 <GPIOGetIntNumber+0xc8>)
    6b7a:	4298      	cmp	r0, r3
    6b7c:	d033      	beq.n	6be6 <GPIOGetIntNumber+0x9e>
    6b7e:	4b25      	ldr	r3, [pc, #148]	; (6c14 <GPIOGetIntNumber+0xcc>)
    6b80:	4298      	cmp	r0, r3
    6b82:	d121      	bne.n	6bc8 <GPIOGetIntNumber+0x80>
    6b84:	e031      	b.n	6bea <GPIOGetIntNumber+0xa2>
    6b86:	4b24      	ldr	r3, [pc, #144]	; (6c18 <GPIOGetIntNumber+0xd0>)
    6b88:	4298      	cmp	r0, r3
    6b8a:	d028      	beq.n	6bde <GPIOGetIntNumber+0x96>
    6b8c:	d80e      	bhi.n	6bac <GPIOGetIntNumber+0x64>
    6b8e:	4b23      	ldr	r3, [pc, #140]	; (6c1c <GPIOGetIntNumber+0xd4>)
    6b90:	4298      	cmp	r0, r3
    6b92:	d01c      	beq.n	6bce <GPIOGetIntNumber+0x86>
    6b94:	d803      	bhi.n	6b9e <GPIOGetIntNumber+0x56>
    6b96:	4b22      	ldr	r3, [pc, #136]	; (6c20 <GPIOGetIntNumber+0xd8>)
    6b98:	4298      	cmp	r0, r3
    6b9a:	d115      	bne.n	6bc8 <GPIOGetIntNumber+0x80>
    6b9c:	e019      	b.n	6bd2 <GPIOGetIntNumber+0x8a>
    6b9e:	4b21      	ldr	r3, [pc, #132]	; (6c24 <GPIOGetIntNumber+0xdc>)
    6ba0:	4298      	cmp	r0, r3
    6ba2:	d018      	beq.n	6bd6 <GPIOGetIntNumber+0x8e>
    6ba4:	4b20      	ldr	r3, [pc, #128]	; (6c28 <GPIOGetIntNumber+0xe0>)
    6ba6:	4298      	cmp	r0, r3
    6ba8:	d10e      	bne.n	6bc8 <GPIOGetIntNumber+0x80>
    6baa:	e016      	b.n	6bda <GPIOGetIntNumber+0x92>
    6bac:	4b1f      	ldr	r3, [pc, #124]	; (6c2c <GPIOGetIntNumber+0xe4>)
    6bae:	4298      	cmp	r0, r3
    6bb0:	d019      	beq.n	6be6 <GPIOGetIntNumber+0x9e>
    6bb2:	d803      	bhi.n	6bbc <GPIOGetIntNumber+0x74>
    6bb4:	4b1e      	ldr	r3, [pc, #120]	; (6c30 <GPIOGetIntNumber+0xe8>)
    6bb6:	4298      	cmp	r0, r3
    6bb8:	d106      	bne.n	6bc8 <GPIOGetIntNumber+0x80>
    6bba:	e012      	b.n	6be2 <GPIOGetIntNumber+0x9a>
    6bbc:	4b1d      	ldr	r3, [pc, #116]	; (6c34 <GPIOGetIntNumber+0xec>)
    6bbe:	4298      	cmp	r0, r3
    6bc0:	d013      	beq.n	6bea <GPIOGetIntNumber+0xa2>
    6bc2:	4b1d      	ldr	r3, [pc, #116]	; (6c38 <GPIOGetIntNumber+0xf0>)
    6bc4:	4298      	cmp	r0, r3
    6bc6:	d012      	beq.n	6bee <GPIOGetIntNumber+0xa6>
    6bc8:	f04f 30ff 	mov.w	r0, #4294967295
    6bcc:	4770      	bx	lr
    6bce:	2011      	movs	r0, #17
    6bd0:	4770      	bx	lr
    6bd2:	2010      	movs	r0, #16
    6bd4:	4770      	bx	lr
    6bd6:	2012      	movs	r0, #18

        case GPIO_PORTC_BASE:
        case GPIO_PORTC_AHB_BASE:
        {
            ulInt = INT_GPIOC;
            break;
    6bd8:	4770      	bx	lr
    6bda:	2013      	movs	r0, #19

        case GPIO_PORTD_BASE:
        case GPIO_PORTD_AHB_BASE:
        {
            ulInt = INT_GPIOD;
            break;
    6bdc:	4770      	bx	lr
    6bde:	2014      	movs	r0, #20

        case GPIO_PORTE_BASE:
        case GPIO_PORTE_AHB_BASE:
        {
            ulInt = INT_GPIOE;
            break;
    6be0:	4770      	bx	lr
    6be2:	202e      	movs	r0, #46	; 0x2e

        case GPIO_PORTF_BASE:
        case GPIO_PORTF_AHB_BASE:
        {
            ulInt = INT_GPIOF;
            break;
    6be4:	4770      	bx	lr
    6be6:	202f      	movs	r0, #47	; 0x2f

        case GPIO_PORTG_BASE:
        case GPIO_PORTG_AHB_BASE:
        {
            ulInt = INT_GPIOG;
            break;
    6be8:	4770      	bx	lr
    6bea:	2030      	movs	r0, #48	; 0x30

        case GPIO_PORTH_BASE:
        case GPIO_PORTH_AHB_BASE:
        {
            ulInt = INT_GPIOH;
            break;
    6bec:	4770      	bx	lr
    6bee:	2046      	movs	r0, #70	; 0x46

    //
    // Return GPIO interrupt number.
    //
    return(ulInt);
}
    6bf0:	4770      	bx	lr
    6bf2:	bf00      	nop
    6bf4:	4003d000 	.word	0x4003d000
    6bf8:	40007000 	.word	0x40007000
    6bfc:	40005000 	.word	0x40005000
    6c00:	40006000 	.word	0x40006000
    6c04:	40004000 	.word	0x40004000
    6c08:	40025000 	.word	0x40025000
    6c0c:	40024000 	.word	0x40024000
    6c10:	40026000 	.word	0x40026000
    6c14:	40027000 	.word	0x40027000
    6c18:	4005c000 	.word	0x4005c000
    6c1c:	40059000 	.word	0x40059000
    6c20:	40058000 	.word	0x40058000
    6c24:	4005a000 	.word	0x4005a000
    6c28:	4005b000 	.word	0x4005b000
    6c2c:	4005e000 	.word	0x4005e000
    6c30:	4005d000 	.word	0x4005d000
    6c34:	4005f000 	.word	0x4005f000
    6c38:	40060000 	.word	0x40060000

00006c3c <GPIODirModeSet>:
           (ulPinIO == GPIO_DIR_MODE_HW));

    //
    // Set the pin direction and mode.
    //
    HWREG(ulPort + GPIO_O_DIR) = ((ulPinIO & 1) ?
    6c3c:	f012 0f01 	tst.w	r2, #1
//
//*****************************************************************************
void
GPIODirModeSet(unsigned long ulPort, unsigned char ucPins,
               unsigned long ulPinIO)
{
    6c40:	b510      	push	{r4, lr}

    //
    // Set the pin direction and mode.
    //
    HWREG(ulPort + GPIO_O_DIR) = ((ulPinIO & 1) ?
                                  (HWREG(ulPort + GPIO_O_DIR) | ucPins) :
    6c42:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
    6c46:	f500 6480 	add.w	r4, r0, #1024	; 0x400
           (ulPinIO == GPIO_DIR_MODE_HW));

    //
    // Set the pin direction and mode.
    //
    HWREG(ulPort + GPIO_O_DIR) = ((ulPinIO & 1) ?
    6c4a:	d001      	beq.n	6c50 <GPIODirModeSet+0x14>
    6c4c:	430b      	orrs	r3, r1
    6c4e:	e001      	b.n	6c54 <GPIODirModeSet+0x18>
    6c50:	ea23 0301 	bic.w	r3, r3, r1
    6c54:	6023      	str	r3, [r4, #0]
                                  (HWREG(ulPort + GPIO_O_DIR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_DIR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_AFSEL) = ((ulPinIO & 2) ?
    6c56:	f012 0f02 	tst.w	r2, #2
                                    (HWREG(ulPort + GPIO_O_AFSEL) | ucPins) :
    6c5a:	f8d0 2420 	ldr.w	r2, [r0, #1056]	; 0x420
    6c5e:	f500 6384 	add.w	r3, r0, #1056	; 0x420
    // Set the pin direction and mode.
    //
    HWREG(ulPort + GPIO_O_DIR) = ((ulPinIO & 1) ?
                                  (HWREG(ulPort + GPIO_O_DIR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_DIR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_AFSEL) = ((ulPinIO & 2) ?
    6c62:	bf14      	ite	ne
    6c64:	4311      	orrne	r1, r2
    6c66:	ea22 0101 	biceq.w	r1, r2, r1
    6c6a:	6019      	str	r1, [r3, #0]
                                    (HWREG(ulPort + GPIO_O_AFSEL) | ucPins) :
                                    (HWREG(ulPort + GPIO_O_AFSEL) &
                                     ~(ucPins)));
}
    6c6c:	bd10      	pop	{r4, pc}

00006c6e <GPIODirModeGet>:
    ASSERT(ucPin < 8);

    //
    // Convert from a pin number to a bit position.
    //
    ucPin = 1 << ucPin;
    6c6e:	2301      	movs	r3, #1
    6c70:	408b      	lsls	r3, r1
//! GPIODirModeSet().
//
//*****************************************************************************
unsigned long
GPIODirModeGet(unsigned long ulPort, unsigned char ucPin)
{
    6c72:	b510      	push	{r4, lr}
    ucPin = 1 << ucPin;

    //
    // Return the pin direction and mode.
    //
    ulDir = HWREG(ulPort + GPIO_O_DIR);
    6c74:	f8d0 4400 	ldr.w	r4, [r0, #1024]	; 0x400
    ulAFSEL = HWREG(ulPort + GPIO_O_AFSEL);
    6c78:	f8d0 2420 	ldr.w	r2, [r0, #1056]	; 0x420
    return(((ulDir & ucPin) ? 1 : 0) | ((ulAFSEL & ucPin) ? 2 : 0));
    6c7c:	b2db      	uxtb	r3, r3
    6c7e:	401a      	ands	r2, r3
    6c80:	bf0c      	ite	eq
    6c82:	4610      	moveq	r0, r2
    6c84:	2002      	movne	r0, #2
    6c86:	4223      	tst	r3, r4
}
    6c88:	bf18      	it	ne
    6c8a:	f040 0001 	orrne.w	r0, r0, #1
    6c8e:	bd10      	pop	{r4, pc}

00006c90 <GPIOIntTypeSet>:
           (ulIntType == GPIO_LOW_LEVEL) || (ulIntType == GPIO_HIGH_LEVEL));

    //
    // Set the pin interrupt type.
    //
    HWREG(ulPort + GPIO_O_IBE) = ((ulIntType & 1) ?
    6c90:	f012 0f01 	tst.w	r2, #1
//
//*****************************************************************************
void
GPIOIntTypeSet(unsigned long ulPort, unsigned char ucPins,
               unsigned long ulIntType)
{
    6c94:	b510      	push	{r4, lr}

    //
    // Set the pin interrupt type.
    //
    HWREG(ulPort + GPIO_O_IBE) = ((ulIntType & 1) ?
                                  (HWREG(ulPort + GPIO_O_IBE) | ucPins) :
    6c96:	f8d0 3408 	ldr.w	r3, [r0, #1032]	; 0x408
    6c9a:	f500 6481 	add.w	r4, r0, #1032	; 0x408
           (ulIntType == GPIO_LOW_LEVEL) || (ulIntType == GPIO_HIGH_LEVEL));

    //
    // Set the pin interrupt type.
    //
    HWREG(ulPort + GPIO_O_IBE) = ((ulIntType & 1) ?
    6c9e:	d001      	beq.n	6ca4 <GPIOIntTypeSet+0x14>
    6ca0:	430b      	orrs	r3, r1
    6ca2:	e001      	b.n	6ca8 <GPIOIntTypeSet+0x18>
    6ca4:	ea23 0301 	bic.w	r3, r3, r1
    6ca8:	6023      	str	r3, [r4, #0]
                                  (HWREG(ulPort + GPIO_O_IBE) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_IBE) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_IS) = ((ulIntType & 2) ?
    6caa:	f012 0f02 	tst.w	r2, #2
    6cae:	f500 6380 	add.w	r3, r0, #1024	; 0x400
    6cb2:	f103 0304 	add.w	r3, r3, #4
                                 (HWREG(ulPort + GPIO_O_IS) | ucPins) :
    6cb6:	f8d0 4404 	ldr.w	r4, [r0, #1028]	; 0x404
    // Set the pin interrupt type.
    //
    HWREG(ulPort + GPIO_O_IBE) = ((ulIntType & 1) ?
                                  (HWREG(ulPort + GPIO_O_IBE) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_IBE) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_IS) = ((ulIntType & 2) ?
    6cba:	d001      	beq.n	6cc0 <GPIOIntTypeSet+0x30>
    6cbc:	430c      	orrs	r4, r1
    6cbe:	e001      	b.n	6cc4 <GPIOIntTypeSet+0x34>
    6cc0:	ea24 0401 	bic.w	r4, r4, r1
    6cc4:	601c      	str	r4, [r3, #0]
                                 (HWREG(ulPort + GPIO_O_IS) | ucPins) :
                                 (HWREG(ulPort + GPIO_O_IS) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_IEV) = ((ulIntType & 4) ?
    6cc6:	f012 0f04 	tst.w	r2, #4
                                  (HWREG(ulPort + GPIO_O_IEV) | ucPins) :
    6cca:	f8d0 240c 	ldr.w	r2, [r0, #1036]	; 0x40c
    6cce:	f500 6380 	add.w	r3, r0, #1024	; 0x400
    6cd2:	f103 030c 	add.w	r3, r3, #12
                                  (HWREG(ulPort + GPIO_O_IBE) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_IBE) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_IS) = ((ulIntType & 2) ?
                                 (HWREG(ulPort + GPIO_O_IS) | ucPins) :
                                 (HWREG(ulPort + GPIO_O_IS) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_IEV) = ((ulIntType & 4) ?
    6cd6:	bf14      	ite	ne
    6cd8:	4311      	orrne	r1, r2
    6cda:	ea22 0101 	biceq.w	r1, r2, r1
    6cde:	6019      	str	r1, [r3, #0]
                                  (HWREG(ulPort + GPIO_O_IEV) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_IEV) & ~(ucPins)));
}
    6ce0:	bd10      	pop	{r4, pc}

00006ce2 <GPIOIntTypeGet>:
    ASSERT(ucPin < 8);

    //
    // Convert from a pin number to a bit position.
    //
    ucPin = 1 << ucPin;
    6ce2:	2301      	movs	r3, #1
    6ce4:	408b      	lsls	r3, r1
//! GPIOIntTypeSet().
//
//*****************************************************************************
unsigned long
GPIOIntTypeGet(unsigned long ulPort, unsigned char ucPin)
{
    6ce6:	b530      	push	{r4, r5, lr}
    ucPin = 1 << ucPin;

    //
    // Return the pin interrupt type.
    //
    ulIBE = HWREG(ulPort + GPIO_O_IBE);
    6ce8:	f8d0 5408 	ldr.w	r5, [r0, #1032]	; 0x408
    ulIS = HWREG(ulPort + GPIO_O_IS);
    6cec:	f8d0 4404 	ldr.w	r4, [r0, #1028]	; 0x404
    ulIEV = HWREG(ulPort + GPIO_O_IEV);
    return(((ulIBE & ucPin) ? 1 : 0) | ((ulIS & ucPin) ? 2 : 0) |
    6cf0:	b2db      	uxtb	r3, r3
    //
    // Return the pin interrupt type.
    //
    ulIBE = HWREG(ulPort + GPIO_O_IBE);
    ulIS = HWREG(ulPort + GPIO_O_IS);
    ulIEV = HWREG(ulPort + GPIO_O_IEV);
    6cf2:	f8d0 240c 	ldr.w	r2, [r0, #1036]	; 0x40c
    return(((ulIBE & ucPin) ? 1 : 0) | ((ulIS & ucPin) ? 2 : 0) |
    6cf6:	ea13 0004 	ands.w	r0, r3, r4
    6cfa:	bf18      	it	ne
    6cfc:	2002      	movne	r0, #2
    6cfe:	401a      	ands	r2, r3
    6d00:	bf18      	it	ne
    6d02:	2204      	movne	r2, #4
    6d04:	422b      	tst	r3, r5
    6d06:	bf18      	it	ne
    6d08:	f040 0001 	orrne.w	r0, r0, #1
           ((ulIEV & ucPin) ? 4 : 0));
}
    6d0c:	4310      	orrs	r0, r2
    6d0e:	bd30      	pop	{r4, r5, pc}

00006d10 <GPIOPadConfigSet>:
           (ulPinType == GPIO_PIN_TYPE_ANALOG))

    //
    // Set the output drive strength.
    //
    HWREG(ulPort + GPIO_O_DR2R) = ((ulStrength & 1) ?
    6d10:	f012 0f01 	tst.w	r2, #1
//
//*****************************************************************************
void
GPIOPadConfigSet(unsigned long ulPort, unsigned char ucPins,
                 unsigned long ulStrength, unsigned long ulPinType)
{
    6d14:	b530      	push	{r4, r5, lr}
    6d16:	f500 65a0 	add.w	r5, r0, #1280	; 0x500

    //
    // Set the output drive strength.
    //
    HWREG(ulPort + GPIO_O_DR2R) = ((ulStrength & 1) ?
                                   (HWREG(ulPort + GPIO_O_DR2R) | ucPins) :
    6d1a:	f8d0 4500 	ldr.w	r4, [r0, #1280]	; 0x500
           (ulPinType == GPIO_PIN_TYPE_ANALOG))

    //
    // Set the output drive strength.
    //
    HWREG(ulPort + GPIO_O_DR2R) = ((ulStrength & 1) ?
    6d1e:	d001      	beq.n	6d24 <GPIOPadConfigSet+0x14>
    6d20:	430c      	orrs	r4, r1
    6d22:	e001      	b.n	6d28 <GPIOPadConfigSet+0x18>
    6d24:	ea24 0401 	bic.w	r4, r4, r1
    6d28:	602c      	str	r4, [r5, #0]
                                   (HWREG(ulPort + GPIO_O_DR2R) | ucPins) :
                                   (HWREG(ulPort + GPIO_O_DR2R) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_DR4R) = ((ulStrength & 2) ?
    6d2a:	f012 0f02 	tst.w	r2, #2
    6d2e:	f500 64a0 	add.w	r4, r0, #1280	; 0x500
    6d32:	f104 0404 	add.w	r4, r4, #4
                                   (HWREG(ulPort + GPIO_O_DR4R) | ucPins) :
    6d36:	f8d0 5504 	ldr.w	r5, [r0, #1284]	; 0x504
    // Set the output drive strength.
    //
    HWREG(ulPort + GPIO_O_DR2R) = ((ulStrength & 1) ?
                                   (HWREG(ulPort + GPIO_O_DR2R) | ucPins) :
                                   (HWREG(ulPort + GPIO_O_DR2R) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_DR4R) = ((ulStrength & 2) ?
    6d3a:	d001      	beq.n	6d40 <GPIOPadConfigSet+0x30>
    6d3c:	430d      	orrs	r5, r1
    6d3e:	e001      	b.n	6d44 <GPIOPadConfigSet+0x34>
    6d40:	ea25 0501 	bic.w	r5, r5, r1
    6d44:	6025      	str	r5, [r4, #0]
                                   (HWREG(ulPort + GPIO_O_DR4R) | ucPins) :
                                   (HWREG(ulPort + GPIO_O_DR4R) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_DR8R) = ((ulStrength & 4) ?
    6d46:	f012 0f04 	tst.w	r2, #4
    6d4a:	f500 65a1 	add.w	r5, r0, #1288	; 0x508
                                   (HWREG(ulPort + GPIO_O_DR8R) | ucPins) :
    6d4e:	f8d0 4508 	ldr.w	r4, [r0, #1288]	; 0x508
                                   (HWREG(ulPort + GPIO_O_DR2R) | ucPins) :
                                   (HWREG(ulPort + GPIO_O_DR2R) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_DR4R) = ((ulStrength & 2) ?
                                   (HWREG(ulPort + GPIO_O_DR4R) | ucPins) :
                                   (HWREG(ulPort + GPIO_O_DR4R) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_DR8R) = ((ulStrength & 4) ?
    6d52:	d001      	beq.n	6d58 <GPIOPadConfigSet+0x48>
    6d54:	430c      	orrs	r4, r1
    6d56:	e001      	b.n	6d5c <GPIOPadConfigSet+0x4c>
    6d58:	ea24 0401 	bic.w	r4, r4, r1
    6d5c:	602c      	str	r4, [r5, #0]
                                   (HWREG(ulPort + GPIO_O_DR8R) | ucPins) :
                                   (HWREG(ulPort + GPIO_O_DR8R) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_SLR) = ((ulStrength & 8) ?
    6d5e:	f012 0f08 	tst.w	r2, #8
    6d62:	f500 64a3 	add.w	r4, r0, #1304	; 0x518
                                  (HWREG(ulPort + GPIO_O_SLR) | ucPins) :
    6d66:	f8d0 2518 	ldr.w	r2, [r0, #1304]	; 0x518
                                   (HWREG(ulPort + GPIO_O_DR4R) | ucPins) :
                                   (HWREG(ulPort + GPIO_O_DR4R) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_DR8R) = ((ulStrength & 4) ?
                                   (HWREG(ulPort + GPIO_O_DR8R) | ucPins) :
                                   (HWREG(ulPort + GPIO_O_DR8R) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_SLR) = ((ulStrength & 8) ?
    6d6a:	d001      	beq.n	6d70 <GPIOPadConfigSet+0x60>
    6d6c:	430a      	orrs	r2, r1
    6d6e:	e001      	b.n	6d74 <GPIOPadConfigSet+0x64>
    6d70:	ea22 0201 	bic.w	r2, r2, r1
    6d74:	6022      	str	r2, [r4, #0]
                                  (HWREG(ulPort + GPIO_O_SLR) & ~(ucPins)));

    //
    // Set the pin type.
    //
    HWREG(ulPort + GPIO_O_ODR) = ((ulPinType & 1) ?
    6d76:	f013 0f01 	tst.w	r3, #1
    6d7a:	f500 62a0 	add.w	r2, r0, #1280	; 0x500
    6d7e:	f102 020c 	add.w	r2, r2, #12
                                  (HWREG(ulPort + GPIO_O_ODR) | ucPins) :
    6d82:	f8d0 450c 	ldr.w	r4, [r0, #1292]	; 0x50c
                                  (HWREG(ulPort + GPIO_O_SLR) & ~(ucPins)));

    //
    // Set the pin type.
    //
    HWREG(ulPort + GPIO_O_ODR) = ((ulPinType & 1) ?
    6d86:	d001      	beq.n	6d8c <GPIOPadConfigSet+0x7c>
    6d88:	430c      	orrs	r4, r1
    6d8a:	e001      	b.n	6d90 <GPIOPadConfigSet+0x80>
    6d8c:	ea24 0401 	bic.w	r4, r4, r1
    6d90:	6014      	str	r4, [r2, #0]
                                  (HWREG(ulPort + GPIO_O_ODR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_ODR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_PUR) = ((ulPinType & 2) ?
    6d92:	f013 0f02 	tst.w	r3, #2
    6d96:	f500 64a2 	add.w	r4, r0, #1296	; 0x510
                                  (HWREG(ulPort + GPIO_O_PUR) | ucPins) :
    6d9a:	f8d0 2510 	ldr.w	r2, [r0, #1296]	; 0x510
    // Set the pin type.
    //
    HWREG(ulPort + GPIO_O_ODR) = ((ulPinType & 1) ?
                                  (HWREG(ulPort + GPIO_O_ODR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_ODR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_PUR) = ((ulPinType & 2) ?
    6d9e:	d001      	beq.n	6da4 <GPIOPadConfigSet+0x94>
    6da0:	430a      	orrs	r2, r1
    6da2:	e001      	b.n	6da8 <GPIOPadConfigSet+0x98>
    6da4:	ea22 0201 	bic.w	r2, r2, r1
    6da8:	6022      	str	r2, [r4, #0]
                                  (HWREG(ulPort + GPIO_O_PUR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_PUR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_PDR) = ((ulPinType & 4) ?
    6daa:	f013 0f04 	tst.w	r3, #4
    6dae:	f500 62a2 	add.w	r2, r0, #1296	; 0x510
    6db2:	f102 0204 	add.w	r2, r2, #4
                                  (HWREG(ulPort + GPIO_O_PDR) | ucPins) :
    6db6:	f8d0 4514 	ldr.w	r4, [r0, #1300]	; 0x514
                                  (HWREG(ulPort + GPIO_O_ODR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_ODR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_PUR) = ((ulPinType & 2) ?
                                  (HWREG(ulPort + GPIO_O_PUR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_PUR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_PDR) = ((ulPinType & 4) ?
    6dba:	d001      	beq.n	6dc0 <GPIOPadConfigSet+0xb0>
    6dbc:	430c      	orrs	r4, r1
    6dbe:	e001      	b.n	6dc4 <GPIOPadConfigSet+0xb4>
    6dc0:	ea24 0401 	bic.w	r4, r4, r1
    6dc4:	6014      	str	r4, [r2, #0]
                                  (HWREG(ulPort + GPIO_O_PDR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_PDR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_DEN) = ((ulPinType & 8) ?
    6dc6:	f013 0f08 	tst.w	r3, #8
    6dca:	f500 62a2 	add.w	r2, r0, #1296	; 0x510
    6dce:	f102 020c 	add.w	r2, r2, #12
                                  (HWREG(ulPort + GPIO_O_DEN) | ucPins) :
    6dd2:	f8d0 451c 	ldr.w	r4, [r0, #1308]	; 0x51c
                                  (HWREG(ulPort + GPIO_O_PUR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_PUR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_PDR) = ((ulPinType & 4) ?
                                  (HWREG(ulPort + GPIO_O_PDR) | ucPins) :
                                  (HWREG(ulPort + GPIO_O_PDR) & ~(ucPins)));
    HWREG(ulPort + GPIO_O_DEN) = ((ulPinType & 8) ?
    6dd6:	d001      	beq.n	6ddc <GPIOPadConfigSet+0xcc>
    6dd8:	430c      	orrs	r4, r1
    6dda:	e001      	b.n	6de0 <GPIOPadConfigSet+0xd0>
    6ddc:	ea24 0401 	bic.w	r4, r4, r1
    6de0:	6014      	str	r4, [r2, #0]
    6de2:	f500 62a5 	add.w	r2, r0, #1320	; 0x528
    // Set the analog mode select register.  This register only appears in
    // DustDevil-class (and later) devices, but is a harmless write on
    // Sandstorm- and Fury-class devices.
    //
    HWREG(ulPort + GPIO_O_AMSEL) =
        ((ulPinType == GPIO_PIN_TYPE_ANALOG) ?
    6de6:	b923      	cbnz	r3, 6df2 <GPIOPadConfigSet+0xe2>
         (HWREG(ulPort + GPIO_O_AMSEL) | ucPins) :
    6de8:	f8d0 3528 	ldr.w	r3, [r0, #1320]	; 0x528
    // Set the analog mode select register.  This register only appears in
    // DustDevil-class (and later) devices, but is a harmless write on
    // Sandstorm- and Fury-class devices.
    //
    HWREG(ulPort + GPIO_O_AMSEL) =
        ((ulPinType == GPIO_PIN_TYPE_ANALOG) ?
    6dec:	ea43 0101 	orr.w	r1, r3, r1
    6df0:	e003      	b.n	6dfa <GPIOPadConfigSet+0xea>
         (HWREG(ulPort + GPIO_O_AMSEL) | ucPins) :
         (HWREG(ulPort + GPIO_O_AMSEL) & ~(ucPins)));
    6df2:	f8d0 3528 	ldr.w	r3, [r0, #1320]	; 0x528
    // Set the analog mode select register.  This register only appears in
    // DustDevil-class (and later) devices, but is a harmless write on
    // Sandstorm- and Fury-class devices.
    //
    HWREG(ulPort + GPIO_O_AMSEL) =
        ((ulPinType == GPIO_PIN_TYPE_ANALOG) ?
    6df6:	ea23 0101 	bic.w	r1, r3, r1
    //
    // Set the analog mode select register.  This register only appears in
    // DustDevil-class (and later) devices, but is a harmless write on
    // Sandstorm- and Fury-class devices.
    //
    HWREG(ulPort + GPIO_O_AMSEL) =
    6dfa:	6011      	str	r1, [r2, #0]
        ((ulPinType == GPIO_PIN_TYPE_ANALOG) ?
         (HWREG(ulPort + GPIO_O_AMSEL) | ucPins) :
         (HWREG(ulPort + GPIO_O_AMSEL) & ~(ucPins)));
}
    6dfc:	bd30      	pop	{r4, r5, pc}

00006dfe <GPIOPadConfigGet>:
    ASSERT(ucPin < 8);

    //
    // Convert from a pin number to a bit position.
    //
    ucPin = (1 << ucPin);
    6dfe:	f04f 0c01 	mov.w	ip, #1
    6e02:	fa0c fc01 	lsl.w	ip, ip, r1
//
//*****************************************************************************
void
GPIOPadConfigGet(unsigned long ulPort, unsigned char ucPin,
                 unsigned long *pulStrength, unsigned long *pulPinType)
{
    6e06:	b5f0      	push	{r4, r5, r6, r7, lr}
    ucPin = (1 << ucPin);

    //
    // Get the drive strength for this pin.
    //
    ulTemp1 = HWREG(ulPort + GPIO_O_DR2R);
    6e08:	f8d0 7500 	ldr.w	r7, [r0, #1280]	; 0x500
    ulTemp2 = HWREG(ulPort + GPIO_O_DR4R);
    6e0c:	f8d0 6504 	ldr.w	r6, [r0, #1284]	; 0x504
    ulTemp3 = HWREG(ulPort + GPIO_O_DR8R);
    ulTemp4 = HWREG(ulPort + GPIO_O_SLR);
    *pulStrength = (((ulTemp1 & ucPin) ? 1 : 0) | ((ulTemp2 & ucPin) ? 2 : 0) |
    6e10:	fa5f fc8c 	uxtb.w	ip, ip
    //
    // Get the drive strength for this pin.
    //
    ulTemp1 = HWREG(ulPort + GPIO_O_DR2R);
    ulTemp2 = HWREG(ulPort + GPIO_O_DR4R);
    ulTemp3 = HWREG(ulPort + GPIO_O_DR8R);
    6e14:	f8d0 5508 	ldr.w	r5, [r0, #1288]	; 0x508
    ulTemp4 = HWREG(ulPort + GPIO_O_SLR);
    *pulStrength = (((ulTemp1 & ucPin) ? 1 : 0) | ((ulTemp2 & ucPin) ? 2 : 0) |
    6e18:	ea1c 0606 	ands.w	r6, ip, r6
    // Get the drive strength for this pin.
    //
    ulTemp1 = HWREG(ulPort + GPIO_O_DR2R);
    ulTemp2 = HWREG(ulPort + GPIO_O_DR4R);
    ulTemp3 = HWREG(ulPort + GPIO_O_DR8R);
    ulTemp4 = HWREG(ulPort + GPIO_O_SLR);
    6e1c:	f8d0 4518 	ldr.w	r4, [r0, #1304]	; 0x518
    *pulStrength = (((ulTemp1 & ucPin) ? 1 : 0) | ((ulTemp2 & ucPin) ? 2 : 0) |
    6e20:	bf18      	it	ne
    6e22:	2602      	movne	r6, #2
                    ((ulTemp3 & ucPin) ? 4 : 0) | ((ulTemp4 & ucPin) ? 8 : 0));
    6e24:	ea1c 0505 	ands.w	r5, ip, r5
    6e28:	bf18      	it	ne
    6e2a:	2504      	movne	r5, #4
    //
    ulTemp1 = HWREG(ulPort + GPIO_O_DR2R);
    ulTemp2 = HWREG(ulPort + GPIO_O_DR4R);
    ulTemp3 = HWREG(ulPort + GPIO_O_DR8R);
    ulTemp4 = HWREG(ulPort + GPIO_O_SLR);
    *pulStrength = (((ulTemp1 & ucPin) ? 1 : 0) | ((ulTemp2 & ucPin) ? 2 : 0) |
    6e2c:	ea1c 0404 	ands.w	r4, ip, r4
    6e30:	bf0c      	ite	eq
    6e32:	4621      	moveq	r1, r4
    6e34:	2108      	movne	r1, #8
    6e36:	ea1c 0f07 	tst.w	ip, r7
    6e3a:	bf0c      	ite	eq
    6e3c:	4634      	moveq	r4, r6
    6e3e:	f046 0401 	orrne.w	r4, r6, #1
    6e42:	432c      	orrs	r4, r5
    6e44:	430c      	orrs	r4, r1
    6e46:	6014      	str	r4, [r2, #0]
                    ((ulTemp3 & ucPin) ? 4 : 0) | ((ulTemp4 & ucPin) ? 8 : 0));

    //
    // Get the pin type.
    //
    ulTemp1 = HWREG(ulPort + GPIO_O_ODR);
    6e48:	f8d0 550c 	ldr.w	r5, [r0, #1292]	; 0x50c
    ulTemp2 = HWREG(ulPort + GPIO_O_PUR);
    6e4c:	f8d0 4510 	ldr.w	r4, [r0, #1296]	; 0x510
    ulTemp3 = HWREG(ulPort + GPIO_O_PDR);
    6e50:	f8d0 1514 	ldr.w	r1, [r0, #1300]	; 0x514
    ulTemp4 = HWREG(ulPort + GPIO_O_DEN);
    *pulPinType = (((ulTemp1 & ucPin) ? 1 : 0) | ((ulTemp2 & ucPin) ? 2 : 0) |
    6e54:	ea1c 0404 	ands.w	r4, ip, r4
    // Get the pin type.
    //
    ulTemp1 = HWREG(ulPort + GPIO_O_ODR);
    ulTemp2 = HWREG(ulPort + GPIO_O_PUR);
    ulTemp3 = HWREG(ulPort + GPIO_O_PDR);
    ulTemp4 = HWREG(ulPort + GPIO_O_DEN);
    6e58:	f8d0 251c 	ldr.w	r2, [r0, #1308]	; 0x51c
    *pulPinType = (((ulTemp1 & ucPin) ? 1 : 0) | ((ulTemp2 & ucPin) ? 2 : 0) |
    6e5c:	bf18      	it	ne
    6e5e:	2402      	movne	r4, #2
                   ((ulTemp3 & ucPin) ? 4 : 0) | ((ulTemp4 & ucPin) ? 8 : 0));
    6e60:	ea1c 0101 	ands.w	r1, ip, r1
    6e64:	bf18      	it	ne
    6e66:	2104      	movne	r1, #4
    //
    ulTemp1 = HWREG(ulPort + GPIO_O_ODR);
    ulTemp2 = HWREG(ulPort + GPIO_O_PUR);
    ulTemp3 = HWREG(ulPort + GPIO_O_PDR);
    ulTemp4 = HWREG(ulPort + GPIO_O_DEN);
    *pulPinType = (((ulTemp1 & ucPin) ? 1 : 0) | ((ulTemp2 & ucPin) ? 2 : 0) |
    6e68:	ea1c 0202 	ands.w	r2, ip, r2
    6e6c:	bf0c      	ite	eq
    6e6e:	4610      	moveq	r0, r2
    6e70:	2008      	movne	r0, #8
    6e72:	ea1c 0f05 	tst.w	ip, r5
    6e76:	bf0c      	ite	eq
    6e78:	4622      	moveq	r2, r4
    6e7a:	f044 0201 	orrne.w	r2, r4, #1
    6e7e:	430a      	orrs	r2, r1
    6e80:	4302      	orrs	r2, r0
    6e82:	601a      	str	r2, [r3, #0]
                   ((ulTemp3 & ucPin) ? 4 : 0) | ((ulTemp4 & ucPin) ? 8 : 0));
}
    6e84:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006e86 <GPIOPinIntEnable>:
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Enable the interrupts.
    //
    HWREG(ulPort + GPIO_O_IM) |= ucPins;
    6e86:	f8d0 3410 	ldr.w	r3, [r0, #1040]	; 0x410
    6e8a:	430b      	orrs	r3, r1
    6e8c:	f8c0 3410 	str.w	r3, [r0, #1040]	; 0x410
}
    6e90:	4770      	bx	lr

00006e92 <GPIOPinIntDisable>:
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Disable the interrupts.
    //
    HWREG(ulPort + GPIO_O_IM) &= ~(ucPins);
    6e92:	f8d0 3410 	ldr.w	r3, [r0, #1040]	; 0x410
    6e96:	ea23 0301 	bic.w	r3, r3, r1
    6e9a:	f8c0 3410 	str.w	r3, [r0, #1040]	; 0x410
}
    6e9e:	4770      	bx	lr

00006ea0 <GPIOPinIntStatus>:
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Return the interrupt status.
    //
    if(bMasked)
    6ea0:	b111      	cbz	r1, 6ea8 <GPIOPinIntStatus+0x8>
    {
        return(HWREG(ulPort + GPIO_O_MIS));
    6ea2:	f8d0 0418 	ldr.w	r0, [r0, #1048]	; 0x418
    6ea6:	4770      	bx	lr
    }
    else
    {
        return(HWREG(ulPort + GPIO_O_RIS));
    6ea8:	f8d0 0414 	ldr.w	r0, [r0, #1044]	; 0x414
    }
}
    6eac:	4770      	bx	lr

00006eae <GPIOPinIntClear>:
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Clear the interrupts.
    //
    HWREG(ulPort + GPIO_O_ICR) = ucPins;
    6eae:	f8c0 141c 	str.w	r1, [r0, #1052]	; 0x41c
}
    6eb2:	4770      	bx	lr

00006eb4 <GPIOPinRead>:
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Return the pin value(s).
    //
    return(HWREG(ulPort + (GPIO_O_DATA + (ucPins << 2))));
    6eb4:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
}
    6eb8:	4770      	bx	lr

00006eba <GPIOPinWrite>:
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Write the pins.
    //
    HWREG(ulPort + (GPIO_O_DATA + (ucPins << 2))) = ucVal;
    6eba:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
}
    6ebe:	4770      	bx	lr

00006ec0 <GPIOPinTypeADC>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeADC(unsigned long ulPort, unsigned char ucPins)
{
    6ec0:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);
    6ec2:	2200      	movs	r2, #0
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeADC(unsigned long ulPort, unsigned char ucPins)
{
    6ec4:	4605      	mov	r5, r0
    6ec6:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);
    6ec8:	f7ff feb8 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for analog operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_ANALOG);
    6ecc:	4628      	mov	r0, r5
    6ece:	4621      	mov	r1, r4
    6ed0:	2201      	movs	r2, #1
    6ed2:	2300      	movs	r3, #0
}
    6ed4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);

    //
    // Set the pad(s) for analog operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_ANALOG);
    6ed8:	e71a      	b.n	6d10 <GPIOPadConfigSet>

00006eda <GPIOPinTypeCAN>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeCAN(unsigned long ulPort, unsigned char ucPins)
{
    6eda:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6edc:	2202      	movs	r2, #2
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeCAN(unsigned long ulPort, unsigned char ucPins)
{
    6ede:	4605      	mov	r5, r0
    6ee0:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6ee2:	f7ff feab 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_8MA, GPIO_PIN_TYPE_STD);
    6ee6:	4628      	mov	r0, r5
    6ee8:	4621      	mov	r1, r4
    6eea:	2204      	movs	r2, #4
    6eec:	2308      	movs	r3, #8
}
    6eee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_8MA, GPIO_PIN_TYPE_STD);
    6ef2:	e70d      	b.n	6d10 <GPIOPadConfigSet>

00006ef4 <GPIOPinTypeComparator>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeComparator(unsigned long ulPort, unsigned char ucPins)
{
    6ef4:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);
    6ef6:	2200      	movs	r2, #0
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeComparator(unsigned long ulPort, unsigned char ucPins)
{
    6ef8:	4605      	mov	r5, r0
    6efa:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);
    6efc:	f7ff fe9e 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for analog operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_ANALOG);
    6f00:	4628      	mov	r0, r5
    6f02:	4621      	mov	r1, r4
    6f04:	2201      	movs	r2, #1
    6f06:	2300      	movs	r3, #0
}
    6f08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);

    //
    // Set the pad(s) for analog operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_ANALOG);
    6f0c:	e700      	b.n	6d10 <GPIOPadConfigSet>

00006f0e <GPIOPinTypeGPIOInput>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeGPIOInput(unsigned long ulPort, unsigned char ucPins)
{
    6f0e:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);
    6f10:	2200      	movs	r2, #0
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeGPIOInput(unsigned long ulPort, unsigned char ucPins)
{
    6f12:	4605      	mov	r5, r0
    6f14:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);
    6f16:	f7ff fe91 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6f1a:	4628      	mov	r0, r5
    6f1c:	4621      	mov	r1, r4
    6f1e:	2201      	movs	r2, #1
    6f20:	2308      	movs	r3, #8
}
    6f22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6f26:	e6f3      	b.n	6d10 <GPIOPadConfigSet>

00006f28 <GPIOPinTypeGPIOOutput>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeGPIOOutput(unsigned long ulPort, unsigned char ucPins)
{
    6f28:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be outputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_OUT);
    6f2a:	2201      	movs	r2, #1
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeGPIOOutput(unsigned long ulPort, unsigned char ucPins)
{
    6f2c:	4605      	mov	r5, r0
    6f2e:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be outputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_OUT);
    6f30:	f7ff fe84 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6f34:	4628      	mov	r0, r5
    6f36:	4621      	mov	r1, r4
    6f38:	2201      	movs	r2, #1
    6f3a:	2308      	movs	r3, #8
}
    6f3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_OUT);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6f40:	e6e6      	b.n	6d10 <GPIOPadConfigSet>

00006f42 <GPIOPinTypeGPIOOutputOD>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeGPIOOutputOD(unsigned long ulPort, unsigned char ucPins)
{
    6f42:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be outputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_OUT);
    6f44:	2201      	movs	r2, #1
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeGPIOOutputOD(unsigned long ulPort, unsigned char ucPins)
{
    6f46:	4605      	mov	r5, r0
    6f48:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be outputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_OUT);
    6f4a:	f7ff fe77 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_OD);
    6f4e:	4628      	mov	r0, r5
    6f50:	4621      	mov	r1, r4
    6f52:	2201      	movs	r2, #1
    6f54:	2309      	movs	r3, #9
}
    6f56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_OUT);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_OD);
    6f5a:	e6d9      	b.n	6d10 <GPIOPadConfigSet>

00006f5c <GPIOPinTypeI2C>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeI2C(unsigned long ulPort, unsigned char ucPins)
{
    6f5c:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6f5e:	2202      	movs	r2, #2
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeI2C(unsigned long ulPort, unsigned char ucPins)
{
    6f60:	4605      	mov	r5, r0
    6f62:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6f64:	f7ff fe6a 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for open-drain operation with a weak pull-up.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_OD_WPU);
    6f68:	4628      	mov	r0, r5
    6f6a:	4621      	mov	r1, r4
    6f6c:	2201      	movs	r2, #1
    6f6e:	230b      	movs	r3, #11
}
    6f70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);

    //
    // Set the pad(s) for open-drain operation with a weak pull-up.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_OD_WPU);
    6f74:	e6cc      	b.n	6d10 <GPIOPadConfigSet>

00006f76 <GPIOPinTypePWM>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypePWM(unsigned long ulPort, unsigned char ucPins)
{
    6f76:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6f78:	2202      	movs	r2, #2
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypePWM(unsigned long ulPort, unsigned char ucPins)
{
    6f7a:	4605      	mov	r5, r0
    6f7c:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6f7e:	f7ff fe5d 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6f82:	4628      	mov	r0, r5
    6f84:	4621      	mov	r1, r4
    6f86:	2201      	movs	r2, #1
    6f88:	2308      	movs	r3, #8
}
    6f8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6f8e:	e6bf      	b.n	6d10 <GPIOPadConfigSet>

00006f90 <GPIOPinTypeQEI>:
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6f90:	2202      	movs	r2, #2
    6f92:	e653      	b.n	6c3c <GPIODirModeSet>

00006f94 <GPIOPinTypeSSI>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeSSI(unsigned long ulPort, unsigned char ucPins)
{
    6f94:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6f96:	2202      	movs	r2, #2
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeSSI(unsigned long ulPort, unsigned char ucPins)
{
    6f98:	4605      	mov	r5, r0
    6f9a:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6f9c:	f7ff fe4e 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6fa0:	4628      	mov	r0, r5
    6fa2:	4621      	mov	r1, r4
    6fa4:	2201      	movs	r2, #1
    6fa6:	2308      	movs	r3, #8
}
    6fa8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6fac:	e6b0      	b.n	6d10 <GPIOPadConfigSet>

00006fae <GPIOPinTypeTimer>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeTimer(unsigned long ulPort, unsigned char ucPins)
{
    6fae:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6fb0:	2202      	movs	r2, #2
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeTimer(unsigned long ulPort, unsigned char ucPins)
{
    6fb2:	4605      	mov	r5, r0
    6fb4:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6fb6:	f7ff fe41 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6fba:	4628      	mov	r0, r5
    6fbc:	4621      	mov	r1, r4
    6fbe:	2201      	movs	r2, #1
    6fc0:	2308      	movs	r3, #8
}
    6fc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6fc6:	e6a3      	b.n	6d10 <GPIOPadConfigSet>

00006fc8 <GPIOPinTypeUART>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeUART(unsigned long ulPort, unsigned char ucPins)
{
    6fc8:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6fca:	2202      	movs	r2, #2
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeUART(unsigned long ulPort, unsigned char ucPins)
{
    6fcc:	4605      	mov	r5, r0
    6fce:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6fd0:	f7ff fe34 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6fd4:	4628      	mov	r0, r5
    6fd6:	4621      	mov	r1, r4
    6fd8:	2201      	movs	r2, #1
    6fda:	2308      	movs	r3, #8
}
    6fdc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6fe0:	e696      	b.n	6d10 <GPIOPadConfigSet>

00006fe2 <GPIOPinTypeUSBDigital>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeUSBDigital(unsigned long ulPort, unsigned char ucPins)
{
    6fe2:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6fe4:	2202      	movs	r2, #2
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeUSBDigital(unsigned long ulPort, unsigned char ucPins)
{
    6fe6:	4605      	mov	r5, r0
    6fe8:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    6fea:	f7ff fe27 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6fee:	4628      	mov	r0, r5
    6ff0:	4621      	mov	r1, r4
    6ff2:	2201      	movs	r2, #1
    6ff4:	2308      	movs	r3, #8
}
    6ff6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    6ffa:	e689      	b.n	6d10 <GPIOPadConfigSet>

00006ffc <GPIOPinTypeUSBAnalog>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeUSBAnalog(unsigned long ulPort, unsigned char ucPins)
{
    6ffc:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);
    6ffe:	2200      	movs	r2, #0
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeUSBAnalog(unsigned long ulPort, unsigned char ucPins)
{
    7000:	4605      	mov	r5, r0
    7002:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be inputs.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);
    7004:	f7ff fe1a 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for analog operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_ANALOG);
    7008:	4628      	mov	r0, r5
    700a:	4621      	mov	r1, r4
    700c:	2201      	movs	r2, #1
    700e:	2300      	movs	r3, #0
}
    7010:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_IN);

    //
    // Set the pad(s) for analog operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_ANALOG);
    7014:	e67c      	b.n	6d10 <GPIOPadConfigSet>

00007016 <GPIOPinTypeI2S>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeI2S(unsigned long ulPort, unsigned char ucPins)
{
    7016:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    7018:	2202      	movs	r2, #2
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeI2S(unsigned long ulPort, unsigned char ucPins)
{
    701a:	4605      	mov	r5, r0
    701c:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    701e:	f7ff fe0d 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    7022:	4628      	mov	r0, r5
    7024:	4621      	mov	r1, r4
    7026:	2201      	movs	r2, #1
    7028:	2308      	movs	r3, #8
}
    702a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
    702e:	e66f      	b.n	6d10 <GPIOPadConfigSet>

00007030 <GPIOPinTypeEthernetLED>:
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeEthernetLED(unsigned long ulPort, unsigned char ucPins)
{
    7030:	b570      	push	{r4, r5, r6, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    7032:	2202      	movs	r2, #2
//! \return None.
//
//*****************************************************************************
void
GPIOPinTypeEthernetLED(unsigned long ulPort, unsigned char ucPins)
{
    7034:	4605      	mov	r5, r0
    7036:	460c      	mov	r4, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Make the pin(s) be peripheral controlled.
    //
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);
    7038:	f7ff fe00 	bl	6c3c <GPIODirModeSet>

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_8MA, GPIO_PIN_TYPE_STD);
    703c:	4628      	mov	r0, r5
    703e:	4621      	mov	r1, r4
    7040:	2204      	movs	r2, #4
    7042:	2308      	movs	r3, #8
}
    7044:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    GPIODirModeSet(ulPort, ucPins, GPIO_DIR_MODE_HW);

    //
    // Set the pad(s) for standard push-pull operation.
    //
    GPIOPadConfigSet(ulPort, ucPins, GPIO_STRENGTH_8MA, GPIO_PIN_TYPE_STD);
    7048:	e662      	b.n	6d10 <GPIOPadConfigSet>

0000704a <GPIOPinConfigure>:
    ASSERT(((ulPinConfig >> 8) & 0xe3) == 0);

    //
    // Extract the base address index from the input value.
    //
    ulBase = (ulPinConfig >> 16) & 0xff;
    704a:	0c02      	lsrs	r2, r0, #16
    704c:	f002 02ff 	and.w	r2, r2, #255	; 0xff

    //
    // Get the base address of the GPIO module, selecting either the APB or the
    // AHB aperture as appropriate.
    //
    if(HWREG(SYSCTL_GPIOHSCTL) & (1 << ulBase))
    7050:	2101      	movs	r1, #1
    7052:	4091      	lsls	r1, r2
    7054:	4b0d      	ldr	r3, [pc, #52]	; (708c <GPIOPinConfigure+0x42>)
    7056:	0052      	lsls	r2, r2, #1
    7058:	681b      	ldr	r3, [r3, #0]
//! \return None.
//
//*****************************************************************************
void
GPIOPinConfigure(unsigned long ulPinConfig)
{
    705a:	b510      	push	{r4, lr}

    //
    // Get the base address of the GPIO module, selecting either the APB or the
    // AHB aperture as appropriate.
    //
    if(HWREG(SYSCTL_GPIOHSCTL) & (1 << ulBase))
    705c:	4219      	tst	r1, r3
    705e:	4b0c      	ldr	r3, [pc, #48]	; (7090 <GPIOPinConfigure+0x46>)
    {
        ulBase = g_pulGPIOBaseAddrs[(ulBase << 1) + 1];
    7060:	bf18      	it	ne
    7062:	3201      	addne	r2, #1
    }
    else
    {
        ulBase = g_pulGPIOBaseAddrs[ulBase << 1];
    7064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]

    //
    // Write the requested pin muxing value for this GPIO pin.
    //
    HWREG(ulBase + GPIO_O_PCTL) = ((HWREG(ulBase + GPIO_O_PCTL) &
                                    ~(0xf << ulShift)) |
    7068:	0a02      	lsrs	r2, r0, #8
    706a:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    ulShift = (ulPinConfig >> 8) & 0xff;

    //
    // Write the requested pin muxing value for this GPIO pin.
    //
    HWREG(ulBase + GPIO_O_PCTL) = ((HWREG(ulBase + GPIO_O_PCTL) &
    706e:	210f      	movs	r1, #15
    7070:	4091      	lsls	r1, r2
    7072:	f000 000f 	and.w	r0, r0, #15
    7076:	fa10 f202 	lsls.w	r2, r0, r2
    707a:	f8d3 452c 	ldr.w	r4, [r3, #1324]	; 0x52c
    707e:	ea24 0101 	bic.w	r1, r4, r1
    7082:	ea41 0202 	orr.w	r2, r1, r2
    7086:	f8c3 252c 	str.w	r2, [r3, #1324]	; 0x52c
                                    ~(0xf << ulShift)) |
                                   ((ulPinConfig & 0xf) << ulShift));

}
    708a:	bd10      	pop	{r4, pc}
    708c:	400fe06c 	.word	0x400fe06c
    7090:	0000952c 	.word	0x0000952c

00007094 <GPIOPortIntUnregister>:
//! \return None.
//
//*****************************************************************************
void
GPIOPortIntUnregister(unsigned long ulPort)
{
    7094:	b510      	push	{r4, lr}
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Get the interrupt number associated with the specified GPIO.
    //
    ulPort = GPIOGetIntNumber(ulPort);
    7096:	f7ff fd57 	bl	6b48 <GPIOGetIntNumber>
    709a:	4604      	mov	r4, r0

    //
    // Disable the GPIO interrupt.
    //
    IntDisable(ulPort);
    709c:	f000 f8b4 	bl	7208 <IntDisable>

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulPort);
    70a0:	4620      	mov	r0, r4
}
    70a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntDisable(ulPort);

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulPort);
    70a6:	f000 b827 	b.w	70f8 <IntUnregister>

000070aa <GPIOPortIntRegister>:
//! \return None.
//
//*****************************************************************************
void
GPIOPortIntRegister(unsigned long ulPort, void (*pfnIntHandler)(void))
{
    70aa:	b570      	push	{r4, r5, r6, lr}
    70ac:	460d      	mov	r5, r1
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Get the interrupt number associated with the specified GPIO.
    //
    ulPort = GPIOGetIntNumber(ulPort);
    70ae:	f7ff fd4b 	bl	6b48 <GPIOGetIntNumber>

    //
    // Register the interrupt handler.
    //
    IntRegister(ulPort, pfnIntHandler);
    70b2:	4629      	mov	r1, r5
    ASSERT(GPIOBaseValid(ulPort));

    //
    // Get the interrupt number associated with the specified GPIO.
    //
    ulPort = GPIOGetIntNumber(ulPort);
    70b4:	4604      	mov	r4, r0

    //
    // Register the interrupt handler.
    //
    IntRegister(ulPort, pfnIntHandler);
    70b6:	f000 f806 	bl	70c6 <IntRegister>

    //
    // Enable the GPIO interrupt.
    //
    IntEnable(ulPort);
    70ba:	4620      	mov	r0, r4
}
    70bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    IntRegister(ulPort, pfnIntHandler);

    //
    // Enable the GPIO interrupt.
    //
    IntEnable(ulPort);
    70c0:	f000 b86a 	b.w	7198 <IntEnable>

000070c4 <IntDefaultHandler>:
//! \return None.
//
//*****************************************************************************
static void
IntDefaultHandler(void)
{
    70c4:	e7fe      	b.n	70c4 <IntDefaultHandler>

000070c6 <IntRegister>:
    ASSERT(((unsigned long)g_pfnRAMVectors & 0x000003ff) == 0);

    //
    // See if the RAM vector table has been initialized.
    //
    if(HWREG(NVIC_VTABLE) != (unsigned long)g_pfnRAMVectors)
    70c6:	4b0a      	ldr	r3, [pc, #40]	; (70f0 <IntRegister+0x2a>)
//! \return None.
//
//*****************************************************************************
void
IntRegister(unsigned long ulInterrupt, void (*pfnHandler)(void))
{
    70c8:	b570      	push	{r4, r5, r6, lr}
    ASSERT(((unsigned long)g_pfnRAMVectors & 0x000003ff) == 0);

    //
    // See if the RAM vector table has been initialized.
    //
    if(HWREG(NVIC_VTABLE) != (unsigned long)g_pfnRAMVectors)
    70ca:	4a0a      	ldr	r2, [pc, #40]	; (70f4 <IntRegister+0x2e>)
    70cc:	681c      	ldr	r4, [r3, #0]
    70ce:	4294      	cmp	r4, r2
    70d0:	d00a      	beq.n	70e8 <IntRegister+0x22>
    {
        //
        // Copy the vector table from the beginning of FLASH to the RAM vector
        // table.
        //
        ulValue = HWREG(NVIC_VTABLE);
    70d2:	681c      	ldr	r4, [r3, #0]
    70d4:	2300      	movs	r3, #0
        for(ulIdx = 0; ulIdx < NUM_INTERRUPTS; ulIdx++)
        {
            g_pfnRAMVectors[ulIdx] = (void (*)(void))HWREG((ulIdx * 4) +
    70d6:	591e      	ldr	r6, [r3, r4]
    70d8:	4d06      	ldr	r5, [pc, #24]	; (70f4 <IntRegister+0x2e>)
    70da:	50ee      	str	r6, [r5, r3]
    70dc:	3304      	adds	r3, #4
        //
        // Copy the vector table from the beginning of FLASH to the RAM vector
        // table.
        //
        ulValue = HWREG(NVIC_VTABLE);
        for(ulIdx = 0; ulIdx < NUM_INTERRUPTS; ulIdx++)
    70de:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
    70e2:	d1f8      	bne.n	70d6 <IntRegister+0x10>
        }

        //
        // Point NVIC at the RAM vector table.
        //
        HWREG(NVIC_VTABLE) = (unsigned long)g_pfnRAMVectors;
    70e4:	4b02      	ldr	r3, [pc, #8]	; (70f0 <IntRegister+0x2a>)
    70e6:	601a      	str	r2, [r3, #0]
    }

    //
    // Save the interrupt handler.
    //
    g_pfnRAMVectors[ulInterrupt] = pfnHandler;
    70e8:	4b02      	ldr	r3, [pc, #8]	; (70f4 <IntRegister+0x2e>)
    70ea:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    70ee:	bd70      	pop	{r4, r5, r6, pc}
    70f0:	e000ed08 	.word	0xe000ed08
    70f4:	20000000 	.word	0x20000000

000070f8 <IntUnregister>:
    ASSERT(ulInterrupt < NUM_INTERRUPTS);

    //
    // Reset the interrupt handler.
    //
    g_pfnRAMVectors[ulInterrupt] = IntDefaultHandler;
    70f8:	4a02      	ldr	r2, [pc, #8]	; (7104 <IntUnregister+0xc>)
    70fa:	4b03      	ldr	r3, [pc, #12]	; (7108 <IntUnregister+0x10>)
    70fc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    7100:	4770      	bx	lr
    7102:	bf00      	nop
    7104:	000070c5 	.word	0x000070c5
    7108:	20000000 	.word	0x20000000

0000710c <IntPriorityGroupingSet>:
    ASSERT(ulBits < NUM_PRIORITY);

    //
    // Set the priority grouping.
    //
    HWREG(NVIC_APINT) = NVIC_APINT_VECTKEY | g_pulPriority[ulBits];
    710c:	4b04      	ldr	r3, [pc, #16]	; (7120 <IntPriorityGroupingSet+0x14>)
    710e:	4a05      	ldr	r2, [pc, #20]	; (7124 <IntPriorityGroupingSet+0x18>)
    7110:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7114:	f043 63be 	orr.w	r3, r3, #99614720	; 0x5f00000
    7118:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
    711c:	6013      	str	r3, [r2, #0]
}
    711e:	4770      	bx	lr
    7120:	00009574 	.word	0x00009574
    7124:	e000ed0c 	.word	0xe000ed0c

00007128 <IntPriorityGroupingGet>:
    unsigned long ulLoop, ulValue;

    //
    // Read the priority grouping.
    //
    ulValue = HWREG(NVIC_APINT) & NVIC_APINT_PRIGROUP_M;
    7128:	4b06      	ldr	r3, [pc, #24]	; (7144 <IntPriorityGroupingGet+0x1c>)
    712a:	2000      	movs	r0, #0
    712c:	681b      	ldr	r3, [r3, #0]
    712e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    for(ulLoop = 0; ulLoop < NUM_PRIORITY; ulLoop++)
    {
        //
        // Stop looping if this value matches.
        //
        if(ulValue == g_pulPriority[ulLoop])
    7132:	4a05      	ldr	r2, [pc, #20]	; (7148 <IntPriorityGroupingGet+0x20>)
    7134:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    7138:	4293      	cmp	r3, r2
    713a:	d002      	beq.n	7142 <IntPriorityGroupingGet+0x1a>
    ulValue = HWREG(NVIC_APINT) & NVIC_APINT_PRIGROUP_M;

    //
    // Loop through the priority grouping values.
    //
    for(ulLoop = 0; ulLoop < NUM_PRIORITY; ulLoop++)
    713c:	3001      	adds	r0, #1
    713e:	2808      	cmp	r0, #8
    7140:	d1f7      	bne.n	7132 <IntPriorityGroupingGet+0xa>

    //
    // Return the number of priority bits.
    //
    return(ulLoop);
}
    7142:	4770      	bx	lr
    7144:	e000ed0c 	.word	0xe000ed0c
    7148:	00009574 	.word	0x00009574

0000714c <IntPrioritySet>:
    ASSERT((ulInterrupt >= 4) && (ulInterrupt < NUM_INTERRUPTS));

    //
    // Set the interrupt priority.
    //
    ulTemp = HWREG(g_pulRegs[ulInterrupt >> 2]);
    714c:	4b09      	ldr	r3, [pc, #36]	; (7174 <IntPrioritySet+0x28>)
    714e:	f020 0203 	bic.w	r2, r0, #3
    ulTemp &= ~(0xFF << (8 * (ulInterrupt & 3)));
    7152:	f000 0003 	and.w	r0, r0, #3
    ASSERT((ulInterrupt >= 4) && (ulInterrupt < NUM_INTERRUPTS));

    //
    // Set the interrupt priority.
    //
    ulTemp = HWREG(g_pulRegs[ulInterrupt >> 2]);
    7156:	18d3      	adds	r3, r2, r3
    ulTemp &= ~(0xFF << (8 * (ulInterrupt & 3)));
    7158:	00c0      	lsls	r0, r0, #3
    715a:	22ff      	movs	r2, #255	; 0xff
    715c:	4082      	lsls	r2, r0
    ulTemp |= ucPriority << (8 * (ulInterrupt & 3));
    715e:	fa11 f000 	lsls.w	r0, r1, r0
    ASSERT((ulInterrupt >= 4) && (ulInterrupt < NUM_INTERRUPTS));

    //
    // Set the interrupt priority.
    //
    ulTemp = HWREG(g_pulRegs[ulInterrupt >> 2]);
    7162:	6a1b      	ldr	r3, [r3, #32]
//! \return None.
//
//*****************************************************************************
void
IntPrioritySet(unsigned long ulInterrupt, unsigned char ucPriority)
{
    7164:	b510      	push	{r4, lr}
    ASSERT((ulInterrupt >= 4) && (ulInterrupt < NUM_INTERRUPTS));

    //
    // Set the interrupt priority.
    //
    ulTemp = HWREG(g_pulRegs[ulInterrupt >> 2]);
    7166:	681c      	ldr	r4, [r3, #0]
    ulTemp &= ~(0xFF << (8 * (ulInterrupt & 3)));
    7168:	ea24 0202 	bic.w	r2, r4, r2
    ulTemp |= ucPriority << (8 * (ulInterrupt & 3));
    716c:	4302      	orrs	r2, r0
    HWREG(g_pulRegs[ulInterrupt >> 2]) = ulTemp;
    716e:	601a      	str	r2, [r3, #0]
}
    7170:	bd10      	pop	{r4, pc}
    7172:	bf00      	nop
    7174:	00009574 	.word	0x00009574

00007178 <IntPriorityGet>:
    ASSERT((ulInterrupt >= 4) && (ulInterrupt < NUM_INTERRUPTS));

    //
    // Return the interrupt priority.
    //
    return((HWREG(g_pulRegs[ulInterrupt >> 2]) >> (8 * (ulInterrupt & 3))) &
    7178:	4b06      	ldr	r3, [pc, #24]	; (7194 <IntPriorityGet+0x1c>)
    717a:	f020 0203 	bic.w	r2, r0, #3
    717e:	18d3      	adds	r3, r2, r3
    7180:	6a1b      	ldr	r3, [r3, #32]
    7182:	f000 0003 	and.w	r0, r0, #3
    7186:	681b      	ldr	r3, [r3, #0]
    7188:	00c0      	lsls	r0, r0, #3
    718a:	fa33 f000 	lsrs.w	r0, r3, r0
           0xFF);
}
    718e:	b2c0      	uxtb	r0, r0
    7190:	4770      	bx	lr
    7192:	bf00      	nop
    7194:	00009574 	.word	0x00009574

00007198 <IntEnable>:
    ASSERT(ulInterrupt < NUM_INTERRUPTS);

    //
    // Determine the interrupt to enable.
    //
    if(ulInterrupt == FAULT_MPU)
    7198:	2804      	cmp	r0, #4
    719a:	d104      	bne.n	71a6 <IntEnable+0xe>
    {
        //
        // Enable the MemManage interrupt.
        //
        HWREG(NVIC_SYS_HND_CTRL) |= NVIC_SYS_HND_CTRL_MEM;
    719c:	4b16      	ldr	r3, [pc, #88]	; (71f8 <IntEnable+0x60>)
    719e:	681a      	ldr	r2, [r3, #0]
    71a0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
    71a4:	e013      	b.n	71ce <IntEnable+0x36>
    }
    else if(ulInterrupt == FAULT_BUS)
    71a6:	2805      	cmp	r0, #5
    71a8:	d104      	bne.n	71b4 <IntEnable+0x1c>
    {
        //
        // Enable the bus fault interrupt.
        //
        HWREG(NVIC_SYS_HND_CTRL) |= NVIC_SYS_HND_CTRL_BUS;
    71aa:	4b13      	ldr	r3, [pc, #76]	; (71f8 <IntEnable+0x60>)
    71ac:	681a      	ldr	r2, [r3, #0]
    71ae:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
    71b2:	e00c      	b.n	71ce <IntEnable+0x36>
    }
    else if(ulInterrupt == FAULT_USAGE)
    71b4:	2806      	cmp	r0, #6
    71b6:	d104      	bne.n	71c2 <IntEnable+0x2a>
    {
        //
        // Enable the usage fault interrupt.
        //
        HWREG(NVIC_SYS_HND_CTRL) |= NVIC_SYS_HND_CTRL_USAGE;
    71b8:	4b0f      	ldr	r3, [pc, #60]	; (71f8 <IntEnable+0x60>)
    71ba:	681a      	ldr	r2, [r3, #0]
    71bc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    71c0:	e005      	b.n	71ce <IntEnable+0x36>
    }
    else if(ulInterrupt == FAULT_SYSTICK)
    71c2:	280f      	cmp	r0, #15
    71c4:	d105      	bne.n	71d2 <IntEnable+0x3a>
    {
        //
        // Enable the System Tick interrupt.
        //
        HWREG(NVIC_ST_CTRL) |= NVIC_ST_CTRL_INTEN;
    71c6:	4b0d      	ldr	r3, [pc, #52]	; (71fc <IntEnable+0x64>)
    71c8:	681a      	ldr	r2, [r3, #0]
    71ca:	f042 0202 	orr.w	r2, r2, #2
    71ce:	601a      	str	r2, [r3, #0]
    71d0:	4770      	bx	lr
    }
    else if((ulInterrupt >= 16) && (ulInterrupt <= 47))
    71d2:	f1a0 0310 	sub.w	r3, r0, #16
    71d6:	2b1f      	cmp	r3, #31
    71d8:	d805      	bhi.n	71e6 <IntEnable+0x4e>
    {
        //
        // Enable the general interrupt.
        //
        HWREG(NVIC_EN0) = 1 << (ulInterrupt - 16);
    71da:	2201      	movs	r2, #1
    71dc:	fa12 f303 	lsls.w	r3, r2, r3
    71e0:	4a07      	ldr	r2, [pc, #28]	; (7200 <IntEnable+0x68>)
    71e2:	6013      	str	r3, [r2, #0]
    71e4:	4770      	bx	lr
    }
    else if(ulInterrupt >= 48)
    71e6:	282f      	cmp	r0, #47	; 0x2f
    71e8:	d905      	bls.n	71f6 <IntEnable+0x5e>
    {
        //
        // Enable the general interrupt.
        //
        HWREG(NVIC_EN1) = 1 << (ulInterrupt - 48);
    71ea:	2301      	movs	r3, #1
    71ec:	3830      	subs	r0, #48	; 0x30
    71ee:	fa13 f000 	lsls.w	r0, r3, r0
    71f2:	4b04      	ldr	r3, [pc, #16]	; (7204 <IntEnable+0x6c>)
    71f4:	6018      	str	r0, [r3, #0]
    71f6:	4770      	bx	lr
    71f8:	e000ed24 	.word	0xe000ed24
    71fc:	e000e010 	.word	0xe000e010
    7200:	e000e100 	.word	0xe000e100
    7204:	e000e104 	.word	0xe000e104

00007208 <IntDisable>:
    ASSERT(ulInterrupt < NUM_INTERRUPTS);

    //
    // Determine the interrupt to disable.
    //
    if(ulInterrupt == FAULT_MPU)
    7208:	2804      	cmp	r0, #4
    720a:	d104      	bne.n	7216 <IntDisable+0xe>
    {
        //
        // Disable the MemManage interrupt.
        //
        HWREG(NVIC_SYS_HND_CTRL) &= ~(NVIC_SYS_HND_CTRL_MEM);
    720c:	4b16      	ldr	r3, [pc, #88]	; (7268 <IntDisable+0x60>)
    720e:	681a      	ldr	r2, [r3, #0]
    7210:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    7214:	e013      	b.n	723e <IntDisable+0x36>
    }
    else if(ulInterrupt == FAULT_BUS)
    7216:	2805      	cmp	r0, #5
    7218:	d104      	bne.n	7224 <IntDisable+0x1c>
    {
        //
        // Disable the bus fault interrupt.
        //
        HWREG(NVIC_SYS_HND_CTRL) &= ~(NVIC_SYS_HND_CTRL_BUS);
    721a:	4b13      	ldr	r3, [pc, #76]	; (7268 <IntDisable+0x60>)
    721c:	681a      	ldr	r2, [r3, #0]
    721e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
    7222:	e00c      	b.n	723e <IntDisable+0x36>
    }
    else if(ulInterrupt == FAULT_USAGE)
    7224:	2806      	cmp	r0, #6
    7226:	d104      	bne.n	7232 <IntDisable+0x2a>
    {
        //
        // Disable the usage fault interrupt.
        //
        HWREG(NVIC_SYS_HND_CTRL) &= ~(NVIC_SYS_HND_CTRL_USAGE);
    7228:	4b0f      	ldr	r3, [pc, #60]	; (7268 <IntDisable+0x60>)
    722a:	681a      	ldr	r2, [r3, #0]
    722c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
    7230:	e005      	b.n	723e <IntDisable+0x36>
    }
    else if(ulInterrupt == FAULT_SYSTICK)
    7232:	280f      	cmp	r0, #15
    7234:	d105      	bne.n	7242 <IntDisable+0x3a>
    {
        //
        // Disable the System Tick interrupt.
        //
        HWREG(NVIC_ST_CTRL) &= ~(NVIC_ST_CTRL_INTEN);
    7236:	4b0d      	ldr	r3, [pc, #52]	; (726c <IntDisable+0x64>)
    7238:	681a      	ldr	r2, [r3, #0]
    723a:	f022 0202 	bic.w	r2, r2, #2
    723e:	601a      	str	r2, [r3, #0]
    7240:	4770      	bx	lr
    }
    else if((ulInterrupt >= 16) && (ulInterrupt <= 47))
    7242:	f1a0 0310 	sub.w	r3, r0, #16
    7246:	2b1f      	cmp	r3, #31
    7248:	d805      	bhi.n	7256 <IntDisable+0x4e>
    {
        //
        // Disable the general interrupt.
        //
        HWREG(NVIC_DIS0) = 1 << (ulInterrupt - 16);
    724a:	2201      	movs	r2, #1
    724c:	fa12 f303 	lsls.w	r3, r2, r3
    7250:	4a07      	ldr	r2, [pc, #28]	; (7270 <IntDisable+0x68>)
    7252:	6013      	str	r3, [r2, #0]
    7254:	4770      	bx	lr
    }
    else if(ulInterrupt >= 48)
    7256:	282f      	cmp	r0, #47	; 0x2f
    7258:	d905      	bls.n	7266 <IntDisable+0x5e>
    {
        //
        // Disable the general interrupt.
        //
        HWREG(NVIC_DIS1) = 1 << (ulInterrupt - 48);
    725a:	2301      	movs	r3, #1
    725c:	3830      	subs	r0, #48	; 0x30
    725e:	fa13 f000 	lsls.w	r0, r3, r0
    7262:	4b04      	ldr	r3, [pc, #16]	; (7274 <IntDisable+0x6c>)
    7264:	6018      	str	r0, [r3, #0]
    7266:	4770      	bx	lr
    7268:	e000ed24 	.word	0xe000ed24
    726c:	e000e010 	.word	0xe000e010
    7270:	e000e180 	.word	0xe000e180
    7274:	e000e184 	.word	0xe000e184

00007278 <IntPendSet>:
    ASSERT(ulInterrupt < NUM_INTERRUPTS);

    //
    // Determine the interrupt to pend.
    //
    if(ulInterrupt == FAULT_NMI)
    7278:	2802      	cmp	r0, #2
    727a:	d104      	bne.n	7286 <IntPendSet+0xe>
    {
        //
        // Pend the NMI interrupt.
        //
        HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_NMI_SET;
    727c:	4b13      	ldr	r3, [pc, #76]	; (72cc <IntPendSet+0x54>)
    727e:	681a      	ldr	r2, [r3, #0]
    7280:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    7284:	e00c      	b.n	72a0 <IntPendSet+0x28>
    }
    else if(ulInterrupt == FAULT_PENDSV)
    7286:	280e      	cmp	r0, #14
    7288:	d104      	bne.n	7294 <IntPendSet+0x1c>
    {
        //
        // Pend the PendSV interrupt.
        //
        HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PEND_SV;
    728a:	4b10      	ldr	r3, [pc, #64]	; (72cc <IntPendSet+0x54>)
    728c:	681a      	ldr	r2, [r3, #0]
    728e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    7292:	e005      	b.n	72a0 <IntPendSet+0x28>
    }
    else if(ulInterrupt == FAULT_SYSTICK)
    7294:	280f      	cmp	r0, #15
    7296:	d105      	bne.n	72a4 <IntPendSet+0x2c>
    {
        //
        // Pend the SysTick interrupt.
        //
        HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTSET;
    7298:	4b0c      	ldr	r3, [pc, #48]	; (72cc <IntPendSet+0x54>)
    729a:	681a      	ldr	r2, [r3, #0]
    729c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
    72a0:	601a      	str	r2, [r3, #0]
    72a2:	4770      	bx	lr
    }
    else if((ulInterrupt >= 16) && (ulInterrupt <= 47))
    72a4:	f1a0 0310 	sub.w	r3, r0, #16
    72a8:	2b1f      	cmp	r3, #31
    72aa:	d805      	bhi.n	72b8 <IntPendSet+0x40>
    {
        //
        // Pend the general interrupt.
        //
        HWREG(NVIC_PEND0) = 1 << (ulInterrupt - 16);
    72ac:	2201      	movs	r2, #1
    72ae:	fa12 f303 	lsls.w	r3, r2, r3
    72b2:	4a07      	ldr	r2, [pc, #28]	; (72d0 <IntPendSet+0x58>)
    72b4:	6013      	str	r3, [r2, #0]
    72b6:	4770      	bx	lr
    }
    else if(ulInterrupt >= 48)
    72b8:	282f      	cmp	r0, #47	; 0x2f
    72ba:	d905      	bls.n	72c8 <IntPendSet+0x50>
    {
        //
        // Pend the general interrupt.
        //
        HWREG(NVIC_PEND1) = 1 << (ulInterrupt - 48);
    72bc:	2301      	movs	r3, #1
    72be:	3830      	subs	r0, #48	; 0x30
    72c0:	fa13 f000 	lsls.w	r0, r3, r0
    72c4:	4b03      	ldr	r3, [pc, #12]	; (72d4 <IntPendSet+0x5c>)
    72c6:	6018      	str	r0, [r3, #0]
    72c8:	4770      	bx	lr
    72ca:	bf00      	nop
    72cc:	e000ed04 	.word	0xe000ed04
    72d0:	e000e200 	.word	0xe000e200
    72d4:	e000e204 	.word	0xe000e204

000072d8 <IntPendClear>:
    ASSERT(ulInterrupt < NUM_INTERRUPTS);

    //
    // Determine the interrupt to unpend.
    //
    if(ulInterrupt == FAULT_PENDSV)
    72d8:	280e      	cmp	r0, #14
    72da:	d104      	bne.n	72e6 <IntPendClear+0xe>
    {
        //
        // Unpend the PendSV interrupt.
        //
        HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_UNPEND_SV;
    72dc:	4b0f      	ldr	r3, [pc, #60]	; (731c <IntPendClear+0x44>)
    72de:	681a      	ldr	r2, [r3, #0]
    72e0:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
    72e4:	e005      	b.n	72f2 <IntPendClear+0x1a>
    }
    else if(ulInterrupt == FAULT_SYSTICK)
    72e6:	280f      	cmp	r0, #15
    72e8:	d105      	bne.n	72f6 <IntPendClear+0x1e>
    {
        //
        // Unpend the SysTick interrupt.
        //
        HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTCLR;
    72ea:	4b0c      	ldr	r3, [pc, #48]	; (731c <IntPendClear+0x44>)
    72ec:	681a      	ldr	r2, [r3, #0]
    72ee:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
    72f2:	601a      	str	r2, [r3, #0]
    72f4:	4770      	bx	lr
    }
    else if((ulInterrupt >= 16) && (ulInterrupt <= 47))
    72f6:	f1a0 0310 	sub.w	r3, r0, #16
    72fa:	2b1f      	cmp	r3, #31
    72fc:	d805      	bhi.n	730a <IntPendClear+0x32>
    {
        //
        // Unpend the general interrupt.
        //
        HWREG(NVIC_UNPEND0) = 1 << (ulInterrupt - 16);
    72fe:	2201      	movs	r2, #1
    7300:	fa12 f303 	lsls.w	r3, r2, r3
    7304:	4a06      	ldr	r2, [pc, #24]	; (7320 <IntPendClear+0x48>)
    7306:	6013      	str	r3, [r2, #0]
    7308:	4770      	bx	lr
    }
    else if(ulInterrupt >= 48)
    730a:	282f      	cmp	r0, #47	; 0x2f
    730c:	d905      	bls.n	731a <IntPendClear+0x42>
    {
        //
        // Unpend the general interrupt.
        //
        HWREG(NVIC_UNPEND1) = 1 << (ulInterrupt - 48);
    730e:	2301      	movs	r3, #1
    7310:	3830      	subs	r0, #48	; 0x30
    7312:	fa13 f000 	lsls.w	r0, r3, r0
    7316:	4b03      	ldr	r3, [pc, #12]	; (7324 <IntPendClear+0x4c>)
    7318:	6018      	str	r0, [r3, #0]
    731a:	4770      	bx	lr
    731c:	e000ed04 	.word	0xe000ed04
    7320:	e000e280 	.word	0xe000e280
    7324:	e000e284 	.word	0xe000e284

00007328 <IntMasterDisable>:
//! function was called or \b false if they were initially enabled.
//
//*****************************************************************************
tBoolean
IntMasterDisable(void)
{
    7328:	b508      	push	{r3, lr}
    //
    // Disable processor interrupts.
    //
    return(CPUcpsid());
    732a:	f7ff fc03 	bl	6b34 <CPUcpsid>
}
    732e:	b2c0      	uxtb	r0, r0
    7330:	bd08      	pop	{r3, pc}

00007332 <IntMasterEnable>:
//! called or \b false if they were initially enabled.
//
//*****************************************************************************
tBoolean
IntMasterEnable(void)
{
    7332:	b508      	push	{r3, lr}
    //
    // Enable processor interrupts.
    //
    return(CPUcpsie());
    7334:	f7ff fc02 	bl	6b3c <CPUcpsie>
}
    7338:	b2c0      	uxtb	r0, r0
    733a:	bd08      	pop	{r3, pc}

0000733c <QEIEnable>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Enable the QEI module.
    //
    HWREG(ulBase + QEI_O_CTL) |= QEI_CTL_ENABLE;
    733c:	6803      	ldr	r3, [r0, #0]
    733e:	f043 0301 	orr.w	r3, r3, #1
    7342:	6003      	str	r3, [r0, #0]
}
    7344:	4770      	bx	lr

00007346 <QEIDisable>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Disable the QEI module.
    //
    HWREG(ulBase + QEI_O_CTL) &= ~(QEI_CTL_ENABLE);
    7346:	6803      	ldr	r3, [r0, #0]
    7348:	f023 0301 	bic.w	r3, r3, #1
    734c:	6003      	str	r3, [r0, #0]
}
    734e:	4770      	bx	lr

00007350 <QEIConfigure>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Write the new configuration to the hardware.
    //
    HWREG(ulBase + QEI_O_CTL) = ((HWREG(ulBase + QEI_O_CTL) &
    7350:	6803      	ldr	r3, [r0, #0]
    7352:	f023 031e 	bic.w	r3, r3, #30
    7356:	430b      	orrs	r3, r1
    7358:	6003      	str	r3, [r0, #0]
                                 ulConfig);

    //
    // Set the maximum position.
    //
    HWREG(ulBase + QEI_O_MAXPOS) = ulMaxPosition;
    735a:	60c2      	str	r2, [r0, #12]
}
    735c:	4770      	bx	lr

0000735e <QEIPositionGet>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Return the current position counter.
    //
    return(HWREG(ulBase + QEI_O_POS));
    735e:	6880      	ldr	r0, [r0, #8]
}
    7360:	4770      	bx	lr

00007362 <QEIPositionSet>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Set the position counter.
    //
    HWREG(ulBase + QEI_O_POS) = ulPosition;
    7362:	6081      	str	r1, [r0, #8]
}
    7364:	4770      	bx	lr

00007366 <QEIDirectionGet>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Return the direction of rotation.
    //
    return((HWREG(ulBase + QEI_O_STAT) & QEI_STAT_DIRECTION) ? -1 : 1);
    7366:	6840      	ldr	r0, [r0, #4]
    7368:	f000 0002 	and.w	r0, r0, #2
}
    736c:	2800      	cmp	r0, #0
    736e:	bf14      	ite	ne
    7370:	f04f 30ff 	movne.w	r0, #4294967295
    7374:	2001      	moveq	r0, #1
    7376:	4770      	bx	lr

00007378 <QEIErrorGet>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Return the error indicator.
    //
    return((HWREG(ulBase + QEI_O_STAT) & QEI_STAT_ERROR) ? true : false);
    7378:	6840      	ldr	r0, [r0, #4]
}
    737a:	f000 0001 	and.w	r0, r0, #1
    737e:	4770      	bx	lr

00007380 <QEIVelocityEnable>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Enable the velocity capture.
    //
    HWREG(ulBase + QEI_O_CTL) |= QEI_CTL_VELEN;
    7380:	6803      	ldr	r3, [r0, #0]
    7382:	f043 0320 	orr.w	r3, r3, #32
    7386:	6003      	str	r3, [r0, #0]
}
    7388:	4770      	bx	lr

0000738a <QEIVelocityDisable>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Disable the velocity capture.
    //
    HWREG(ulBase + QEI_O_CTL) &= ~(QEI_CTL_VELEN);
    738a:	6803      	ldr	r3, [r0, #0]
    738c:	f023 0320 	bic.w	r3, r3, #32
    7390:	6003      	str	r3, [r0, #0]
}
    7392:	4770      	bx	lr

00007394 <QEIVelocityConfigure>:
    ASSERT(ulPeriod != 0);

    //
    // Set the velocity predivider.
    //
    HWREG(ulBase + QEI_O_CTL) = ((HWREG(ulBase + QEI_O_CTL) &
    7394:	6803      	ldr	r3, [r0, #0]
                                  ~(QEI_CTL_VELDIV_M)) | ulPreDiv);

    //
    // Set the timer period.
    //
    HWREG(ulBase + QEI_O_LOAD) = ulPeriod - 1;
    7396:	3a01      	subs	r2, #1
    ASSERT(ulPeriod != 0);

    //
    // Set the velocity predivider.
    //
    HWREG(ulBase + QEI_O_CTL) = ((HWREG(ulBase + QEI_O_CTL) &
    7398:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
    739c:	430b      	orrs	r3, r1
    739e:	6003      	str	r3, [r0, #0]
                                  ~(QEI_CTL_VELDIV_M)) | ulPreDiv);

    //
    // Set the timer period.
    //
    HWREG(ulBase + QEI_O_LOAD) = ulPeriod - 1;
    73a0:	6102      	str	r2, [r0, #16]
}
    73a2:	4770      	bx	lr

000073a4 <QEIVelocityGet>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Return the speed capture value.
    //
    return(HWREG(ulBase + QEI_O_SPEED));
    73a4:	69c0      	ldr	r0, [r0, #28]
}
    73a6:	4770      	bx	lr

000073a8 <QEIIntEnable>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Enable the specified interrupts.
    //
    HWREG(ulBase + QEI_O_INTEN) |= ulIntFlags;
    73a8:	6a03      	ldr	r3, [r0, #32]
    73aa:	430b      	orrs	r3, r1
    73ac:	6203      	str	r3, [r0, #32]
}
    73ae:	4770      	bx	lr

000073b0 <QEIIntDisable>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Disable the specified interrupts.
    //
    HWREG(ulBase + QEI_O_INTEN) &= ~(ulIntFlags);
    73b0:	6a03      	ldr	r3, [r0, #32]
    73b2:	ea23 0301 	bic.w	r3, r3, r1
    73b6:	6203      	str	r3, [r0, #32]
}
    73b8:	4770      	bx	lr

000073ba <QEIIntStatus>:

    //
    // Return either the interrupt status or the raw interrupt status as
    // requested.
    //
    if(bMasked)
    73ba:	b109      	cbz	r1, 73c0 <QEIIntStatus+0x6>
    {
        return(HWREG(ulBase + QEI_O_ISC));
    73bc:	6a80      	ldr	r0, [r0, #40]	; 0x28
    73be:	4770      	bx	lr
    }
    else
    {
        return(HWREG(ulBase + QEI_O_RIS));
    73c0:	6a40      	ldr	r0, [r0, #36]	; 0x24
    }
}
    73c2:	4770      	bx	lr

000073c4 <QEIIntClear>:
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Clear the requested interrupt sources.
    //
    HWREG(ulBase + QEI_O_ISC) = ulIntFlags;
    73c4:	6281      	str	r1, [r0, #40]	; 0x28
}
    73c6:	4770      	bx	lr

000073c8 <QEIIntUnregister>:
//! \return None.
//
//*****************************************************************************
void
QEIIntUnregister(unsigned long ulBase)
{
    73c8:	b510      	push	{r4, lr}
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Determine the interrupt number based on the QEI module.
    //
    ulInt = (ulBase == QEI0_BASE) ? INT_QEI0 : INT_QEI1;
    73ca:	4c06      	ldr	r4, [pc, #24]	; (73e4 <QEIIntUnregister+0x1c>)
    73cc:	42a0      	cmp	r0, r4
    73ce:	bf0c      	ite	eq
    73d0:	241d      	moveq	r4, #29
    73d2:	2436      	movne	r4, #54	; 0x36

    //
    // Disable the interrupt.
    //
    IntDisable(ulInt);
    73d4:	4620      	mov	r0, r4
    73d6:	f7ff ff17 	bl	7208 <IntDisable>

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulInt);
    73da:	4620      	mov	r0, r4
}
    73dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntDisable(ulInt);

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulInt);
    73e0:	f7ff be8a 	b.w	70f8 <IntUnregister>
    73e4:	4002c000 	.word	0x4002c000

000073e8 <QEIIntRegister>:
//! \return None.
//
//*****************************************************************************
void
QEIIntRegister(unsigned long ulBase, void (*pfnHandler)(void))
{
    73e8:	b510      	push	{r4, lr}
    ASSERT((ulBase == QEI0_BASE) || (ulBase == QEI1_BASE));

    //
    // Determine the interrupt number based on the QEI module.
    //
    ulInt = (ulBase == QEI0_BASE) ? INT_QEI0 : INT_QEI1;
    73ea:	4c06      	ldr	r4, [pc, #24]	; (7404 <QEIIntRegister+0x1c>)
    73ec:	42a0      	cmp	r0, r4
    73ee:	bf0c      	ite	eq
    73f0:	241d      	moveq	r4, #29
    73f2:	2436      	movne	r4, #54	; 0x36

    //
    // Register the interrupt handler, returning an error if an error occurs.
    //
    IntRegister(ulInt, pfnHandler);
    73f4:	4620      	mov	r0, r4
    73f6:	f7ff fe66 	bl	70c6 <IntRegister>

    //
    // Enable the quadrature encoder interrupt.
    //
    IntEnable(ulInt);
    73fa:	4620      	mov	r0, r4
}
    73fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntRegister(ulInt, pfnHandler);

    //
    // Enable the quadrature encoder interrupt.
    //
    IntEnable(ulInt);
    7400:	f7ff beca 	b.w	7198 <IntEnable>
    7404:	4002c000 	.word	0x4002c000

00007408 <SSIConfigSetExpClk>:
    ASSERT((ulDataWidth >= 4) && (ulDataWidth <= 16));

    //
    // Set the mode.
    //
    ulRegVal = (ulMode == SSI_MODE_SLAVE_OD) ? SSI_CR1_SOD : 0;
    7408:	2b02      	cmp	r3, #2
    740a:	d101      	bne.n	7410 <SSIConfigSetExpClk+0x8>
    740c:	3306      	adds	r3, #6
    740e:	e003      	b.n	7418 <SSIConfigSetExpClk+0x10>
    ulRegVal |= (ulMode == SSI_MODE_MASTER) ? 0 : SSI_CR1_MS;
    7410:	b90b      	cbnz	r3, 7416 <SSIConfigSetExpClk+0xe>
    7412:	469c      	mov	ip, r3
    7414:	e002      	b.n	741c <SSIConfigSetExpClk+0x14>
    7416:	2300      	movs	r3, #0
    7418:	f04f 0c04 	mov.w	ip, #4
    741c:	ea43 030c 	orr.w	r3, r3, ip
    HWREG(ulBase + SSI_O_CR1) = ulRegVal;
    7420:	6043      	str	r3, [r0, #4]

    //
    // Set the clock predivider.
    //
    ulMaxBitRate = ulSSIClk / ulBitRate;
    7422:	9b00      	ldr	r3, [sp, #0]
    7424:	fbb1 f1f3 	udiv	r1, r1, r3
    7428:	2300      	movs	r3, #0
    ulPreDiv = 0;
    do
    {
        ulPreDiv += 2;
    742a:	3302      	adds	r3, #2
        ulSCR = (ulMaxBitRate / ulPreDiv) - 1;
    742c:	fbb1 fcf3 	udiv	ip, r1, r3
    7430:	f10c 3cff 	add.w	ip, ip, #4294967295
    }
    while(ulSCR > 255);
    7434:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
    7438:	d8f7      	bhi.n	742a <SSIConfigSetExpClk+0x22>
    HWREG(ulBase + SSI_O_CPSR) = ulPreDiv;
    743a:	6103      	str	r3, [r0, #16]
    //
    // Set protocol and clock rate.
    //
    ulSPH_SPO = (ulProtocol & 3) << 6;
    ulProtocol &= SSI_CR0_FRF_M;
    ulRegVal = (ulSCR << 8) | ulSPH_SPO | ulProtocol | (ulDataWidth - 1);
    743c:	0193      	lsls	r3, r2, #6
    743e:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    7442:	f002 0230 	and.w	r2, r2, #48	; 0x30
    7446:	ea43 0202 	orr.w	r2, r3, r2
    744a:	9b01      	ldr	r3, [sp, #4]
    744c:	3b01      	subs	r3, #1
    744e:	431a      	orrs	r2, r3
    7450:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
    HWREG(ulBase + SSI_O_CR0) = ulRegVal;
    7454:	6002      	str	r2, [r0, #0]
}
    7456:	4770      	bx	lr

00007458 <SSIEnable>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Read-modify-write the enable bit.
    //
    HWREG(ulBase + SSI_O_CR1) |= SSI_CR1_SSE;
    7458:	6843      	ldr	r3, [r0, #4]
    745a:	f043 0302 	orr.w	r3, r3, #2
    745e:	6043      	str	r3, [r0, #4]
}
    7460:	4770      	bx	lr

00007462 <SSIDisable>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Read-modify-write the enable bit.
    //
    HWREG(ulBase + SSI_O_CR1) &= ~(SSI_CR1_SSE);
    7462:	6843      	ldr	r3, [r0, #4]
    7464:	f023 0302 	bic.w	r3, r3, #2
    7468:	6043      	str	r3, [r0, #4]
}
    746a:	4770      	bx	lr

0000746c <SSIIntEnable>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Enable the specified interrupts.
    //
    HWREG(ulBase + SSI_O_IM) |= ulIntFlags;
    746c:	6943      	ldr	r3, [r0, #20]
    746e:	430b      	orrs	r3, r1
    7470:	6143      	str	r3, [r0, #20]
}
    7472:	4770      	bx	lr

00007474 <SSIIntDisable>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Disable the specified interrupts.
    //
    HWREG(ulBase + SSI_O_IM) &= ~(ulIntFlags);
    7474:	6943      	ldr	r3, [r0, #20]
    7476:	ea23 0301 	bic.w	r3, r3, r1
    747a:	6143      	str	r3, [r0, #20]
}
    747c:	4770      	bx	lr

0000747e <SSIIntStatus>:

    //
    // Return either the interrupt status or the raw interrupt status as
    // requested.
    //
    if(bMasked)
    747e:	b109      	cbz	r1, 7484 <SSIIntStatus+0x6>
    {
        return(HWREG(ulBase + SSI_O_MIS));
    7480:	69c0      	ldr	r0, [r0, #28]
    7482:	4770      	bx	lr
    }
    else
    {
        return(HWREG(ulBase + SSI_O_RIS));
    7484:	6980      	ldr	r0, [r0, #24]
    }
}
    7486:	4770      	bx	lr

00007488 <SSIIntClear>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Clear the requested interrupt sources.
    //
    HWREG(ulBase + SSI_O_ICR) = ulIntFlags;
    7488:	6201      	str	r1, [r0, #32]
}
    748a:	4770      	bx	lr

0000748c <SSIDataPut>:
                                     SSI_CR0_DSS_M))) == 0);

    //
    // Wait until there is space.
    //
    while(!(HWREG(ulBase + SSI_O_SR) & SSI_SR_TNF))
    748c:	68c3      	ldr	r3, [r0, #12]
    748e:	f013 0f02 	tst.w	r3, #2
    7492:	d0fb      	beq.n	748c <SSIDataPut>
    }

    //
    // Write the data to the SSI.
    //
    HWREG(ulBase + SSI_O_DR) = ulData;
    7494:	6081      	str	r1, [r0, #8]
}
    7496:	4770      	bx	lr

00007498 <SSIDataPutNonBlocking>:
                                     SSI_CR0_DSS_M))) == 0);

    //
    // Check for space to write.
    //
    if(HWREG(ulBase + SSI_O_SR) & SSI_SR_TNF)
    7498:	68c3      	ldr	r3, [r0, #12]
    749a:	f013 0302 	ands.w	r3, r3, #2
    749e:	bf0e      	itee	eq
    74a0:	4618      	moveq	r0, r3
    {
        HWREG(ulBase + SSI_O_DR) = ulData;
    74a2:	6081      	strne	r1, [r0, #8]
    74a4:	2001      	movne	r0, #1
    }
    else
    {
        return(0);
    }
}
    74a6:	4770      	bx	lr

000074a8 <SSIDataGet>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Wait until there is data to be read.
    //
    while(!(HWREG(ulBase + SSI_O_SR) & SSI_SR_RNE))
    74a8:	68c3      	ldr	r3, [r0, #12]
    74aa:	f013 0f04 	tst.w	r3, #4
    74ae:	d0fb      	beq.n	74a8 <SSIDataGet>
    }

    //
    // Read data from SSI.
    //
    *pulData = HWREG(ulBase + SSI_O_DR);
    74b0:	6883      	ldr	r3, [r0, #8]
    74b2:	600b      	str	r3, [r1, #0]
}
    74b4:	4770      	bx	lr

000074b6 <SSIDataGetNonBlocking>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Check for data to read.
    //
    if(HWREG(ulBase + SSI_O_SR) & SSI_SR_RNE)
    74b6:	68c3      	ldr	r3, [r0, #12]
    74b8:	f013 0304 	ands.w	r3, r3, #4
    74bc:	d101      	bne.n	74c2 <SSIDataGetNonBlocking+0xc>
    74be:	4618      	mov	r0, r3
    74c0:	4770      	bx	lr
    {
        *pulData = HWREG(ulBase + SSI_O_DR);
    74c2:	6883      	ldr	r3, [r0, #8]
    74c4:	2001      	movs	r0, #1
    74c6:	600b      	str	r3, [r1, #0]
    }
    else
    {
        return(0);
    }
}
    74c8:	4770      	bx	lr

000074ca <SSIDMAEnable>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Set the requested bits in the UART DMA control register.
    //
    HWREG(ulBase + SSI_O_DMACTL) |= ulDMAFlags;
    74ca:	6a43      	ldr	r3, [r0, #36]	; 0x24
    74cc:	430b      	orrs	r3, r1
    74ce:	6243      	str	r3, [r0, #36]	; 0x24
}
    74d0:	4770      	bx	lr

000074d2 <SSIDMADisable>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Clear the requested bits in the UART DMA control register.
    //
    HWREG(ulBase + SSI_O_DMACTL) &= ~ulDMAFlags;
    74d2:	6a43      	ldr	r3, [r0, #36]	; 0x24
    74d4:	ea23 0301 	bic.w	r3, r3, r1
    74d8:	6243      	str	r3, [r0, #36]	; 0x24
}
    74da:	4770      	bx	lr

000074dc <SSIBusy>:
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Determine if the SSI is busy.
    //
    return((HWREG(ulBase + SSI_O_SR) & SSI_SR_BSY) ? true : false);
    74dc:	68c0      	ldr	r0, [r0, #12]
    74de:	0900      	lsrs	r0, r0, #4
}
    74e0:	f000 0001 	and.w	r0, r0, #1
    74e4:	4770      	bx	lr

000074e6 <SSIIntUnregister>:
//! \return None.
//
//*****************************************************************************
void
SSIIntUnregister(unsigned long ulBase)
{
    74e6:	b510      	push	{r4, lr}
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Determine the interrupt number based on the SSI port.
    //
    ulInt = (ulBase == SSI0_BASE) ? INT_SSI0 : INT_SSI1;
    74e8:	4c06      	ldr	r4, [pc, #24]	; (7504 <SSIIntUnregister+0x1e>)
    74ea:	42a0      	cmp	r0, r4
    74ec:	bf0c      	ite	eq
    74ee:	2417      	moveq	r4, #23
    74f0:	2432      	movne	r4, #50	; 0x32

    //
    // Disable the interrupt.
    //
    IntDisable(ulInt);
    74f2:	4620      	mov	r0, r4
    74f4:	f7ff fe88 	bl	7208 <IntDisable>

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulInt);
    74f8:	4620      	mov	r0, r4
}
    74fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntDisable(ulInt);

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulInt);
    74fe:	f7ff bdfb 	b.w	70f8 <IntUnregister>
    7502:	bf00      	nop
    7504:	40008000 	.word	0x40008000

00007508 <SSIIntRegister>:
//! \return None.
//
//*****************************************************************************
void
SSIIntRegister(unsigned long ulBase, void (*pfnHandler)(void))
{
    7508:	b510      	push	{r4, lr}
    ASSERT((ulBase == SSI0_BASE) || (ulBase == SSI1_BASE));

    //
    // Determine the interrupt number based on the SSI port.
    //
    ulInt = (ulBase == SSI0_BASE) ? INT_SSI0 : INT_SSI1;
    750a:	4c06      	ldr	r4, [pc, #24]	; (7524 <SSIIntRegister+0x1c>)
    750c:	42a0      	cmp	r0, r4
    750e:	bf0c      	ite	eq
    7510:	2417      	moveq	r4, #23
    7512:	2432      	movne	r4, #50	; 0x32

    //
    // Register the interrupt handler, returning an error if an error occurs.
    //
    IntRegister(ulInt, pfnHandler);
    7514:	4620      	mov	r0, r4
    7516:	f7ff fdd6 	bl	70c6 <IntRegister>

    //
    // Enable the synchronous serial interface interrupt.
    //
    IntEnable(ulInt);
    751a:	4620      	mov	r0, r4
}
    751c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntRegister(ulInt, pfnHandler);

    //
    // Enable the synchronous serial interface interrupt.
    //
    IntEnable(ulInt);
    7520:	f7ff be3a 	b.w	7198 <IntEnable>
    7524:	40008000 	.word	0x40008000

00007528 <SysCtlSRAMSizeGet>:
SysCtlSRAMSizeGet(void)
{
    //
    // Compute the size of the SRAM.
    //
    return(((HWREG(SYSCTL_DC0) & SYSCTL_DC0_SRAMSZ_M) >> 8) + 0x100);
    7528:	4b03      	ldr	r3, [pc, #12]	; (7538 <SysCtlSRAMSizeGet+0x10>)
    752a:	6818      	ldr	r0, [r3, #0]
    752c:	0c00      	lsrs	r0, r0, #16
    752e:	0400      	lsls	r0, r0, #16
    7530:	0a00      	lsrs	r0, r0, #8
}
    7532:	f500 7080 	add.w	r0, r0, #256	; 0x100
    7536:	4770      	bx	lr
    7538:	400fe008 	.word	0x400fe008

0000753c <SysCtlFlashSizeGet>:
SysCtlFlashSizeGet(void)
{
    //
    // Compute the size of the flash.
    //
    return(((HWREG(SYSCTL_DC0) & SYSCTL_DC0_FLASHSZ_M) << 11) + 0x800);
    753c:	4b03      	ldr	r3, [pc, #12]	; (754c <SysCtlFlashSizeGet+0x10>)
    753e:	6818      	ldr	r0, [r3, #0]
    7540:	b280      	uxth	r0, r0
    7542:	02c0      	lsls	r0, r0, #11
}
    7544:	f500 6000 	add.w	r0, r0, #2048	; 0x800
    7548:	4770      	bx	lr
    754a:	bf00      	nop
    754c:	400fe008 	.word	0x400fe008

00007550 <SysCtlPinPresent>:
           (ulPin == SYSCTL_PIN_32KHZ));

    //
    // Determine if this pin is present.
    //
    if(HWREG(SYSCTL_DC3) & ulPin)
    7550:	4b03      	ldr	r3, [pc, #12]	; (7560 <SysCtlPinPresent+0x10>)
    7552:	681b      	ldr	r3, [r3, #0]
    7554:	4218      	tst	r0, r3
    }
    else
    {
        return(false);
    }
}
    7556:	bf0c      	ite	eq
    7558:	2000      	moveq	r0, #0
    755a:	2001      	movne	r0, #1
    755c:	4770      	bx	lr
    755e:	bf00      	nop
    7560:	400fe018 	.word	0x400fe018

00007564 <SysCtlPeripheralPresent>:
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Read the correct DC register and determine if this peripheral exists.
    //
    if(ulPeripheral == SYSCTL_PERIPH_USB0)
    7564:	4b0c      	ldr	r3, [pc, #48]	; (7598 <SysCtlPeripheralPresent+0x34>)
    7566:	4298      	cmp	r0, r3
    7568:	d105      	bne.n	7576 <SysCtlPeripheralPresent+0x12>
    {
        //
        // USB is a special case since the DC bit is missing for USB0.
        //
        if(HWREG(SYSCTL_DC6) && SYSCTL_DC6_USB0_M)
    756a:	4b0c      	ldr	r3, [pc, #48]	; (759c <SysCtlPeripheralPresent+0x38>)
    756c:	6818      	ldr	r0, [r3, #0]
    756e:	3800      	subs	r0, #0
    7570:	bf18      	it	ne
    7572:	2001      	movne	r0, #1
    7574:	4770      	bx	lr
        else
        {
            return(false);
        }
    }
    else if(HWREG(g_pulDCRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) &
    7576:	4b0a      	ldr	r3, [pc, #40]	; (75a0 <SysCtlPeripheralPresent+0x3c>)
    7578:	0f02      	lsrs	r2, r0, #28
    757a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    757e:	b282      	uxth	r2, r0
    7580:	f400 10f8 	and.w	r0, r0, #2031616	; 0x1f0000
    7584:	0c00      	lsrs	r0, r0, #16
    7586:	fa12 f000 	lsls.w	r0, r2, r0
    758a:	681b      	ldr	r3, [r3, #0]
    758c:	4218      	tst	r0, r3
    758e:	bf0c      	ite	eq
    7590:	2000      	moveq	r0, #0
    7592:	2001      	movne	r0, #1
    }
    else
    {
        return(false);
    }
}
    7594:	4770      	bx	lr
    7596:	bf00      	nop
    7598:	20100001 	.word	0x20100001
    759c:	400fe024 	.word	0x400fe024
    75a0:	000095dc 	.word	0x000095dc

000075a4 <SysCtlPeripheralReset>:
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Put the peripheral into the reset state.
    //
    HWREG(g_pulSRCRRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) |=
    75a4:	0f02      	lsrs	r2, r0, #28
        SYSCTL_PERIPH_MASK(ulPeripheral);
    75a6:	b281      	uxth	r1, r0
    75a8:	f400 10f8 	and.w	r0, r0, #2031616	; 0x1f0000
    75ac:	0c00      	lsrs	r0, r0, #16
    75ae:	fa11 f000 	lsls.w	r0, r1, r0
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Put the peripheral into the reset state.
    //
    HWREG(g_pulSRCRRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) |=
    75b2:	4b0b      	ldr	r3, [pc, #44]	; (75e0 <SysCtlPeripheralReset+0x3c>)
//! \return None.
//
//*****************************************************************************
void
SysCtlPeripheralReset(unsigned long ulPeripheral)
{
    75b4:	b082      	sub	sp, #8
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Put the peripheral into the reset state.
    //
    HWREG(g_pulSRCRRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) |=
    75b6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    75ba:	691b      	ldr	r3, [r3, #16]
    75bc:	681a      	ldr	r2, [r3, #0]
    75be:	ea40 0202 	orr.w	r2, r0, r2
    75c2:	601a      	str	r2, [r3, #0]
        SYSCTL_PERIPH_MASK(ulPeripheral);

    //
    // Delay for a little bit.
    //
    for(ulDelay = 0; ulDelay < 16; ulDelay++)
    75c4:	2200      	movs	r2, #0
    75c6:	e001      	b.n	75cc <SysCtlPeripheralReset+0x28>
    75c8:	9a01      	ldr	r2, [sp, #4]
    75ca:	3201      	adds	r2, #1
    75cc:	9201      	str	r2, [sp, #4]
    75ce:	9a01      	ldr	r2, [sp, #4]
    75d0:	2a0f      	cmp	r2, #15
    75d2:	d9f9      	bls.n	75c8 <SysCtlPeripheralReset+0x24>
    }

    //
    // Take the peripheral out of the reset state.
    //
    HWREG(g_pulSRCRRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) &=
    75d4:	681a      	ldr	r2, [r3, #0]
    75d6:	ea22 0000 	bic.w	r0, r2, r0
    75da:	6018      	str	r0, [r3, #0]
        ~SYSCTL_PERIPH_MASK(ulPeripheral);
}
    75dc:	b002      	add	sp, #8
    75de:	4770      	bx	lr
    75e0:	000095dc 	.word	0x000095dc

000075e4 <SysCtlPeripheralEnable>:
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Enable this peripheral.
    //
    HWREG(g_pulRCGCRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) |=
    75e4:	0f02      	lsrs	r2, r0, #28
    75e6:	b281      	uxth	r1, r0
    75e8:	f400 10f8 	and.w	r0, r0, #2031616	; 0x1f0000
    75ec:	0c00      	lsrs	r0, r0, #16
    75ee:	fa11 f000 	lsls.w	r0, r1, r0
    75f2:	4b04      	ldr	r3, [pc, #16]	; (7604 <SysCtlPeripheralEnable+0x20>)
    75f4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    75f8:	69db      	ldr	r3, [r3, #28]
    75fa:	681a      	ldr	r2, [r3, #0]
    75fc:	4310      	orrs	r0, r2
    75fe:	6018      	str	r0, [r3, #0]
        SYSCTL_PERIPH_MASK(ulPeripheral);
}
    7600:	4770      	bx	lr
    7602:	bf00      	nop
    7604:	000095dc 	.word	0x000095dc

00007608 <SysCtlPeripheralDisable>:
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Disable this peripheral.
    //
    HWREG(g_pulRCGCRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) &=
    7608:	0f02      	lsrs	r2, r0, #28
    760a:	b281      	uxth	r1, r0
    760c:	f400 10f8 	and.w	r0, r0, #2031616	; 0x1f0000
    7610:	0c00      	lsrs	r0, r0, #16
    7612:	fa11 f000 	lsls.w	r0, r1, r0
    7616:	4b04      	ldr	r3, [pc, #16]	; (7628 <SysCtlPeripheralDisable+0x20>)
    7618:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    761c:	69db      	ldr	r3, [r3, #28]
    761e:	681a      	ldr	r2, [r3, #0]
    7620:	ea22 0000 	bic.w	r0, r2, r0
    7624:	6018      	str	r0, [r3, #0]
        ~SYSCTL_PERIPH_MASK(ulPeripheral);
}
    7626:	4770      	bx	lr
    7628:	000095dc 	.word	0x000095dc

0000762c <SysCtlPeripheralSleepEnable>:
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Enable this peripheral in sleep mode.
    //
    HWREG(g_pulSCGCRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) |=
    762c:	0f02      	lsrs	r2, r0, #28
    762e:	b281      	uxth	r1, r0
    7630:	f400 10f8 	and.w	r0, r0, #2031616	; 0x1f0000
    7634:	0c00      	lsrs	r0, r0, #16
    7636:	fa11 f000 	lsls.w	r0, r1, r0
    763a:	4b04      	ldr	r3, [pc, #16]	; (764c <SysCtlPeripheralSleepEnable+0x20>)
    763c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    7640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7642:	681a      	ldr	r2, [r3, #0]
    7644:	4310      	orrs	r0, r2
    7646:	6018      	str	r0, [r3, #0]
        SYSCTL_PERIPH_MASK(ulPeripheral);
}
    7648:	4770      	bx	lr
    764a:	bf00      	nop
    764c:	000095dc 	.word	0x000095dc

00007650 <SysCtlPeripheralSleepDisable>:
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Disable this peripheral in sleep mode.
    //
    HWREG(g_pulSCGCRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) &=
    7650:	0f02      	lsrs	r2, r0, #28
    7652:	b281      	uxth	r1, r0
    7654:	f400 10f8 	and.w	r0, r0, #2031616	; 0x1f0000
    7658:	0c00      	lsrs	r0, r0, #16
    765a:	fa11 f000 	lsls.w	r0, r1, r0
    765e:	4b04      	ldr	r3, [pc, #16]	; (7670 <SysCtlPeripheralSleepDisable+0x20>)
    7660:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    7664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7666:	681a      	ldr	r2, [r3, #0]
    7668:	ea22 0000 	bic.w	r0, r2, r0
    766c:	6018      	str	r0, [r3, #0]
        ~SYSCTL_PERIPH_MASK(ulPeripheral);
}
    766e:	4770      	bx	lr
    7670:	000095dc 	.word	0x000095dc

00007674 <SysCtlPeripheralDeepSleepEnable>:
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Enable this peripheral in deep-sleep mode.
    //
    HWREG(g_pulDCGCRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) |=
    7674:	0f02      	lsrs	r2, r0, #28
    7676:	b281      	uxth	r1, r0
    7678:	f400 10f8 	and.w	r0, r0, #2031616	; 0x1f0000
    767c:	0c00      	lsrs	r0, r0, #16
    767e:	fa11 f000 	lsls.w	r0, r1, r0
    7682:	4b04      	ldr	r3, [pc, #16]	; (7694 <SysCtlPeripheralDeepSleepEnable+0x20>)
    7684:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    7688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    768a:	681a      	ldr	r2, [r3, #0]
    768c:	4310      	orrs	r0, r2
    768e:	6018      	str	r0, [r3, #0]
        SYSCTL_PERIPH_MASK(ulPeripheral);
}
    7690:	4770      	bx	lr
    7692:	bf00      	nop
    7694:	000095dc 	.word	0x000095dc

00007698 <SysCtlPeripheralDeepSleepDisable>:
    ASSERT(SysCtlPeripheralValid(ulPeripheral));

    //
    // Disable this peripheral in deep-sleep mode.
    //
    HWREG(g_pulDCGCRegs[SYSCTL_PERIPH_INDEX(ulPeripheral)]) &=
    7698:	0f02      	lsrs	r2, r0, #28
    769a:	b281      	uxth	r1, r0
    769c:	f400 10f8 	and.w	r0, r0, #2031616	; 0x1f0000
    76a0:	0c00      	lsrs	r0, r0, #16
    76a2:	fa11 f000 	lsls.w	r0, r1, r0
    76a6:	4b04      	ldr	r3, [pc, #16]	; (76b8 <SysCtlPeripheralDeepSleepDisable+0x20>)
    76a8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    76ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    76ae:	681a      	ldr	r2, [r3, #0]
    76b0:	ea22 0000 	bic.w	r0, r2, r0
    76b4:	6018      	str	r0, [r3, #0]
        ~SYSCTL_PERIPH_MASK(ulPeripheral);
}
    76b6:	4770      	bx	lr
    76b8:	000095dc 	.word	0x000095dc

000076bc <SysCtlPeripheralClockGating>:
SysCtlPeripheralClockGating(tBoolean bEnable)
{
    //
    // Enable peripheral clock gating as requested.
    //
    if(bEnable)
    76bc:	b120      	cbz	r0, 76c8 <SysCtlPeripheralClockGating+0xc>
    {
        HWREG(SYSCTL_RCC) |= SYSCTL_RCC_ACG;
    76be:	4b05      	ldr	r3, [pc, #20]	; (76d4 <SysCtlPeripheralClockGating+0x18>)
    76c0:	681a      	ldr	r2, [r3, #0]
    76c2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
    76c6:	e003      	b.n	76d0 <SysCtlPeripheralClockGating+0x14>
    }
    else
    {
        HWREG(SYSCTL_RCC) &= ~(SYSCTL_RCC_ACG);
    76c8:	4b02      	ldr	r3, [pc, #8]	; (76d4 <SysCtlPeripheralClockGating+0x18>)
    76ca:	681a      	ldr	r2, [r3, #0]
    76cc:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
    76d0:	601a      	str	r2, [r3, #0]
    76d2:	4770      	bx	lr
    76d4:	400fe060 	.word	0x400fe060

000076d8 <SysCtlIntEnable>:
SysCtlIntEnable(unsigned long ulInts)
{
    //
    // Enable the specified interrupts.
    //
    HWREG(SYSCTL_IMC) |= ulInts;
    76d8:	4b02      	ldr	r3, [pc, #8]	; (76e4 <SysCtlIntEnable+0xc>)
    76da:	681a      	ldr	r2, [r3, #0]
    76dc:	ea40 0202 	orr.w	r2, r0, r2
    76e0:	601a      	str	r2, [r3, #0]
}
    76e2:	4770      	bx	lr
    76e4:	400fe054 	.word	0x400fe054

000076e8 <SysCtlIntDisable>:
SysCtlIntDisable(unsigned long ulInts)
{
    //
    // Disable the specified interrupts.
    //
    HWREG(SYSCTL_IMC) &= ~(ulInts);
    76e8:	4b02      	ldr	r3, [pc, #8]	; (76f4 <SysCtlIntDisable+0xc>)
    76ea:	681a      	ldr	r2, [r3, #0]
    76ec:	ea22 0200 	bic.w	r2, r2, r0
    76f0:	601a      	str	r2, [r3, #0]
}
    76f2:	4770      	bx	lr
    76f4:	400fe054 	.word	0x400fe054

000076f8 <SysCtlIntClear>:
SysCtlIntClear(unsigned long ulInts)
{
    //
    // Clear the requested interrupt sources.
    //
    HWREG(SYSCTL_MISC) = ulInts;
    76f8:	4b01      	ldr	r3, [pc, #4]	; (7700 <SysCtlIntClear+0x8>)
    76fa:	6018      	str	r0, [r3, #0]
}
    76fc:	4770      	bx	lr
    76fe:	bf00      	nop
    7700:	400fe058 	.word	0x400fe058

00007704 <SysCtlIntStatus>:
{
    //
    // Return either the interrupt status or the raw interrupt status as
    // requested.
    //
    if(bMasked)
    7704:	b110      	cbz	r0, 770c <SysCtlIntStatus+0x8>
    {
        return(HWREG(SYSCTL_MISC));
    7706:	4b03      	ldr	r3, [pc, #12]	; (7714 <SysCtlIntStatus+0x10>)
    7708:	6818      	ldr	r0, [r3, #0]
    770a:	4770      	bx	lr
    }
    else
    {
        return(HWREG(SYSCTL_RIS));
    770c:	4b02      	ldr	r3, [pc, #8]	; (7718 <SysCtlIntStatus+0x14>)
    770e:	6818      	ldr	r0, [r3, #0]
    }
}
    7710:	4770      	bx	lr
    7712:	bf00      	nop
    7714:	400fe058 	.word	0x400fe058
    7718:	400fe050 	.word	0x400fe050

0000771c <SysCtlLDOSet>:
           (ulVoltage == SYSCTL_LDO_2_75V));

    //
    // Set the LDO voltage to the requested value.
    //
    HWREG(SYSCTL_LDOPCTL) = ulVoltage;
    771c:	4b01      	ldr	r3, [pc, #4]	; (7724 <SysCtlLDOSet+0x8>)
    771e:	6018      	str	r0, [r3, #0]
}
    7720:	4770      	bx	lr
    7722:	bf00      	nop
    7724:	400fe034 	.word	0x400fe034

00007728 <SysCtlLDOGet>:
SysCtlLDOGet(void)
{
    //
    // Return the LDO voltage setting.
    //
    return(HWREG(SYSCTL_LDOPCTL));
    7728:	4b01      	ldr	r3, [pc, #4]	; (7730 <SysCtlLDOGet+0x8>)
    772a:	6818      	ldr	r0, [r3, #0]
}
    772c:	4770      	bx	lr
    772e:	bf00      	nop
    7730:	400fe034 	.word	0x400fe034

00007734 <SysCtlLDOConfigSet>:
           (ulConfig == SYSCTL_LDOCFG_NORST));

    //
    // Set the reset control as requested.
    //
    HWREG(SYSCTL_LDOARST) = ulConfig;
    7734:	4b01      	ldr	r3, [pc, #4]	; (773c <SysCtlLDOConfigSet+0x8>)
    7736:	6018      	str	r0, [r3, #0]
}
    7738:	4770      	bx	lr
    773a:	bf00      	nop
    773c:	400fe160 	.word	0x400fe160

00007740 <SysCtlReset>:
{
    //
    // Perform a software reset request.  This will cause the device to reset,
    // no further code will be executed.
    //
    HWREG(NVIC_APINT) = NVIC_APINT_VECTKEY | NVIC_APINT_SYSRESETREQ;
    7740:	4a01      	ldr	r2, [pc, #4]	; (7748 <SysCtlReset+0x8>)
    7742:	4b02      	ldr	r3, [pc, #8]	; (774c <SysCtlReset+0xc>)
    7744:	601a      	str	r2, [r3, #0]
    7746:	e7fe      	b.n	7746 <SysCtlReset+0x6>
    7748:	05fa0004 	.word	0x05fa0004
    774c:	e000ed0c 	.word	0xe000ed0c

00007750 <SysCtlResetCauseGet>:
SysCtlResetCauseGet(void)
{
    //
    // Return the reset reasons.
    //
    return(HWREG(SYSCTL_RESC));
    7750:	4b01      	ldr	r3, [pc, #4]	; (7758 <SysCtlResetCauseGet+0x8>)
    7752:	6818      	ldr	r0, [r3, #0]
}
    7754:	4770      	bx	lr
    7756:	bf00      	nop
    7758:	400fe05c 	.word	0x400fe05c

0000775c <SysCtlResetCauseClear>:
SysCtlResetCauseClear(unsigned long ulCauses)
{
    //
    // Clear the given reset reasons.
    //
    HWREG(SYSCTL_RESC) &= ~(ulCauses);
    775c:	4b02      	ldr	r3, [pc, #8]	; (7768 <SysCtlResetCauseClear+0xc>)
    775e:	681a      	ldr	r2, [r3, #0]
    7760:	ea22 0200 	bic.w	r2, r2, r0
    7764:	601a      	str	r2, [r3, #0]
}
    7766:	4770      	bx	lr
    7768:	400fe05c 	.word	0x400fe05c

0000776c <SysCtlBrownOutConfigSet>:
    ASSERT(ulDelay < 8192);

    //
    // Configure the brown-out reset control.
    //
    HWREG(SYSCTL_PBORCTL) = (ulDelay << SYSCTL_PBORCTL_BORTIM_S) | ulConfig;
    776c:	4b02      	ldr	r3, [pc, #8]	; (7778 <SysCtlBrownOutConfigSet+0xc>)
    776e:	ea40 0181 	orr.w	r1, r0, r1, lsl #2
    7772:	6019      	str	r1, [r3, #0]
}
    7774:	4770      	bx	lr
    7776:	bf00      	nop
    7778:	400fe030 	.word	0x400fe030

0000777c <SysCtlDelay>:
#endif
#if defined(codered) || defined(gcc) || defined(sourcerygxx)
void __attribute__((naked))
SysCtlDelay(unsigned long ulCount)
{
    __asm("    subs    r0, #1\n"
    777c:	3801      	subs	r0, #1
    777e:	d1fd      	bne.n	777c <SysCtlDelay>
    7780:	4770      	bx	lr

00007782 <SysCtlClockSet>:

    //
    // See if this is a Sandstorm-class device and clocking features from newer
    // devices were requested.
    //
    if(CLASS_IS_SANDSTORM && (ulConfig & SYSCTL_RCC2_USERCC2))
    7782:	4b4d      	ldr	r3, [pc, #308]	; (78b8 <SysCtlClockSet+0x136>)
//! \return None.
//
//*****************************************************************************
void
SysCtlClockSet(unsigned long ulConfig)
{
    7784:	b570      	push	{r4, r5, r6, lr}

    //
    // See if this is a Sandstorm-class device and clocking features from newer
    // devices were requested.
    //
    if(CLASS_IS_SANDSTORM && (ulConfig & SYSCTL_RCC2_USERCC2))
    7786:	681a      	ldr	r2, [r3, #0]
//! \return None.
//
//*****************************************************************************
void
SysCtlClockSet(unsigned long ulConfig)
{
    7788:	4604      	mov	r4, r0

    //
    // See if this is a Sandstorm-class device and clocking features from newer
    // devices were requested.
    //
    if(CLASS_IS_SANDSTORM && (ulConfig & SYSCTL_RCC2_USERCC2))
    778a:	f012 4fe0 	tst.w	r2, #1879048192	; 0x70000000
    778e:	d006      	beq.n	779e <SysCtlClockSet+0x1c>
    7790:	681a      	ldr	r2, [r3, #0]
    7792:	4b4a      	ldr	r3, [pc, #296]	; (78bc <SysCtlClockSet+0x13a>)
    7794:	ea02 0303 	and.w	r3, r2, r3
    7798:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
    779c:	d102      	bne.n	77a4 <SysCtlClockSet+0x22>
    779e:	2c00      	cmp	r4, #0
    77a0:	f2c0 8089 	blt.w	78b6 <SysCtlClockSet+0x134>
    //
    // Get the current value of the RCC and RCC2 registers.  If using a
    // Sandstorm-class device, the RCC2 register will read back as zero and the
    // writes to it from within this function will be ignored.
    //
    ulRCC = HWREG(SYSCTL_RCC);
    77a4:	4946      	ldr	r1, [pc, #280]	; (78c0 <SysCtlClockSet+0x13e>)
    ulRCC2 = HWREG(SYSCTL_RCC2);
    77a6:	4a47      	ldr	r2, [pc, #284]	; (78c4 <SysCtlClockSet+0x142>)
    //
    // Get the current value of the RCC and RCC2 registers.  If using a
    // Sandstorm-class device, the RCC2 register will read back as zero and the
    // writes to it from within this function will be ignored.
    //
    ulRCC = HWREG(SYSCTL_RCC);
    77a8:	680b      	ldr	r3, [r1, #0]
    ulRCC2 = HWREG(SYSCTL_RCC2);
    77aa:	6816      	ldr	r6, [r2, #0]

    //
    // Bypass the PLL and system clock dividers for now.
    //
    ulRCC |= SYSCTL_RCC_BYPASS;
    77ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    ulRCC &= ~(SYSCTL_RCC_USESYSDIV);
    77b0:	f423 0580 	bic.w	r5, r3, #4194304	; 0x400000
    ulRCC2 |= SYSCTL_RCC2_BYPASS2;
    77b4:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
    HWREG(SYSCTL_RCC2) = ulRCC2;

    //
    // See if either oscillator needs to be enabled.
    //
    if(((ulRCC & SYSCTL_RCC_IOSCDIS) && !(ulConfig & SYSCTL_RCC_IOSCDIS)) ||
    77b8:	f013 0f02 	tst.w	r3, #2
    ulRCC2 |= SYSCTL_RCC2_BYPASS2;

    //
    // Write the new RCC value.
    //
    HWREG(SYSCTL_RCC) = ulRCC;
    77bc:	600d      	str	r5, [r1, #0]
    HWREG(SYSCTL_RCC2) = ulRCC2;
    77be:	6016      	str	r6, [r2, #0]

    //
    // See if either oscillator needs to be enabled.
    //
    if(((ulRCC & SYSCTL_RCC_IOSCDIS) && !(ulConfig & SYSCTL_RCC_IOSCDIS)) ||
    77c0:	d002      	beq.n	77c8 <SysCtlClockSet+0x46>
    77c2:	f014 0f02 	tst.w	r4, #2
    77c6:	d005      	beq.n	77d4 <SysCtlClockSet+0x52>
    77c8:	f015 0f01 	tst.w	r5, #1
    77cc:	d01c      	beq.n	7808 <SysCtlClockSet+0x86>
    77ce:	f014 0f01 	tst.w	r4, #1
    77d2:	d119      	bne.n	7808 <SysCtlClockSet+0x86>
        //
        // Make sure that the required oscillators are enabled.  For now, the
        // previously enabled oscillators must be enabled along with the newly
        // requested oscillators.
        //
        ulRCC &= (~(SYSCTL_RCC_IOSCDIS | SYSCTL_RCC_MOSCDIS) |
    77d4:	ea6f 7384 	mvn.w	r3, r4, lsl #30
    77d8:	ea6f 7393 	mvn.w	r3, r3, lsr #30
    77dc:	401d      	ands	r5, r3
                  (ulConfig & (SYSCTL_RCC_IOSCDIS | SYSCTL_RCC_MOSCDIS)));

        //
        // Write the new RCC value.
        //
        HWREG(SYSCTL_RCC) = ulRCC;
    77de:	4b38      	ldr	r3, [pc, #224]	; (78c0 <SysCtlClockSet+0x13e>)
        //
        // Wait for a bit, giving the oscillator time to stabilize.  The number
        // of iterations is adjusted based on the current clock source; a
        // smaller number of iterations is required for slower clock rates.
        //
        if(((ulRCC2 & SYSCTL_RCC2_USERCC2) &&
    77e0:	2e00      	cmp	r6, #0
                  (ulConfig & (SYSCTL_RCC_IOSCDIS | SYSCTL_RCC_MOSCDIS)));

        //
        // Write the new RCC value.
        //
        HWREG(SYSCTL_RCC) = ulRCC;
    77e2:	601d      	str	r5, [r3, #0]
        //
        // Wait for a bit, giving the oscillator time to stabilize.  The number
        // of iterations is adjusted based on the current clock source; a
        // smaller number of iterations is required for slower clock rates.
        //
        if(((ulRCC2 & SYSCTL_RCC2_USERCC2) &&
    77e4:	da05      	bge.n	77f2 <SysCtlClockSet+0x70>
            (((ulRCC2 & SYSCTL_RCC2_OSCSRC2_M) == SYSCTL_RCC2_OSCSRC2_30) ||
    77e6:	f006 0370 	and.w	r3, r6, #112	; 0x70
        //
        // Wait for a bit, giving the oscillator time to stabilize.  The number
        // of iterations is adjusted based on the current clock source; a
        // smaller number of iterations is required for slower clock rates.
        //
        if(((ulRCC2 & SYSCTL_RCC2_USERCC2) &&
    77ea:	2b30      	cmp	r3, #48	; 0x30
    77ec:	d005      	beq.n	77fa <SysCtlClockSet+0x78>
    77ee:	2b70      	cmp	r3, #112	; 0x70
    77f0:	e002      	b.n	77f8 <SysCtlClockSet+0x76>
    77f2:	f005 0330 	and.w	r3, r5, #48	; 0x30
    77f6:	2b30      	cmp	r3, #48	; 0x30
    77f8:	d102      	bne.n	7800 <SysCtlClockSet+0x7e>
            ((ulRCC & SYSCTL_RCC_OSCSRC_M) == SYSCTL_RCC_OSCSRC_30)))
        {
            //
            // Delay for 4096 iterations.
            //
            SysCtlDelay(4096);
    77fa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    77fe:	e001      	b.n	7804 <SysCtlClockSet+0x82>
        else
        {
            //
            // Delay for 524,288 iterations.
            //
            SysCtlDelay(524288);
    7800:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    7804:	f7ff ffba 	bl	777c <SysCtlDelay>
    // Set the new crystal value, oscillator source, and PLL configuration.
    // Since the OSCSRC2 field in RCC2 overlaps the XTAL field in RCC, the
    // OSCSRC field has a special encoding within ulConfig to avoid the
    // overlap.
    //
    ulRCC &= ~(SYSCTL_RCC_XTAL_M | SYSCTL_RCC_OSCSRC_M |
    7808:	f425 555e 	bic.w	r5, r5, #14208	; 0x3780
               SYSCTL_RCC_PWRDN | SYSCTL_RCC_OEN);
    ulRCC |= ulConfig & (SYSCTL_RCC_XTAL_M | SYSCTL_RCC_OSCSRC_M |
    780c:	f243 73f0 	movw	r3, #14320	; 0x37f0
    7810:	ea04 0303 	and.w	r3, r4, r3
    // Set the new crystal value, oscillator source, and PLL configuration.
    // Since the OSCSRC2 field in RCC2 overlaps the XTAL field in RCC, the
    // OSCSRC field has a special encoding within ulConfig to avoid the
    // overlap.
    //
    ulRCC &= ~(SYSCTL_RCC_XTAL_M | SYSCTL_RCC_OSCSRC_M |
    7814:	f025 0570 	bic.w	r5, r5, #112	; 0x70
               SYSCTL_RCC_PWRDN | SYSCTL_RCC_OEN);
    ulRCC |= ulConfig & (SYSCTL_RCC_XTAL_M | SYSCTL_RCC_OSCSRC_M |
    7818:	431d      	orrs	r5, r3
                         SYSCTL_RCC_PWRDN | SYSCTL_RCC_OEN);
    ulRCC2 &= ~(SYSCTL_RCC2_USERCC2 | SYSCTL_RCC2_OSCSRC2_M |
    781a:	4b2b      	ldr	r3, [pc, #172]	; (78c8 <SysCtlClockSet+0x146>)
    ulRCC2 |= (ulConfig & 0x00000008) << 3;

    //
    // Clear the PLL lock interrupt.
    //
    HWREG(SYSCTL_MISC) = SYSCTL_INT_PLL_LOCK;
    781c:	4a2b      	ldr	r2, [pc, #172]	; (78cc <SysCtlClockSet+0x14a>)
    //
    ulRCC &= ~(SYSCTL_RCC_XTAL_M | SYSCTL_RCC_OSCSRC_M |
               SYSCTL_RCC_PWRDN | SYSCTL_RCC_OEN);
    ulRCC |= ulConfig & (SYSCTL_RCC_XTAL_M | SYSCTL_RCC_OSCSRC_M |
                         SYSCTL_RCC_PWRDN | SYSCTL_RCC_OEN);
    ulRCC2 &= ~(SYSCTL_RCC2_USERCC2 | SYSCTL_RCC2_OSCSRC2_M |
    781e:	ea06 0303 	and.w	r3, r6, r3
                SYSCTL_RCC2_PWRDN2);
    ulRCC2 |= ulConfig & (SYSCTL_RCC2_USERCC2 | SYSCTL_RCC_OSCSRC_M |
    7822:	4e2b      	ldr	r6, [pc, #172]	; (78d0 <SysCtlClockSet+0x14e>)
    ulRCC2 |= (ulConfig & 0x00000008) << 3;

    //
    // Clear the PLL lock interrupt.
    //
    HWREG(SYSCTL_MISC) = SYSCTL_INT_PLL_LOCK;
    7824:	2140      	movs	r1, #64	; 0x40
               SYSCTL_RCC_PWRDN | SYSCTL_RCC_OEN);
    ulRCC |= ulConfig & (SYSCTL_RCC_XTAL_M | SYSCTL_RCC_OSCSRC_M |
                         SYSCTL_RCC_PWRDN | SYSCTL_RCC_OEN);
    ulRCC2 &= ~(SYSCTL_RCC2_USERCC2 | SYSCTL_RCC2_OSCSRC2_M |
                SYSCTL_RCC2_PWRDN2);
    ulRCC2 |= ulConfig & (SYSCTL_RCC2_USERCC2 | SYSCTL_RCC_OSCSRC_M |
    7826:	ea04 0606 	and.w	r6, r4, r6
    782a:	431e      	orrs	r6, r3
                          SYSCTL_RCC2_PWRDN2);
    ulRCC2 |= (ulConfig & 0x00000008) << 3;
    782c:	f004 0308 	and.w	r3, r4, #8
    HWREG(SYSCTL_MISC) = SYSCTL_INT_PLL_LOCK;

    //
    // Write the new RCC value.
    //
    if(ulRCC2 & SYSCTL_RCC2_USERCC2)
    7830:	ea56 06c3 	orrs.w	r6, r6, r3, lsl #3
    ulRCC2 |= (ulConfig & 0x00000008) << 3;

    //
    // Clear the PLL lock interrupt.
    //
    HWREG(SYSCTL_MISC) = SYSCTL_INT_PLL_LOCK;
    7834:	6011      	str	r1, [r2, #0]

    //
    // Write the new RCC value.
    //
    if(ulRCC2 & SYSCTL_RCC2_USERCC2)
    7836:	d504      	bpl.n	7842 <SysCtlClockSet+0xc0>
    {
        HWREG(SYSCTL_RCC2) = ulRCC2;
    7838:	4b22      	ldr	r3, [pc, #136]	; (78c4 <SysCtlClockSet+0x142>)
    783a:	601e      	str	r6, [r3, #0]
        HWREG(SYSCTL_RCC) = ulRCC;
    783c:	3b10      	subs	r3, #16
    783e:	601d      	str	r5, [r3, #0]
    7840:	e003      	b.n	784a <SysCtlClockSet+0xc8>
    }
    else
    {
        HWREG(SYSCTL_RCC) = ulRCC;
    7842:	4b1f      	ldr	r3, [pc, #124]	; (78c0 <SysCtlClockSet+0x13e>)
    7844:	601d      	str	r5, [r3, #0]
        HWREG(SYSCTL_RCC2) = ulRCC2;
    7846:	3310      	adds	r3, #16
    7848:	601e      	str	r6, [r3, #0]

    //
    // Wait for a bit so that new crystal value and oscillator source can take
    // effect.
    //
    SysCtlDelay(16);
    784a:	2010      	movs	r0, #16
    784c:	f7ff ff96 	bl	777c <SysCtlDelay>
    // Set the requested system divider and disable the appropriate
    // oscillators.  This will not get written immediately.
    //
    ulRCC &= ~(SYSCTL_RCC_SYSDIV_M | SYSCTL_RCC_USESYSDIV |
               SYSCTL_RCC_IOSCDIS | SYSCTL_RCC_MOSCDIS);
    ulRCC |= ulConfig & (SYSCTL_RCC_SYSDIV_M | SYSCTL_RCC_USESYSDIV |
    7850:	4b20      	ldr	r3, [pc, #128]	; (78d4 <SysCtlClockSet+0x152>)

    //
    // Set the requested system divider and disable the appropriate
    // oscillators.  This will not get written immediately.
    //
    ulRCC &= ~(SYSCTL_RCC_SYSDIV_M | SYSCTL_RCC_USESYSDIV |
    7852:	f025 65f8 	bic.w	r5, r5, #130023424	; 0x7c00000
               SYSCTL_RCC_IOSCDIS | SYSCTL_RCC_MOSCDIS);
    ulRCC |= ulConfig & (SYSCTL_RCC_SYSDIV_M | SYSCTL_RCC_USESYSDIV |
    7856:	ea04 0303 	and.w	r3, r4, r3

    //
    // Set the requested system divider and disable the appropriate
    // oscillators.  This will not get written immediately.
    //
    ulRCC &= ~(SYSCTL_RCC_SYSDIV_M | SYSCTL_RCC_USESYSDIV |
    785a:	f025 0503 	bic.w	r5, r5, #3
               SYSCTL_RCC_IOSCDIS | SYSCTL_RCC_MOSCDIS);
    ulRCC |= ulConfig & (SYSCTL_RCC_SYSDIV_M | SYSCTL_RCC_USESYSDIV |
    785e:	431d      	orrs	r5, r3
                         SYSCTL_RCC_IOSCDIS | SYSCTL_RCC_MOSCDIS);
    ulRCC2 &= ~(SYSCTL_RCC2_SYSDIV2_M);
    7860:	f026 56fc 	bic.w	r6, r6, #528482304	; 0x1f800000
    ulRCC2 |= ulConfig & SYSCTL_RCC2_SYSDIV2_M;
    7864:	f004 53fc 	and.w	r3, r4, #528482304	; 0x1f800000
    7868:	431e      	orrs	r6, r3
    if(ulConfig & SYSCTL_RCC2_USEFRACT)
    786a:	f014 4f80 	tst.w	r4, #1073741824	; 0x40000000
    786e:	d008      	beq.n	7882 <SysCtlClockSet+0x100>
    {
        ulRCC |= SYSCTL_RCC_USESYSDIV;
        ulRCC2 &= ~(SYSCTL_RCC_USESYSDIV);
        ulRCC2 |= ulConfig & (SYSCTL_RCC2_USEFRACT | SYSCTL_RCC2_FRACT);
    7870:	4b19      	ldr	r3, [pc, #100]	; (78d8 <SysCtlClockSet+0x156>)
    ulRCC2 &= ~(SYSCTL_RCC2_SYSDIV2_M);
    ulRCC2 |= ulConfig & SYSCTL_RCC2_SYSDIV2_M;
    if(ulConfig & SYSCTL_RCC2_USEFRACT)
    {
        ulRCC |= SYSCTL_RCC_USESYSDIV;
        ulRCC2 &= ~(SYSCTL_RCC_USESYSDIV);
    7872:	f426 0680 	bic.w	r6, r6, #4194304	; 0x400000
        ulRCC2 |= ulConfig & (SYSCTL_RCC2_USEFRACT | SYSCTL_RCC2_FRACT);
    7876:	ea04 0303 	and.w	r3, r4, r3
                         SYSCTL_RCC_IOSCDIS | SYSCTL_RCC_MOSCDIS);
    ulRCC2 &= ~(SYSCTL_RCC2_SYSDIV2_M);
    ulRCC2 |= ulConfig & SYSCTL_RCC2_SYSDIV2_M;
    if(ulConfig & SYSCTL_RCC2_USEFRACT)
    {
        ulRCC |= SYSCTL_RCC_USESYSDIV;
    787a:	f445 0580 	orr.w	r5, r5, #4194304	; 0x400000
        ulRCC2 &= ~(SYSCTL_RCC_USESYSDIV);
        ulRCC2 |= ulConfig & (SYSCTL_RCC2_USEFRACT | SYSCTL_RCC2_FRACT);
    787e:	431e      	orrs	r6, r3
    7880:	e001      	b.n	7886 <SysCtlClockSet+0x104>
    }
    else
    {
        ulRCC2 &= ~(SYSCTL_RCC2_USEFRACT);
    7882:	f026 4680 	bic.w	r6, r6, #1073741824	; 0x40000000
    }

    //
    // See if the PLL output is being used to clock the system.
    //
    if(!(ulConfig & SYSCTL_RCC_BYPASS))
    7886:	f414 6f00 	tst.w	r4, #2048	; 0x800
    788a:	d10c      	bne.n	78a6 <SysCtlClockSet+0x124>
    788c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
        //
        // Wait until the PLL has locked.
        //
        for(ulDelay = 32768; ulDelay > 0; ulDelay--)
        {
            if(HWREG(SYSCTL_RIS) & SYSCTL_INT_PLL_LOCK)
    7890:	4a12      	ldr	r2, [pc, #72]	; (78dc <SysCtlClockSet+0x15a>)
    7892:	6812      	ldr	r2, [r2, #0]
    7894:	f012 0f40 	tst.w	r2, #64	; 0x40
    7898:	d101      	bne.n	789e <SysCtlClockSet+0x11c>
    if(!(ulConfig & SYSCTL_RCC_BYPASS))
    {
        //
        // Wait until the PLL has locked.
        //
        for(ulDelay = 32768; ulDelay > 0; ulDelay--)
    789a:	3b01      	subs	r3, #1
    789c:	d1f8      	bne.n	7890 <SysCtlClockSet+0x10e>
        }

        //
        // Enable use of the PLL.
        //
        ulRCC &= ~(SYSCTL_RCC_BYPASS);
    789e:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
        ulRCC2 &= ~(SYSCTL_RCC2_BYPASS2);
    78a2:	f426 6600 	bic.w	r6, r6, #2048	; 0x800
    }

    //
    // Write the final RCC value.
    //
    HWREG(SYSCTL_RCC) = ulRCC;
    78a6:	4b06      	ldr	r3, [pc, #24]	; (78c0 <SysCtlClockSet+0x13e>)
    HWREG(SYSCTL_RCC2) = ulRCC2;

    //
    // Delay for a little bit so that the system divider takes effect.
    //
    SysCtlDelay(16);
    78a8:	2010      	movs	r0, #16
    }

    //
    // Write the final RCC value.
    //
    HWREG(SYSCTL_RCC) = ulRCC;
    78aa:	601d      	str	r5, [r3, #0]
    HWREG(SYSCTL_RCC2) = ulRCC2;
    78ac:	3310      	adds	r3, #16
    78ae:	601e      	str	r6, [r3, #0]

    //
    // Delay for a little bit so that the system divider takes effect.
    //
    SysCtlDelay(16);
}
    78b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HWREG(SYSCTL_RCC2) = ulRCC2;

    //
    // Delay for a little bit so that the system divider takes effect.
    //
    SysCtlDelay(16);
    78b4:	e762      	b.n	777c <SysCtlDelay>
    78b6:	bd70      	pop	{r4, r5, r6, pc}
    78b8:	400fe000 	.word	0x400fe000
    78bc:	70ff0000 	.word	0x70ff0000
    78c0:	400fe060 	.word	0x400fe060
    78c4:	400fe070 	.word	0x400fe070
    78c8:	7fffdf8f 	.word	0x7fffdf8f
    78cc:	400fe058 	.word	0x400fe058
    78d0:	80002030 	.word	0x80002030
    78d4:	07c00003 	.word	0x07c00003
    78d8:	40400000 	.word	0x40400000
    78dc:	400fe050 	.word	0x400fe050

000078e0 <SysCtlClockGet>:
    //
    // Read RCC and RCC2.  For Sandstorm-class devices (which do not have
    // RCC2), the RCC2 read will return 0, which indicates that RCC2 is
    // disabled (since the SYSCTL_RCC2_USERCC2 bit is clear).
    //
    ulRCC = HWREG(SYSCTL_RCC);
    78e0:	4b6a      	ldr	r3, [pc, #424]	; (7a8c <SysCtlClockGet+0x1ac>)
//! \return The processor clock rate.
//
//*****************************************************************************
unsigned long
SysCtlClockGet(void)
{
    78e2:	b530      	push	{r4, r5, lr}
    //
    // Read RCC and RCC2.  For Sandstorm-class devices (which do not have
    // RCC2), the RCC2 read will return 0, which indicates that RCC2 is
    // disabled (since the SYSCTL_RCC2_USERCC2 bit is clear).
    //
    ulRCC = HWREG(SYSCTL_RCC);
    78e4:	681a      	ldr	r2, [r3, #0]
    ulRCC2 = HWREG(SYSCTL_RCC2);
    78e6:	3310      	adds	r3, #16
    78e8:	681b      	ldr	r3, [r3, #0]
    //
    // Get the base clock rate.
    //
    switch((ulRCC2 & SYSCTL_RCC2_USERCC2) ?
           (ulRCC2 & SYSCTL_RCC2_OSCSRC2_M) :
           (ulRCC & SYSCTL_RCC_OSCSRC_M))
    78ea:	2b00      	cmp	r3, #0
    78ec:	bfb4      	ite	lt
    78ee:	f003 0170 	andlt.w	r1, r3, #112	; 0x70
    78f2:	f002 0130 	andge.w	r1, r2, #48	; 0x30
    78f6:	2920      	cmp	r1, #32
    78f8:	d03d      	beq.n	7976 <SysCtlClockGet+0x96>
    78fa:	d803      	bhi.n	7904 <SysCtlClockGet+0x24>
    78fc:	b181      	cbz	r1, 7920 <SysCtlClockGet+0x40>
    78fe:	2910      	cmp	r1, #16
    7900:	d106      	bne.n	7910 <SysCtlClockGet+0x30>
    7902:	e014      	b.n	792e <SysCtlClockGet+0x4e>
    7904:	2960      	cmp	r1, #96	; 0x60
    7906:	d005      	beq.n	7914 <SysCtlClockGet+0x34>
    7908:	2970      	cmp	r1, #112	; 0x70
    790a:	d057      	beq.n	79bc <SysCtlClockGet+0xdc>
    790c:	2930      	cmp	r1, #48	; 0x30
    790e:	d004      	beq.n	791a <SysCtlClockGet+0x3a>
    7910:	2000      	movs	r0, #0
    7912:	bd30      	pop	{r4, r5, pc}
    7914:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
    7918:	e05e      	b.n	79d8 <SysCtlClockGet+0xf8>
    791a:	f247 5030 	movw	r0, #30000	; 0x7530
    791e:	e05b      	b.n	79d8 <SysCtlClockGet+0xf8>
        // The main oscillator is the clock source.  Determine its rate from
        // the crystal setting field.
        //
        case SYSCTL_RCC_OSCSRC_MAIN:
        {
            ulClk = g_pulXtals[(ulRCC & SYSCTL_RCC_XTAL_M) >>
    7920:	495b      	ldr	r1, [pc, #364]	; (7a90 <SysCtlClockGet+0x1b0>)
    7922:	f402 60f8 	and.w	r0, r2, #1984	; 0x7c0
    7926:	eb01 1110 	add.w	r1, r1, r0, lsr #4
    792a:	6c08      	ldr	r0, [r1, #64]	; 0x40
                               SYSCTL_RCC_XTAL_S];
            break;
    792c:	e054      	b.n	79d8 <SysCtlClockGet+0xf8>
        case SYSCTL_RCC_OSCSRC_INT:
        {
            //
            // See if this is a Sandstorm-class or Fury-class device.
            //
            if(CLASS_IS_SANDSTORM)
    792e:	4959      	ldr	r1, [pc, #356]	; (7a94 <SysCtlClockGet+0x1b4>)
    7930:	6808      	ldr	r0, [r1, #0]
    7932:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
    7936:	d048      	beq.n	79ca <SysCtlClockGet+0xea>
    7938:	680c      	ldr	r4, [r1, #0]
    793a:	4857      	ldr	r0, [pc, #348]	; (7a98 <SysCtlClockGet+0x1b8>)
    793c:	ea04 0000 	and.w	r0, r4, r0
    7940:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
    7944:	d041      	beq.n	79ca <SysCtlClockGet+0xea>
                // The internal oscillator on a Sandstorm-class device is
                // 15 MHz +/- 50%.
                //
                ulClk = 15000000;
            }
            else if((CLASS_IS_FURY && REVISION_IS_A2) ||
    7946:	680c      	ldr	r4, [r1, #0]
    7948:	4853      	ldr	r0, [pc, #332]	; (7a98 <SysCtlClockGet+0x1b8>)
    794a:	ea04 0000 	and.w	r0, r4, r0
    794e:	4c53      	ldr	r4, [pc, #332]	; (7a9c <SysCtlClockGet+0x1bc>)
    7950:	42a0      	cmp	r0, r4
    7952:	d103      	bne.n	795c <SysCtlClockGet+0x7c>
    7954:	6809      	ldr	r1, [r1, #0]
    7956:	b289      	uxth	r1, r1
    7958:	2902      	cmp	r1, #2
    795a:	d032      	beq.n	79c2 <SysCtlClockGet+0xe2>
                    (CLASS_IS_DUSTDEVIL && REVISION_IS_A0))
    795c:	484d      	ldr	r0, [pc, #308]	; (7a94 <SysCtlClockGet+0x1b4>)
                // The internal oscillator on a Sandstorm-class device is
                // 15 MHz +/- 50%.
                //
                ulClk = 15000000;
            }
            else if((CLASS_IS_FURY && REVISION_IS_A2) ||
    795e:	494e      	ldr	r1, [pc, #312]	; (7a98 <SysCtlClockGet+0x1b8>)
                    (CLASS_IS_DUSTDEVIL && REVISION_IS_A0))
    7960:	6804      	ldr	r4, [r0, #0]
                // The internal oscillator on a Sandstorm-class device is
                // 15 MHz +/- 50%.
                //
                ulClk = 15000000;
            }
            else if((CLASS_IS_FURY && REVISION_IS_A2) ||
    7962:	ea04 0101 	and.w	r1, r4, r1
    7966:	4c4e      	ldr	r4, [pc, #312]	; (7aa0 <SysCtlClockGet+0x1c0>)
    7968:	42a1      	cmp	r1, r4
    796a:	d130      	bne.n	79ce <SysCtlClockGet+0xee>
                    (CLASS_IS_DUSTDEVIL && REVISION_IS_A0))
    796c:	6801      	ldr	r1, [r0, #0]
                // The internal oscillator on a Sandstorm-class device is
                // 15 MHz +/- 50%.
                //
                ulClk = 15000000;
            }
            else if((CLASS_IS_FURY && REVISION_IS_A2) ||
    796e:	b289      	uxth	r1, r1
    7970:	2900      	cmp	r1, #0
    7972:	d026      	beq.n	79c2 <SysCtlClockGet+0xe2>
    7974:	e02b      	b.n	79ce <SysCtlClockGet+0xee>
        case SYSCTL_RCC_OSCSRC_INT4:
        {
            //
            // See if this is a Sandstorm-class or Fury-class device.
            //
            if(CLASS_IS_SANDSTORM)
    7976:	4947      	ldr	r1, [pc, #284]	; (7a94 <SysCtlClockGet+0x1b4>)
    7978:	6808      	ldr	r0, [r1, #0]
    797a:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
    797e:	d028      	beq.n	79d2 <SysCtlClockGet+0xf2>
    7980:	680c      	ldr	r4, [r1, #0]
    7982:	4845      	ldr	r0, [pc, #276]	; (7a98 <SysCtlClockGet+0x1b8>)
    7984:	ea04 0000 	and.w	r0, r4, r0
    7988:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
    798c:	d021      	beq.n	79d2 <SysCtlClockGet+0xf2>
                // The internal oscillator on a Sandstorm-class device is
                // 15 MHz +/- 50%.
                //
                ulClk = 15000000 / 4;
            }
            else if((CLASS_IS_FURY && REVISION_IS_A2) ||
    798e:	680c      	ldr	r4, [r1, #0]
    7990:	4841      	ldr	r0, [pc, #260]	; (7a98 <SysCtlClockGet+0x1b8>)
    7992:	ea04 0000 	and.w	r0, r4, r0
    7996:	4c41      	ldr	r4, [pc, #260]	; (7a9c <SysCtlClockGet+0x1bc>)
    7998:	42a0      	cmp	r0, r4
    799a:	d103      	bne.n	79a4 <SysCtlClockGet+0xc4>
    799c:	6809      	ldr	r1, [r1, #0]
    799e:	b289      	uxth	r1, r1
    79a0:	2902      	cmp	r1, #2
    79a2:	d010      	beq.n	79c6 <SysCtlClockGet+0xe6>
                    (CLASS_IS_DUSTDEVIL && REVISION_IS_A0))
    79a4:	483b      	ldr	r0, [pc, #236]	; (7a94 <SysCtlClockGet+0x1b4>)
                // The internal oscillator on a Sandstorm-class device is
                // 15 MHz +/- 50%.
                //
                ulClk = 15000000 / 4;
            }
            else if((CLASS_IS_FURY && REVISION_IS_A2) ||
    79a6:	493c      	ldr	r1, [pc, #240]	; (7a98 <SysCtlClockGet+0x1b8>)
                    (CLASS_IS_DUSTDEVIL && REVISION_IS_A0))
    79a8:	6804      	ldr	r4, [r0, #0]
                // The internal oscillator on a Sandstorm-class device is
                // 15 MHz +/- 50%.
                //
                ulClk = 15000000 / 4;
            }
            else if((CLASS_IS_FURY && REVISION_IS_A2) ||
    79aa:	ea04 0101 	and.w	r1, r4, r1
    79ae:	4c3c      	ldr	r4, [pc, #240]	; (7aa0 <SysCtlClockGet+0x1c0>)
    79b0:	42a1      	cmp	r1, r4
    79b2:	d110      	bne.n	79d6 <SysCtlClockGet+0xf6>
                    (CLASS_IS_DUSTDEVIL && REVISION_IS_A0))
    79b4:	6801      	ldr	r1, [r0, #0]
                // The internal oscillator on a Sandstorm-class device is
                // 15 MHz +/- 50%.
                //
                ulClk = 15000000 / 4;
            }
            else if((CLASS_IS_FURY && REVISION_IS_A2) ||
    79b6:	b289      	uxth	r1, r1
    79b8:	b129      	cbz	r1, 79c6 <SysCtlClockGet+0xe6>
    79ba:	e00c      	b.n	79d6 <SysCtlClockGet+0xf6>
    79bc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
        // The 32 KHz clock from the hibernate module is the source clock.
        //
        case SYSCTL_RCC2_OSCSRC2_32:
        {
            ulClk = 32768;
            break;
    79c0:	e00a      	b.n	79d8 <SysCtlClockGet+0xf8>
    79c2:	4838      	ldr	r0, [pc, #224]	; (7aa4 <SysCtlClockGet+0x1c4>)
    79c4:	e008      	b.n	79d8 <SysCtlClockGet+0xf8>
    79c6:	4838      	ldr	r0, [pc, #224]	; (7aa8 <SysCtlClockGet+0x1c8>)
    79c8:	e006      	b.n	79d8 <SysCtlClockGet+0xf8>
    79ca:	4838      	ldr	r0, [pc, #224]	; (7aac <SysCtlClockGet+0x1cc>)
    79cc:	e004      	b.n	79d8 <SysCtlClockGet+0xf8>
    79ce:	4838      	ldr	r0, [pc, #224]	; (7ab0 <SysCtlClockGet+0x1d0>)
    79d0:	e002      	b.n	79d8 <SysCtlClockGet+0xf8>
    79d2:	4838      	ldr	r0, [pc, #224]	; (7ab4 <SysCtlClockGet+0x1d4>)
    79d4:	e000      	b.n	79d8 <SysCtlClockGet+0xf8>
    79d6:	4838      	ldr	r0, [pc, #224]	; (7ab8 <SysCtlClockGet+0x1d8>)
    }

    //
    // See if the PLL is being used.
    //
    if(((ulRCC2 & SYSCTL_RCC2_USERCC2) && !(ulRCC2 & SYSCTL_RCC2_BYPASS2)) ||
    79d8:	2b00      	cmp	r3, #0
    79da:	da02      	bge.n	79e2 <SysCtlClockGet+0x102>
    79dc:	f413 6f00 	tst.w	r3, #2048	; 0x800
    79e0:	e001      	b.n	79e6 <SysCtlClockGet+0x106>
    79e2:	f412 6f00 	tst.w	r2, #2048	; 0x800
    79e6:	d133      	bne.n	7a50 <SysCtlClockGet+0x170>
       (!(ulRCC2 & SYSCTL_RCC2_USERCC2) && !(ulRCC & SYSCTL_RCC_BYPASS)))
    {
        //
        // Get the PLL configuration.
        //
        ulPLL = HWREG(SYSCTL_PLLCFG);
    79e8:	4934      	ldr	r1, [pc, #208]	; (7abc <SysCtlClockGet+0x1dc>)

        //
        // See if this is a Sandstorm-class or Fury-class device.
        //
        if(CLASS_IS_SANDSTORM)
    79ea:	4c2a      	ldr	r4, [pc, #168]	; (7a94 <SysCtlClockGet+0x1b4>)
       (!(ulRCC2 & SYSCTL_RCC2_USERCC2) && !(ulRCC & SYSCTL_RCC_BYPASS)))
    {
        //
        // Get the PLL configuration.
        //
        ulPLL = HWREG(SYSCTL_PLLCFG);
    79ec:	6809      	ldr	r1, [r1, #0]

        //
        // See if this is a Sandstorm-class or Fury-class device.
        //
        if(CLASS_IS_SANDSTORM)
    79ee:	6825      	ldr	r5, [r4, #0]
    79f0:	f015 4fe0 	tst.w	r5, #1879048192	; 0x70000000
    79f4:	d006      	beq.n	7a04 <SysCtlClockGet+0x124>
    79f6:	6825      	ldr	r5, [r4, #0]
    79f8:	4c27      	ldr	r4, [pc, #156]	; (7a98 <SysCtlClockGet+0x1b8>)
    79fa:	ea05 0404 	and.w	r4, r5, r4
    79fe:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
    7a02:	d10d      	bne.n	7a20 <SysCtlClockGet+0x140>
            //
            // Compute the PLL output frequency based on its input frequency.
            // The formula for a Sandstorm-class devices is
            // "(xtal * (f + 2)) / (r + 2)".
            //
            ulClk = ((ulClk * (((ulPLL & SYSCTL_PLLCFG_F_M) >>
    7a04:	f643 7ce0 	movw	ip, #16352	; 0x3fe0
    7a08:	ea01 0c0c 	and.w	ip, r1, ip
    7a0c:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    7a10:	f10c 0c02 	add.w	ip, ip, #2
    7a14:	f001 041f 	and.w	r4, r1, #31
    7a18:	fb0c f000 	mul.w	r0, ip, r0
    7a1c:	3402      	adds	r4, #2
    7a1e:	e00b      	b.n	7a38 <SysCtlClockGet+0x158>
            //
            // Compute the PLL output frequency based on its input frequency.
            // The formula for a Fury-class device is
            // "(xtal * f) / ((r + 1) * 2)".
            //
            ulClk = ((ulClk * ((ulPLL & SYSCTL_PLLCFG_F_M) >>
    7a20:	f643 7ce0 	movw	ip, #16352	; 0x3fe0
    7a24:	ea01 0c0c 	and.w	ip, r1, ip
    7a28:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    7a2c:	fb0c f000 	mul.w	r0, ip, r0
    7a30:	f001 041f 	and.w	r4, r1, #31
    7a34:	3401      	adds	r4, #1
    7a36:	0064      	lsls	r4, r4, #1
    7a38:	fbb0 f0f4 	udiv	r0, r0, r4
        }

        //
        // See if the optional output divide by 2 is being used.
        //
        if(ulPLL & SYSCTL_PLLCFG_OD_2)
    7a3c:	f411 4f80 	tst.w	r1, #16384	; 0x4000
        {
            ulClk /= 2;
    7a40:	bf18      	it	ne
    7a42:	0840      	lsrne	r0, r0, #1
        }

        //
        // See if the optional output divide by 4 is being used.
        //
        if(ulPLL & SYSCTL_PLLCFG_OD_4)
    7a44:	f411 4f00 	tst.w	r1, #32768	; 0x8000
        {
            ulClk /= 4;
    7a48:	bf18      	it	ne
    7a4a:	0880      	lsrne	r0, r0, #2

        //
        // Force the system divider to be enabled.  It is always used when
        // using the PLL, but in some cases it will not read as being enabled.
        //
        ulRCC |= SYSCTL_RCC_USESYSDIV;
    7a4c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
    }

    //
    // See if the system divider is being used.
    //
    if(ulRCC & SYSCTL_RCC_USESYSDIV)
    7a50:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
    7a54:	d019      	beq.n	7a8a <SysCtlClockGet+0x1aa>
    {
        //
        // Adjust the clock rate by the system clock divider.
        //
        if(ulRCC2 & SYSCTL_RCC2_USERCC2)
    7a56:	2b00      	cmp	r3, #0
    7a58:	da11      	bge.n	7a7e <SysCtlClockGet+0x19e>
        {
            if((ulRCC2 & SYSCTL_RCC2_USEFRACT) &&
    7a5a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    7a5e:	d007      	beq.n	7a70 <SysCtlClockGet+0x190>
    7a60:	f413 6f00 	tst.w	r3, #2048	; 0x800
    7a64:	d104      	bne.n	7a70 <SysCtlClockGet+0x190>
                 !(ulRCC2 & SYSCTL_RCC2_BYPASS2)) ||
                (!(ulRCC2 & SYSCTL_RCC2_USERCC2) &&
                 !(ulRCC & SYSCTL_RCC_BYPASS))))

            {
                ulClk = ((ulClk * 2) / (((ulRCC2 & (SYSCTL_RCC2_SYSDIV2_M |
    7a66:	f003 53fe 	and.w	r3, r3, #532676608	; 0x1fc00000
    7a6a:	0040      	lsls	r0, r0, #1
    7a6c:	0d9b      	lsrs	r3, r3, #22
    7a6e:	e002      	b.n	7a76 <SysCtlClockGet+0x196>
                                                    SYSCTL_RCC2_FRACT)) >>
                                         (SYSCTL_RCC2_SYSDIV2_S - 1)) + 1));
            }
            else
            {
                ulClk /= (((ulRCC2 & SYSCTL_RCC2_SYSDIV2_M) >>
    7a70:	f003 53fc 	and.w	r3, r3, #528482304	; 0x1f800000
    7a74:	0ddb      	lsrs	r3, r3, #23
    7a76:	3301      	adds	r3, #1
    7a78:	fbb0 f0f3 	udiv	r0, r0, r3
    7a7c:	bd30      	pop	{r4, r5, pc}
                           SYSCTL_RCC2_SYSDIV2_S) + 1);
            }
        }
        else
        {
            ulClk /= (((ulRCC & SYSCTL_RCC_SYSDIV_M) >> SYSCTL_RCC_SYSDIV_S) +
    7a7e:	f002 62f0 	and.w	r2, r2, #125829120	; 0x7800000
    7a82:	0dd2      	lsrs	r2, r2, #23
    7a84:	3201      	adds	r2, #1
    7a86:	fbb0 f0f2 	udiv	r0, r0, r2

    //
    // Return the computed clock rate.
    //
    return(ulClk);
}
    7a8a:	bd30      	pop	{r4, r5, pc}
    7a8c:	400fe060 	.word	0x400fe060
    7a90:	000095dc 	.word	0x000095dc
    7a94:	400fe000 	.word	0x400fe000
    7a98:	70ff0000 	.word	0x70ff0000
    7a9c:	10010000 	.word	0x10010000
    7aa0:	10030000 	.word	0x10030000
    7aa4:	00b71b00 	.word	0x00b71b00
    7aa8:	002dc6c0 	.word	0x002dc6c0
    7aac:	00e4e1c0 	.word	0x00e4e1c0
    7ab0:	00f42400 	.word	0x00f42400
    7ab4:	00393870 	.word	0x00393870
    7ab8:	003d0900 	.word	0x003d0900
    7abc:	400fe064 	.word	0x400fe064

00007ac0 <SysCtlPWMClockSet>:

    //
    // Set the PWM clock configuration into the run-mode clock configuration
    // register.
    //
    HWREG(SYSCTL_RCC) = ((HWREG(SYSCTL_RCC) &
    7ac0:	4b03      	ldr	r3, [pc, #12]	; (7ad0 <SysCtlPWMClockSet+0x10>)
    7ac2:	681a      	ldr	r2, [r3, #0]
    7ac4:	f422 12f0 	bic.w	r2, r2, #1966080	; 0x1e0000
    7ac8:	ea40 0202 	orr.w	r2, r0, r2
    7acc:	601a      	str	r2, [r3, #0]
                          ~(SYSCTL_RCC_USEPWMDIV | SYSCTL_RCC_PWMDIV_M)) |
                         ulConfig);
}
    7ace:	4770      	bx	lr
    7ad0:	400fe060 	.word	0x400fe060

00007ad4 <SysCtlPWMClockGet>:

    //
    // Return the current PWM clock configuration.  Make sure that
    // SYSCTL_PWMDIV_1 is returned in all cases where the divider is disabled.
    //
    if(!(HWREG(SYSCTL_RCC) & SYSCTL_RCC_USEPWMDIV))
    7ad4:	4b04      	ldr	r3, [pc, #16]	; (7ae8 <SysCtlPWMClockGet+0x14>)
    7ad6:	6818      	ldr	r0, [r3, #0]
    7ad8:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
    else
    {
        //
        // The divider is active so directly return the masked register value.
        //
        return(HWREG(SYSCTL_RCC) &
    7adc:	bf1c      	itt	ne
    7ade:	6818      	ldrne	r0, [r3, #0]
    7ae0:	f400 10f0 	andne.w	r0, r0, #1966080	; 0x1e0000
               (SYSCTL_RCC_USEPWMDIV | SYSCTL_RCC_PWMDIV_M));
    }
}
    7ae4:	4770      	bx	lr
    7ae6:	bf00      	nop
    7ae8:	400fe060 	.word	0x400fe060

00007aec <SysCtlADCSpeedSet>:
    ASSERT(HWREG(SYSCTL_DC1) & SYSCTL_DC1_ADC0);

    //
    // Set the ADC speed in run, sleep, and deep-sleep mode.
    //
    HWREG(SYSCTL_RCGC0) = ((HWREG(SYSCTL_RCGC0) & ~(SYSCTL_RCGC0_ADCSPD_M)) |
    7aec:	4b06      	ldr	r3, [pc, #24]	; (7b08 <SysCtlADCSpeedSet+0x1c>)
    7aee:	681a      	ldr	r2, [r3, #0]
    7af0:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
    7af4:	ea40 0202 	orr.w	r2, r0, r2
    7af8:	601a      	str	r2, [r3, #0]
                           ulSpeed);
    HWREG(SYSCTL_SCGC0) = ((HWREG(SYSCTL_SCGC0) & ~(SYSCTL_SCGC0_ADCSPD_M)) |
    7afa:	3310      	adds	r3, #16
    7afc:	681a      	ldr	r2, [r3, #0]
    7afe:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
    7b02:	4310      	orrs	r0, r2
    7b04:	6018      	str	r0, [r3, #0]
                           ulSpeed);
}
    7b06:	4770      	bx	lr
    7b08:	400fe100 	.word	0x400fe100

00007b0c <SysCtlADCSpeedGet>:
    ASSERT(HWREG(SYSCTL_DC1) & SYSCTL_DC1_ADC0);

    //
    // Return the current ADC speed.
    //
    return(HWREG(SYSCTL_RCGC0) & SYSCTL_RCGC0_ADCSPD_M);
    7b0c:	4b02      	ldr	r3, [pc, #8]	; (7b18 <SysCtlADCSpeedGet+0xc>)
    7b0e:	6818      	ldr	r0, [r3, #0]
}
    7b10:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
    7b14:	4770      	bx	lr
    7b16:	bf00      	nop
    7b18:	400fe100 	.word	0x400fe100

00007b1c <SysCtlIOSCVerificationSet>:
{
    //
    // Enable or disable the internal oscillator verification timer as
    // requested.
    //
    if(bEnable)
    7b1c:	b120      	cbz	r0, 7b28 <SysCtlIOSCVerificationSet+0xc>
    {
        HWREG(SYSCTL_RCC) |= SYSCTL_RCC_IOSCVER;
    7b1e:	4b05      	ldr	r3, [pc, #20]	; (7b34 <SysCtlIOSCVerificationSet+0x18>)
    7b20:	681a      	ldr	r2, [r3, #0]
    7b22:	f042 0208 	orr.w	r2, r2, #8
    7b26:	e003      	b.n	7b30 <SysCtlIOSCVerificationSet+0x14>
    }
    else
    {
        HWREG(SYSCTL_RCC) &= ~(SYSCTL_RCC_IOSCVER);
    7b28:	4b02      	ldr	r3, [pc, #8]	; (7b34 <SysCtlIOSCVerificationSet+0x18>)
    7b2a:	681a      	ldr	r2, [r3, #0]
    7b2c:	f022 0208 	bic.w	r2, r2, #8
    7b30:	601a      	str	r2, [r3, #0]
    7b32:	4770      	bx	lr
    7b34:	400fe060 	.word	0x400fe060

00007b38 <SysCtlMOSCVerificationSet>:
SysCtlMOSCVerificationSet(tBoolean bEnable)
{
    //
    // Enable or disable the main oscillator verification timer as requested.
    //
    if(bEnable)
    7b38:	b120      	cbz	r0, 7b44 <SysCtlMOSCVerificationSet+0xc>
    {
        HWREG(SYSCTL_RCC) |= SYSCTL_RCC_MOSCVER;
    7b3a:	4b05      	ldr	r3, [pc, #20]	; (7b50 <SysCtlMOSCVerificationSet+0x18>)
    7b3c:	681a      	ldr	r2, [r3, #0]
    7b3e:	f042 0204 	orr.w	r2, r2, #4
    7b42:	e003      	b.n	7b4c <SysCtlMOSCVerificationSet+0x14>
    }
    else
    {
        HWREG(SYSCTL_RCC) &= ~(SYSCTL_RCC_MOSCVER);
    7b44:	4b02      	ldr	r3, [pc, #8]	; (7b50 <SysCtlMOSCVerificationSet+0x18>)
    7b46:	681a      	ldr	r2, [r3, #0]
    7b48:	f022 0204 	bic.w	r2, r2, #4
    7b4c:	601a      	str	r2, [r3, #0]
    7b4e:	4770      	bx	lr
    7b50:	400fe060 	.word	0x400fe060

00007b54 <SysCtlPLLVerificationSet>:
SysCtlPLLVerificationSet(tBoolean bEnable)
{
    //
    // Enable or disable the PLL verification timer as requested.
    //
    if(bEnable)
    7b54:	b120      	cbz	r0, 7b60 <SysCtlPLLVerificationSet+0xc>
    {
        HWREG(SYSCTL_RCC) |= SYSCTL_RCC_PLLVER;
    7b56:	4b05      	ldr	r3, [pc, #20]	; (7b6c <SysCtlPLLVerificationSet+0x18>)
    7b58:	681a      	ldr	r2, [r3, #0]
    7b5a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    7b5e:	e003      	b.n	7b68 <SysCtlPLLVerificationSet+0x14>
    }
    else
    {
        HWREG(SYSCTL_RCC) &= ~(SYSCTL_RCC_PLLVER);
    7b60:	4b02      	ldr	r3, [pc, #8]	; (7b6c <SysCtlPLLVerificationSet+0x18>)
    7b62:	681a      	ldr	r2, [r3, #0]
    7b64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    7b68:	601a      	str	r2, [r3, #0]
    7b6a:	4770      	bx	lr
    7b6c:	400fe060 	.word	0x400fe060

00007b70 <SysCtlClkVerificationClear>:
SysCtlClkVerificationClear(void)
{
    //
    // Clear the clock verification.
    //
    HWREG(SYSCTL_CLKVCLR) = SYSCTL_CLKVCLR_VERCLR;
    7b70:	4b02      	ldr	r3, [pc, #8]	; (7b7c <SysCtlClkVerificationClear+0xc>)
    7b72:	2201      	movs	r2, #1
    7b74:	601a      	str	r2, [r3, #0]

    //
    // The bit does not self-reset, so clear it.
    //
    HWREG(SYSCTL_CLKVCLR) = 0;
    7b76:	3a01      	subs	r2, #1
    7b78:	601a      	str	r2, [r3, #0]
}
    7b7a:	4770      	bx	lr
    7b7c:	400fe150 	.word	0x400fe150

00007b80 <SysCtlGPIOAHBEnable>:
           (ulGPIOPeripheral == SYSCTL_PERIPH_GPIOJ));

    //
    // Enable this GPIO for AHB access.
    //
    HWREG(SYSCTL_GPIOHSCTL) |= ulGPIOPeripheral & 0xFFFF;
    7b80:	4b03      	ldr	r3, [pc, #12]	; (7b90 <SysCtlGPIOAHBEnable+0x10>)
    7b82:	b280      	uxth	r0, r0
    7b84:	681a      	ldr	r2, [r3, #0]
    7b86:	ea40 0202 	orr.w	r2, r0, r2
    7b8a:	601a      	str	r2, [r3, #0]
}
    7b8c:	4770      	bx	lr
    7b8e:	bf00      	nop
    7b90:	400fe06c 	.word	0x400fe06c

00007b94 <SysCtlGPIOAHBDisable>:
           (ulGPIOPeripheral == SYSCTL_PERIPH_GPIOJ));

    //
    // Disable this GPIO for AHB access.
    //
    HWREG(SYSCTL_GPIOHSCTL) &= ~(ulGPIOPeripheral & 0xFFFF);
    7b94:	4b03      	ldr	r3, [pc, #12]	; (7ba4 <SysCtlGPIOAHBDisable+0x10>)
    7b96:	b280      	uxth	r0, r0
    7b98:	681a      	ldr	r2, [r3, #0]
    7b9a:	ea22 0200 	bic.w	r2, r2, r0
    7b9e:	601a      	str	r2, [r3, #0]
}
    7ba0:	4770      	bx	lr
    7ba2:	bf00      	nop
    7ba4:	400fe06c 	.word	0x400fe06c

00007ba8 <SysCtlUSBPLLEnable>:
SysCtlUSBPLLEnable(void)
{
    //
    // Turn on the USB PLL.
    //
    HWREG(SYSCTL_RCC2) &= ~SYSCTL_RCC2_USBPWRDN;
    7ba8:	4b02      	ldr	r3, [pc, #8]	; (7bb4 <SysCtlUSBPLLEnable+0xc>)
    7baa:	681a      	ldr	r2, [r3, #0]
    7bac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    7bb0:	601a      	str	r2, [r3, #0]
}
    7bb2:	4770      	bx	lr
    7bb4:	400fe070 	.word	0x400fe070

00007bb8 <SysCtlUSBPLLDisable>:
SysCtlUSBPLLDisable(void)
{
    //
    // Turn of USB PLL.
    //
    HWREG(SYSCTL_RCC2) |= SYSCTL_RCC2_USBPWRDN;
    7bb8:	4b02      	ldr	r3, [pc, #8]	; (7bc4 <SysCtlUSBPLLDisable+0xc>)
    7bba:	681a      	ldr	r2, [r3, #0]
    7bbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    7bc0:	601a      	str	r2, [r3, #0]
}
    7bc2:	4770      	bx	lr
    7bc4:	400fe070 	.word	0x400fe070

00007bc8 <SysCtlI2SMClkSet>:
//! \return Returns the actual MCLK frequency.
//
//*****************************************************************************
unsigned long
SysCtlI2SMClkSet(unsigned long ulInputClock, unsigned long ulMClk)
{
    7bc8:	b530      	push	{r4, r5, lr}
    unsigned long ulDivInt, ulDivFrac, ulPLL;

    //
    // See if the I2S MCLK should be disabled.
    //
    if(ulMClk == 0)
    7bca:	460b      	mov	r3, r1
    7bcc:	b911      	cbnz	r1, 7bd4 <SysCtlI2SMClkSet+0xc>
    {
        //
        // Disable the I2S MCLK and return.
        //
        HWREG(SYSCTL_I2SMCLKCFG) = 0;
    7bce:	4a31      	ldr	r2, [pc, #196]	; (7c94 <SysCtlI2SMClkSet+0xcc>)
    7bd0:	6011      	str	r1, [r2, #0]
        return(0);
    7bd2:	e05d      	b.n	7c90 <SysCtlI2SMClkSet+0xc8>
    }

    //
    // See if the input clock was specified.
    //
    if(ulInputClock == 0)
    7bd4:	b9e0      	cbnz	r0, 7c10 <SysCtlI2SMClkSet+0x48>
    {
        //
        // The input clock was not specified, so compute the output frequency
        // of the PLL.  Get the current PLL configuration.
        //
        ulPLL = HWREG(SYSCTL_PLLCFG);
    7bd6:	4a30      	ldr	r2, [pc, #192]	; (7c98 <SysCtlI2SMClkSet+0xd0>)

        //
        // Get the frequency of the crystal in use.
        //
        ulInputClock = g_pulXtals[(HWREG(SYSCTL_RCC) & SYSCTL_RCC_XTAL_M) >>
    7bd8:	4930      	ldr	r1, [pc, #192]	; (7c9c <SysCtlI2SMClkSet+0xd4>)
    {
        //
        // The input clock was not specified, so compute the output frequency
        // of the PLL.  Get the current PLL configuration.
        //
        ulPLL = HWREG(SYSCTL_PLLCFG);
    7bda:	6812      	ldr	r2, [r2, #0]

        //
        // Get the frequency of the crystal in use.
        //
        ulInputClock = g_pulXtals[(HWREG(SYSCTL_RCC) & SYSCTL_RCC_XTAL_M) >>
    7bdc:	6809      	ldr	r1, [r1, #0]
                                  SYSCTL_RCC_XTAL_S];

        //
        // Calculate the PLL output frequency.
        //
        ulInputClock = ((ulInputClock * ((ulPLL & SYSCTL_PLLCFG_F_M) >>
    7bde:	4830      	ldr	r0, [pc, #192]	; (7ca0 <SysCtlI2SMClkSet+0xd8>)
    7be0:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
    7be4:	eb00 1111 	add.w	r1, r0, r1, lsr #4
    7be8:	f643 70e0 	movw	r0, #16352	; 0x3fe0
    7bec:	6c09      	ldr	r1, [r1, #64]	; 0x40
    7bee:	ea02 0000 	and.w	r0, r2, r0
    7bf2:	0940      	lsrs	r0, r0, #5
    7bf4:	4348      	muls	r0, r1
    7bf6:	f002 011f 	and.w	r1, r2, #31
    7bfa:	3101      	adds	r1, #1
    7bfc:	fbb0 f0f1 	udiv	r0, r0, r1
                           SYSCTL_PLLCFG_R_S) + 1)));

        //
        // See if the optional output divide by 2 is being used.
        //
        if(ulPLL & SYSCTL_PLLCFG_OD_2)
    7c00:	f412 4f80 	tst.w	r2, #16384	; 0x4000
        {
            ulInputClock /= 2;
    7c04:	bf18      	it	ne
    7c06:	0840      	lsrne	r0, r0, #1
        }

        //
        // See if the optional output divide by 4 is being used.
        //
        if(ulPLL & SYSCTL_PLLCFG_OD_4)
    7c08:	f412 4f00 	tst.w	r2, #32768	; 0x8000
        {
            ulInputClock /= 4;
    7c0c:	bf18      	it	ne
    7c0e:	0880      	lsrne	r0, r0, #2
    ulDivInt = ulInputClock / ulMClk;

    //
    // If the divisor is too large, then simply use the maximum divisor.
    //
    if(CLASS_IS_TEMPEST && REVISION_IS_B1 && (ulDivInt > 255))
    7c10:	4c24      	ldr	r4, [pc, #144]	; (7ca4 <SysCtlI2SMClkSet+0xdc>)
    7c12:	4925      	ldr	r1, [pc, #148]	; (7ca8 <SysCtlI2SMClkSet+0xe0>)
    7c14:	6825      	ldr	r5, [r4, #0]

    //
    // Add a rounding factor to the input clock, so that the MCLK frequency
    // that is closest to the desire value is selected.
    //
    ulInputClock += (ulMClk / 32) - 1;
    7c16:	ea4f 1c53 	mov.w	ip, r3, lsr #5
    ulDivInt = ulInputClock / ulMClk;

    //
    // If the divisor is too large, then simply use the maximum divisor.
    //
    if(CLASS_IS_TEMPEST && REVISION_IS_B1 && (ulDivInt > 255))
    7c1a:	ea05 0101 	and.w	r1, r5, r1
    7c1e:	4d23      	ldr	r5, [pc, #140]	; (7cac <SysCtlI2SMClkSet+0xe4>)

    //
    // Add a rounding factor to the input clock, so that the MCLK frequency
    // that is closest to the desire value is selected.
    //
    ulInputClock += (ulMClk / 32) - 1;
    7c20:	f10c 32ff 	add.w	r2, ip, #4294967295
    7c24:	1810      	adds	r0, r2, r0
    ulDivInt = ulInputClock / ulMClk;

    //
    // If the divisor is too large, then simply use the maximum divisor.
    //
    if(CLASS_IS_TEMPEST && REVISION_IS_B1 && (ulDivInt > 255))
    7c26:	42a9      	cmp	r1, r5
    ulInputClock += (ulMClk / 32) - 1;

    //
    // Compute the integer portion of the MCLK divider.
    //
    ulDivInt = ulInputClock / ulMClk;
    7c28:	fbb0 f2f3 	udiv	r2, r0, r3

    //
    // If the divisor is too large, then simply use the maximum divisor.
    //
    if(CLASS_IS_TEMPEST && REVISION_IS_B1 && (ulDivInt > 255))
    7c2c:	d10a      	bne.n	7c44 <SysCtlI2SMClkSet+0x7c>
    7c2e:	6824      	ldr	r4, [r4, #0]
    7c30:	f240 1101 	movw	r1, #257	; 0x101
    7c34:	b2a4      	uxth	r4, r4
    7c36:	428c      	cmp	r4, r1
    7c38:	d104      	bne.n	7c44 <SysCtlI2SMClkSet+0x7c>
    7c3a:	2aff      	cmp	r2, #255	; 0xff
    7c3c:	d909      	bls.n	7c52 <SysCtlI2SMClkSet+0x8a>
    7c3e:	230f      	movs	r3, #15
    7c40:	22ff      	movs	r2, #255	; 0xff
    7c42:	e00b      	b.n	7c5c <SysCtlI2SMClkSet+0x94>
    {
        ulDivInt = 255;
        ulDivFrac = 15;
    }
    else if(ulDivInt > 1023)
    7c44:	f240 31ff 	movw	r1, #1023	; 0x3ff
    7c48:	428a      	cmp	r2, r1
    7c4a:	d902      	bls.n	7c52 <SysCtlI2SMClkSet+0x8a>
    7c4c:	230f      	movs	r3, #15
    7c4e:	460a      	mov	r2, r1
    7c50:	e004      	b.n	7c5c <SysCtlI2SMClkSet+0x94>
    else
    {
        //
        // Compute the fractional portion of the MCLK divider.
        //
        ulDivFrac = ((ulInputClock - (ulDivInt * ulMClk)) * 16) / ulMClk;
    7c52:	fb03 0112 	mls	r1, r3, r2, r0
    7c56:	0109      	lsls	r1, r1, #4
    7c58:	fbb1 f3f3 	udiv	r3, r1, r3
    }

    //
    // Set the divisor for the Tx and Rx MCLK generators and enable the clocks.
    //
    HWREG(SYSCTL_I2SMCLKCFG) = (SYSCTL_I2SMCLKCFG_RXEN |
    7c5c:	f043 4100 	orr.w	r1, r3, #2147483648	; 0x80000000
    7c60:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
    7c64:	ea41 5102 	orr.w	r1, r1, r2, lsl #20
    7c68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    7c6c:	0112      	lsls	r2, r2, #4
    7c6e:	4c09      	ldr	r4, [pc, #36]	; (7c94 <SysCtlI2SMClkSet+0xcc>)
                                (ulDivFrac << SYSCTL_I2SMCLKCFG_TXF_S));

    //
    // Return the actual MCLK frequency.
    //
    ulInputClock -= (ulMClk / 32) - 1;
    7c70:	f1cc 0c01 	rsb	ip, ip, #1
    }

    //
    // Set the divisor for the Tx and Rx MCLK generators and enable the clocks.
    //
    HWREG(SYSCTL_I2SMCLKCFG) = (SYSCTL_I2SMCLKCFG_RXEN |
    7c74:	4311      	orrs	r1, r2
                                (ulDivFrac << SYSCTL_I2SMCLKCFG_TXF_S));

    //
    // Return the actual MCLK frequency.
    //
    ulInputClock -= (ulMClk / 32) - 1;
    7c76:	4460      	add	r0, ip
    ulDivInt = (ulDivInt * 16) + ulDivFrac;
    7c78:	18d2      	adds	r2, r2, r3
    }

    //
    // Set the divisor for the Tx and Rx MCLK generators and enable the clocks.
    //
    HWREG(SYSCTL_I2SMCLKCFG) = (SYSCTL_I2SMCLKCFG_RXEN |
    7c7a:	6021      	str	r1, [r4, #0]
    //
    // Return the actual MCLK frequency.
    //
    ulInputClock -= (ulMClk / 32) - 1;
    ulDivInt = (ulDivInt * 16) + ulDivFrac;
    ulMClk = (ulInputClock / ulDivInt) * 16;
    7c7c:	fbb0 f1f2 	udiv	r1, r0, r2
    7c80:	0109      	lsls	r1, r1, #4
    ulMClk += ((ulInputClock - ((ulMClk / 16) * ulDivInt)) * 16) / ulDivInt;
    7c82:	090b      	lsrs	r3, r1, #4
    7c84:	fb02 0013 	mls	r0, r2, r3, r0
    7c88:	0103      	lsls	r3, r0, #4
    7c8a:	fbb3 f3f2 	udiv	r3, r3, r2
    7c8e:	185b      	adds	r3, r3, r1
    return(ulMClk);
}
    7c90:	4618      	mov	r0, r3
    7c92:	bd30      	pop	{r4, r5, pc}
    7c94:	400fe170 	.word	0x400fe170
    7c98:	400fe064 	.word	0x400fe064
    7c9c:	400fe060 	.word	0x400fe060
    7ca0:	000095dc 	.word	0x000095dc
    7ca4:	400fe000 	.word	0x400fe000
    7ca8:	70ff0000 	.word	0x70ff0000
    7cac:	10040000 	.word	0x10040000

00007cb0 <SysCtlDeepSleep>:
//! \return None.
//
//*****************************************************************************
void
SysCtlDeepSleep(void)
{
    7cb0:	b510      	push	{r4, lr}
    //
    // Enable deep-sleep.
    //
    HWREG(NVIC_SYS_CTRL) |= NVIC_SYS_CTRL_SLEEPDEEP;
    7cb2:	4c06      	ldr	r4, [pc, #24]	; (7ccc <SysCtlDeepSleep+0x1c>)
    7cb4:	6823      	ldr	r3, [r4, #0]
    7cb6:	f043 0304 	orr.w	r3, r3, #4
    7cba:	6023      	str	r3, [r4, #0]

    //
    // Wait for an interrupt.
    //
    CPUwfi();
    7cbc:	f7fe ff42 	bl	6b44 <CPUwfi>

    //
    // Disable deep-sleep so that a future sleep will work correctly.
    //
    HWREG(NVIC_SYS_CTRL) &= ~(NVIC_SYS_CTRL_SLEEPDEEP);
    7cc0:	6823      	ldr	r3, [r4, #0]
    7cc2:	f023 0304 	bic.w	r3, r3, #4
    7cc6:	6023      	str	r3, [r4, #0]
}
    7cc8:	bd10      	pop	{r4, pc}
    7cca:	bf00      	nop
    7ccc:	e000ed10 	.word	0xe000ed10

00007cd0 <SysCtlSleep>:
SysCtlSleep(void)
{
    //
    // Wait for an interrupt.
    //
    CPUwfi();
    7cd0:	f7fe bf38 	b.w	6b44 <CPUwfi>

00007cd4 <SysCtlIntUnregister>:
SysCtlIntUnregister(void)
{
    //
    // Disable the interrupt.
    //
    IntDisable(INT_SYSCTL);
    7cd4:	202c      	movs	r0, #44	; 0x2c
//! \return None.
//
//*****************************************************************************
void
SysCtlIntUnregister(void)
{
    7cd6:	b510      	push	{r4, lr}
    //
    // Disable the interrupt.
    //
    IntDisable(INT_SYSCTL);
    7cd8:	f7ff fa96 	bl	7208 <IntDisable>

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(INT_SYSCTL);
    7cdc:	202c      	movs	r0, #44	; 0x2c
}
    7cde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntDisable(INT_SYSCTL);

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(INT_SYSCTL);
    7ce2:	f7ff ba09 	b.w	70f8 <IntUnregister>

00007ce6 <SysCtlIntRegister>:
//! \return None.
//
//*****************************************************************************
void
SysCtlIntRegister(void (*pfnHandler)(void))
{
    7ce6:	4601      	mov	r1, r0
    7ce8:	b510      	push	{r4, lr}
    //
    // Register the interrupt handler, returning an error if an error occurs.
    //
    IntRegister(INT_SYSCTL, pfnHandler);
    7cea:	202c      	movs	r0, #44	; 0x2c
    7cec:	f7ff f9eb 	bl	70c6 <IntRegister>

    //
    // Enable the system control interrupt.
    //
    IntEnable(INT_SYSCTL);
    7cf0:	202c      	movs	r0, #44	; 0x2c
}
    7cf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntRegister(INT_SYSCTL, pfnHandler);

    //
    // Enable the system control interrupt.
    //
    IntEnable(INT_SYSCTL);
    7cf6:	f7ff ba4f 	b.w	7198 <IntEnable>
    7cfa:	bf00      	nop

00007cfc <SysTickEnable>:
SysTickEnable(void)
{
    //
    // Enable SysTick.
    //
    HWREG(NVIC_ST_CTRL) |= NVIC_ST_CTRL_CLK_SRC | NVIC_ST_CTRL_ENABLE;
    7cfc:	4b02      	ldr	r3, [pc, #8]	; (7d08 <SysTickEnable+0xc>)
    7cfe:	681a      	ldr	r2, [r3, #0]
    7d00:	f042 0205 	orr.w	r2, r2, #5
    7d04:	601a      	str	r2, [r3, #0]
}
    7d06:	4770      	bx	lr
    7d08:	e000e010 	.word	0xe000e010

00007d0c <SysTickDisable>:
SysTickDisable(void)
{
    //
    // Disable SysTick.
    //
    HWREG(NVIC_ST_CTRL) &= ~(NVIC_ST_CTRL_ENABLE);
    7d0c:	4b02      	ldr	r3, [pc, #8]	; (7d18 <SysTickDisable+0xc>)
    7d0e:	681a      	ldr	r2, [r3, #0]
    7d10:	f022 0201 	bic.w	r2, r2, #1
    7d14:	601a      	str	r2, [r3, #0]
}
    7d16:	4770      	bx	lr
    7d18:	e000e010 	.word	0xe000e010

00007d1c <SysTickIntEnable>:
SysTickIntEnable(void)
{
    //
    // Enable the SysTick interrupt.
    //
    HWREG(NVIC_ST_CTRL) |= NVIC_ST_CTRL_INTEN;
    7d1c:	4b02      	ldr	r3, [pc, #8]	; (7d28 <SysTickIntEnable+0xc>)
    7d1e:	681a      	ldr	r2, [r3, #0]
    7d20:	f042 0202 	orr.w	r2, r2, #2
    7d24:	601a      	str	r2, [r3, #0]
}
    7d26:	4770      	bx	lr
    7d28:	e000e010 	.word	0xe000e010

00007d2c <SysTickIntDisable>:
SysTickIntDisable(void)
{
    //
    // Disable the SysTick interrupt.
    //
    HWREG(NVIC_ST_CTRL) &= ~(NVIC_ST_CTRL_INTEN);
    7d2c:	4b02      	ldr	r3, [pc, #8]	; (7d38 <SysTickIntDisable+0xc>)
    7d2e:	681a      	ldr	r2, [r3, #0]
    7d30:	f022 0202 	bic.w	r2, r2, #2
    7d34:	601a      	str	r2, [r3, #0]
}
    7d36:	4770      	bx	lr
    7d38:	e000e010 	.word	0xe000e010

00007d3c <SysTickPeriodSet>:
    ASSERT((ulPeriod > 0) && (ulPeriod <= 16777216));

    //
    // Set the period of the SysTick counter.
    //
    HWREG(NVIC_ST_RELOAD) = ulPeriod - 1;
    7d3c:	4b01      	ldr	r3, [pc, #4]	; (7d44 <SysTickPeriodSet+0x8>)
    7d3e:	3801      	subs	r0, #1
    7d40:	6018      	str	r0, [r3, #0]
}
    7d42:	4770      	bx	lr
    7d44:	e000e014 	.word	0xe000e014

00007d48 <SysTickPeriodGet>:
SysTickPeriodGet(void)
{
    //
    // Return the period of the SysTick counter.
    //
    return(HWREG(NVIC_ST_RELOAD) + 1);
    7d48:	4b01      	ldr	r3, [pc, #4]	; (7d50 <SysTickPeriodGet+0x8>)
    7d4a:	6818      	ldr	r0, [r3, #0]
}
    7d4c:	3001      	adds	r0, #1
    7d4e:	4770      	bx	lr
    7d50:	e000e014 	.word	0xe000e014

00007d54 <SysTickValueGet>:
SysTickValueGet(void)
{
    //
    // Return the current value of the SysTick counter.
    //
    return(HWREG(NVIC_ST_CURRENT));
    7d54:	4b01      	ldr	r3, [pc, #4]	; (7d5c <SysTickValueGet+0x8>)
    7d56:	6818      	ldr	r0, [r3, #0]
}
    7d58:	4770      	bx	lr
    7d5a:	bf00      	nop
    7d5c:	e000e018 	.word	0xe000e018

00007d60 <SysTickIntUnregister>:
SysTickIntUnregister(void)
{
    //
    // Disable the SysTick interrupt.
    //
    HWREG(NVIC_ST_CTRL) &= ~(NVIC_ST_CTRL_INTEN);
    7d60:	4b03      	ldr	r3, [pc, #12]	; (7d70 <SysTickIntUnregister+0x10>)

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(FAULT_SYSTICK);
    7d62:	200f      	movs	r0, #15
SysTickIntUnregister(void)
{
    //
    // Disable the SysTick interrupt.
    //
    HWREG(NVIC_ST_CTRL) &= ~(NVIC_ST_CTRL_INTEN);
    7d64:	681a      	ldr	r2, [r3, #0]
    7d66:	f022 0202 	bic.w	r2, r2, #2
    7d6a:	601a      	str	r2, [r3, #0]

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(FAULT_SYSTICK);
    7d6c:	f7ff b9c4 	b.w	70f8 <IntUnregister>
    7d70:	e000e010 	.word	0xe000e010

00007d74 <SysTickIntRegister>:
//! \return None.
//
//*****************************************************************************
void
SysTickIntRegister(void (*pfnHandler)(void))
{
    7d74:	b508      	push	{r3, lr}
    7d76:	4601      	mov	r1, r0
    //
    // Register the interrupt handler, returning an error if an error occurs.
    //
    IntRegister(FAULT_SYSTICK, pfnHandler);
    7d78:	200f      	movs	r0, #15
    7d7a:	f7ff f9a4 	bl	70c6 <IntRegister>

    //
    // Enable the SysTick interrupt.
    //
    HWREG(NVIC_ST_CTRL) |= NVIC_ST_CTRL_INTEN;
    7d7e:	4b03      	ldr	r3, [pc, #12]	; (7d8c <SysTickIntRegister+0x18>)
    7d80:	681a      	ldr	r2, [r3, #0]
    7d82:	f042 0202 	orr.w	r2, r2, #2
    7d86:	601a      	str	r2, [r3, #0]
}
    7d88:	bd08      	pop	{r3, pc}
    7d8a:	bf00      	nop
    7d8c:	e000e010 	.word	0xe000e010

00007d90 <TimerEnable>:
           (ulTimer == TIMER_BOTH));

    //
    // Enable the timer(s) module.
    //
    HWREG(ulBase + TIMER_O_CTL) |= ulTimer & (TIMER_CTL_TAEN | TIMER_CTL_TBEN);
    7d90:	68c2      	ldr	r2, [r0, #12]
    7d92:	f240 1301 	movw	r3, #257	; 0x101
    7d96:	ea01 0303 	and.w	r3, r1, r3
    7d9a:	ea42 0303 	orr.w	r3, r2, r3
    7d9e:	60c3      	str	r3, [r0, #12]
}
    7da0:	4770      	bx	lr

00007da2 <TimerDisable>:
           (ulTimer == TIMER_BOTH));

    //
    // Disable the timer module.
    //
    HWREG(ulBase + TIMER_O_CTL) &= ~(ulTimer &
    7da2:	68c2      	ldr	r2, [r0, #12]
    7da4:	f240 1301 	movw	r3, #257	; 0x101
    7da8:	ea01 0303 	and.w	r3, r1, r3
    7dac:	ea22 0303 	bic.w	r3, r2, r3
    7db0:	60c3      	str	r3, [r0, #12]
                                     (TIMER_CTL_TAEN | TIMER_CTL_TBEN));
}
    7db2:	4770      	bx	lr

00007db4 <TimerConfigure>:
             ((ulConfig & 0x0000ff00) == TIMER_CFG_B_PWM))));

    //
    // Disable the timers.
    //
    HWREG(ulBase + TIMER_O_CTL) &= ~(TIMER_CTL_TAEN | TIMER_CTL_TBEN);
    7db4:	68c3      	ldr	r3, [r0, #12]
    7db6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    7dba:	f023 0301 	bic.w	r3, r3, #1
    7dbe:	60c3      	str	r3, [r0, #12]

    //
    // Set the global timer configuration.
    //
    HWREG(ulBase + TIMER_O_CFG) = ulConfig >> 24;
    7dc0:	0e0b      	lsrs	r3, r1, #24
    7dc2:	6003      	str	r3, [r0, #0]

    //
    // Set the configuration of the A and B timers.  Note that the B timer
    // configuration is ignored by the hardware in 32-bit modes.
    //
    HWREG(ulBase + TIMER_O_TAMR) = ulConfig & 255;
    7dc4:	f001 03ff 	and.w	r3, r1, #255	; 0xff
    HWREG(ulBase + TIMER_O_TBMR) = (ulConfig >> 8) & 255;
    7dc8:	0a09      	lsrs	r1, r1, #8
    7dca:	f001 01ff 	and.w	r1, r1, #255	; 0xff

    //
    // Set the configuration of the A and B timers.  Note that the B timer
    // configuration is ignored by the hardware in 32-bit modes.
    //
    HWREG(ulBase + TIMER_O_TAMR) = ulConfig & 255;
    7dce:	6043      	str	r3, [r0, #4]
    HWREG(ulBase + TIMER_O_TBMR) = (ulConfig >> 8) & 255;
    7dd0:	6081      	str	r1, [r0, #8]
}
    7dd2:	4770      	bx	lr

00007dd4 <TimerControlLevel>:
           (ulTimer == TIMER_BOTH));

    //
    // Set the output levels as requested.
    //
    ulTimer &= TIMER_CTL_TAPWML | TIMER_CTL_TBPWML;
    7dd4:	f244 0340 	movw	r3, #16448	; 0x4040
    7dd8:	ea01 0303 	and.w	r3, r1, r3
    7ddc:	f100 010c 	add.w	r1, r0, #12
    HWREG(ulBase + TIMER_O_CTL) = (bInvert ?
    7de0:	b11a      	cbz	r2, 7dea <TimerControlLevel+0x16>
                                   (HWREG(ulBase + TIMER_O_CTL) | ulTimer) :
    7de2:	68c2      	ldr	r2, [r0, #12]

    //
    // Set the output levels as requested.
    //
    ulTimer &= TIMER_CTL_TAPWML | TIMER_CTL_TBPWML;
    HWREG(ulBase + TIMER_O_CTL) = (bInvert ?
    7de4:	ea42 0303 	orr.w	r3, r2, r3
    7de8:	e002      	b.n	7df0 <TimerControlLevel+0x1c>
                                   (HWREG(ulBase + TIMER_O_CTL) | ulTimer) :
                                   (HWREG(ulBase + TIMER_O_CTL) & ~(ulTimer)));
    7dea:	68c2      	ldr	r2, [r0, #12]

    //
    // Set the output levels as requested.
    //
    ulTimer &= TIMER_CTL_TAPWML | TIMER_CTL_TBPWML;
    HWREG(ulBase + TIMER_O_CTL) = (bInvert ?
    7dec:	ea22 0303 	bic.w	r3, r2, r3
    7df0:	600b      	str	r3, [r1, #0]
                                   (HWREG(ulBase + TIMER_O_CTL) | ulTimer) :
                                   (HWREG(ulBase + TIMER_O_CTL) & ~(ulTimer)));
}
    7df2:	4770      	bx	lr

00007df4 <TimerControlTrigger>:
           (ulTimer == TIMER_BOTH));

    //
    // Set the trigger output as requested.
    //
    ulTimer &= TIMER_CTL_TAOTE | TIMER_CTL_TBOTE;
    7df4:	f242 0320 	movw	r3, #8224	; 0x2020
    7df8:	ea01 0303 	and.w	r3, r1, r3
    7dfc:	f100 010c 	add.w	r1, r0, #12
    HWREG(ulBase + TIMER_O_CTL) = (bEnable ?
    7e00:	b11a      	cbz	r2, 7e0a <TimerControlTrigger+0x16>
                                   (HWREG(ulBase + TIMER_O_CTL) | ulTimer) :
    7e02:	68c2      	ldr	r2, [r0, #12]

    //
    // Set the trigger output as requested.
    //
    ulTimer &= TIMER_CTL_TAOTE | TIMER_CTL_TBOTE;
    HWREG(ulBase + TIMER_O_CTL) = (bEnable ?
    7e04:	ea42 0303 	orr.w	r3, r2, r3
    7e08:	e002      	b.n	7e10 <TimerControlTrigger+0x1c>
                                   (HWREG(ulBase + TIMER_O_CTL) | ulTimer) :
                                   (HWREG(ulBase + TIMER_O_CTL) & ~(ulTimer)));
    7e0a:	68c2      	ldr	r2, [r0, #12]

    //
    // Set the trigger output as requested.
    //
    ulTimer &= TIMER_CTL_TAOTE | TIMER_CTL_TBOTE;
    HWREG(ulBase + TIMER_O_CTL) = (bEnable ?
    7e0c:	ea22 0303 	bic.w	r3, r2, r3
    7e10:	600b      	str	r3, [r1, #0]
                                   (HWREG(ulBase + TIMER_O_CTL) | ulTimer) :
                                   (HWREG(ulBase + TIMER_O_CTL) & ~(ulTimer)));
}
    7e12:	4770      	bx	lr

00007e14 <TimerControlEvent>:

    //
    // Set the event type.
    //
    ulEvent &= ulTimer & (TIMER_CTL_TAEVENT_M | TIMER_CTL_TBEVENT_M);
    HWREG(ulBase + TIMER_O_CTL) = ((HWREG(ulBase + TIMER_O_CTL) &
    7e14:	68c3      	ldr	r3, [r0, #12]
    7e16:	f640 4c0c 	movw	ip, #3084	; 0xc0c
    7e1a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
    7e1e:	ea01 0c0c 	and.w	ip, r1, ip
    7e22:	f023 030c 	bic.w	r3, r3, #12
    7e26:	ea0c 0c02 	and.w	ip, ip, r2
    7e2a:	ea43 030c 	orr.w	r3, r3, ip
    7e2e:	60c3      	str	r3, [r0, #12]
                                    ~(TIMER_CTL_TAEVENT_M |
                                      TIMER_CTL_TBEVENT_M)) | ulEvent);
}
    7e30:	4770      	bx	lr

00007e32 <TimerControlStall>:
           (ulTimer == TIMER_BOTH));

    //
    // Set the stall mode.
    //
    ulTimer &= TIMER_CTL_TASTALL | TIMER_CTL_TBSTALL;
    7e32:	f240 2302 	movw	r3, #514	; 0x202
    7e36:	ea01 0303 	and.w	r3, r1, r3
    7e3a:	f100 010c 	add.w	r1, r0, #12
    HWREG(ulBase + TIMER_O_CTL) = (bStall ?
    7e3e:	b11a      	cbz	r2, 7e48 <TimerControlStall+0x16>
                                   (HWREG(ulBase + TIMER_O_CTL) | ulTimer) :
    7e40:	68c2      	ldr	r2, [r0, #12]

    //
    // Set the stall mode.
    //
    ulTimer &= TIMER_CTL_TASTALL | TIMER_CTL_TBSTALL;
    HWREG(ulBase + TIMER_O_CTL) = (bStall ?
    7e42:	ea42 0303 	orr.w	r3, r2, r3
    7e46:	e002      	b.n	7e4e <TimerControlStall+0x1c>
                                   (HWREG(ulBase + TIMER_O_CTL) | ulTimer) :
                                   (HWREG(ulBase + TIMER_O_CTL) & ~(ulTimer)));
    7e48:	68c2      	ldr	r2, [r0, #12]

    //
    // Set the stall mode.
    //
    ulTimer &= TIMER_CTL_TASTALL | TIMER_CTL_TBSTALL;
    HWREG(ulBase + TIMER_O_CTL) = (bStall ?
    7e4a:	ea22 0303 	bic.w	r3, r2, r3
    7e4e:	600b      	str	r3, [r1, #0]
                                   (HWREG(ulBase + TIMER_O_CTL) | ulTimer) :
                                   (HWREG(ulBase + TIMER_O_CTL) & ~(ulTimer)));
}
    7e50:	4770      	bx	lr

00007e52 <TimerRTCEnable>:
    ASSERT(TimerBaseValid(ulBase));

    //
    // Enable RTC counting.
    //
    HWREG(ulBase + TIMER_O_CTL) |= TIMER_CTL_RTCEN;
    7e52:	68c3      	ldr	r3, [r0, #12]
    7e54:	f043 0310 	orr.w	r3, r3, #16
    7e58:	60c3      	str	r3, [r0, #12]
}
    7e5a:	4770      	bx	lr

00007e5c <TimerRTCDisable>:
    ASSERT(TimerBaseValid(ulBase));

    //
    // Disable RTC counting.
    //
    HWREG(ulBase + TIMER_O_CTL) &= ~(TIMER_CTL_RTCEN);
    7e5c:	68c3      	ldr	r3, [r0, #12]
    7e5e:	f023 0310 	bic.w	r3, r3, #16
    7e62:	60c3      	str	r3, [r0, #12]
}
    7e64:	4770      	bx	lr

00007e66 <TimerPrescaleSet>:
    ASSERT(ulValue < 256);

    //
    // Set the timer A prescaler if requested.
    //
    if(ulTimer & TIMER_A)
    7e66:	f011 0fff 	tst.w	r1, #255	; 0xff
    {
        HWREG(ulBase + TIMER_O_TAPR) = ulValue;
    7e6a:	bf18      	it	ne
    7e6c:	6382      	strne	r2, [r0, #56]	; 0x38
    }

    //
    // Set the timer B prescaler if requested.
    //
    if(ulTimer & TIMER_B)
    7e6e:	f411 4f7f 	tst.w	r1, #65280	; 0xff00
    {
        HWREG(ulBase + TIMER_O_TBPR) = ulValue;
    7e72:	bf18      	it	ne
    7e74:	63c2      	strne	r2, [r0, #60]	; 0x3c
    7e76:	4770      	bx	lr

00007e78 <TimerPrescaleGet>:
           (ulTimer == TIMER_BOTH));

    //
    // Return the appropriate prescale value.
    //
    return((ulTimer == TIMER_A) ? HWREG(ulBase + TIMER_O_TAPR) :
    7e78:	29ff      	cmp	r1, #255	; 0xff
    7e7a:	bf0c      	ite	eq
    7e7c:	6b80      	ldreq	r0, [r0, #56]	; 0x38
    7e7e:	6bc0      	ldrne	r0, [r0, #60]	; 0x3c
           HWREG(ulBase + TIMER_O_TBPR));
}
    7e80:	4770      	bx	lr

00007e82 <TimerLoadSet>:
           (ulTimer == TIMER_BOTH));

    //
    // Set the timer A load value if requested.
    //
    if(ulTimer & TIMER_A)
    7e82:	f011 0fff 	tst.w	r1, #255	; 0xff
    {
        HWREG(ulBase + TIMER_O_TAILR) = ulValue;
    7e86:	bf18      	it	ne
    7e88:	6282      	strne	r2, [r0, #40]	; 0x28
    }

    //
    // Set the timer B load value if requested.
    //
    if(ulTimer & TIMER_B)
    7e8a:	f411 4f7f 	tst.w	r1, #65280	; 0xff00
    {
        HWREG(ulBase + TIMER_O_TBILR) = ulValue;
    7e8e:	bf18      	it	ne
    7e90:	62c2      	strne	r2, [r0, #44]	; 0x2c
    7e92:	4770      	bx	lr

00007e94 <TimerLoadGet>:
    ASSERT((ulTimer == TIMER_A) || (ulTimer == TIMER_B));

    //
    // Return the appropriate load value.
    //
    return((ulTimer == TIMER_A) ? HWREG(ulBase + TIMER_O_TAILR) :
    7e94:	29ff      	cmp	r1, #255	; 0xff
    7e96:	bf0c      	ite	eq
    7e98:	6a80      	ldreq	r0, [r0, #40]	; 0x28
    7e9a:	6ac0      	ldrne	r0, [r0, #44]	; 0x2c
           HWREG(ulBase + TIMER_O_TBILR));
}
    7e9c:	4770      	bx	lr

00007e9e <TimerValueGet>:
    ASSERT((ulTimer == TIMER_A) || (ulTimer == TIMER_B));

    //
    // Return the appropriate timer value.
    //
    return((ulTimer == TIMER_A) ? HWREG(ulBase + TIMER_O_TAR) :
    7e9e:	29ff      	cmp	r1, #255	; 0xff
    7ea0:	bf0c      	ite	eq
    7ea2:	6c80      	ldreq	r0, [r0, #72]	; 0x48
    7ea4:	6cc0      	ldrne	r0, [r0, #76]	; 0x4c
           HWREG(ulBase + TIMER_O_TBR));
}
    7ea6:	4770      	bx	lr

00007ea8 <TimerMatchSet>:
           (ulTimer == TIMER_BOTH));

    //
    // Set the timer A match value if requested.
    //
    if(ulTimer & TIMER_A)
    7ea8:	f011 0fff 	tst.w	r1, #255	; 0xff
    {
        HWREG(ulBase + TIMER_O_TAMATCHR) = ulValue;
    7eac:	bf18      	it	ne
    7eae:	6302      	strne	r2, [r0, #48]	; 0x30
    }

    //
    // Set the timer B match value if requested.
    //
    if(ulTimer & TIMER_B)
    7eb0:	f411 4f7f 	tst.w	r1, #65280	; 0xff00
    {
        HWREG(ulBase + TIMER_O_TBMATCHR) = ulValue;
    7eb4:	bf18      	it	ne
    7eb6:	6342      	strne	r2, [r0, #52]	; 0x34
    7eb8:	4770      	bx	lr

00007eba <TimerMatchGet>:
    ASSERT((ulTimer == TIMER_A) || (ulTimer == TIMER_B));

    //
    // Return the appropriate match value.
    //
    return((ulTimer == TIMER_A) ? HWREG(ulBase + TIMER_O_TAMATCHR) :
    7eba:	29ff      	cmp	r1, #255	; 0xff
    7ebc:	bf0c      	ite	eq
    7ebe:	6b00      	ldreq	r0, [r0, #48]	; 0x30
    7ec0:	6b40      	ldrne	r0, [r0, #52]	; 0x34
           HWREG(ulBase + TIMER_O_TBMATCHR));
}
    7ec2:	4770      	bx	lr

00007ec4 <TimerIntEnable>:
    ASSERT(TimerBaseValid(ulBase));

    //
    // Enable the specified interrupts.
    //
    HWREG(ulBase + TIMER_O_IMR) |= ulIntFlags;
    7ec4:	6983      	ldr	r3, [r0, #24]
    7ec6:	430b      	orrs	r3, r1
    7ec8:	6183      	str	r3, [r0, #24]
}
    7eca:	4770      	bx	lr

00007ecc <TimerIntDisable>:
    ASSERT(TimerBaseValid(ulBase));

    //
    // Disable the specified interrupts.
    //
    HWREG(ulBase + TIMER_O_IMR) &= ~(ulIntFlags);
    7ecc:	6983      	ldr	r3, [r0, #24]
    7ece:	ea23 0301 	bic.w	r3, r3, r1
    7ed2:	6183      	str	r3, [r0, #24]
}
    7ed4:	4770      	bx	lr

00007ed6 <TimerIntStatus>:

    //
    // Return either the interrupt status or the raw interrupt status as
    // requested.
    //
    return(bMasked ? HWREG(ulBase + TIMER_O_MIS) :
    7ed6:	b109      	cbz	r1, 7edc <TimerIntStatus+0x6>
    7ed8:	6a00      	ldr	r0, [r0, #32]
    7eda:	4770      	bx	lr
    7edc:	69c0      	ldr	r0, [r0, #28]
           HWREG(ulBase + TIMER_O_RIS));
}
    7ede:	4770      	bx	lr

00007ee0 <TimerIntClear>:
    ASSERT(TimerBaseValid(ulBase));

    //
    // Clear the requested interrupt sources.
    //
    HWREG(ulBase + TIMER_O_ICR) = ulIntFlags;
    7ee0:	6241      	str	r1, [r0, #36]	; 0x24
}
    7ee2:	4770      	bx	lr

00007ee4 <TimerIntUnregister>:
           (ulTimer == TIMER_BOTH));

    //
    // Get the interrupt number for this timer module.
    //
    ulBase = ((ulBase == TIMER0_BASE) ? INT_TIMER0A :
    7ee4:	4b13      	ldr	r3, [pc, #76]	; (7f34 <TimerIntUnregister+0x50>)
//! \return None.
//
//*****************************************************************************
void
TimerIntUnregister(unsigned long ulBase, unsigned long ulTimer)
{
    7ee6:	b570      	push	{r4, r5, r6, lr}
           (ulTimer == TIMER_BOTH));

    //
    // Get the interrupt number for this timer module.
    //
    ulBase = ((ulBase == TIMER0_BASE) ? INT_TIMER0A :
    7ee8:	4298      	cmp	r0, r3
//! \return None.
//
//*****************************************************************************
void
TimerIntUnregister(unsigned long ulBase, unsigned long ulTimer)
{
    7eea:	460d      	mov	r5, r1
           (ulTimer == TIMER_BOTH));

    //
    // Get the interrupt number for this timer module.
    //
    ulBase = ((ulBase == TIMER0_BASE) ? INT_TIMER0A :
    7eec:	d101      	bne.n	7ef2 <TimerIntUnregister+0xe>
    7eee:	2423      	movs	r4, #35	; 0x23
    7ef0:	e009      	b.n	7f06 <TimerIntUnregister+0x22>
    7ef2:	4b11      	ldr	r3, [pc, #68]	; (7f38 <TimerIntUnregister+0x54>)
    7ef4:	4298      	cmp	r0, r3
    7ef6:	d101      	bne.n	7efc <TimerIntUnregister+0x18>
    7ef8:	2425      	movs	r4, #37	; 0x25
    7efa:	e004      	b.n	7f06 <TimerIntUnregister+0x22>
    7efc:	4c0f      	ldr	r4, [pc, #60]	; (7f3c <TimerIntUnregister+0x58>)
    7efe:	42a0      	cmp	r0, r4
    7f00:	bf0c      	ite	eq
    7f02:	2427      	moveq	r4, #39	; 0x27
    7f04:	2433      	movne	r4, #51	; 0x33
               ((ulBase == TIMER2_BASE) ? INT_TIMER2A : INT_TIMER3A)));

    //
    // Unregister the interrupt handler for timer A if requested.
    //
    if(ulTimer & TIMER_A)
    7f06:	f015 0fff 	tst.w	r5, #255	; 0xff
    7f0a:	d005      	beq.n	7f18 <TimerIntUnregister+0x34>
    {
        //
        // Disable the interrupt.
        //
        IntDisable(ulBase);
    7f0c:	4620      	mov	r0, r4
    7f0e:	f7ff f97b 	bl	7208 <IntDisable>

        //
        // Unregister the interrupt handler.
        //
        IntUnregister(ulBase);
    7f12:	4620      	mov	r0, r4
    7f14:	f7ff f8f0 	bl	70f8 <IntUnregister>
    }

    //
    // Unregister the interrupt handler for timer B if requested.
    //
    if(ulTimer & TIMER_B)
    7f18:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
    7f1c:	d008      	beq.n	7f30 <TimerIntUnregister+0x4c>
    {
        //
        // Disable the interrupt.
        //
        IntDisable(ulBase + 1);
    7f1e:	3401      	adds	r4, #1
    7f20:	4620      	mov	r0, r4
    7f22:	f7ff f971 	bl	7208 <IntDisable>

        //
        // Unregister the interrupt handler.
        //
        IntUnregister(ulBase + 1);
    7f26:	4620      	mov	r0, r4
    }
}
    7f28:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        IntDisable(ulBase + 1);

        //
        // Unregister the interrupt handler.
        //
        IntUnregister(ulBase + 1);
    7f2c:	f7ff b8e4 	b.w	70f8 <IntUnregister>
    7f30:	bd70      	pop	{r4, r5, r6, pc}
    7f32:	bf00      	nop
    7f34:	40030000 	.word	0x40030000
    7f38:	40031000 	.word	0x40031000
    7f3c:	40032000 	.word	0x40032000

00007f40 <TimerQuiesce>:
//
//*****************************************************************************
#ifndef DEPRECATED
void
TimerQuiesce(unsigned long ulBase)
{
    7f40:	b570      	push	{r4, r5, r6, lr}
    ASSERT(TimerBaseValid(ulBase));

    //
    // Disable the timer.
    //
    HWREG(ulBase + TIMER_O_CTL) = TIMER_RV_CTL;
    7f42:	2500      	movs	r5, #0
    HWREG(ulBase + TIMER_O_IMR) = TIMER_RV_IMR;

    //
    // Clear all the timer interrupts.
    //
    HWREG(ulBase + TIMER_O_ICR) = 0xFFFFFFFF;
    7f44:	f04f 36ff 	mov.w	r6, #4294967295
    ASSERT(TimerBaseValid(ulBase));

    //
    // Disable the timer.
    //
    HWREG(ulBase + TIMER_O_CTL) = TIMER_RV_CTL;
    7f48:	60c5      	str	r5, [r0, #12]

    //
    // Unregister the interrupt handler.  This also disables interrupts to the
    // core.
    //
    TimerIntUnregister(ulBase, TIMER_BOTH);
    7f4a:	f64f 71ff 	movw	r1, #65535	; 0xffff
    HWREG(ulBase + TIMER_O_CTL) = TIMER_RV_CTL;

    //
    // Disable all the timer interrupts.
    //
    HWREG(ulBase + TIMER_O_IMR) = TIMER_RV_IMR;
    7f4e:	6185      	str	r5, [r0, #24]

    //
    // Clear all the timer interrupts.
    //
    HWREG(ulBase + TIMER_O_ICR) = 0xFFFFFFFF;
    7f50:	6246      	str	r6, [r0, #36]	; 0x24
//
//*****************************************************************************
#ifndef DEPRECATED
void
TimerQuiesce(unsigned long ulBase)
{
    7f52:	4604      	mov	r4, r0

    //
    // Unregister the interrupt handler.  This also disables interrupts to the
    // core.
    //
    TimerIntUnregister(ulBase, TIMER_BOTH);
    7f54:	f7ff ffc6 	bl	7ee4 <TimerIntUnregister>
    HWREG(ulBase + TIMER_O_TAMR) = TIMER_RV_TAMR;
    HWREG(ulBase + TIMER_O_TBMR) = TIMER_RV_TBMR;
    HWREG(ulBase + TIMER_O_RIS) = TIMER_RV_RIS;
    HWREG(ulBase + TIMER_O_MIS) = TIMER_RV_MIS;
    HWREG(ulBase + TIMER_O_TAILR) = TIMER_RV_TAILR;
    HWREG(ulBase + TIMER_O_TBILR) = TIMER_RV_TBILR;
    7f58:	f64f 73ff 	movw	r3, #65535	; 0xffff
    TimerIntUnregister(ulBase, TIMER_BOTH);

    //
    // Set all the registers to their reset value.
    //
    HWREG(ulBase + TIMER_O_CFG) = TIMER_RV_CFG;
    7f5c:	6025      	str	r5, [r4, #0]
    HWREG(ulBase + TIMER_O_TAMR) = TIMER_RV_TAMR;
    7f5e:	6065      	str	r5, [r4, #4]
    HWREG(ulBase + TIMER_O_TBMR) = TIMER_RV_TBMR;
    7f60:	60a5      	str	r5, [r4, #8]
    HWREG(ulBase + TIMER_O_RIS) = TIMER_RV_RIS;
    7f62:	61e5      	str	r5, [r4, #28]
    HWREG(ulBase + TIMER_O_MIS) = TIMER_RV_MIS;
    7f64:	6225      	str	r5, [r4, #32]
    HWREG(ulBase + TIMER_O_TAILR) = TIMER_RV_TAILR;
    7f66:	62a6      	str	r6, [r4, #40]	; 0x28
    HWREG(ulBase + TIMER_O_TBILR) = TIMER_RV_TBILR;
    7f68:	62e3      	str	r3, [r4, #44]	; 0x2c
    HWREG(ulBase + TIMER_O_TAMATCHR) = TIMER_RV_TAMATCHR;
    7f6a:	6326      	str	r6, [r4, #48]	; 0x30
    HWREG(ulBase + TIMER_O_TBMATCHR) = TIMER_RV_TBMATCHR;
    7f6c:	6363      	str	r3, [r4, #52]	; 0x34
    HWREG(ulBase + TIMER_O_TAPR) = TIMER_RV_TAPR;
    7f6e:	63a5      	str	r5, [r4, #56]	; 0x38
    HWREG(ulBase + TIMER_O_TBPR) = TIMER_RV_TBPR;
    7f70:	63e5      	str	r5, [r4, #60]	; 0x3c
    HWREG(ulBase + TIMER_O_TAPMR) = TIMER_RV_TAPMR;
    7f72:	6425      	str	r5, [r4, #64]	; 0x40
    HWREG(ulBase + TIMER_O_TBPMR) = TIMER_RV_TBPMR;
    7f74:	6465      	str	r5, [r4, #68]	; 0x44
    HWREG(ulBase + TIMER_O_TAR) = TIMER_RV_TAR;
    7f76:	64a6      	str	r6, [r4, #72]	; 0x48
    HWREG(ulBase + TIMER_O_TBR) = TIMER_RV_TBR;
    7f78:	64e3      	str	r3, [r4, #76]	; 0x4c
}
    7f7a:	bd70      	pop	{r4, r5, r6, pc}

00007f7c <TimerIntRegister>:
           (ulTimer == TIMER_BOTH));

    //
    // Get the interrupt number for this timer module.
    //
    ulBase = ((ulBase == TIMER0_BASE) ? INT_TIMER0A :
    7f7c:	4b14      	ldr	r3, [pc, #80]	; (7fd0 <TimerIntRegister+0x54>)
//
//*****************************************************************************
void
TimerIntRegister(unsigned long ulBase, unsigned long ulTimer,
                 void (*pfnHandler)(void))
{
    7f7e:	b570      	push	{r4, r5, r6, lr}
           (ulTimer == TIMER_BOTH));

    //
    // Get the interrupt number for this timer module.
    //
    ulBase = ((ulBase == TIMER0_BASE) ? INT_TIMER0A :
    7f80:	4298      	cmp	r0, r3
//
//*****************************************************************************
void
TimerIntRegister(unsigned long ulBase, unsigned long ulTimer,
                 void (*pfnHandler)(void))
{
    7f82:	460c      	mov	r4, r1
    7f84:	4616      	mov	r6, r2
           (ulTimer == TIMER_BOTH));

    //
    // Get the interrupt number for this timer module.
    //
    ulBase = ((ulBase == TIMER0_BASE) ? INT_TIMER0A :
    7f86:	d101      	bne.n	7f8c <TimerIntRegister+0x10>
    7f88:	2523      	movs	r5, #35	; 0x23
    7f8a:	e009      	b.n	7fa0 <TimerIntRegister+0x24>
    7f8c:	4b11      	ldr	r3, [pc, #68]	; (7fd4 <TimerIntRegister+0x58>)
    7f8e:	4298      	cmp	r0, r3
    7f90:	d101      	bne.n	7f96 <TimerIntRegister+0x1a>
    7f92:	2525      	movs	r5, #37	; 0x25
    7f94:	e004      	b.n	7fa0 <TimerIntRegister+0x24>
    7f96:	4d10      	ldr	r5, [pc, #64]	; (7fd8 <TimerIntRegister+0x5c>)
    7f98:	42a8      	cmp	r0, r5
    7f9a:	bf0c      	ite	eq
    7f9c:	2527      	moveq	r5, #39	; 0x27
    7f9e:	2533      	movne	r5, #51	; 0x33
               ((ulBase == TIMER2_BASE) ? INT_TIMER2A : INT_TIMER3A)));

    //
    // Register an interrupt handler for timer A if requested.
    //
    if(ulTimer & TIMER_A)
    7fa0:	f014 0fff 	tst.w	r4, #255	; 0xff
    7fa4:	d006      	beq.n	7fb4 <TimerIntRegister+0x38>
    {
        //
        // Register the interrupt handler.
        //
        IntRegister(ulBase, pfnHandler);
    7fa6:	4628      	mov	r0, r5
    7fa8:	4631      	mov	r1, r6
    7faa:	f7ff f88c 	bl	70c6 <IntRegister>

        //
        // Enable the interrupt.
        //
        IntEnable(ulBase);
    7fae:	4628      	mov	r0, r5
    7fb0:	f7ff f8f2 	bl	7198 <IntEnable>
    }

    //
    // Register an interrupt handler for timer B if requested.
    //
    if(ulTimer & TIMER_B)
    7fb4:	f414 4f7f 	tst.w	r4, #65280	; 0xff00
    7fb8:	d009      	beq.n	7fce <TimerIntRegister+0x52>
    {
        //
        // Register the interrupt handler.
        //
        IntRegister(ulBase + 1, pfnHandler);
    7fba:	3501      	adds	r5, #1
    7fbc:	4628      	mov	r0, r5
    7fbe:	4631      	mov	r1, r6
    7fc0:	f7ff f881 	bl	70c6 <IntRegister>

        //
        // Enable the interrupt.
        //
        IntEnable(ulBase + 1);
    7fc4:	4628      	mov	r0, r5
    }
}
    7fc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        IntRegister(ulBase + 1, pfnHandler);

        //
        // Enable the interrupt.
        //
        IntEnable(ulBase + 1);
    7fca:	f7ff b8e5 	b.w	7198 <IntEnable>
    7fce:	bd70      	pop	{r4, r5, r6, pc}
    7fd0:	40030000 	.word	0x40030000
    7fd4:	40031000 	.word	0x40031000
    7fd8:	40032000 	.word	0x40032000

00007fdc <UARTParityModeSet>:
           (ulParity == UART_CONFIG_PAR_ZERO));

    //
    // Set the parity mode.
    //
    HWREG(ulBase + UART_O_LCRH) = ((HWREG(ulBase + UART_O_LCRH) &
    7fdc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    7fde:	f023 0386 	bic.w	r3, r3, #134	; 0x86
    7fe2:	430b      	orrs	r3, r1
    7fe4:	62c3      	str	r3, [r0, #44]	; 0x2c
                                    ~(UART_LCRH_SPS | UART_LCRH_EPS |
                                      UART_LCRH_PEN)) | ulParity);
}
    7fe6:	4770      	bx	lr

00007fe8 <UARTParityModeGet>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Return the current parity setting.
    //
    return(HWREG(ulBase + UART_O_LCRH) &
    7fe8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
           (UART_LCRH_SPS | UART_LCRH_EPS | UART_LCRH_PEN));
}
    7fea:	f000 0086 	and.w	r0, r0, #134	; 0x86
    7fee:	4770      	bx	lr

00007ff0 <UARTFIFOLevelSet>:
           (ulRxLevel == UART_FIFO_RX7_8));

    //
    // Set the FIFO interrupt levels.
    //
    HWREG(ulBase + UART_O_IFLS) = ulTxLevel | ulRxLevel;
    7ff0:	430a      	orrs	r2, r1
    7ff2:	6342      	str	r2, [r0, #52]	; 0x34
}
    7ff4:	4770      	bx	lr

00007ff6 <UARTFIFOLevelGet>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Read the FIFO level register.
    //
    ulTemp = HWREG(ulBase + UART_O_IFLS);
    7ff6:	6b43      	ldr	r3, [r0, #52]	; 0x34

    //
    // Extract the transmit and receive FIFO levels.
    //
    *pulTxLevel = ulTemp & UART_IFLS_TX_M;
    7ff8:	f003 0007 	and.w	r0, r3, #7
    *pulRxLevel = ulTemp & UART_IFLS_RX_M;
    7ffc:	f003 0338 	and.w	r3, r3, #56	; 0x38
    ulTemp = HWREG(ulBase + UART_O_IFLS);

    //
    // Extract the transmit and receive FIFO levels.
    //
    *pulTxLevel = ulTemp & UART_IFLS_TX_M;
    8000:	6008      	str	r0, [r1, #0]
    *pulRxLevel = ulTemp & UART_IFLS_RX_M;
    8002:	6013      	str	r3, [r2, #0]
}
    8004:	4770      	bx	lr

00008006 <UARTConfigGetExpClk>:
//
//*****************************************************************************
void
UARTConfigGetExpClk(unsigned long ulBase, unsigned long ulUARTClk,
                    unsigned long *pulBaud, unsigned long *pulConfig)
{
    8006:	b530      	push	{r4, r5, lr}
    ASSERT(UARTBaseValid(ulBase));

    //
    // Compute the baud rate.
    //
    ulInt = HWREG(ulBase + UART_O_IBRD);
    8008:	6a45      	ldr	r5, [r0, #36]	; 0x24
    ulFrac = HWREG(ulBase + UART_O_FBRD);
    800a:	6a84      	ldr	r4, [r0, #40]	; 0x28
    *pulBaud = (ulUARTClk * 4) / ((64 * ulInt) + ulFrac);
    800c:	0089      	lsls	r1, r1, #2
    800e:	eb04 1485 	add.w	r4, r4, r5, lsl #6
    8012:	fbb1 f4f4 	udiv	r4, r1, r4
    8016:	6014      	str	r4, [r2, #0]

    //
    // See if high speed mode enabled.
    //
    if(HWREG(ulBase + UART_O_CTL) & UART_CTL_HSE)
    8018:	6b01      	ldr	r1, [r0, #48]	; 0x30
    801a:	f011 0f20 	tst.w	r1, #32
    801e:	d001      	beq.n	8024 <UARTConfigGetExpClk+0x1e>
    {
        //
        // High speed mode is enabled so the actual baud rate is actually
        // double what was just calculated.
        //
        *pulBaud *= 2;
    8020:	0064      	lsls	r4, r4, #1
    8022:	6014      	str	r4, [r2, #0]
    }

    //
    // Get the parity, data length, and number of stop bits.
    //
    *pulConfig = (HWREG(ulBase + UART_O_LCRH) &
    8024:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    8026:	f002 02ee 	and.w	r2, r2, #238	; 0xee
    802a:	601a      	str	r2, [r3, #0]
                  (UART_LCRH_SPS | UART_LCRH_WLEN_M | UART_LCRH_STP2 |
                   UART_LCRH_EPS | UART_LCRH_PEN));
}
    802c:	bd30      	pop	{r4, r5, pc}

0000802e <UARTEnable>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Enable the FIFO.
    //
    HWREG(ulBase + UART_O_LCRH) |= UART_LCRH_FEN;
    802e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    8030:	f043 0310 	orr.w	r3, r3, #16
    8034:	62c3      	str	r3, [r0, #44]	; 0x2c

    //
    // Enable RX, TX, and the UART.
    //
    HWREG(ulBase + UART_O_CTL) |= (UART_CTL_UARTEN | UART_CTL_TXE |
    8036:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8038:	f443 7340 	orr.w	r3, r3, #768	; 0x300
    803c:	f043 0301 	orr.w	r3, r3, #1
    8040:	6303      	str	r3, [r0, #48]	; 0x30
                                   UART_CTL_RXE);
}
    8042:	4770      	bx	lr

00008044 <UARTDisable>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Wait for end of TX.
    //
    while(HWREG(ulBase + UART_O_FR) & UART_FR_BUSY)
    8044:	6983      	ldr	r3, [r0, #24]
    8046:	f013 0f08 	tst.w	r3, #8
    804a:	d1fb      	bne.n	8044 <UARTDisable>
    }

    //
    // Disable the FIFO.
    //
    HWREG(ulBase + UART_O_LCRH) &= ~(UART_LCRH_FEN);
    804c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    804e:	f023 0310 	bic.w	r3, r3, #16
    8052:	62c3      	str	r3, [r0, #44]	; 0x2c

    //
    // Disable the UART.
    //
    HWREG(ulBase + UART_O_CTL) &= ~(UART_CTL_UARTEN | UART_CTL_TXE |
    8054:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    805a:	f023 0301 	bic.w	r3, r3, #1
    805e:	6303      	str	r3, [r0, #48]	; 0x30
                                    UART_CTL_RXE);
}
    8060:	4770      	bx	lr

00008062 <UARTConfigSetExpClk>:
//
//*****************************************************************************
void
UARTConfigSetExpClk(unsigned long ulBase, unsigned long ulUARTClk,
                    unsigned long ulBaud, unsigned long ulConfig)
{
    8062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8066:	460d      	mov	r5, r1
    8068:	4616      	mov	r6, r2
    806a:	4604      	mov	r4, r0
    806c:	461f      	mov	r7, r3
    ASSERT(ulUARTClk >= (ulBaud * UART_CLK_DIVIDER));

    //
    // Stop the UART.
    //
    UARTDisable(ulBase);
    806e:	f7ff ffe9 	bl	8044 <UARTDisable>

    //
    // Is the required baud rate greater than the maximum rate supported
    // without the use of high speed mode?
    //
    if((ulBaud * 16) > ulUARTClk)
    8072:	ebb5 1f06 	cmp.w	r5, r6, lsl #4
    {
        //
        // Enable high speed mode.
        //
        HWREG(ulBase + UART_O_CTL) |= UART_CTL_HSE;
    8076:	6b23      	ldr	r3, [r4, #48]	; 0x30

    //
    // Is the required baud rate greater than the maximum rate supported
    // without the use of high speed mode?
    //
    if((ulBaud * 16) > ulUARTClk)
    8078:	d204      	bcs.n	8084 <UARTConfigSetExpClk+0x22>
    {
        //
        // Enable high speed mode.
        //
        HWREG(ulBase + UART_O_CTL) |= UART_CTL_HSE;
    807a:	f043 0320 	orr.w	r3, r3, #32
    807e:	6323      	str	r3, [r4, #48]	; 0x30

        //
        // Half the supplied baud rate to compensate for enabling high speed
        // mode.  This allows the following code to be common to both cases.
        //
        ulBaud /= 2;
    8080:	0876      	lsrs	r6, r6, #1
    8082:	e002      	b.n	808a <UARTConfigSetExpClk+0x28>
    else
    {
        //
        // Disable high speed mode.
        //
        HWREG(ulBase + UART_O_CTL) &= ~(UART_CTL_HSE);
    8084:	f023 0320 	bic.w	r3, r3, #32
    8088:	6323      	str	r3, [r4, #48]	; 0x30
    }

    //
    // Compute the fractional baud rate divider.
    //
    ulDiv = (((ulUARTClk * 8) / ulBaud) + 1) / 2;
    808a:	00ed      	lsls	r5, r5, #3
    808c:	fbb5 f6f6 	udiv	r6, r5, r6
    8090:	3601      	adds	r6, #1
    8092:	0873      	lsrs	r3, r6, #1

    //
    // Set the baud rate.
    //
    HWREG(ulBase + UART_O_IBRD) = ulDiv / 64;
    HWREG(ulBase + UART_O_FBRD) = ulDiv % 64;
    8094:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    ulDiv = (((ulUARTClk * 8) / ulBaud) + 1) / 2;

    //
    // Set the baud rate.
    //
    HWREG(ulBase + UART_O_IBRD) = ulDiv / 64;
    8098:	09f6      	lsrs	r6, r6, #7
    809a:	6266      	str	r6, [r4, #36]	; 0x24
    HWREG(ulBase + UART_O_FR) = 0;

    //
    // Start the UART.
    //
    UARTEnable(ulBase);
    809c:	4620      	mov	r0, r4

    //
    // Set the baud rate.
    //
    HWREG(ulBase + UART_O_IBRD) = ulDiv / 64;
    HWREG(ulBase + UART_O_FBRD) = ulDiv % 64;
    809e:	62a3      	str	r3, [r4, #40]	; 0x28
    HWREG(ulBase + UART_O_LCRH) = ulConfig;

    //
    // Clear the flags register.
    //
    HWREG(ulBase + UART_O_FR) = 0;
    80a0:	2300      	movs	r3, #0
    HWREG(ulBase + UART_O_FBRD) = ulDiv % 64;

    //
    // Set parity, data length, and number of stop bits.
    //
    HWREG(ulBase + UART_O_LCRH) = ulConfig;
    80a2:	62e7      	str	r7, [r4, #44]	; 0x2c

    //
    // Clear the flags register.
    //
    HWREG(ulBase + UART_O_FR) = 0;
    80a4:	61a3      	str	r3, [r4, #24]

    //
    // Start the UART.
    //
    UARTEnable(ulBase);
}
    80a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HWREG(ulBase + UART_O_FR) = 0;

    //
    // Start the UART.
    //
    UARTEnable(ulBase);
    80aa:	e7c0      	b.n	802e <UARTEnable>

000080ac <UARTFIFOEnable>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Enable the FIFO.
    //
    HWREG(ulBase + UART_O_LCRH) |= UART_LCRH_FEN;
    80ac:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    80ae:	f043 0310 	orr.w	r3, r3, #16
    80b2:	62c3      	str	r3, [r0, #44]	; 0x2c
}
    80b4:	4770      	bx	lr

000080b6 <UARTFIFODisable>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Disable the FIFO.
    //
    HWREG(ulBase + UART_O_LCRH) &= ~(UART_LCRH_FEN);
    80b6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    80b8:	f023 0310 	bic.w	r3, r3, #16
    80bc:	62c3      	str	r3, [r0, #44]	; 0x2c
}
    80be:	4770      	bx	lr

000080c0 <UARTEnableSIR>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Enable SIR and SIRLP (if appropriate).
    //
    if(bLowPower)
    80c0:	b119      	cbz	r1, 80ca <UARTEnableSIR+0xa>
    {
        HWREG(ulBase + UART_O_CTL) |= (UART_CTL_SIREN | UART_CTL_SIRLP);
    80c2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    80c4:	f043 0306 	orr.w	r3, r3, #6
    80c8:	e002      	b.n	80d0 <UARTEnableSIR+0x10>
    }
    else
    {
        HWREG(ulBase + UART_O_CTL) |= (UART_CTL_SIREN);
    80ca:	6b03      	ldr	r3, [r0, #48]	; 0x30
    80cc:	f043 0302 	orr.w	r3, r3, #2
    80d0:	6303      	str	r3, [r0, #48]	; 0x30
    80d2:	4770      	bx	lr

000080d4 <UARTDisableSIR>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Disable SIR and SIRLP (if appropriate).
    //
    HWREG(ulBase + UART_O_CTL) &= ~(UART_CTL_SIREN | UART_CTL_SIRLP);
    80d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    80d6:	f023 0306 	bic.w	r3, r3, #6
    80da:	6303      	str	r3, [r0, #48]	; 0x30
}
    80dc:	4770      	bx	lr

000080de <UARTSmartCardEnable>:
    //
    // Set 8 bit word length, even parity, 2 stop bits (even though the STP2
    // bit is ignored when in smartcard mode, this lets the caller read back
    // the actual setting in use).
    //
    ulVal = HWREG(ulBase + UART_O_LCRH);
    80de:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    ulVal &= ~(UART_LCRH_SPS | UART_LCRH_EPS | UART_LCRH_PEN |
    80e0:	f023 03e6 	bic.w	r3, r3, #230	; 0xe6
               UART_LCRH_WLEN_M);
    ulVal |= UART_LCRH_WLEN_8 | UART_LCRH_PEN | UART_LCRH_EPS | UART_LCRH_STP2;
    80e4:	f043 036e 	orr.w	r3, r3, #110	; 0x6e
    HWREG(ulBase + UART_O_LCRH) = ulVal;
    80e8:	62c3      	str	r3, [r0, #44]	; 0x2c

    //
    // Enable SMART mode.
    //
    HWREG(ulBase + UART_O_CTL) |= UART_CTL_SMART;
    80ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
    80ec:	f043 0308 	orr.w	r3, r3, #8
    80f0:	6303      	str	r3, [r0, #48]	; 0x30
}
    80f2:	4770      	bx	lr

000080f4 <UARTSmartCardDisable>:
           (ulBase == UART2_BASE));

    //
    // Disable the SMART bit.
    //
    HWREG(ulBase + UART_O_CTL) &= ~UART_CTL_SMART;
    80f4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    80f6:	f023 0308 	bic.w	r3, r3, #8
    80fa:	6303      	str	r3, [r0, #48]	; 0x30
}
    80fc:	4770      	bx	lr

000080fe <UARTModemControlSet>:
    ASSERT((ulControl & ~(UART_OUTPUT_RTS | UART_OUTPUT_DTR)) == 0);

    //
    // Set the appropriate modem control output bits.
    //
    ulTemp = HWREG(ulBase + UART_O_CTL);
    80fe:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ulTemp |= (ulControl & (UART_OUTPUT_RTS | UART_OUTPUT_DTR));
    8100:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
    8104:	430b      	orrs	r3, r1
    HWREG(ulBase + UART_O_CTL) = ulTemp;
    8106:	6303      	str	r3, [r0, #48]	; 0x30
}
    8108:	4770      	bx	lr

0000810a <UARTModemControlClear>:
    ASSERT((ulControl & ~(UART_OUTPUT_RTS | UART_OUTPUT_DTR)) == 0);

    //
    // Set the appropriate modem control output bits.
    //
    ulTemp = HWREG(ulBase + UART_O_CTL);
    810a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ulTemp &= ~(ulControl & (UART_OUTPUT_RTS | UART_OUTPUT_DTR));
    810c:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
    8110:	ea23 0301 	bic.w	r3, r3, r1
    HWREG(ulBase + UART_O_CTL) = ulTemp;
    8114:	6303      	str	r3, [r0, #48]	; 0x30
}
    8116:	4770      	bx	lr

00008118 <UARTModemControlGet>:
    // Check the arguments.
    //
    ASSERT(!CLASS_IS_SANDSTORM && !CLASS_IS_FURY && !CLASS_IS_DUSTDEVIL);
    ASSERT(ulBase == UART1_BASE);

    return(HWREG(ulBase + UART_O_CTL) & (UART_OUTPUT_RTS | UART_OUTPUT_DTR));
    8118:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
    811a:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
    811e:	4770      	bx	lr

00008120 <UARTModemStatusGet>:
    // Check the arguments.
    //
    ASSERT(!CLASS_IS_SANDSTORM && !CLASS_IS_FURY && !CLASS_IS_DUSTDEVIL);
    ASSERT(ulBase == UART1_BASE);

    return(HWREG(ulBase + UART_O_FR) & (UART_INPUT_RI | UART_INPUT_DCD |
    8120:	6983      	ldr	r3, [r0, #24]
           UART_INPUT_CTS | UART_INPUT_DSR));
}
    8122:	f240 1007 	movw	r0, #263	; 0x107
    8126:	ea03 0000 	and.w	r0, r3, r0
    812a:	4770      	bx	lr

0000812c <UARTFlowControlSet>:
    ASSERT((ulMode & ~(UART_FLOWCONTROL_TX | UART_FLOWCONTROL_RX)) == 0);

    //
    // Set the flow control mode as requested.
    //
    HWREG(ulBase + UART_O_CTL) = ((HWREG(ulBase + UART_O_CTL) &
    812c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    812e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    8132:	430b      	orrs	r3, r1
    8134:	6303      	str	r3, [r0, #48]	; 0x30
                                 ~(UART_FLOWCONTROL_TX |
                                   UART_FLOWCONTROL_RX)) | ulMode);
}
    8136:	4770      	bx	lr

00008138 <UARTFlowControlGet>:
    //
    ASSERT(!CLASS_IS_SANDSTORM && !CLASS_IS_FURY && !CLASS_IS_DUSTDEVIL);
    ASSERT((ulBase == UART0_BASE) || (ulBase == UART1_BASE) ||
           (ulBase == UART2_BASE));

    return(HWREG(ulBase + UART_O_CTL) & (UART_FLOWCONTROL_TX |
    8138:	6b00      	ldr	r0, [r0, #48]	; 0x30
                                         UART_FLOWCONTROL_RX));
}
    813a:	f400 4040 	and.w	r0, r0, #49152	; 0xc000
    813e:	4770      	bx	lr

00008140 <UARTTxIntModeSet>:
           (ulMode == UART_TXINT_MODE_FIFO));

    //
    // Set or clear the EOT bit of the UART control register as appropriate.
    //
    HWREG(ulBase + UART_O_CTL) = ((HWREG(ulBase + UART_O_CTL) &
    8140:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8142:	f023 0310 	bic.w	r3, r3, #16
    8146:	430b      	orrs	r3, r1
    8148:	6303      	str	r3, [r0, #48]	; 0x30
                                 ~(UART_TXINT_MODE_EOT |
                                   UART_TXINT_MODE_FIFO)) | ulMode);
}
    814a:	4770      	bx	lr

0000814c <UARTTxIntModeGet>:
           (ulBase == UART2_BASE));

    //
    // Return the current transmit interrupt mode.
    //
    return(HWREG(ulBase + UART_O_CTL) & (UART_TXINT_MODE_EOT |
    814c:	6b00      	ldr	r0, [r0, #48]	; 0x30
                                         UART_TXINT_MODE_FIFO));
}
    814e:	f000 0010 	and.w	r0, r0, #16
    8152:	4770      	bx	lr

00008154 <UARTCharsAvail>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Return the availability of characters.
    //
    return((HWREG(ulBase + UART_O_FR) & UART_FR_RXFE) ? false : true);
    8154:	6980      	ldr	r0, [r0, #24]
    8156:	0900      	lsrs	r0, r0, #4
    8158:	f080 0001 	eor.w	r0, r0, #1
}
    815c:	f000 0001 	and.w	r0, r0, #1
    8160:	4770      	bx	lr

00008162 <UARTSpaceAvail>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Return the availability of space.
    //
    return((HWREG(ulBase + UART_O_FR) & UART_FR_TXFF) ? false : true);
    8162:	6980      	ldr	r0, [r0, #24]
    8164:	0940      	lsrs	r0, r0, #5
    8166:	f080 0001 	eor.w	r0, r0, #1
}
    816a:	f000 0001 	and.w	r0, r0, #1
    816e:	4770      	bx	lr

00008170 <UARTCharGetNonBlocking>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // See if there are any characters in the receive FIFO.
    //
    if(!(HWREG(ulBase + UART_O_FR) & UART_FR_RXFE))
    8170:	6983      	ldr	r3, [r0, #24]
    8172:	f013 0f10 	tst.w	r3, #16
    8176:	bf14      	ite	ne
    8178:	f04f 30ff 	movne.w	r0, #4294967295
    {
        //
        // Read and return the next character.
        //
        return(HWREG(ulBase + UART_O_DR));
    817c:	6800      	ldreq	r0, [r0, #0]
        //
        // There are no characters, so return a failure.
        //
        return(-1);
    }
}
    817e:	4770      	bx	lr

00008180 <UARTCharGet>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Wait until a char is available.
    //
    while(HWREG(ulBase + UART_O_FR) & UART_FR_RXFE)
    8180:	6983      	ldr	r3, [r0, #24]
    8182:	f013 0f10 	tst.w	r3, #16
    8186:	d1fb      	bne.n	8180 <UARTCharGet>
    }

    //
    // Now get the char.
    //
    return(HWREG(ulBase + UART_O_DR));
    8188:	6800      	ldr	r0, [r0, #0]
}
    818a:	4770      	bx	lr

0000818c <UARTCharPutNonBlocking>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // See if there is space in the transmit FIFO.
    //
    if(!(HWREG(ulBase + UART_O_FR) & UART_FR_TXFF))
    818c:	6983      	ldr	r3, [r0, #24]
    818e:	f013 0f20 	tst.w	r3, #32
    8192:	d001      	beq.n	8198 <UARTCharPutNonBlocking+0xc>
    8194:	2000      	movs	r0, #0
    8196:	4770      	bx	lr
    {
        //
        // Write this character to the transmit FIFO.
        //
        HWREG(ulBase + UART_O_DR) = ucData;
    8198:	6001      	str	r1, [r0, #0]
    819a:	2001      	movs	r0, #1
        //
        // There is no space in the transmit FIFO, so return a failure.
        //
        return(false);
    }
}
    819c:	4770      	bx	lr

0000819e <UARTCharPut>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Wait until space is available.
    //
    while(HWREG(ulBase + UART_O_FR) & UART_FR_TXFF)
    819e:	6983      	ldr	r3, [r0, #24]
    81a0:	f013 0f20 	tst.w	r3, #32
    81a4:	d1fb      	bne.n	819e <UARTCharPut>
    }

    //
    // Send the char.
    //
    HWREG(ulBase + UART_O_DR) = ucData;
    81a6:	6001      	str	r1, [r0, #0]
}
    81a8:	4770      	bx	lr

000081aa <UARTBreakCtl>:
//! \return None.
//
//*****************************************************************************
void
UARTBreakCtl(unsigned long ulBase, tBoolean bBreakState)
{
    81aa:	f100 032c 	add.w	r3, r0, #44	; 0x2c

    //
    // Set the break condition as requested.
    //
    HWREG(ulBase + UART_O_LCRH) =
        (bBreakState ?
    81ae:	b119      	cbz	r1, 81b8 <UARTBreakCtl+0xe>
         (HWREG(ulBase + UART_O_LCRH) | UART_LCRH_BRK) :
    81b0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c

    //
    // Set the break condition as requested.
    //
    HWREG(ulBase + UART_O_LCRH) =
        (bBreakState ?
    81b2:	f042 0201 	orr.w	r2, r2, #1
    81b6:	e002      	b.n	81be <UARTBreakCtl+0x14>
         (HWREG(ulBase + UART_O_LCRH) | UART_LCRH_BRK) :
         (HWREG(ulBase + UART_O_LCRH) & ~(UART_LCRH_BRK)));
    81b8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c

    //
    // Set the break condition as requested.
    //
    HWREG(ulBase + UART_O_LCRH) =
        (bBreakState ?
    81ba:	f022 0201 	bic.w	r2, r2, #1
    ASSERT(UARTBaseValid(ulBase));

    //
    // Set the break condition as requested.
    //
    HWREG(ulBase + UART_O_LCRH) =
    81be:	601a      	str	r2, [r3, #0]
        (bBreakState ?
         (HWREG(ulBase + UART_O_LCRH) | UART_LCRH_BRK) :
         (HWREG(ulBase + UART_O_LCRH) & ~(UART_LCRH_BRK)));
}
    81c0:	4770      	bx	lr

000081c2 <UARTBusy>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Determine if the UART is busy.
    //
    return((HWREG(ulBase + UART_O_FR) & UART_FR_BUSY) ? true : false);
    81c2:	6980      	ldr	r0, [r0, #24]
    81c4:	08c0      	lsrs	r0, r0, #3
}
    81c6:	f000 0001 	and.w	r0, r0, #1
    81ca:	4770      	bx	lr

000081cc <UARTIntEnable>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Enable the specified interrupts.
    //
    HWREG(ulBase + UART_O_IM) |= ulIntFlags;
    81cc:	6b83      	ldr	r3, [r0, #56]	; 0x38
    81ce:	430b      	orrs	r3, r1
    81d0:	6383      	str	r3, [r0, #56]	; 0x38
}
    81d2:	4770      	bx	lr

000081d4 <UARTIntDisable>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Disable the specified interrupts.
    //
    HWREG(ulBase + UART_O_IM) &= ~(ulIntFlags);
    81d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    81d6:	ea23 0301 	bic.w	r3, r3, r1
    81da:	6383      	str	r3, [r0, #56]	; 0x38
}
    81dc:	4770      	bx	lr

000081de <UARTIntStatus>:

    //
    // Return either the interrupt status or the raw interrupt status as
    // requested.
    //
    if(bMasked)
    81de:	b109      	cbz	r1, 81e4 <UARTIntStatus+0x6>
    {
        return(HWREG(ulBase + UART_O_MIS));
    81e0:	6c00      	ldr	r0, [r0, #64]	; 0x40
    81e2:	4770      	bx	lr
    }
    else
    {
        return(HWREG(ulBase + UART_O_RIS));
    81e4:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
    }
}
    81e6:	4770      	bx	lr

000081e8 <UARTIntClear>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Clear the requested interrupt sources.
    //
    HWREG(ulBase + UART_O_ICR) = ulIntFlags;
    81e8:	6441      	str	r1, [r0, #68]	; 0x44
}
    81ea:	4770      	bx	lr

000081ec <UARTDMAEnable>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Set the requested bits in the UART DMA control register.
    //
    HWREG(ulBase + UART_O_DMACTL) |= ulDMAFlags;
    81ec:	6c83      	ldr	r3, [r0, #72]	; 0x48
    81ee:	430b      	orrs	r3, r1
    81f0:	6483      	str	r3, [r0, #72]	; 0x48
}
    81f2:	4770      	bx	lr

000081f4 <UARTDMADisable>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Clear the requested bits in the UART DMA control register.
    //
    HWREG(ulBase + UART_O_DMACTL) &= ~ulDMAFlags;
    81f4:	6c83      	ldr	r3, [r0, #72]	; 0x48
    81f6:	ea23 0301 	bic.w	r3, r3, r1
    81fa:	6483      	str	r3, [r0, #72]	; 0x48
}
    81fc:	4770      	bx	lr

000081fe <UARTRxErrorGet>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Return the current value of the receive status register.
    //
    return(HWREG(ulBase + UART_O_RSR) & 0x0000000F);
    81fe:	6840      	ldr	r0, [r0, #4]
}
    8200:	f000 000f 	and.w	r0, r0, #15
    8204:	4770      	bx	lr

00008206 <UARTRxErrorClear>:

    //
    // Any write to the Error Clear Register will clear all bits which are
    // currently set.
    //
    HWREG(ulBase + UART_O_ECR) = 0;
    8206:	2300      	movs	r3, #0
    8208:	6043      	str	r3, [r0, #4]
}
    820a:	4770      	bx	lr

0000820c <UARTIntUnregister>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Determine the interrupt number based on the UART port.
    //
    ulInt = ((ulBase == UART0_BASE) ? INT_UART0 :
    820c:	4b09      	ldr	r3, [pc, #36]	; (8234 <UARTIntUnregister+0x28>)
//! \return None.
//
//*****************************************************************************
void
UARTIntUnregister(unsigned long ulBase)
{
    820e:	b510      	push	{r4, lr}
    ASSERT(UARTBaseValid(ulBase));

    //
    // Determine the interrupt number based on the UART port.
    //
    ulInt = ((ulBase == UART0_BASE) ? INT_UART0 :
    8210:	4298      	cmp	r0, r3
    8212:	d101      	bne.n	8218 <UARTIntUnregister+0xc>
    8214:	2415      	movs	r4, #21
    8216:	e004      	b.n	8222 <UARTIntUnregister+0x16>
    8218:	4c07      	ldr	r4, [pc, #28]	; (8238 <UARTIntUnregister+0x2c>)
    821a:	42a0      	cmp	r0, r4
    821c:	bf0c      	ite	eq
    821e:	2416      	moveq	r4, #22
    8220:	2431      	movne	r4, #49	; 0x31
             ((ulBase == UART1_BASE) ? INT_UART1 : INT_UART2));

    //
    // Disable the interrupt.
    //
    IntDisable(ulInt);
    8222:	4620      	mov	r0, r4
    8224:	f7fe fff0 	bl	7208 <IntDisable>

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulInt);
    8228:	4620      	mov	r0, r4
}
    822a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntDisable(ulInt);

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(ulInt);
    822e:	f7fe bf63 	b.w	70f8 <IntUnregister>
    8232:	bf00      	nop
    8234:	4000c000 	.word	0x4000c000
    8238:	4000d000 	.word	0x4000d000

0000823c <UARTIntRegister>:
    ASSERT(UARTBaseValid(ulBase));

    //
    // Determine the interrupt number based on the UART port.
    //
    ulInt = ((ulBase == UART0_BASE) ? INT_UART0 :
    823c:	4b09      	ldr	r3, [pc, #36]	; (8264 <UARTIntRegister+0x28>)
//! \return None.
//
//*****************************************************************************
void
UARTIntRegister(unsigned long ulBase, void (*pfnHandler)(void))
{
    823e:	b510      	push	{r4, lr}
    ASSERT(UARTBaseValid(ulBase));

    //
    // Determine the interrupt number based on the UART port.
    //
    ulInt = ((ulBase == UART0_BASE) ? INT_UART0 :
    8240:	4298      	cmp	r0, r3
    8242:	d101      	bne.n	8248 <UARTIntRegister+0xc>
    8244:	2415      	movs	r4, #21
    8246:	e004      	b.n	8252 <UARTIntRegister+0x16>
    8248:	4c07      	ldr	r4, [pc, #28]	; (8268 <UARTIntRegister+0x2c>)
    824a:	42a0      	cmp	r0, r4
    824c:	bf0c      	ite	eq
    824e:	2416      	moveq	r4, #22
    8250:	2431      	movne	r4, #49	; 0x31
             ((ulBase == UART1_BASE) ? INT_UART1 : INT_UART2));

    //
    // Register the interrupt handler.
    //
    IntRegister(ulInt, pfnHandler);
    8252:	4620      	mov	r0, r4
    8254:	f7fe ff37 	bl	70c6 <IntRegister>

    //
    // Enable the UART interrupt.
    //
    IntEnable(ulInt);
    8258:	4620      	mov	r0, r4
}
    825a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntRegister(ulInt, pfnHandler);

    //
    // Enable the UART interrupt.
    //
    IntEnable(ulInt);
    825e:	f7fe bf9b 	b.w	7198 <IntEnable>
    8262:	bf00      	nop
    8264:	4000c000 	.word	0x4000c000
    8268:	4000d000 	.word	0x4000d000

0000826c <WatchdogRunning>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // See if the watchdog timer module is enabled, and return.
    //
    return(HWREG(ulBase + WDT_O_CTL) & WDT_CTL_INTEN);
    826c:	6880      	ldr	r0, [r0, #8]
}
    826e:	f000 0001 	and.w	r0, r0, #1
    8272:	4770      	bx	lr

00008274 <WatchdogEnable>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Enable the watchdog timer module.
    //
    HWREG(ulBase + WDT_O_CTL) |= WDT_CTL_INTEN;
    8274:	6883      	ldr	r3, [r0, #8]
    8276:	f043 0301 	orr.w	r3, r3, #1
    827a:	6083      	str	r3, [r0, #8]
}
    827c:	4770      	bx	lr

0000827e <WatchdogResetEnable>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Enable the watchdog reset.
    //
    HWREG(ulBase + WDT_O_CTL) |= WDT_CTL_RESEN;
    827e:	6883      	ldr	r3, [r0, #8]
    8280:	f043 0302 	orr.w	r3, r3, #2
    8284:	6083      	str	r3, [r0, #8]
}
    8286:	4770      	bx	lr

00008288 <WatchdogResetDisable>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Disable the watchdog reset.
    //
    HWREG(ulBase + WDT_O_CTL) &= ~(WDT_CTL_RESEN);
    8288:	6883      	ldr	r3, [r0, #8]
    828a:	f023 0302 	bic.w	r3, r3, #2
    828e:	6083      	str	r3, [r0, #8]
}
    8290:	4770      	bx	lr

00008292 <WatchdogLock>:

    //
    // Lock out watchdog register writes.  Writing anything to the WDT_O_LOCK
    // register causes the lock to go into effect.
    //
    HWREG(ulBase + WDT_O_LOCK) = WDT_LOCK_LOCKED;
    8292:	2301      	movs	r3, #1
    8294:	f8c0 3c00 	str.w	r3, [r0, #3072]	; 0xc00
}
    8298:	4770      	bx	lr

0000829a <WatchdogUnlock>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Unlock watchdog register writes.
    //
    HWREG(ulBase + WDT_O_LOCK) = WDT_LOCK_UNLOCK;
    829a:	4b02      	ldr	r3, [pc, #8]	; (82a4 <WatchdogUnlock+0xa>)
    829c:	f8c0 3c00 	str.w	r3, [r0, #3072]	; 0xc00
}
    82a0:	4770      	bx	lr
    82a2:	bf00      	nop
    82a4:	1acce551 	.word	0x1acce551

000082a8 <WatchdogLockState>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Get the lock state.
    //
    return((HWREG(ulBase + WDT_O_LOCK) == WDT_LOCK_LOCKED) ? true : false);
    82a8:	f8d0 0c00 	ldr.w	r0, [r0, #3072]	; 0xc00
}
    82ac:	2801      	cmp	r0, #1
    82ae:	bf14      	ite	ne
    82b0:	2000      	movne	r0, #0
    82b2:	2001      	moveq	r0, #1
    82b4:	4770      	bx	lr

000082b6 <WatchdogReloadSet>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Set the load register.
    //
    HWREG(ulBase + WDT_O_LOAD) = ulLoadVal;
    82b6:	6001      	str	r1, [r0, #0]
}
    82b8:	4770      	bx	lr

000082ba <WatchdogReloadGet>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Get the load register.
    //
    return(HWREG(ulBase + WDT_O_LOAD));
    82ba:	6800      	ldr	r0, [r0, #0]
}
    82bc:	4770      	bx	lr

000082be <WatchdogValueGet>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Get the current watchdog timer register value.
    //
    return(HWREG(ulBase + WDT_O_VALUE));
    82be:	6840      	ldr	r0, [r0, #4]
}
    82c0:	4770      	bx	lr

000082c2 <WatchdogIntEnable>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Enable the watchdog interrupt.
    //
    HWREG(ulBase + WDT_O_CTL) |= WDT_CTL_INTEN;
    82c2:	6883      	ldr	r3, [r0, #8]
    82c4:	f043 0301 	orr.w	r3, r3, #1
    82c8:	6083      	str	r3, [r0, #8]
}
    82ca:	4770      	bx	lr

000082cc <WatchdogIntStatus>:

    //
    // Return either the interrupt status or the raw interrupt status as
    // requested.
    //
    if(bMasked)
    82cc:	b109      	cbz	r1, 82d2 <WatchdogIntStatus+0x6>
    {
        return(HWREG(ulBase + WDT_O_MIS));
    82ce:	6940      	ldr	r0, [r0, #20]
    82d0:	4770      	bx	lr
    }
    else
    {
        return(HWREG(ulBase + WDT_O_RIS));
    82d2:	6900      	ldr	r0, [r0, #16]
    }
}
    82d4:	4770      	bx	lr

000082d6 <WatchdogIntClear>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Clear the interrupt source.
    //
    HWREG(ulBase + WDT_O_ICR) = WDT_INT_TIMEOUT;
    82d6:	2301      	movs	r3, #1
    82d8:	60c3      	str	r3, [r0, #12]
}
    82da:	4770      	bx	lr

000082dc <WatchdogStallEnable>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Enable timer stalling.
    //
    HWREG(ulBase + WDT_O_TEST) |= WDT_TEST_STALL;
    82dc:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    82e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    82e4:	f8c0 3418 	str.w	r3, [r0, #1048]	; 0x418
}
    82e8:	4770      	bx	lr

000082ea <WatchdogStallDisable>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Disable timer stalling.
    //
    HWREG(ulBase + WDT_O_TEST) &= ~(WDT_TEST_STALL);
    82ea:	f8d0 3418 	ldr.w	r3, [r0, #1048]	; 0x418
    82ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    82f2:	f8c0 3418 	str.w	r3, [r0, #1048]	; 0x418
}
    82f6:	4770      	bx	lr

000082f8 <WatchdogIntUnregister>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Disable the interrupt.
    //
    IntDisable(INT_WATCHDOG);
    82f8:	2022      	movs	r0, #34	; 0x22
//! \return None.
//
//*****************************************************************************
void
WatchdogIntUnregister(unsigned long ulBase)
{
    82fa:	b510      	push	{r4, lr}
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Disable the interrupt.
    //
    IntDisable(INT_WATCHDOG);
    82fc:	f7fe ff84 	bl	7208 <IntDisable>

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(INT_WATCHDOG);
    8300:	2022      	movs	r0, #34	; 0x22
}
    8302:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntDisable(INT_WATCHDOG);

    //
    // Unregister the interrupt handler.
    //
    IntUnregister(INT_WATCHDOG);
    8306:	f7fe bef7 	b.w	70f8 <IntUnregister>

0000830a <WatchdogIntRegister>:
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Register the interrupt handler.
    //
    IntRegister(INT_WATCHDOG, pfnHandler);
    830a:	2022      	movs	r0, #34	; 0x22
//! \return None.
//
//*****************************************************************************
void
WatchdogIntRegister(unsigned long ulBase, void (*pfnHandler)(void))
{
    830c:	b510      	push	{r4, lr}
    ASSERT((ulBase == WATCHDOG0_BASE) || (ulBase == WATCHDOG1_BASE));

    //
    // Register the interrupt handler.
    //
    IntRegister(INT_WATCHDOG, pfnHandler);
    830e:	f7fe feda 	bl	70c6 <IntRegister>

    //
    // Enable the watchdog timer interrupt.
    //
    IntEnable(INT_WATCHDOG);
    8312:	2022      	movs	r0, #34	; 0x22
}
    8314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IntRegister(INT_WATCHDOG, pfnHandler);

    //
    // Enable the watchdog timer interrupt.
    //
    IntEnable(INT_WATCHDOG);
    8318:	f7fe bf3e 	b.w	7198 <IntEnable>

0000831c <__aeabi_drsub>:
    831c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    8320:	e002      	b.n	8328 <__adddf3>
    8322:	bf00      	nop

00008324 <__aeabi_dsub>:
    8324:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00008328 <__adddf3>:
    8328:	b530      	push	{r4, r5, lr}
    832a:	ea4f 0441 	mov.w	r4, r1, lsl #1
    832e:	ea4f 0543 	mov.w	r5, r3, lsl #1
    8332:	ea94 0f05 	teq	r4, r5
    8336:	bf08      	it	eq
    8338:	ea90 0f02 	teqeq	r0, r2
    833c:	bf1f      	itttt	ne
    833e:	ea54 0c00 	orrsne.w	ip, r4, r0
    8342:	ea55 0c02 	orrsne.w	ip, r5, r2
    8346:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    834a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    834e:	f000 80e2 	beq.w	8516 <__adddf3+0x1ee>
    8352:	ea4f 5454 	mov.w	r4, r4, lsr #21
    8356:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    835a:	bfb8      	it	lt
    835c:	426d      	neglt	r5, r5
    835e:	dd0c      	ble.n	837a <__adddf3+0x52>
    8360:	442c      	add	r4, r5
    8362:	ea80 0202 	eor.w	r2, r0, r2
    8366:	ea81 0303 	eor.w	r3, r1, r3
    836a:	ea82 0000 	eor.w	r0, r2, r0
    836e:	ea83 0101 	eor.w	r1, r3, r1
    8372:	ea80 0202 	eor.w	r2, r0, r2
    8376:	ea81 0303 	eor.w	r3, r1, r3
    837a:	2d36      	cmp	r5, #54	; 0x36
    837c:	bf88      	it	hi
    837e:	bd30      	pophi	{r4, r5, pc}
    8380:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    8384:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8388:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    838c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    8390:	d002      	beq.n	8398 <__adddf3+0x70>
    8392:	4240      	negs	r0, r0
    8394:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8398:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    839c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    83a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    83a4:	d002      	beq.n	83ac <__adddf3+0x84>
    83a6:	4252      	negs	r2, r2
    83a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    83ac:	ea94 0f05 	teq	r4, r5
    83b0:	f000 80a7 	beq.w	8502 <__adddf3+0x1da>
    83b4:	f1a4 0401 	sub.w	r4, r4, #1
    83b8:	f1d5 0e20 	rsbs	lr, r5, #32
    83bc:	db0d      	blt.n	83da <__adddf3+0xb2>
    83be:	fa02 fc0e 	lsl.w	ip, r2, lr
    83c2:	fa22 f205 	lsr.w	r2, r2, r5
    83c6:	1880      	adds	r0, r0, r2
    83c8:	f141 0100 	adc.w	r1, r1, #0
    83cc:	fa03 f20e 	lsl.w	r2, r3, lr
    83d0:	1880      	adds	r0, r0, r2
    83d2:	fa43 f305 	asr.w	r3, r3, r5
    83d6:	4159      	adcs	r1, r3
    83d8:	e00e      	b.n	83f8 <__adddf3+0xd0>
    83da:	f1a5 0520 	sub.w	r5, r5, #32
    83de:	f10e 0e20 	add.w	lr, lr, #32
    83e2:	2a01      	cmp	r2, #1
    83e4:	fa03 fc0e 	lsl.w	ip, r3, lr
    83e8:	bf28      	it	cs
    83ea:	f04c 0c02 	orrcs.w	ip, ip, #2
    83ee:	fa43 f305 	asr.w	r3, r3, r5
    83f2:	18c0      	adds	r0, r0, r3
    83f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    83f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    83fc:	d507      	bpl.n	840e <__adddf3+0xe6>
    83fe:	f04f 0e00 	mov.w	lr, #0
    8402:	f1dc 0c00 	rsbs	ip, ip, #0
    8406:	eb7e 0000 	sbcs.w	r0, lr, r0
    840a:	eb6e 0101 	sbc.w	r1, lr, r1
    840e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    8412:	d31b      	bcc.n	844c <__adddf3+0x124>
    8414:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    8418:	d30c      	bcc.n	8434 <__adddf3+0x10c>
    841a:	0849      	lsrs	r1, r1, #1
    841c:	ea5f 0030 	movs.w	r0, r0, rrx
    8420:	ea4f 0c3c 	mov.w	ip, ip, rrx
    8424:	f104 0401 	add.w	r4, r4, #1
    8428:	ea4f 5244 	mov.w	r2, r4, lsl #21
    842c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    8430:	f080 809a 	bcs.w	8568 <__adddf3+0x240>
    8434:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    8438:	bf08      	it	eq
    843a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    843e:	f150 0000 	adcs.w	r0, r0, #0
    8442:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8446:	ea41 0105 	orr.w	r1, r1, r5
    844a:	bd30      	pop	{r4, r5, pc}
    844c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    8450:	4140      	adcs	r0, r0
    8452:	eb41 0101 	adc.w	r1, r1, r1
    8456:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    845a:	f1a4 0401 	sub.w	r4, r4, #1
    845e:	d1e9      	bne.n	8434 <__adddf3+0x10c>
    8460:	f091 0f00 	teq	r1, #0
    8464:	bf04      	itt	eq
    8466:	4601      	moveq	r1, r0
    8468:	2000      	moveq	r0, #0
    846a:	fab1 f381 	clz	r3, r1
    846e:	bf08      	it	eq
    8470:	3320      	addeq	r3, #32
    8472:	f1a3 030b 	sub.w	r3, r3, #11
    8476:	f1b3 0220 	subs.w	r2, r3, #32
    847a:	da0c      	bge.n	8496 <__adddf3+0x16e>
    847c:	320c      	adds	r2, #12
    847e:	dd08      	ble.n	8492 <__adddf3+0x16a>
    8480:	f102 0c14 	add.w	ip, r2, #20
    8484:	f1c2 020c 	rsb	r2, r2, #12
    8488:	fa01 f00c 	lsl.w	r0, r1, ip
    848c:	fa21 f102 	lsr.w	r1, r1, r2
    8490:	e00c      	b.n	84ac <__adddf3+0x184>
    8492:	f102 0214 	add.w	r2, r2, #20
    8496:	bfd8      	it	le
    8498:	f1c2 0c20 	rsble	ip, r2, #32
    849c:	fa01 f102 	lsl.w	r1, r1, r2
    84a0:	fa20 fc0c 	lsr.w	ip, r0, ip
    84a4:	bfdc      	itt	le
    84a6:	ea41 010c 	orrle.w	r1, r1, ip
    84aa:	4090      	lslle	r0, r2
    84ac:	1ae4      	subs	r4, r4, r3
    84ae:	bfa2      	ittt	ge
    84b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    84b4:	4329      	orrge	r1, r5
    84b6:	bd30      	popge	{r4, r5, pc}
    84b8:	ea6f 0404 	mvn.w	r4, r4
    84bc:	3c1f      	subs	r4, #31
    84be:	da1c      	bge.n	84fa <__adddf3+0x1d2>
    84c0:	340c      	adds	r4, #12
    84c2:	dc0e      	bgt.n	84e2 <__adddf3+0x1ba>
    84c4:	f104 0414 	add.w	r4, r4, #20
    84c8:	f1c4 0220 	rsb	r2, r4, #32
    84cc:	fa20 f004 	lsr.w	r0, r0, r4
    84d0:	fa01 f302 	lsl.w	r3, r1, r2
    84d4:	ea40 0003 	orr.w	r0, r0, r3
    84d8:	fa21 f304 	lsr.w	r3, r1, r4
    84dc:	ea45 0103 	orr.w	r1, r5, r3
    84e0:	bd30      	pop	{r4, r5, pc}
    84e2:	f1c4 040c 	rsb	r4, r4, #12
    84e6:	f1c4 0220 	rsb	r2, r4, #32
    84ea:	fa20 f002 	lsr.w	r0, r0, r2
    84ee:	fa01 f304 	lsl.w	r3, r1, r4
    84f2:	ea40 0003 	orr.w	r0, r0, r3
    84f6:	4629      	mov	r1, r5
    84f8:	bd30      	pop	{r4, r5, pc}
    84fa:	fa21 f004 	lsr.w	r0, r1, r4
    84fe:	4629      	mov	r1, r5
    8500:	bd30      	pop	{r4, r5, pc}
    8502:	f094 0f00 	teq	r4, #0
    8506:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    850a:	bf06      	itte	eq
    850c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    8510:	3401      	addeq	r4, #1
    8512:	3d01      	subne	r5, #1
    8514:	e74e      	b.n	83b4 <__adddf3+0x8c>
    8516:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    851a:	bf18      	it	ne
    851c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    8520:	d029      	beq.n	8576 <__adddf3+0x24e>
    8522:	ea94 0f05 	teq	r4, r5
    8526:	bf08      	it	eq
    8528:	ea90 0f02 	teqeq	r0, r2
    852c:	d005      	beq.n	853a <__adddf3+0x212>
    852e:	ea54 0c00 	orrs.w	ip, r4, r0
    8532:	bf04      	itt	eq
    8534:	4619      	moveq	r1, r3
    8536:	4610      	moveq	r0, r2
    8538:	bd30      	pop	{r4, r5, pc}
    853a:	ea91 0f03 	teq	r1, r3
    853e:	bf1e      	ittt	ne
    8540:	2100      	movne	r1, #0
    8542:	2000      	movne	r0, #0
    8544:	bd30      	popne	{r4, r5, pc}
    8546:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    854a:	d105      	bne.n	8558 <__adddf3+0x230>
    854c:	0040      	lsls	r0, r0, #1
    854e:	4149      	adcs	r1, r1
    8550:	bf28      	it	cs
    8552:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    8556:	bd30      	pop	{r4, r5, pc}
    8558:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    855c:	bf3c      	itt	cc
    855e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    8562:	bd30      	popcc	{r4, r5, pc}
    8564:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    8568:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    856c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    8570:	f04f 0000 	mov.w	r0, #0
    8574:	bd30      	pop	{r4, r5, pc}
    8576:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    857a:	bf1a      	itte	ne
    857c:	4619      	movne	r1, r3
    857e:	4610      	movne	r0, r2
    8580:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    8584:	bf1c      	itt	ne
    8586:	460b      	movne	r3, r1
    8588:	4602      	movne	r2, r0
    858a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    858e:	bf06      	itte	eq
    8590:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    8594:	ea91 0f03 	teqeq	r1, r3
    8598:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    859c:	bd30      	pop	{r4, r5, pc}
    859e:	bf00      	nop

000085a0 <__aeabi_ui2d>:
    85a0:	f090 0f00 	teq	r0, #0
    85a4:	bf04      	itt	eq
    85a6:	2100      	moveq	r1, #0
    85a8:	4770      	bxeq	lr
    85aa:	b530      	push	{r4, r5, lr}
    85ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
    85b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    85b4:	f04f 0500 	mov.w	r5, #0
    85b8:	f04f 0100 	mov.w	r1, #0
    85bc:	e750      	b.n	8460 <__adddf3+0x138>
    85be:	bf00      	nop

000085c0 <__aeabi_i2d>:
    85c0:	f090 0f00 	teq	r0, #0
    85c4:	bf04      	itt	eq
    85c6:	2100      	moveq	r1, #0
    85c8:	4770      	bxeq	lr
    85ca:	b530      	push	{r4, r5, lr}
    85cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
    85d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    85d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    85d8:	bf48      	it	mi
    85da:	4240      	negmi	r0, r0
    85dc:	f04f 0100 	mov.w	r1, #0
    85e0:	e73e      	b.n	8460 <__adddf3+0x138>
    85e2:	bf00      	nop

000085e4 <__aeabi_f2d>:
    85e4:	0042      	lsls	r2, r0, #1
    85e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
    85ea:	ea4f 0131 	mov.w	r1, r1, rrx
    85ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
    85f2:	bf1f      	itttt	ne
    85f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    85f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    85fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    8600:	4770      	bxne	lr
    8602:	f092 0f00 	teq	r2, #0
    8606:	bf14      	ite	ne
    8608:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    860c:	4770      	bxeq	lr
    860e:	b530      	push	{r4, r5, lr}
    8610:	f44f 7460 	mov.w	r4, #896	; 0x380
    8614:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    8618:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    861c:	e720      	b.n	8460 <__adddf3+0x138>
    861e:	bf00      	nop

00008620 <__aeabi_ul2d>:
    8620:	ea50 0201 	orrs.w	r2, r0, r1
    8624:	bf08      	it	eq
    8626:	4770      	bxeq	lr
    8628:	b530      	push	{r4, r5, lr}
    862a:	f04f 0500 	mov.w	r5, #0
    862e:	e00a      	b.n	8646 <__aeabi_l2d+0x16>

00008630 <__aeabi_l2d>:
    8630:	ea50 0201 	orrs.w	r2, r0, r1
    8634:	bf08      	it	eq
    8636:	4770      	bxeq	lr
    8638:	b530      	push	{r4, r5, lr}
    863a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    863e:	d502      	bpl.n	8646 <__aeabi_l2d+0x16>
    8640:	4240      	negs	r0, r0
    8642:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8646:	f44f 6480 	mov.w	r4, #1024	; 0x400
    864a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    864e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    8652:	f43f aedc 	beq.w	840e <__adddf3+0xe6>
    8656:	f04f 0203 	mov.w	r2, #3
    865a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    865e:	bf18      	it	ne
    8660:	3203      	addne	r2, #3
    8662:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    8666:	bf18      	it	ne
    8668:	3203      	addne	r2, #3
    866a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    866e:	f1c2 0320 	rsb	r3, r2, #32
    8672:	fa00 fc03 	lsl.w	ip, r0, r3
    8676:	fa20 f002 	lsr.w	r0, r0, r2
    867a:	fa01 fe03 	lsl.w	lr, r1, r3
    867e:	ea40 000e 	orr.w	r0, r0, lr
    8682:	fa21 f102 	lsr.w	r1, r1, r2
    8686:	4414      	add	r4, r2
    8688:	e6c1      	b.n	840e <__adddf3+0xe6>
    868a:	bf00      	nop

0000868c <__aeabi_dmul>:
    868c:	b570      	push	{r4, r5, r6, lr}
    868e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    8692:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    8696:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    869a:	bf1d      	ittte	ne
    869c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    86a0:	ea94 0f0c 	teqne	r4, ip
    86a4:	ea95 0f0c 	teqne	r5, ip
    86a8:	f000 f8de 	bleq	8868 <__aeabi_dmul+0x1dc>
    86ac:	442c      	add	r4, r5
    86ae:	ea81 0603 	eor.w	r6, r1, r3
    86b2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    86b6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    86ba:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    86be:	bf18      	it	ne
    86c0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    86c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    86c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    86cc:	d038      	beq.n	8740 <__aeabi_dmul+0xb4>
    86ce:	fba0 ce02 	umull	ip, lr, r0, r2
    86d2:	f04f 0500 	mov.w	r5, #0
    86d6:	fbe1 e502 	umlal	lr, r5, r1, r2
    86da:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    86de:	fbe0 e503 	umlal	lr, r5, r0, r3
    86e2:	f04f 0600 	mov.w	r6, #0
    86e6:	fbe1 5603 	umlal	r5, r6, r1, r3
    86ea:	f09c 0f00 	teq	ip, #0
    86ee:	bf18      	it	ne
    86f0:	f04e 0e01 	orrne.w	lr, lr, #1
    86f4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    86f8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    86fc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    8700:	d204      	bcs.n	870c <__aeabi_dmul+0x80>
    8702:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    8706:	416d      	adcs	r5, r5
    8708:	eb46 0606 	adc.w	r6, r6, r6
    870c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    8710:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    8714:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    8718:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    871c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    8720:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    8724:	bf88      	it	hi
    8726:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    872a:	d81e      	bhi.n	876a <__aeabi_dmul+0xde>
    872c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    8730:	bf08      	it	eq
    8732:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    8736:	f150 0000 	adcs.w	r0, r0, #0
    873a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    873e:	bd70      	pop	{r4, r5, r6, pc}
    8740:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    8744:	ea46 0101 	orr.w	r1, r6, r1
    8748:	ea40 0002 	orr.w	r0, r0, r2
    874c:	ea81 0103 	eor.w	r1, r1, r3
    8750:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    8754:	bfc2      	ittt	gt
    8756:	ebd4 050c 	rsbsgt	r5, r4, ip
    875a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    875e:	bd70      	popgt	{r4, r5, r6, pc}
    8760:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    8764:	f04f 0e00 	mov.w	lr, #0
    8768:	3c01      	subs	r4, #1
    876a:	f300 80ab 	bgt.w	88c4 <__aeabi_dmul+0x238>
    876e:	f114 0f36 	cmn.w	r4, #54	; 0x36
    8772:	bfde      	ittt	le
    8774:	2000      	movle	r0, #0
    8776:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    877a:	bd70      	pople	{r4, r5, r6, pc}
    877c:	f1c4 0400 	rsb	r4, r4, #0
    8780:	3c20      	subs	r4, #32
    8782:	da35      	bge.n	87f0 <__aeabi_dmul+0x164>
    8784:	340c      	adds	r4, #12
    8786:	dc1b      	bgt.n	87c0 <__aeabi_dmul+0x134>
    8788:	f104 0414 	add.w	r4, r4, #20
    878c:	f1c4 0520 	rsb	r5, r4, #32
    8790:	fa00 f305 	lsl.w	r3, r0, r5
    8794:	fa20 f004 	lsr.w	r0, r0, r4
    8798:	fa01 f205 	lsl.w	r2, r1, r5
    879c:	ea40 0002 	orr.w	r0, r0, r2
    87a0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    87a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    87a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    87ac:	fa21 f604 	lsr.w	r6, r1, r4
    87b0:	eb42 0106 	adc.w	r1, r2, r6
    87b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    87b8:	bf08      	it	eq
    87ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    87be:	bd70      	pop	{r4, r5, r6, pc}
    87c0:	f1c4 040c 	rsb	r4, r4, #12
    87c4:	f1c4 0520 	rsb	r5, r4, #32
    87c8:	fa00 f304 	lsl.w	r3, r0, r4
    87cc:	fa20 f005 	lsr.w	r0, r0, r5
    87d0:	fa01 f204 	lsl.w	r2, r1, r4
    87d4:	ea40 0002 	orr.w	r0, r0, r2
    87d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    87dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    87e0:	f141 0100 	adc.w	r1, r1, #0
    87e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    87e8:	bf08      	it	eq
    87ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    87ee:	bd70      	pop	{r4, r5, r6, pc}
    87f0:	f1c4 0520 	rsb	r5, r4, #32
    87f4:	fa00 f205 	lsl.w	r2, r0, r5
    87f8:	ea4e 0e02 	orr.w	lr, lr, r2
    87fc:	fa20 f304 	lsr.w	r3, r0, r4
    8800:	fa01 f205 	lsl.w	r2, r1, r5
    8804:	ea43 0302 	orr.w	r3, r3, r2
    8808:	fa21 f004 	lsr.w	r0, r1, r4
    880c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    8810:	fa21 f204 	lsr.w	r2, r1, r4
    8814:	ea20 0002 	bic.w	r0, r0, r2
    8818:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    881c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    8820:	bf08      	it	eq
    8822:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    8826:	bd70      	pop	{r4, r5, r6, pc}
    8828:	f094 0f00 	teq	r4, #0
    882c:	d10f      	bne.n	884e <__aeabi_dmul+0x1c2>
    882e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    8832:	0040      	lsls	r0, r0, #1
    8834:	eb41 0101 	adc.w	r1, r1, r1
    8838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    883c:	bf08      	it	eq
    883e:	3c01      	subeq	r4, #1
    8840:	d0f7      	beq.n	8832 <__aeabi_dmul+0x1a6>
    8842:	ea41 0106 	orr.w	r1, r1, r6
    8846:	f095 0f00 	teq	r5, #0
    884a:	bf18      	it	ne
    884c:	4770      	bxne	lr
    884e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    8852:	0052      	lsls	r2, r2, #1
    8854:	eb43 0303 	adc.w	r3, r3, r3
    8858:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    885c:	bf08      	it	eq
    885e:	3d01      	subeq	r5, #1
    8860:	d0f7      	beq.n	8852 <__aeabi_dmul+0x1c6>
    8862:	ea43 0306 	orr.w	r3, r3, r6
    8866:	4770      	bx	lr
    8868:	ea94 0f0c 	teq	r4, ip
    886c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    8870:	bf18      	it	ne
    8872:	ea95 0f0c 	teqne	r5, ip
    8876:	d00c      	beq.n	8892 <__aeabi_dmul+0x206>
    8878:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    887c:	bf18      	it	ne
    887e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    8882:	d1d1      	bne.n	8828 <__aeabi_dmul+0x19c>
    8884:	ea81 0103 	eor.w	r1, r1, r3
    8888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    888c:	f04f 0000 	mov.w	r0, #0
    8890:	bd70      	pop	{r4, r5, r6, pc}
    8892:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    8896:	bf06      	itte	eq
    8898:	4610      	moveq	r0, r2
    889a:	4619      	moveq	r1, r3
    889c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    88a0:	d019      	beq.n	88d6 <__aeabi_dmul+0x24a>
    88a2:	ea94 0f0c 	teq	r4, ip
    88a6:	d102      	bne.n	88ae <__aeabi_dmul+0x222>
    88a8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    88ac:	d113      	bne.n	88d6 <__aeabi_dmul+0x24a>
    88ae:	ea95 0f0c 	teq	r5, ip
    88b2:	d105      	bne.n	88c0 <__aeabi_dmul+0x234>
    88b4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    88b8:	bf1c      	itt	ne
    88ba:	4610      	movne	r0, r2
    88bc:	4619      	movne	r1, r3
    88be:	d10a      	bne.n	88d6 <__aeabi_dmul+0x24a>
    88c0:	ea81 0103 	eor.w	r1, r1, r3
    88c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    88c8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    88cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    88d0:	f04f 0000 	mov.w	r0, #0
    88d4:	bd70      	pop	{r4, r5, r6, pc}
    88d6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    88da:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    88de:	bd70      	pop	{r4, r5, r6, pc}

000088e0 <__aeabi_ddiv>:
    88e0:	b570      	push	{r4, r5, r6, lr}
    88e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    88e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    88ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    88ee:	bf1d      	ittte	ne
    88f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    88f4:	ea94 0f0c 	teqne	r4, ip
    88f8:	ea95 0f0c 	teqne	r5, ip
    88fc:	f000 f8a7 	bleq	8a4e <__aeabi_ddiv+0x16e>
    8900:	eba4 0405 	sub.w	r4, r4, r5
    8904:	ea81 0e03 	eor.w	lr, r1, r3
    8908:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    890c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8910:	f000 8088 	beq.w	8a24 <__aeabi_ddiv+0x144>
    8914:	ea4f 3303 	mov.w	r3, r3, lsl #12
    8918:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    891c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    8920:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    8924:	ea4f 2202 	mov.w	r2, r2, lsl #8
    8928:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    892c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    8930:	ea4f 2600 	mov.w	r6, r0, lsl #8
    8934:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    8938:	429d      	cmp	r5, r3
    893a:	bf08      	it	eq
    893c:	4296      	cmpeq	r6, r2
    893e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    8942:	f504 7440 	add.w	r4, r4, #768	; 0x300
    8946:	d202      	bcs.n	894e <__aeabi_ddiv+0x6e>
    8948:	085b      	lsrs	r3, r3, #1
    894a:	ea4f 0232 	mov.w	r2, r2, rrx
    894e:	1ab6      	subs	r6, r6, r2
    8950:	eb65 0503 	sbc.w	r5, r5, r3
    8954:	085b      	lsrs	r3, r3, #1
    8956:	ea4f 0232 	mov.w	r2, r2, rrx
    895a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    895e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    8962:	ebb6 0e02 	subs.w	lr, r6, r2
    8966:	eb75 0e03 	sbcs.w	lr, r5, r3
    896a:	bf22      	ittt	cs
    896c:	1ab6      	subcs	r6, r6, r2
    896e:	4675      	movcs	r5, lr
    8970:	ea40 000c 	orrcs.w	r0, r0, ip
    8974:	085b      	lsrs	r3, r3, #1
    8976:	ea4f 0232 	mov.w	r2, r2, rrx
    897a:	ebb6 0e02 	subs.w	lr, r6, r2
    897e:	eb75 0e03 	sbcs.w	lr, r5, r3
    8982:	bf22      	ittt	cs
    8984:	1ab6      	subcs	r6, r6, r2
    8986:	4675      	movcs	r5, lr
    8988:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    898c:	085b      	lsrs	r3, r3, #1
    898e:	ea4f 0232 	mov.w	r2, r2, rrx
    8992:	ebb6 0e02 	subs.w	lr, r6, r2
    8996:	eb75 0e03 	sbcs.w	lr, r5, r3
    899a:	bf22      	ittt	cs
    899c:	1ab6      	subcs	r6, r6, r2
    899e:	4675      	movcs	r5, lr
    89a0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    89a4:	085b      	lsrs	r3, r3, #1
    89a6:	ea4f 0232 	mov.w	r2, r2, rrx
    89aa:	ebb6 0e02 	subs.w	lr, r6, r2
    89ae:	eb75 0e03 	sbcs.w	lr, r5, r3
    89b2:	bf22      	ittt	cs
    89b4:	1ab6      	subcs	r6, r6, r2
    89b6:	4675      	movcs	r5, lr
    89b8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    89bc:	ea55 0e06 	orrs.w	lr, r5, r6
    89c0:	d018      	beq.n	89f4 <__aeabi_ddiv+0x114>
    89c2:	ea4f 1505 	mov.w	r5, r5, lsl #4
    89c6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    89ca:	ea4f 1606 	mov.w	r6, r6, lsl #4
    89ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    89d2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    89d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    89da:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    89de:	d1c0      	bne.n	8962 <__aeabi_ddiv+0x82>
    89e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    89e4:	d10b      	bne.n	89fe <__aeabi_ddiv+0x11e>
    89e6:	ea41 0100 	orr.w	r1, r1, r0
    89ea:	f04f 0000 	mov.w	r0, #0
    89ee:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    89f2:	e7b6      	b.n	8962 <__aeabi_ddiv+0x82>
    89f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    89f8:	bf04      	itt	eq
    89fa:	4301      	orreq	r1, r0
    89fc:	2000      	moveq	r0, #0
    89fe:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    8a02:	bf88      	it	hi
    8a04:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    8a08:	f63f aeaf 	bhi.w	876a <__aeabi_dmul+0xde>
    8a0c:	ebb5 0c03 	subs.w	ip, r5, r3
    8a10:	bf04      	itt	eq
    8a12:	ebb6 0c02 	subseq.w	ip, r6, r2
    8a16:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    8a1a:	f150 0000 	adcs.w	r0, r0, #0
    8a1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8a22:	bd70      	pop	{r4, r5, r6, pc}
    8a24:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    8a28:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    8a2c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    8a30:	bfc2      	ittt	gt
    8a32:	ebd4 050c 	rsbsgt	r5, r4, ip
    8a36:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    8a3a:	bd70      	popgt	{r4, r5, r6, pc}
    8a3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    8a40:	f04f 0e00 	mov.w	lr, #0
    8a44:	3c01      	subs	r4, #1
    8a46:	e690      	b.n	876a <__aeabi_dmul+0xde>
    8a48:	ea45 0e06 	orr.w	lr, r5, r6
    8a4c:	e68d      	b.n	876a <__aeabi_dmul+0xde>
    8a4e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    8a52:	ea94 0f0c 	teq	r4, ip
    8a56:	bf08      	it	eq
    8a58:	ea95 0f0c 	teqeq	r5, ip
    8a5c:	f43f af3b 	beq.w	88d6 <__aeabi_dmul+0x24a>
    8a60:	ea94 0f0c 	teq	r4, ip
    8a64:	d10a      	bne.n	8a7c <__aeabi_ddiv+0x19c>
    8a66:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    8a6a:	f47f af34 	bne.w	88d6 <__aeabi_dmul+0x24a>
    8a6e:	ea95 0f0c 	teq	r5, ip
    8a72:	f47f af25 	bne.w	88c0 <__aeabi_dmul+0x234>
    8a76:	4610      	mov	r0, r2
    8a78:	4619      	mov	r1, r3
    8a7a:	e72c      	b.n	88d6 <__aeabi_dmul+0x24a>
    8a7c:	ea95 0f0c 	teq	r5, ip
    8a80:	d106      	bne.n	8a90 <__aeabi_ddiv+0x1b0>
    8a82:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    8a86:	f43f aefd 	beq.w	8884 <__aeabi_dmul+0x1f8>
    8a8a:	4610      	mov	r0, r2
    8a8c:	4619      	mov	r1, r3
    8a8e:	e722      	b.n	88d6 <__aeabi_dmul+0x24a>
    8a90:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    8a94:	bf18      	it	ne
    8a96:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    8a9a:	f47f aec5 	bne.w	8828 <__aeabi_dmul+0x19c>
    8a9e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    8aa2:	f47f af0d 	bne.w	88c0 <__aeabi_dmul+0x234>
    8aa6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    8aaa:	f47f aeeb 	bne.w	8884 <__aeabi_dmul+0x1f8>
    8aae:	e712      	b.n	88d6 <__aeabi_dmul+0x24a>

00008ab0 <__aeabi_d2uiz>:
    8ab0:	004a      	lsls	r2, r1, #1
    8ab2:	d211      	bcs.n	8ad8 <__aeabi_d2uiz+0x28>
    8ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    8ab8:	d211      	bcs.n	8ade <__aeabi_d2uiz+0x2e>
    8aba:	d50d      	bpl.n	8ad8 <__aeabi_d2uiz+0x28>
    8abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    8ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    8ac4:	d40e      	bmi.n	8ae4 <__aeabi_d2uiz+0x34>
    8ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    8aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    8ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    8ad2:	fa23 f002 	lsr.w	r0, r3, r2
    8ad6:	4770      	bx	lr
    8ad8:	f04f 0000 	mov.w	r0, #0
    8adc:	4770      	bx	lr
    8ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    8ae2:	d102      	bne.n	8aea <__aeabi_d2uiz+0x3a>
    8ae4:	f04f 30ff 	mov.w	r0, #4294967295
    8ae8:	4770      	bx	lr
    8aea:	f04f 0000 	mov.w	r0, #0
    8aee:	4770      	bx	lr

00008af0 <__aeabi_frsub>:
    8af0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    8af4:	e002      	b.n	8afc <__addsf3>
    8af6:	bf00      	nop

00008af8 <__aeabi_fsub>:
    8af8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00008afc <__addsf3>:
    8afc:	0042      	lsls	r2, r0, #1
    8afe:	bf1f      	itttt	ne
    8b00:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    8b04:	ea92 0f03 	teqne	r2, r3
    8b08:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    8b0c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    8b10:	d06a      	beq.n	8be8 <__addsf3+0xec>
    8b12:	ea4f 6212 	mov.w	r2, r2, lsr #24
    8b16:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    8b1a:	bfc1      	itttt	gt
    8b1c:	18d2      	addgt	r2, r2, r3
    8b1e:	4041      	eorgt	r1, r0
    8b20:	4048      	eorgt	r0, r1
    8b22:	4041      	eorgt	r1, r0
    8b24:	bfb8      	it	lt
    8b26:	425b      	neglt	r3, r3
    8b28:	2b19      	cmp	r3, #25
    8b2a:	bf88      	it	hi
    8b2c:	4770      	bxhi	lr
    8b2e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    8b32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8b36:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    8b3a:	bf18      	it	ne
    8b3c:	4240      	negne	r0, r0
    8b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    8b42:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    8b46:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    8b4a:	bf18      	it	ne
    8b4c:	4249      	negne	r1, r1
    8b4e:	ea92 0f03 	teq	r2, r3
    8b52:	d03f      	beq.n	8bd4 <__addsf3+0xd8>
    8b54:	f1a2 0201 	sub.w	r2, r2, #1
    8b58:	fa41 fc03 	asr.w	ip, r1, r3
    8b5c:	eb10 000c 	adds.w	r0, r0, ip
    8b60:	f1c3 0320 	rsb	r3, r3, #32
    8b64:	fa01 f103 	lsl.w	r1, r1, r3
    8b68:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    8b6c:	d502      	bpl.n	8b74 <__addsf3+0x78>
    8b6e:	4249      	negs	r1, r1
    8b70:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    8b74:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    8b78:	d313      	bcc.n	8ba2 <__addsf3+0xa6>
    8b7a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    8b7e:	d306      	bcc.n	8b8e <__addsf3+0x92>
    8b80:	0840      	lsrs	r0, r0, #1
    8b82:	ea4f 0131 	mov.w	r1, r1, rrx
    8b86:	f102 0201 	add.w	r2, r2, #1
    8b8a:	2afe      	cmp	r2, #254	; 0xfe
    8b8c:	d251      	bcs.n	8c32 <__addsf3+0x136>
    8b8e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    8b92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8b96:	bf08      	it	eq
    8b98:	f020 0001 	biceq.w	r0, r0, #1
    8b9c:	ea40 0003 	orr.w	r0, r0, r3
    8ba0:	4770      	bx	lr
    8ba2:	0049      	lsls	r1, r1, #1
    8ba4:	eb40 0000 	adc.w	r0, r0, r0
    8ba8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    8bac:	f1a2 0201 	sub.w	r2, r2, #1
    8bb0:	d1ed      	bne.n	8b8e <__addsf3+0x92>
    8bb2:	fab0 fc80 	clz	ip, r0
    8bb6:	f1ac 0c08 	sub.w	ip, ip, #8
    8bba:	ebb2 020c 	subs.w	r2, r2, ip
    8bbe:	fa00 f00c 	lsl.w	r0, r0, ip
    8bc2:	bfaa      	itet	ge
    8bc4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    8bc8:	4252      	neglt	r2, r2
    8bca:	4318      	orrge	r0, r3
    8bcc:	bfbc      	itt	lt
    8bce:	40d0      	lsrlt	r0, r2
    8bd0:	4318      	orrlt	r0, r3
    8bd2:	4770      	bx	lr
    8bd4:	f092 0f00 	teq	r2, #0
    8bd8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    8bdc:	bf06      	itte	eq
    8bde:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    8be2:	3201      	addeq	r2, #1
    8be4:	3b01      	subne	r3, #1
    8be6:	e7b5      	b.n	8b54 <__addsf3+0x58>
    8be8:	ea4f 0341 	mov.w	r3, r1, lsl #1
    8bec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    8bf0:	bf18      	it	ne
    8bf2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    8bf6:	d021      	beq.n	8c3c <__addsf3+0x140>
    8bf8:	ea92 0f03 	teq	r2, r3
    8bfc:	d004      	beq.n	8c08 <__addsf3+0x10c>
    8bfe:	f092 0f00 	teq	r2, #0
    8c02:	bf08      	it	eq
    8c04:	4608      	moveq	r0, r1
    8c06:	4770      	bx	lr
    8c08:	ea90 0f01 	teq	r0, r1
    8c0c:	bf1c      	itt	ne
    8c0e:	2000      	movne	r0, #0
    8c10:	4770      	bxne	lr
    8c12:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    8c16:	d104      	bne.n	8c22 <__addsf3+0x126>
    8c18:	0040      	lsls	r0, r0, #1
    8c1a:	bf28      	it	cs
    8c1c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    8c20:	4770      	bx	lr
    8c22:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    8c26:	bf3c      	itt	cc
    8c28:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    8c2c:	4770      	bxcc	lr
    8c2e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    8c32:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    8c36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8c3a:	4770      	bx	lr
    8c3c:	ea7f 6222 	mvns.w	r2, r2, asr #24
    8c40:	bf16      	itet	ne
    8c42:	4608      	movne	r0, r1
    8c44:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    8c48:	4601      	movne	r1, r0
    8c4a:	0242      	lsls	r2, r0, #9
    8c4c:	bf06      	itte	eq
    8c4e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    8c52:	ea90 0f01 	teqeq	r0, r1
    8c56:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    8c5a:	4770      	bx	lr

00008c5c <__aeabi_ui2f>:
    8c5c:	f04f 0300 	mov.w	r3, #0
    8c60:	e004      	b.n	8c6c <__aeabi_i2f+0x8>
    8c62:	bf00      	nop

00008c64 <__aeabi_i2f>:
    8c64:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    8c68:	bf48      	it	mi
    8c6a:	4240      	negmi	r0, r0
    8c6c:	ea5f 0c00 	movs.w	ip, r0
    8c70:	bf08      	it	eq
    8c72:	4770      	bxeq	lr
    8c74:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    8c78:	4601      	mov	r1, r0
    8c7a:	f04f 0000 	mov.w	r0, #0
    8c7e:	e01c      	b.n	8cba <__aeabi_l2f+0x2a>

00008c80 <__aeabi_ul2f>:
    8c80:	ea50 0201 	orrs.w	r2, r0, r1
    8c84:	bf08      	it	eq
    8c86:	4770      	bxeq	lr
    8c88:	f04f 0300 	mov.w	r3, #0
    8c8c:	e00a      	b.n	8ca4 <__aeabi_l2f+0x14>
    8c8e:	bf00      	nop

00008c90 <__aeabi_l2f>:
    8c90:	ea50 0201 	orrs.w	r2, r0, r1
    8c94:	bf08      	it	eq
    8c96:	4770      	bxeq	lr
    8c98:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    8c9c:	d502      	bpl.n	8ca4 <__aeabi_l2f+0x14>
    8c9e:	4240      	negs	r0, r0
    8ca0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8ca4:	ea5f 0c01 	movs.w	ip, r1
    8ca8:	bf02      	ittt	eq
    8caa:	4684      	moveq	ip, r0
    8cac:	4601      	moveq	r1, r0
    8cae:	2000      	moveq	r0, #0
    8cb0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    8cb4:	bf08      	it	eq
    8cb6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    8cba:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    8cbe:	fabc f28c 	clz	r2, ip
    8cc2:	3a08      	subs	r2, #8
    8cc4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    8cc8:	db10      	blt.n	8cec <__aeabi_l2f+0x5c>
    8cca:	fa01 fc02 	lsl.w	ip, r1, r2
    8cce:	4463      	add	r3, ip
    8cd0:	fa00 fc02 	lsl.w	ip, r0, r2
    8cd4:	f1c2 0220 	rsb	r2, r2, #32
    8cd8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    8cdc:	fa20 f202 	lsr.w	r2, r0, r2
    8ce0:	eb43 0002 	adc.w	r0, r3, r2
    8ce4:	bf08      	it	eq
    8ce6:	f020 0001 	biceq.w	r0, r0, #1
    8cea:	4770      	bx	lr
    8cec:	f102 0220 	add.w	r2, r2, #32
    8cf0:	fa01 fc02 	lsl.w	ip, r1, r2
    8cf4:	f1c2 0220 	rsb	r2, r2, #32
    8cf8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    8cfc:	fa21 f202 	lsr.w	r2, r1, r2
    8d00:	eb43 0002 	adc.w	r0, r3, r2
    8d04:	bf08      	it	eq
    8d06:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    8d0a:	4770      	bx	lr

00008d0c <__aeabi_fmul>:
    8d0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
    8d10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    8d14:	bf1e      	ittt	ne
    8d16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    8d1a:	ea92 0f0c 	teqne	r2, ip
    8d1e:	ea93 0f0c 	teqne	r3, ip
    8d22:	d06f      	beq.n	8e04 <__aeabi_fmul+0xf8>
    8d24:	441a      	add	r2, r3
    8d26:	ea80 0c01 	eor.w	ip, r0, r1
    8d2a:	0240      	lsls	r0, r0, #9
    8d2c:	bf18      	it	ne
    8d2e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    8d32:	d01e      	beq.n	8d72 <__aeabi_fmul+0x66>
    8d34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    8d38:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    8d3c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    8d40:	fba0 3101 	umull	r3, r1, r0, r1
    8d44:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    8d48:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    8d4c:	bf3e      	ittt	cc
    8d4e:	0049      	lslcc	r1, r1, #1
    8d50:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    8d54:	005b      	lslcc	r3, r3, #1
    8d56:	ea40 0001 	orr.w	r0, r0, r1
    8d5a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    8d5e:	2afd      	cmp	r2, #253	; 0xfd
    8d60:	d81d      	bhi.n	8d9e <__aeabi_fmul+0x92>
    8d62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    8d66:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8d6a:	bf08      	it	eq
    8d6c:	f020 0001 	biceq.w	r0, r0, #1
    8d70:	4770      	bx	lr
    8d72:	f090 0f00 	teq	r0, #0
    8d76:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    8d7a:	bf08      	it	eq
    8d7c:	0249      	lsleq	r1, r1, #9
    8d7e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    8d82:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    8d86:	3a7f      	subs	r2, #127	; 0x7f
    8d88:	bfc2      	ittt	gt
    8d8a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    8d8e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    8d92:	4770      	bxgt	lr
    8d94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8d98:	f04f 0300 	mov.w	r3, #0
    8d9c:	3a01      	subs	r2, #1
    8d9e:	dc5d      	bgt.n	8e5c <__aeabi_fmul+0x150>
    8da0:	f112 0f19 	cmn.w	r2, #25
    8da4:	bfdc      	itt	le
    8da6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    8daa:	4770      	bxle	lr
    8dac:	f1c2 0200 	rsb	r2, r2, #0
    8db0:	0041      	lsls	r1, r0, #1
    8db2:	fa21 f102 	lsr.w	r1, r1, r2
    8db6:	f1c2 0220 	rsb	r2, r2, #32
    8dba:	fa00 fc02 	lsl.w	ip, r0, r2
    8dbe:	ea5f 0031 	movs.w	r0, r1, rrx
    8dc2:	f140 0000 	adc.w	r0, r0, #0
    8dc6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    8dca:	bf08      	it	eq
    8dcc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    8dd0:	4770      	bx	lr
    8dd2:	f092 0f00 	teq	r2, #0
    8dd6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    8dda:	bf02      	ittt	eq
    8ddc:	0040      	lsleq	r0, r0, #1
    8dde:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    8de2:	3a01      	subeq	r2, #1
    8de4:	d0f9      	beq.n	8dda <__aeabi_fmul+0xce>
    8de6:	ea40 000c 	orr.w	r0, r0, ip
    8dea:	f093 0f00 	teq	r3, #0
    8dee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    8df2:	bf02      	ittt	eq
    8df4:	0049      	lsleq	r1, r1, #1
    8df6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    8dfa:	3b01      	subeq	r3, #1
    8dfc:	d0f9      	beq.n	8df2 <__aeabi_fmul+0xe6>
    8dfe:	ea41 010c 	orr.w	r1, r1, ip
    8e02:	e78f      	b.n	8d24 <__aeabi_fmul+0x18>
    8e04:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    8e08:	ea92 0f0c 	teq	r2, ip
    8e0c:	bf18      	it	ne
    8e0e:	ea93 0f0c 	teqne	r3, ip
    8e12:	d00a      	beq.n	8e2a <__aeabi_fmul+0x11e>
    8e14:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    8e18:	bf18      	it	ne
    8e1a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    8e1e:	d1d8      	bne.n	8dd2 <__aeabi_fmul+0xc6>
    8e20:	ea80 0001 	eor.w	r0, r0, r1
    8e24:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    8e28:	4770      	bx	lr
    8e2a:	f090 0f00 	teq	r0, #0
    8e2e:	bf17      	itett	ne
    8e30:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    8e34:	4608      	moveq	r0, r1
    8e36:	f091 0f00 	teqne	r1, #0
    8e3a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    8e3e:	d014      	beq.n	8e6a <__aeabi_fmul+0x15e>
    8e40:	ea92 0f0c 	teq	r2, ip
    8e44:	d101      	bne.n	8e4a <__aeabi_fmul+0x13e>
    8e46:	0242      	lsls	r2, r0, #9
    8e48:	d10f      	bne.n	8e6a <__aeabi_fmul+0x15e>
    8e4a:	ea93 0f0c 	teq	r3, ip
    8e4e:	d103      	bne.n	8e58 <__aeabi_fmul+0x14c>
    8e50:	024b      	lsls	r3, r1, #9
    8e52:	bf18      	it	ne
    8e54:	4608      	movne	r0, r1
    8e56:	d108      	bne.n	8e6a <__aeabi_fmul+0x15e>
    8e58:	ea80 0001 	eor.w	r0, r0, r1
    8e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    8e60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    8e64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8e68:	4770      	bx	lr
    8e6a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    8e6e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    8e72:	4770      	bx	lr

00008e74 <__aeabi_fdiv>:
    8e74:	f04f 0cff 	mov.w	ip, #255	; 0xff
    8e78:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    8e7c:	bf1e      	ittt	ne
    8e7e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    8e82:	ea92 0f0c 	teqne	r2, ip
    8e86:	ea93 0f0c 	teqne	r3, ip
    8e8a:	d069      	beq.n	8f60 <__aeabi_fdiv+0xec>
    8e8c:	eba2 0203 	sub.w	r2, r2, r3
    8e90:	ea80 0c01 	eor.w	ip, r0, r1
    8e94:	0249      	lsls	r1, r1, #9
    8e96:	ea4f 2040 	mov.w	r0, r0, lsl #9
    8e9a:	d037      	beq.n	8f0c <__aeabi_fdiv+0x98>
    8e9c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    8ea0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    8ea4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    8ea8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    8eac:	428b      	cmp	r3, r1
    8eae:	bf38      	it	cc
    8eb0:	005b      	lslcc	r3, r3, #1
    8eb2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    8eb6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    8eba:	428b      	cmp	r3, r1
    8ebc:	bf24      	itt	cs
    8ebe:	1a5b      	subcs	r3, r3, r1
    8ec0:	ea40 000c 	orrcs.w	r0, r0, ip
    8ec4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    8ec8:	bf24      	itt	cs
    8eca:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    8ece:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    8ed2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    8ed6:	bf24      	itt	cs
    8ed8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    8edc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    8ee0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    8ee4:	bf24      	itt	cs
    8ee6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    8eea:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    8eee:	011b      	lsls	r3, r3, #4
    8ef0:	bf18      	it	ne
    8ef2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    8ef6:	d1e0      	bne.n	8eba <__aeabi_fdiv+0x46>
    8ef8:	2afd      	cmp	r2, #253	; 0xfd
    8efa:	f63f af50 	bhi.w	8d9e <__aeabi_fmul+0x92>
    8efe:	428b      	cmp	r3, r1
    8f00:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8f04:	bf08      	it	eq
    8f06:	f020 0001 	biceq.w	r0, r0, #1
    8f0a:	4770      	bx	lr
    8f0c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    8f10:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    8f14:	327f      	adds	r2, #127	; 0x7f
    8f16:	bfc2      	ittt	gt
    8f18:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    8f1c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    8f20:	4770      	bxgt	lr
    8f22:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8f26:	f04f 0300 	mov.w	r3, #0
    8f2a:	3a01      	subs	r2, #1
    8f2c:	e737      	b.n	8d9e <__aeabi_fmul+0x92>
    8f2e:	f092 0f00 	teq	r2, #0
    8f32:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    8f36:	bf02      	ittt	eq
    8f38:	0040      	lsleq	r0, r0, #1
    8f3a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    8f3e:	3a01      	subeq	r2, #1
    8f40:	d0f9      	beq.n	8f36 <__aeabi_fdiv+0xc2>
    8f42:	ea40 000c 	orr.w	r0, r0, ip
    8f46:	f093 0f00 	teq	r3, #0
    8f4a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    8f4e:	bf02      	ittt	eq
    8f50:	0049      	lsleq	r1, r1, #1
    8f52:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    8f56:	3b01      	subeq	r3, #1
    8f58:	d0f9      	beq.n	8f4e <__aeabi_fdiv+0xda>
    8f5a:	ea41 010c 	orr.w	r1, r1, ip
    8f5e:	e795      	b.n	8e8c <__aeabi_fdiv+0x18>
    8f60:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    8f64:	ea92 0f0c 	teq	r2, ip
    8f68:	d108      	bne.n	8f7c <__aeabi_fdiv+0x108>
    8f6a:	0242      	lsls	r2, r0, #9
    8f6c:	f47f af7d 	bne.w	8e6a <__aeabi_fmul+0x15e>
    8f70:	ea93 0f0c 	teq	r3, ip
    8f74:	f47f af70 	bne.w	8e58 <__aeabi_fmul+0x14c>
    8f78:	4608      	mov	r0, r1
    8f7a:	e776      	b.n	8e6a <__aeabi_fmul+0x15e>
    8f7c:	ea93 0f0c 	teq	r3, ip
    8f80:	d104      	bne.n	8f8c <__aeabi_fdiv+0x118>
    8f82:	024b      	lsls	r3, r1, #9
    8f84:	f43f af4c 	beq.w	8e20 <__aeabi_fmul+0x114>
    8f88:	4608      	mov	r0, r1
    8f8a:	e76e      	b.n	8e6a <__aeabi_fmul+0x15e>
    8f8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    8f90:	bf18      	it	ne
    8f92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    8f96:	d1ca      	bne.n	8f2e <__aeabi_fdiv+0xba>
    8f98:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    8f9c:	f47f af5c 	bne.w	8e58 <__aeabi_fmul+0x14c>
    8fa0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    8fa4:	f47f af3c 	bne.w	8e20 <__aeabi_fmul+0x114>
    8fa8:	e75f      	b.n	8e6a <__aeabi_fmul+0x15e>
    8faa:	bf00      	nop

00008fac <__gesf2>:
    8fac:	f04f 3cff 	mov.w	ip, #4294967295
    8fb0:	e006      	b.n	8fc0 <__cmpsf2+0x4>
    8fb2:	bf00      	nop

00008fb4 <__lesf2>:
    8fb4:	f04f 0c01 	mov.w	ip, #1
    8fb8:	e002      	b.n	8fc0 <__cmpsf2+0x4>
    8fba:	bf00      	nop

00008fbc <__cmpsf2>:
    8fbc:	f04f 0c01 	mov.w	ip, #1
    8fc0:	f84d cd04 	str.w	ip, [sp, #-4]!
    8fc4:	ea4f 0240 	mov.w	r2, r0, lsl #1
    8fc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
    8fcc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    8fd0:	bf18      	it	ne
    8fd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    8fd6:	d011      	beq.n	8ffc <__cmpsf2+0x40>
    8fd8:	b001      	add	sp, #4
    8fda:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
    8fde:	bf18      	it	ne
    8fe0:	ea90 0f01 	teqne	r0, r1
    8fe4:	bf58      	it	pl
    8fe6:	ebb2 0003 	subspl.w	r0, r2, r3
    8fea:	bf88      	it	hi
    8fec:	17c8      	asrhi	r0, r1, #31
    8fee:	bf38      	it	cc
    8ff0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
    8ff4:	bf18      	it	ne
    8ff6:	f040 0001 	orrne.w	r0, r0, #1
    8ffa:	4770      	bx	lr
    8ffc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    9000:	d102      	bne.n	9008 <__cmpsf2+0x4c>
    9002:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    9006:	d105      	bne.n	9014 <__cmpsf2+0x58>
    9008:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    900c:	d1e4      	bne.n	8fd8 <__cmpsf2+0x1c>
    900e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    9012:	d0e1      	beq.n	8fd8 <__cmpsf2+0x1c>
    9014:	f85d 0b04 	ldr.w	r0, [sp], #4
    9018:	4770      	bx	lr
    901a:	bf00      	nop

0000901c <__aeabi_cfrcmple>:
    901c:	4684      	mov	ip, r0
    901e:	4608      	mov	r0, r1
    9020:	4661      	mov	r1, ip
    9022:	e7ff      	b.n	9024 <__aeabi_cfcmpeq>

00009024 <__aeabi_cfcmpeq>:
    9024:	b50f      	push	{r0, r1, r2, r3, lr}
    9026:	f7ff ffc9 	bl	8fbc <__cmpsf2>
    902a:	2800      	cmp	r0, #0
    902c:	bf48      	it	mi
    902e:	f110 0f00 	cmnmi.w	r0, #0
    9032:	bd0f      	pop	{r0, r1, r2, r3, pc}

00009034 <__aeabi_fcmpeq>:
    9034:	f84d ed08 	str.w	lr, [sp, #-8]!
    9038:	f7ff fff4 	bl	9024 <__aeabi_cfcmpeq>
    903c:	bf0c      	ite	eq
    903e:	2001      	moveq	r0, #1
    9040:	2000      	movne	r0, #0
    9042:	f85d fb08 	ldr.w	pc, [sp], #8
    9046:	bf00      	nop

00009048 <__aeabi_fcmplt>:
    9048:	f84d ed08 	str.w	lr, [sp, #-8]!
    904c:	f7ff ffea 	bl	9024 <__aeabi_cfcmpeq>
    9050:	bf34      	ite	cc
    9052:	2001      	movcc	r0, #1
    9054:	2000      	movcs	r0, #0
    9056:	f85d fb08 	ldr.w	pc, [sp], #8
    905a:	bf00      	nop

0000905c <__aeabi_fcmple>:
    905c:	f84d ed08 	str.w	lr, [sp, #-8]!
    9060:	f7ff ffe0 	bl	9024 <__aeabi_cfcmpeq>
    9064:	bf94      	ite	ls
    9066:	2001      	movls	r0, #1
    9068:	2000      	movhi	r0, #0
    906a:	f85d fb08 	ldr.w	pc, [sp], #8
    906e:	bf00      	nop

00009070 <__aeabi_fcmpge>:
    9070:	f84d ed08 	str.w	lr, [sp, #-8]!
    9074:	f7ff ffd2 	bl	901c <__aeabi_cfrcmple>
    9078:	bf94      	ite	ls
    907a:	2001      	movls	r0, #1
    907c:	2000      	movhi	r0, #0
    907e:	f85d fb08 	ldr.w	pc, [sp], #8
    9082:	bf00      	nop

00009084 <__aeabi_fcmpgt>:
    9084:	f84d ed08 	str.w	lr, [sp, #-8]!
    9088:	f7ff ffc8 	bl	901c <__aeabi_cfrcmple>
    908c:	bf34      	ite	cc
    908e:	2001      	movcc	r0, #1
    9090:	2000      	movcs	r0, #0
    9092:	f85d fb08 	ldr.w	pc, [sp], #8
    9096:	bf00      	nop

00009098 <__aeabi_f2iz>:
    9098:	ea4f 0240 	mov.w	r2, r0, lsl #1
    909c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    90a0:	d30f      	bcc.n	90c2 <__aeabi_f2iz+0x2a>
    90a2:	f04f 039e 	mov.w	r3, #158	; 0x9e
    90a6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    90aa:	d90d      	bls.n	90c8 <__aeabi_f2iz+0x30>
    90ac:	ea4f 2300 	mov.w	r3, r0, lsl #8
    90b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    90b4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    90b8:	fa23 f002 	lsr.w	r0, r3, r2
    90bc:	bf18      	it	ne
    90be:	4240      	negne	r0, r0
    90c0:	4770      	bx	lr
    90c2:	f04f 0000 	mov.w	r0, #0
    90c6:	4770      	bx	lr
    90c8:	f112 0f61 	cmn.w	r2, #97	; 0x61
    90cc:	d101      	bne.n	90d2 <__aeabi_f2iz+0x3a>
    90ce:	0242      	lsls	r2, r0, #9
    90d0:	d105      	bne.n	90de <__aeabi_f2iz+0x46>
    90d2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    90d6:	bf08      	it	eq
    90d8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    90dc:	4770      	bx	lr
    90de:	f04f 0000 	mov.w	r0, #0
    90e2:	4770      	bx	lr

000090e4 <__aeabi_f2uiz>:
    90e4:	0042      	lsls	r2, r0, #1
    90e6:	d20e      	bcs.n	9106 <__aeabi_f2uiz+0x22>
    90e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    90ec:	d30b      	bcc.n	9106 <__aeabi_f2uiz+0x22>
    90ee:	f04f 039e 	mov.w	r3, #158	; 0x9e
    90f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    90f6:	d409      	bmi.n	910c <__aeabi_f2uiz+0x28>
    90f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
    90fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    9100:	fa23 f002 	lsr.w	r0, r3, r2
    9104:	4770      	bx	lr
    9106:	f04f 0000 	mov.w	r0, #0
    910a:	4770      	bx	lr
    910c:	f112 0f61 	cmn.w	r2, #97	; 0x61
    9110:	d101      	bne.n	9116 <__aeabi_f2uiz+0x32>
    9112:	0242      	lsls	r2, r0, #9
    9114:	d102      	bne.n	911c <__aeabi_f2uiz+0x38>
    9116:	f04f 30ff 	mov.w	r0, #4294967295
    911a:	4770      	bx	lr
    911c:	f04f 0000 	mov.w	r0, #0
    9120:	4770      	bx	lr
    9122:	bf00      	nop
    9124:	31300020 	.word	0x31300020
    9128:	35343332 	.word	0x35343332
    912c:	39383736 	.word	0x39383736
    9130:	64636261 	.word	0x64636261
    9134:	45006665 	.word	0x45006665
    9138:	524f5252 	.word	0x524f5252
    913c:	00000000 	.word	0x00000000

00009140 <g_psDaysToMonth>:
    9140:	001f0000 005a003b 00970078 00d400b5     ....;.Z.x.......
    9150:	011100f3 014e0130                       ....0.N.

00009158 <C.1.2544>:
    9158:	aaaaaaaa aaaaaaaa aaaaaaaa aaaaaaaa     ................
    9168:	00000000 61726150 7274656d 72702079     ....Parametry pr
    9178:	6172676f 6e20756d 64252072 000a203a     ogramu nr %d: ..
    9188:	617a432d 636f4473 756b7369 65747357     -CzasDociskuWste
    9198:	67656e70 2020206f 20202020 6425203d     pnego       = %d
    91a8:	2d000a20 64617250 7a72675a 6e617765      ..-PradZgrzewan
    91b8:	20206169 20202020 20202020 3d202020     ia             =
    91c8:	20642520 432d000a 5a73617a 657a7267      %d ..-CzasZgrze
    91d8:	696e6177 20202061 20202020 20202020     wania           
    91e8:	203d2020 0a206425 61502d00 50617a75       = %d ..-PauzaP
    91f8:	7267646f 6177657a 4b61696e 6f636e6f     odgrzewaniaKonco
    9208:	6f676577 25203d20 000a2064 6172502d     wego = %d ..-Pra
    9218:	646f5064 657a7267 696e6177 6e6f4b61     dPodgrzewaniaKon
    9228:	65776f63 20206f67 6425203d 0a000a20     cowego  = %d ...
    9238:	202a2a2a 52415453 52502054 4152474f     *** START PROGRA
    9248:	2a20554d 0a202a2a 6f6c4300 20206b63     MU *** ..Clock  
    9258:	20202020 3125203d 5b206430 0a5d7a48         = %10d [Hz].
    9268:	616c4600 69536873 2020657a 3125203d     .FlashSize  = %1
    9278:	5b206430 65747962 000a5d73 4d415253     0d [bytes]..SRAM
    9288:	657a6953 3d202020 30312520 625b2064     Size   = %10d [b
    9298:	73657479 52000a5d 74657365 73756143     ytes]..ResetCaus
    92a8:	203d2065 64303125 44000a20 63697665     e = %10d ..Devic
    92b8:	64492065 203d2030 30252020 0a207838     e Id0 =   %08x .
    92c8:	76654400 20656369 20316449 2020203d     .Device Id1 =   
    92d8:	78383025 42000a20 4320524f 72746e6f     %08x ..BOR Contr
    92e8:	203d202e 30252020 0a207838 7a695300     . =   %08x ..Siz
    92f8:	20666f65 67616d69 3d202065 20642520     eof image  = %d 
    9308:	6953000a 666f657a 72617020 20202020     ..Sizeof par    
    9318:	6425203d 4d000a20 206e6961 706f6f4c     = %d ..Main Loop
    9328:	61747320 64657472 0a2e2e2e 20755400      started.....Tu 
    9338:	54004350 74732075 776f7265 7a63696e     PC.Tu sterownicz
    9348:	000a6b65 6b636170 64613e2d 73657264     ek..pack->addres
    9358:	6f6c5f73 20202020 203d2020 0a206425     s_lo      = %d .
    9368:	63617000 623e2d6b 5f657479 6e756f63     .pack->byte_coun
    9378:	20202074 3d202020 20642520 6170000a     t      = %d ..pa
    9388:	3e2d6b63 5f637263 706d6f63 64657475     ck->crc_computed
    9398:	20202020 6425203d 70000a20 2d6b6361         = %d ..pack-
    93a8:	6372633e 7272655f 756f635f 7265746e     >crc_err_counter
    93b8:	25203d20 000a2064 6b636170 72633e2d      = %d ..pack->cr
    93c8:	6f6c5f63 20202020 20202020 203d2020     c_lo          = 
    93d8:	0a206425 63617000 633e2d6b 6f5f6372     %d ..pack->crc_o
    93e8:	6f635f6b 65746e75 3d202072 20642520     k_counter  = %d 
    93f8:	6170000a 3e2d6b63 5f637263 65636572     ..pack->crc_rece
    9408:	64657669 20202020 6425203d 70000a20     ived    = %d ..p
    9418:	2d6b6361 6e75663e 20202063 20202020     ack->func       
    9428:	20202020 25203d20 000a2064 6b636170          = %d ..pack
    9438:	64693e2d 20202020 20202020 20202020     ->id            
    9448:	203d2020 0a206425 63617000 6c3e2d6b       = %d ..pack->l
    9458:	20206e65 20202020 20202020 3d202020     en             =
    9468:	20642520 6170000a 3e2d6b63 6d6e656c      %d ..pack->lenm
    9478:	20202020 20202020 20202020 6425203d                 = %d
    9488:	70000a20 2d6b6361 6175713e 7469746e      ..pack->quantit
    9498:	20202079 20202020 25203d20 000a2064     y        = %d ..
    94a8:	6b636170 75713e2d 69746e61 6c5f7974     pack->quantity_l
    94b8:	2020206f 203d2020 0a206425 63617000     o     = %d ..pac
    94c8:	733e2d6b 74726174 6464615f 73736572     k->start_address
    94d8:	3d202020 20642520 6170000a 3e2d6b63        = %d ..pack->
    94e8:	74617473 20207375 20202020 20202020     status          
    94f8:	6425203d 0a000a20 44746e49 75616665     = %d ...IntDefau
    9508:	4920746c 0a215253 61460a00 20746c75     lt ISR!...Fault 
    9518:	21525349 4e0a000a 4920494d 0a215253     ISR!...NMI ISR!.
    9528:	00000000                                ....

0000952c <g_pulGPIOBaseAddrs>:
    952c:	40004000 40058000 40005000 40059000     .@.@...@.P.@...@
    953c:	40006000 4005a000 40007000 4005b000     .`.@...@.p.@...@
    954c:	40024000 4005c000 40025000 4005d000     .@.@...@.P.@...@
    955c:	40026000 4005e000 40027000 4005f000     .`.@...@.p.@...@
    956c:	4003d000 40060000                       ...@...@

00009574 <g_pulPriority>:
    9574:	00000700 00000600 00000500 00000400     ................
    9584:	00000300 00000200 00000100 00000000     ................

00009594 <g_pulRegs>:
    9594:	00000000 e000ed18 e000ed1c e000ed20     ............ ...
    95a4:	e000e400 e000e404 e000e408 e000e40c     ................
    95b4:	e000e410 e000e414 e000e418 e000e41c     ................
    95c4:	e000e420 e000e424 e000e428 e000e42c      ...$...(...,...
    95d4:	e000e430 e000e434                       0...4...

000095dc <g_pulDCRegs>:
    95dc:	400fe010 400fe014 400fe01c 400fe010     ...@...@...@...@

000095ec <g_pulSRCRRegs>:
    95ec:	400fe040 400fe044 400fe048              @..@D..@H..@

000095f8 <g_pulRCGCRegs>:
    95f8:	400fe100 400fe104 400fe108              ...@...@...@

00009604 <g_pulSCGCRegs>:
    9604:	400fe110 400fe114 400fe118              ...@...@...@

00009610 <g_pulDCGCRegs>:
    9610:	400fe120 400fe124 400fe128               ..@$..@(..@

0000961c <g_pulXtals>:
    961c:	000f4240 001c2000 001e8480 00258000     @B... ........%.
    962c:	00369e99 00384000 003d0900 003e8000     ..6..@8...=...>.
    963c:	004b0000 004c4b40 004e2000 005b8d80     ..K.@KL.. N...[.
    964c:	005dc000 00708000 007a1200 007d0000     ..]...p...z...}.
    965c:	00989680 00b71b00 00bb8000 00cee8c0     ................
    966c:	00da7a64 00f42400 00fa0000              dz...$......
