#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 14 17:30:41 2018
# Process ID: 31088
# Current directory: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex
# Command line: vivado.exe -notrace -source d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# Log file: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/vivado.log
# Journal file: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.USE_MIN_POWER {true} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.JITTER_SEL {No_Jitter} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.500} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.125} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.5} CONFIG.CLKOUT1_JITTER {179.935} CONFIG.CLKOUT1_PHASE_ERROR {150.329}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 16 clk_wiz_0_synth_1
export_simulation -of_objects [get_files d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
close_design
synth_design -rtl -name rtl_1
refresh_design
set_property package_pin "" [get_ports [list  init_calib_complete]]
place_ports sys_clk_i L19
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk_i]]
place_ports sys_rst M16
place_ports init_calib_complete J16
set_property IOSTANDARD LVCMOS33 [get_ports [list init_calib_complete]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
place_ports tg_compare_error K16
set_property IOSTANDARD LVCMOS33 [get_ports [list tg_compare_error]]
reset_run synth_1
set_property target_constrs_file d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
