Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar  5 14:12:07 2023
| Host         : Guillaume running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sn_network_top_wrapper_timing_summary_routed.rpt -pb sn_network_top_wrapper_timing_summary_routed.pb -rpx sn_network_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sn_network_top_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.171        0.000                      0                 1247        0.082        0.000                      0                 1247        1.100        0.000                       0                   471  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in1_p             {0.000 2.500}        5.000           200.000         
  clk_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_clk_wiz_0             7.171        0.000                      0                 1247        0.082        0.000                      0                 1247        9.600        0.000                       0                   467  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_clk_wiz_0                           
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_clk_wiz_0       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_clk_wiz_0
  To Clock:  clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.806ns  (logic 6.611ns (51.623%)  route 6.195ns (48.377%))
  Logic Levels:           25  (CARRY4=13 DSP48E1=1 LUT2=4 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 18.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.617    -1.867    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDSE (Prop_fdse_C_Q)         0.259    -1.608 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/Q
                         net (fo=30, routed)          0.557    -1.051    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg_n_0_[17]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[23]_P[5])
                                                      2.737     1.686 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq/P[5]
                         net (fo=2, routed)           0.733     2.420    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_n_100
    SLICE_X22Y99         LUT3 (Prop_lut3_I0_O)        0.047     2.467 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0/O
                         net (fo=2, routed)           0.279     2.746    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0_n_0
    SLICE_X22Y99         LUT4 (Prop_lut4_I3_O)        0.134     2.880 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0/O
                         net (fo=1, routed)           0.000     2.880    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0_n_0
    SLICE_X22Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     3.188 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_10__0/O[3]
                         net (fo=2, routed)           0.437     3.625    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_x_const[3]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.130     3.755 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0/O
                         net (fo=2, routed)           0.579     4.334    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0_n_0
    SLICE_X27Y100        LUT4 (Prop_lut4_I3_O)        0.135     4.469 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0/O
                         net (fo=1, routed)           0.000     4.469    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.728 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     4.728    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.877 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_7__0/O[3]
                         net (fo=2, routed)           0.377     5.254    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.vu_contrib[11]
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.120     5.374 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0/O
                         net (fo=1, routed)           0.000     5.374    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.620 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     5.620    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.785 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_15/O[1]
                         net (fo=1, routed)           0.457     6.242    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_nxt_nomux0[14]
    SLICE_X24Y102        LUT2 (Prop_lut2_I1_O)        0.125     6.367 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.550 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.550    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.662 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2/O[2]
                         net (fo=15, routed)          0.663     7.325    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2_n_5
    SLICE_X26Y105        LUT2 (Prop_lut2_I1_O)        0.135     7.460 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0/O
                         net (fo=2, routed)           0.252     7.712    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.134     7.846 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0/O
                         net (fo=2, routed)           0.489     8.335    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0_n_0
    SLICE_X25Y102        LUT6 (Prop_lut6_I0_O)        0.043     8.378 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0/O
                         net (fo=1, routed)           0.000     8.378    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.645 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.645    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0_n_0
    SLICE_X25Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.811 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0/O[1]
                         net (fo=4, routed)           0.551     9.362    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0_n_6
    SLICE_X23Y99         LUT2 (Prop_lut2_I1_O)        0.123     9.485 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0/O
                         net (fo=1, routed)           0.000     9.485    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0_n_0
    SLICE_X23Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.678 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.679    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0_n_0
    SLICE_X23Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.732 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_6__0/CO[3]
                         net (fo=11, routed)          0.819    10.551    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[11]_19[0]
    SLICE_X26Y102        LUT4 (Prop_lut4_I2_O)        0.043    10.594 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_5__0/O
                         net (fo=1, routed)           0.000    10.594    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_5__0_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    10.774 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.774    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__0_n_0
    SLICE_X26Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.939 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.939    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[17]_1[1]
    SLICE_X26Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.479    18.731    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X26Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[17]/C
                         clock pessimism             -0.623    18.108    
                         clock uncertainty           -0.074    18.034    
    SLICE_X26Y103        FDSE (Setup_fdse_C_D)        0.076    18.110    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[17]
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.749ns  (logic 6.554ns (51.406%)  route 6.195ns (48.594%))
  Logic Levels:           25  (CARRY4=13 DSP48E1=1 LUT2=4 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 18.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.617    -1.867    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDSE (Prop_fdse_C_Q)         0.259    -1.608 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/Q
                         net (fo=30, routed)          0.557    -1.051    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg_n_0_[17]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[23]_P[5])
                                                      2.737     1.686 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq/P[5]
                         net (fo=2, routed)           0.733     2.420    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_n_100
    SLICE_X22Y99         LUT3 (Prop_lut3_I0_O)        0.047     2.467 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0/O
                         net (fo=2, routed)           0.279     2.746    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0_n_0
    SLICE_X22Y99         LUT4 (Prop_lut4_I3_O)        0.134     2.880 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0/O
                         net (fo=1, routed)           0.000     2.880    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0_n_0
    SLICE_X22Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     3.188 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_10__0/O[3]
                         net (fo=2, routed)           0.437     3.625    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_x_const[3]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.130     3.755 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0/O
                         net (fo=2, routed)           0.579     4.334    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0_n_0
    SLICE_X27Y100        LUT4 (Prop_lut4_I3_O)        0.135     4.469 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0/O
                         net (fo=1, routed)           0.000     4.469    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.728 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     4.728    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.877 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_7__0/O[3]
                         net (fo=2, routed)           0.377     5.254    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.vu_contrib[11]
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.120     5.374 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0/O
                         net (fo=1, routed)           0.000     5.374    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.620 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     5.620    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.785 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_15/O[1]
                         net (fo=1, routed)           0.457     6.242    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_nxt_nomux0[14]
    SLICE_X24Y102        LUT2 (Prop_lut2_I1_O)        0.125     6.367 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.550 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.550    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.662 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2/O[2]
                         net (fo=15, routed)          0.663     7.325    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2_n_5
    SLICE_X26Y105        LUT2 (Prop_lut2_I1_O)        0.135     7.460 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0/O
                         net (fo=2, routed)           0.252     7.712    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.134     7.846 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0/O
                         net (fo=2, routed)           0.489     8.335    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0_n_0
    SLICE_X25Y102        LUT6 (Prop_lut6_I0_O)        0.043     8.378 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0/O
                         net (fo=1, routed)           0.000     8.378    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.645 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.645    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0_n_0
    SLICE_X25Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.811 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0/O[1]
                         net (fo=4, routed)           0.551     9.362    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0_n_6
    SLICE_X23Y99         LUT2 (Prop_lut2_I1_O)        0.123     9.485 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0/O
                         net (fo=1, routed)           0.000     9.485    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0_n_0
    SLICE_X23Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.678 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.679    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0_n_0
    SLICE_X23Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.732 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_6__0/CO[3]
                         net (fo=11, routed)          0.819    10.551    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[11]_19[0]
    SLICE_X26Y102        LUT4 (Prop_lut4_I2_O)        0.043    10.594 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_5__0/O
                         net (fo=1, routed)           0.000    10.594    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_5__0_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    10.774 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.774    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__0_n_0
    SLICE_X26Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.882 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.882    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[17]_1[0]
    SLICE_X26Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.479    18.731    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X26Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[16]/C
                         clock pessimism             -0.623    18.108    
                         clock uncertainty           -0.074    18.034    
    SLICE_X26Y103        FDSE (Setup_fdse_C_D)        0.076    18.110    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[16]
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.664ns  (logic 6.417ns (50.670%)  route 6.247ns (49.330%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 18.895 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.703ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.781    -1.703    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/CLK
    SLICE_X25Y84         FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.480 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[5]/Q
                         net (fo=7, routed)           0.676    -0.804    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg_n_0_[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      2.737     1.933 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_sq/P[10]
                         net (fo=6, routed)           0.827     2.760    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_sq_n_95
    SLICE_X24Y84         LUT3 (Prop_lut3_I0_O)        0.047     2.807 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_21__1/O
                         net (fo=2, routed)           0.317     3.124    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_21__1_n_0
    SLICE_X24Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     3.498 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[7]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     3.498    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[7]_i_15__1_n_0
    SLICE_X24Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.663 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_66__1/O[1]
                         net (fo=2, routed)           0.463     4.126    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_sq_x_const[9]
    SLICE_X23Y86         LUT3 (Prop_lut3_I0_O)        0.136     4.262 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_13__1/O
                         net (fo=2, routed)           0.229     4.491    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_13__1_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291     4.782 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     4.782    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_7__1_n_0
    SLICE_X23Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.893 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_29__0/O[0]
                         net (fo=2, routed)           0.446     5.340    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.vu_contrib[12]
    SLICE_X27Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.464 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_10__1/O
                         net (fo=1, routed)           0.000     5.464    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_10__1_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.731 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.731    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_6__1_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.784 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.784    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_15__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.895 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_4__1/O[0]
                         net (fo=4, routed)           0.546     6.441    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_nxt_nomux0[17]
    SLICE_X25Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_8__1/O
                         net (fo=1, routed)           0.000     6.565    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_8__1_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.832 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.832    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_2__0_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.943 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_11__0/O[0]
                         net (fo=20, routed)          0.694     7.637    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/spiking10
    SLICE_X20Y86         LUT2 (Prop_lut2_I0_O)        0.128     7.765 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_21__1/O
                         net (fo=2, routed)           0.343     8.108    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_21__1_n_0
    SLICE_X20Y87         LUT6 (Prop_lut6_I3_O)        0.134     8.242 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_17__1/O
                         net (fo=3, routed)           0.378     8.620    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_17__1_n_0
    SLICE_X20Y87         LUT6 (Prop_lut6_I0_O)        0.043     8.663 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_12__1/O
                         net (fo=1, routed)           0.110     8.773    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_12__1_n_0
    SLICE_X21Y87         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.035 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[8]_i_7__1/O[2]
                         net (fo=5, routed)           0.617     9.652    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_xcmu_x_const0[8]
    SLICE_X22Y81         LUT2 (Prop_lut2_I1_O)        0.122     9.774 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_9__1/O
                         net (fo=1, routed)           0.000     9.774    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_9__1_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.957 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[8]_i_6__1/CO[3]
                         net (fo=11, routed)          0.600    10.557    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[11]_7[0]
    SLICE_X23Y82         LUT4 (Prop_lut4_I2_O)        0.043    10.600 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_6__1/O
                         net (fo=1, routed)           0.000    10.600    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_6__1_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.795 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__1_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.961 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    10.961    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]_0[1]
    SLICE_X23Y83         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.643    18.895    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/CLK
    SLICE_X23Y83         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]/C
                         clock pessimism             -0.646    18.249    
                         clock uncertainty           -0.074    18.175    
    SLICE_X23Y83         FDSE (Setup_fdse_C_D)        0.049    18.224    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]
  -------------------------------------------------------------------
                         required time                         18.224    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.609ns  (logic 6.362ns (50.455%)  route 6.247ns (49.545%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 18.895 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.703ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.781    -1.703    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/CLK
    SLICE_X25Y84         FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.480 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[5]/Q
                         net (fo=7, routed)           0.676    -0.804    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg_n_0_[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      2.737     1.933 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_sq/P[10]
                         net (fo=6, routed)           0.827     2.760    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_sq_n_95
    SLICE_X24Y84         LUT3 (Prop_lut3_I0_O)        0.047     2.807 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_21__1/O
                         net (fo=2, routed)           0.317     3.124    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_21__1_n_0
    SLICE_X24Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     3.498 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[7]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     3.498    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[7]_i_15__1_n_0
    SLICE_X24Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.663 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_66__1/O[1]
                         net (fo=2, routed)           0.463     4.126    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_sq_x_const[9]
    SLICE_X23Y86         LUT3 (Prop_lut3_I0_O)        0.136     4.262 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_13__1/O
                         net (fo=2, routed)           0.229     4.491    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_13__1_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291     4.782 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     4.782    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_7__1_n_0
    SLICE_X23Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.893 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_29__0/O[0]
                         net (fo=2, routed)           0.446     5.340    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.vu_contrib[12]
    SLICE_X27Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.464 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_10__1/O
                         net (fo=1, routed)           0.000     5.464    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_10__1_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.731 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.731    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_6__1_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.784 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.784    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_15__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.895 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_4__1/O[0]
                         net (fo=4, routed)           0.546     6.441    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_nxt_nomux0[17]
    SLICE_X25Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_8__1/O
                         net (fo=1, routed)           0.000     6.565    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_8__1_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.832 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.832    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_2__0_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.943 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_11__0/O[0]
                         net (fo=20, routed)          0.694     7.637    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/spiking10
    SLICE_X20Y86         LUT2 (Prop_lut2_I0_O)        0.128     7.765 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_21__1/O
                         net (fo=2, routed)           0.343     8.108    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_21__1_n_0
    SLICE_X20Y87         LUT6 (Prop_lut6_I3_O)        0.134     8.242 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_17__1/O
                         net (fo=3, routed)           0.378     8.620    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_17__1_n_0
    SLICE_X20Y87         LUT6 (Prop_lut6_I0_O)        0.043     8.663 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_12__1/O
                         net (fo=1, routed)           0.110     8.773    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_12__1_n_0
    SLICE_X21Y87         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.035 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[8]_i_7__1/O[2]
                         net (fo=5, routed)           0.617     9.652    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_xcmu_x_const0[8]
    SLICE_X22Y81         LUT2 (Prop_lut2_I1_O)        0.122     9.774 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_9__1/O
                         net (fo=1, routed)           0.000     9.774    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_9__1_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.957 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[8]_i_6__1/CO[3]
                         net (fo=11, routed)          0.600    10.557    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[11]_7[0]
    SLICE_X23Y82         LUT4 (Prop_lut4_I2_O)        0.043    10.600 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_6__1/O
                         net (fo=1, routed)           0.000    10.600    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_6__1_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.795 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__1_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.906 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    10.906    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]_0[0]
    SLICE_X23Y83         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.643    18.895    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/CLK
    SLICE_X23Y83         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[16]/C
                         clock pessimism             -0.646    18.249    
                         clock uncertainty           -0.074    18.175    
    SLICE_X23Y83         FDSE (Setup_fdse_C_D)        0.049    18.224    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[16]
  -------------------------------------------------------------------
                         required time                         18.224    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.614ns  (logic 6.316ns (50.072%)  route 6.298ns (49.928%))
  Logic Levels:           25  (CARRY4=13 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 18.893 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.698ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.786    -1.698    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/CLK
    SLICE_X34Y96         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDSE (Prop_fdse_C_Q)         0.259    -1.439 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[17]/Q
                         net (fo=30, routed)          0.660    -0.779    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg_n_0_[17]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[25]_P[11])
                                                      2.737     1.958 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_sq/P[11]
                         net (fo=6, routed)           0.710     2.668    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_sq_n_94
    SLICE_X33Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.711 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[3]_i_16/O
                         net (fo=2, routed)           0.459     3.170    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[3]_i_16_n_0
    SLICE_X32Y89         LUT4 (Prop_lut4_I3_O)        0.043     3.213 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[3]_i_19/O
                         net (fo=1, routed)           0.000     3.213    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[3]_i_19_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172     3.385 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[3]_i_10/O[3]
                         net (fo=2, routed)           0.497     3.882    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_sq_x_const[3]
    SLICE_X35Y88         LUT3 (Prop_lut3_I0_O)        0.130     4.012 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[7]_i_10/O
                         net (fo=2, routed)           0.347     4.359    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[7]_i_10_n_0
    SLICE_X35Y89         LUT4 (Prop_lut4_I3_O)        0.135     4.494 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[7]_i_14/O
                         net (fo=1, routed)           0.000     4.494    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[7]_i_14_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.753 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.753    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[7]_i_6_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.864 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[15]_i_7/O[0]
                         net (fo=2, routed)           0.512     5.376    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.vu_contrib[8]
    SLICE_X35Y94         LUT2 (Prop_lut2_I0_O)        0.124     5.500 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[11]_i_9/O
                         net (fo=1, routed)           0.000     5.500    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[11]_i_9_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.767 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.767    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[11]_i_6_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.820 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.820    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[15]_i_6_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.873 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.873    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[17]_i_17_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.984 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[17]_i_6/O[0]
                         net (fo=4, routed)           0.458     6.442    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_nxt_nomux0[17]
    SLICE_X34Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.566 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[17]_i_10/O
                         net (fo=1, routed)           0.000     6.566    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v[17]_i_10_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.844 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[17]_i_3/O[2]
                         net (fo=15, routed)          0.800     7.643    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.v_reg[17]_i_3_n_5
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.127     7.770 f  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u[4]_i_22/O
                         net (fo=2, routed)           0.439     8.209    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u[4]_i_22_n_0
    SLICE_X39Y92         LUT5 (Prop_lut5_I3_O)        0.043     8.252 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u[4]_i_14/O
                         net (fo=2, routed)           0.366     8.617    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u[4]_i_14_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.043     8.660 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u[4]_i_18/O
                         net (fo=1, routed)           0.000     8.660    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u[4]_i_18_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.916 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.916    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[4]_i_7_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.081 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[8]_i_7/O[1]
                         net (fo=4, routed)           0.536     9.617    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[8]_i_7_n_6
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.125     9.742 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u[8]_i_10/O
                         net (fo=1, routed)           0.000     9.742    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u[8]_i_10_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.009 r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[8]_i_6/CO[3]
                         net (fo=11, routed)          0.516    10.525    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[11]_20[0]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.043    10.568 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_6/O
                         net (fo=1, routed)           0.000    10.568    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_6_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.751 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.751    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.916 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.916    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[17]_0[1]
    SLICE_X36Y93         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.641    18.893    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/CLK
    SLICE_X36Y93         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[17]/C
                         clock pessimism             -0.646    18.247    
                         clock uncertainty           -0.074    18.173    
    SLICE_X36Y93         FDSE (Setup_fdse_C_D)        0.076    18.249    gen_dut_cfg.network_DUT/network_i/genblk1[1].gen_in_neurons.neuron_input_i/gen_izh.u_reg[17]
  -------------------------------------------------------------------
                         required time                         18.249    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.641ns  (logic 6.574ns (52.004%)  route 6.067ns (47.996%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=4 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 18.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.617    -1.867    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDSE (Prop_fdse_C_Q)         0.259    -1.608 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/Q
                         net (fo=30, routed)          0.557    -1.051    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg_n_0_[17]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[23]_P[5])
                                                      2.737     1.686 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq/P[5]
                         net (fo=2, routed)           0.733     2.420    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_n_100
    SLICE_X22Y99         LUT3 (Prop_lut3_I0_O)        0.047     2.467 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0/O
                         net (fo=2, routed)           0.279     2.746    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0_n_0
    SLICE_X22Y99         LUT4 (Prop_lut4_I3_O)        0.134     2.880 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0/O
                         net (fo=1, routed)           0.000     2.880    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0_n_0
    SLICE_X22Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     3.188 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_10__0/O[3]
                         net (fo=2, routed)           0.437     3.625    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_x_const[3]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.130     3.755 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0/O
                         net (fo=2, routed)           0.579     4.334    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0_n_0
    SLICE_X27Y100        LUT4 (Prop_lut4_I3_O)        0.135     4.469 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0/O
                         net (fo=1, routed)           0.000     4.469    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.728 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     4.728    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.877 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_7__0/O[3]
                         net (fo=2, routed)           0.377     5.254    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.vu_contrib[11]
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.120     5.374 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0/O
                         net (fo=1, routed)           0.000     5.374    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.620 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     5.620    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.785 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_15/O[1]
                         net (fo=1, routed)           0.457     6.242    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_nxt_nomux0[14]
    SLICE_X24Y102        LUT2 (Prop_lut2_I1_O)        0.125     6.367 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.550 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.550    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.662 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2/O[2]
                         net (fo=15, routed)          0.663     7.325    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2_n_5
    SLICE_X26Y105        LUT2 (Prop_lut2_I1_O)        0.135     7.460 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0/O
                         net (fo=2, routed)           0.252     7.712    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.134     7.846 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0/O
                         net (fo=2, routed)           0.489     8.335    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0_n_0
    SLICE_X25Y102        LUT6 (Prop_lut6_I0_O)        0.043     8.378 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0/O
                         net (fo=1, routed)           0.000     8.378    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.645 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.645    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0_n_0
    SLICE_X25Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.811 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0/O[1]
                         net (fo=4, routed)           0.551     9.362    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0_n_6
    SLICE_X23Y99         LUT2 (Prop_lut2_I1_O)        0.123     9.485 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0/O
                         net (fo=1, routed)           0.000     9.485    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0_n_0
    SLICE_X23Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.678 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.679    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0_n_0
    SLICE_X23Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.732 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_6__0/CO[3]
                         net (fo=11, routed)          0.691    10.423    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[11]_19[0]
    SLICE_X26Y102        LUT4 (Prop_lut4_I2_O)        0.043    10.466 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_7__0/O
                         net (fo=1, routed)           0.000    10.466    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_7__0_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    10.774 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.774    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/O[3]
    SLICE_X26Y102        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.479    18.731    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X26Y102        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[15]/C
                         clock pessimism             -0.623    18.108    
                         clock uncertainty           -0.074    18.034    
    SLICE_X26Y102        FDSE (Setup_fdse_C_D)        0.076    18.110    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[15]
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 6.544ns (51.890%)  route 6.067ns (48.110%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=4 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 18.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.617    -1.867    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDSE (Prop_fdse_C_Q)         0.259    -1.608 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/Q
                         net (fo=30, routed)          0.557    -1.051    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg_n_0_[17]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[23]_P[5])
                                                      2.737     1.686 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq/P[5]
                         net (fo=2, routed)           0.733     2.420    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_n_100
    SLICE_X22Y99         LUT3 (Prop_lut3_I0_O)        0.047     2.467 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0/O
                         net (fo=2, routed)           0.279     2.746    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0_n_0
    SLICE_X22Y99         LUT4 (Prop_lut4_I3_O)        0.134     2.880 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0/O
                         net (fo=1, routed)           0.000     2.880    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0_n_0
    SLICE_X22Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     3.188 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_10__0/O[3]
                         net (fo=2, routed)           0.437     3.625    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_x_const[3]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.130     3.755 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0/O
                         net (fo=2, routed)           0.579     4.334    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0_n_0
    SLICE_X27Y100        LUT4 (Prop_lut4_I3_O)        0.135     4.469 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0/O
                         net (fo=1, routed)           0.000     4.469    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.728 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     4.728    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.877 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_7__0/O[3]
                         net (fo=2, routed)           0.377     5.254    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.vu_contrib[11]
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.120     5.374 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0/O
                         net (fo=1, routed)           0.000     5.374    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.620 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     5.620    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.785 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_15/O[1]
                         net (fo=1, routed)           0.457     6.242    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_nxt_nomux0[14]
    SLICE_X24Y102        LUT2 (Prop_lut2_I1_O)        0.125     6.367 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.550 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.550    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.662 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2/O[2]
                         net (fo=15, routed)          0.663     7.325    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2_n_5
    SLICE_X26Y105        LUT2 (Prop_lut2_I1_O)        0.135     7.460 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0/O
                         net (fo=2, routed)           0.252     7.712    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.134     7.846 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0/O
                         net (fo=2, routed)           0.489     8.335    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0_n_0
    SLICE_X25Y102        LUT6 (Prop_lut6_I0_O)        0.043     8.378 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0/O
                         net (fo=1, routed)           0.000     8.378    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.645 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.645    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0_n_0
    SLICE_X25Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.811 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0/O[1]
                         net (fo=4, routed)           0.551     9.362    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0_n_6
    SLICE_X23Y99         LUT2 (Prop_lut2_I1_O)        0.123     9.485 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0/O
                         net (fo=1, routed)           0.000     9.485    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0_n_0
    SLICE_X23Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.678 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.679    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0_n_0
    SLICE_X23Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.732 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_6__0/CO[3]
                         net (fo=11, routed)          0.691    10.423    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[11]_19[0]
    SLICE_X26Y102        LUT4 (Prop_lut4_I2_O)        0.043    10.466 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_7__0/O
                         net (fo=1, routed)           0.000    10.466    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[12]_i_7__0_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    10.744 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.744    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/O[2]
    SLICE_X26Y102        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.479    18.731    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X26Y102        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[14]/C
                         clock pessimism             -0.623    18.108    
                         clock uncertainty           -0.074    18.034    
    SLICE_X26Y102        FDRE (Setup_fdre_C_D)        0.076    18.110    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[14]
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.609ns  (logic 6.816ns (54.058%)  route 5.793ns (45.942%))
  Logic Levels:           25  (CARRY4=13 DSP48E1=1 LUT2=4 LUT3=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 18.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.867ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.617    -1.867    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDSE (Prop_fdse_C_Q)         0.259    -1.608 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]/Q
                         net (fo=30, routed)          0.557    -1.051    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg_n_0_[17]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[23]_P[5])
                                                      2.737     1.686 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq/P[5]
                         net (fo=2, routed)           0.733     2.420    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_n_100
    SLICE_X22Y99         LUT3 (Prop_lut3_I0_O)        0.047     2.467 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0/O
                         net (fo=2, routed)           0.279     2.746    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_17__0_n_0
    SLICE_X22Y99         LUT4 (Prop_lut4_I3_O)        0.134     2.880 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0/O
                         net (fo=1, routed)           0.000     2.880    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[3]_i_20__0_n_0
    SLICE_X22Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     3.188 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_10__0/O[3]
                         net (fo=2, routed)           0.437     3.625    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_sq_x_const[3]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.130     3.755 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0/O
                         net (fo=2, routed)           0.579     4.334    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_10__0_n_0
    SLICE_X27Y100        LUT4 (Prop_lut4_I3_O)        0.135     4.469 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0/O
                         net (fo=1, routed)           0.000     4.469    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[7]_i_14__0_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.728 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     4.728    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_6__0_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.877 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_7__0/O[3]
                         net (fo=2, routed)           0.377     5.254    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.vu_contrib[11]
    SLICE_X28Y102        LUT2 (Prop_lut2_I0_O)        0.120     5.374 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0/O
                         net (fo=1, routed)           0.000     5.374    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_11__0_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.620 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     5.620    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_6__0_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.785 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_15/O[1]
                         net (fo=1, routed)           0.457     6.242    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_nxt_nomux0[14]
    SLICE_X24Y102        LUT2 (Prop_lut2_I1_O)        0.125     6.367 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0/O
                         net (fo=1, routed)           0.000     6.367    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v[15]_i_3__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.550 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.550    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[15]_i_1__0_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.662 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2/O[2]
                         net (fo=15, routed)          0.663     7.325    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[17]_i_2_n_5
    SLICE_X26Y105        LUT2 (Prop_lut2_I1_O)        0.135     7.460 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0/O
                         net (fo=2, routed)           0.252     7.712    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_20__0_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.134     7.846 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0/O
                         net (fo=2, routed)           0.489     8.335    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_14__0_n_0
    SLICE_X25Y102        LUT6 (Prop_lut6_I0_O)        0.043     8.378 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0/O
                         net (fo=1, routed)           0.000     8.378    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_18__0_n_0
    SLICE_X25Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.645 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     8.645    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_7__0_n_0
    SLICE_X25Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.811 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0/O[1]
                         net (fo=4, routed)           0.551     9.362    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_7__0_n_6
    SLICE_X23Y99         LUT2 (Prop_lut2_I1_O)        0.123     9.485 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0/O
                         net (fo=1, routed)           0.000     9.485    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u[4]_i_8__0_n_0
    SLICE_X23Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.678 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     9.679    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_6__0_n_0
    SLICE_X23Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.790 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_6__0/O[0]
                         net (fo=1, routed)           0.417    10.206    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.v_xcmu_x_const_4[8]
    SLICE_X26Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.330 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[8]_i_5__0/O
                         net (fo=1, routed)           0.000    10.330    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[11]_2[0]
    SLICE_X26Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.576 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.576    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[15]_19[0]
    SLICE_X26Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.741 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.741    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/O[1]
    SLICE_X26Y102        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.479    18.731    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X26Y102        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[13]/C
                         clock pessimism             -0.623    18.108    
                         clock uncertainty           -0.074    18.034    
    SLICE_X26Y102        FDSE (Setup_fdse_C_D)        0.076    18.110    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[13]
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.608ns  (logic 6.780ns (53.775%)  route 5.828ns (46.225%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 18.902 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.693ns
    Clock Pessimism Removal (CPR):    -0.620ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.791    -1.693    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/CLK
    SLICE_X21Y95         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDSE (Prop_fdse_C_Q)         0.223    -1.470 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]/Q
                         net (fo=30, routed)          0.699    -0.772    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg_n_0_[17]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[21]_P[12])
                                                      2.737     1.965 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_sq/P[12]
                         net (fo=6, routed)           0.637     2.602    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_sq_n_93
    SLICE_X22Y92         LUT3 (Prop_lut3_I2_O)        0.046     2.648 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[3]_i_15__2/O
                         net (fo=2, routed)           0.378     3.026    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[3]_i_15__2_n_0
    SLICE_X22Y92         LUT4 (Prop_lut4_I3_O)        0.132     3.158 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[3]_i_18__2/O
                         net (fo=1, routed)           0.000     3.158    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[3]_i_18__2_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.338 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     3.338    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[3]_i_10__2_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.446 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[7]_i_15__2/O[0]
                         net (fo=2, routed)           0.433     3.879    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_sq_x_const[4]
    SLICE_X23Y92         LUT3 (Prop_lut3_I0_O)        0.131     4.010 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_9__2/O
                         net (fo=2, routed)           0.268     4.278    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_9__2_n_0
    SLICE_X23Y92         LUT4 (Prop_lut4_I3_O)        0.136     4.414 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_13__2/O
                         net (fo=1, routed)           0.000     4.414    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_13__2_n_0
    SLICE_X23Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.681 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[7]_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     4.681    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[7]_i_6__2_n_0
    SLICE_X23Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.830 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_7__2/O[3]
                         net (fo=2, routed)           0.376     5.206    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.vu_contrib[11]
    SLICE_X24Y94         LUT2 (Prop_lut2_I0_O)        0.120     5.326 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_11__2/O
                         net (fo=1, routed)           0.000     5.326    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_11__2_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.572 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     5.572    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_6__2_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.737 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_15__1/O[1]
                         net (fo=1, routed)           0.465     6.202    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_nxt_nomux0[14]
    SLICE_X21Y94         LUT2 (Prop_lut2_I1_O)        0.125     6.327 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_3__2/O
                         net (fo=1, routed)           0.000     6.327    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_3__2_n_0
    SLICE_X21Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.522 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.522    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_1__2_n_0
    SLICE_X21Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.639 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_2__1/O[0]
                         net (fo=14, routed)          0.375     7.014    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_reg[16]_1[0]
    SLICE_X20Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.138 f  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u[0]_i_30__2/O
                         net (fo=2, routed)           0.822     7.960    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u[0]_i_30__2_n_0
    SLICE_X18Y91         LUT5 (Prop_lut5_I4_O)        0.043     8.003 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u[0]_i_13__2/O
                         net (fo=2, routed)           0.327     8.330    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u[0]_i_13__2_n_0
    SLICE_X19Y93         LUT6 (Prop_lut6_I0_O)        0.043     8.373 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u[0]_i_17__2/O
                         net (fo=1, routed)           0.000     8.373    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u[0]_i_17__2_n_0
    SLICE_X19Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.566 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[0]_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     8.566    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[0]_i_7__2_n_0
    SLICE_X19Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.732 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[4]_i_7__2/O[1]
                         net (fo=3, routed)           0.549     9.281    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.v_xcmu_x_const0[3]
    SLICE_X17Y92         LUT2 (Prop_lut2_I1_O)        0.123     9.404 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u[0]_i_8__2/O
                         net (fo=1, routed)           0.000     9.404    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u[0]_i_8__2_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.597 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[0]_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     9.597    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[0]_i_6__2_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.763 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[4]_i_6__2/O[1]
                         net (fo=1, routed)           0.500    10.263    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.v_xcmu_x_const_1[5]
    SLICE_X18Y93         LUT4 (Prop_lut4_I2_O)        0.123    10.386 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[4]_i_4__2/O
                         net (fo=1, routed)           0.000    10.386    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[7]_1[1]
    SLICE_X18Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.642 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.642    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[4]_i_1__2_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.696 r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.696    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[15]_4[0]
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.750 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.750    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__2_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.915 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    10.915    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]_1[1]
    SLICE_X18Y96         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.650    18.902    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/CLK
    SLICE_X18Y96         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]/C
                         clock pessimism             -0.620    18.282    
                         clock uncertainty           -0.074    18.208    
    SLICE_X18Y96         FDSE (Setup_fdse_C_D)        0.076    18.284    gen_dut_cfg.network_DUT/network_i/genblk1[4].gen_out_neurons.neuron_output_i/gen_izh.u_reg[17]
  -------------------------------------------------------------------
                         required time                         18.284    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_wiz_0 rise@20.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.556ns  (logic 6.415ns (51.093%)  route 6.141ns (48.907%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 18.894 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.703ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.781    -1.703    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/CLK
    SLICE_X25Y84         FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.480 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[5]/Q
                         net (fo=7, routed)           0.676    -0.804    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg_n_0_[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      2.737     1.933 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_sq/P[10]
                         net (fo=6, routed)           0.827     2.760    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_sq_n_95
    SLICE_X24Y84         LUT3 (Prop_lut3_I0_O)        0.047     2.807 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_21__1/O
                         net (fo=2, routed)           0.317     3.124    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[7]_i_21__1_n_0
    SLICE_X24Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     3.498 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[7]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     3.498    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[7]_i_15__1_n_0
    SLICE_X24Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.663 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_66__1/O[1]
                         net (fo=2, routed)           0.463     4.126    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_sq_x_const[9]
    SLICE_X23Y86         LUT3 (Prop_lut3_I0_O)        0.136     4.262 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_13__1/O
                         net (fo=2, routed)           0.229     4.491    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_13__1_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291     4.782 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     4.782    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_7__1_n_0
    SLICE_X23Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.893 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_29__0/O[0]
                         net (fo=2, routed)           0.446     5.340    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.vu_contrib[12]
    SLICE_X27Y88         LUT2 (Prop_lut2_I0_O)        0.124     5.464 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_10__1/O
                         net (fo=1, routed)           0.000     5.464    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[15]_i_10__1_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.731 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     5.731    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]_i_6__1_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.784 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.784    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_15__0_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.895 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_4__1/O[0]
                         net (fo=4, routed)           0.546     6.441    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_nxt_nomux0[17]
    SLICE_X25Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_8__1/O
                         net (fo=1, routed)           0.000     6.565    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_8__1_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.832 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.832    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_2__0_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.943 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]_i_11__0/O[0]
                         net (fo=20, routed)          0.694     7.637    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/spiking10
    SLICE_X20Y86         LUT2 (Prop_lut2_I0_O)        0.128     7.765 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_21__1/O
                         net (fo=2, routed)           0.343     8.108    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_21__1_n_0
    SLICE_X20Y87         LUT6 (Prop_lut6_I3_O)        0.134     8.242 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_17__1/O
                         net (fo=3, routed)           0.378     8.620    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_17__1_n_0
    SLICE_X20Y87         LUT6 (Prop_lut6_I0_O)        0.043     8.663 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_12__1/O
                         net (fo=1, routed)           0.110     8.773    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_12__1_n_0
    SLICE_X21Y87         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     9.035 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[8]_i_7__1/O[2]
                         net (fo=5, routed)           0.617     9.652    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.v_xcmu_x_const0[8]
    SLICE_X22Y81         LUT2 (Prop_lut2_I1_O)        0.122     9.774 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_9__1/O
                         net (fo=1, routed)           0.000     9.774    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u[8]_i_9__1_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     9.957 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[8]_i_6__1/CO[3]
                         net (fo=11, routed)          0.493    10.450    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[11]_7[0]
    SLICE_X23Y81         LUT4 (Prop_lut4_I0_O)        0.043    10.493 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u[8]_i_2__1/O
                         net (fo=1, routed)           0.000    10.493    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[11]_2[3]
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.686 r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.686    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[15][0]
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.852 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/gen_izh.u_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    10.852    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/O[1]
    SLICE_X23Y82         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.642    18.894    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/CLK
    SLICE_X23Y82         FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[13]/C
                         clock pessimism             -0.646    18.248    
                         clock uncertainty           -0.074    18.174    
    SLICE_X23Y82         FDSE (Setup_fdse_C_D)        0.049    18.223    gen_dut_cfg.network_DUT/network_i/genblk1[3].gen_out_neurons.neuron_output_i/gen_izh.u_reg[13]
  -------------------------------------------------------------------
                         required time                         18.223    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  7.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/cur_period_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.347%)  route 0.216ns (64.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.726    -0.399    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/CLK
    SLICE_X36Y103        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/cur_period_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.118    -0.281 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/cur_period_reg[12]/Q
                         net (fo=7, routed)           0.216    -0.065    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/waddr[12]
    RAMB36_X2Y20         RAMB36E1                                     r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.983    -0.384    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/CLK
    RAMB36_X2Y20         RAMB36E1                                     r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1/CLKARDCLK
                         clock pessimism              0.053    -0.330    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.147    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.249ns (77.474%)  route 0.072ns (22.526%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.785    -0.340    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y99         FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.222 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]/Q
                         net (fo=5, routed)           0.072    -0.150    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg_n_0_[3]
    SLICE_X24Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090    -0.060 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.060    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_1__0_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.019 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_1__0/O[0]
                         net (fo=6, routed)           0.000    -0.019    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_1__0_n_7
    SLICE_X24Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.956    -0.410    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[4]/C
                         clock pessimism              0.213    -0.197    
    SLICE_X24Y100        FDRE (Hold_fdre_C_D)         0.090    -0.107    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/cur_period_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.118ns (34.766%)  route 0.221ns (65.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.727    -0.398    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/CLK
    SLICE_X36Y101        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/cur_period_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.118    -0.280 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/cur_period_reg[4]/Q
                         net (fo=7, routed)           0.221    -0.059    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/waddr[4]
    RAMB36_X2Y20         RAMB36E1                                     r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.983    -0.384    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/CLK
    RAMB36_X2Y20         RAMB36E1                                     r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1/CLKARDCLK
                         clock pessimism              0.053    -0.330    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.147    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.250ns (75.248%)  route 0.082ns (24.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.785    -0.340    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X26Y99         FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.222 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[2]/Q
                         net (fo=6, routed)           0.082    -0.140    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[2]_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091    -0.049 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.049    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[0]_i_1__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.008 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.008    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_1__0_n_7
    SLICE_X26Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.956    -0.410    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X26Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]/C
                         clock pessimism              0.213    -0.197    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.092    -0.105    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.api_bus_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.table_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.416%)  route 0.174ns (57.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.785    -0.340    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X31Y99         FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.api_bus_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.240 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.api_bus_d_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.066    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.api_bus_d_2[0]
    SLICE_X31Y100        LUT5 (Prop_lut5_I1_O)        0.028    -0.038 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.table_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.table_s[0]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.table_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.956    -0.410    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X31Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.table_s_reg[0]/C
                         clock pessimism              0.213    -0.197    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.060    -0.137    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_w_table.table_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.530%)  route 0.070ns (35.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.730    -0.395    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/CLK
    SLICE_X33Y104        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.295 r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr_reg[1][4]/Q
                         net (fo=4, routed)           0.070    -0.225    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr_reg[1]_1[4]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.028    -0.197 r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr[1][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/p_0_in__0[5]
    SLICE_X32Y104        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.954    -0.412    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/CLK
    SLICE_X32Y104        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr_reg[1][5]/C
                         clock pessimism              0.028    -0.384    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.087    -0.297    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/spike_cntr_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.261ns (78.284%)  route 0.072ns (21.716%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.785    -0.340    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y99         FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.222 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]/Q
                         net (fo=5, routed)           0.072    -0.150    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg_n_0_[3]
    SLICE_X24Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090    -0.060 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.060    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_1__0_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.007 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_1__0/O[2]
                         net (fo=9, routed)           0.000    -0.007    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_1__0_n_5
    SLICE_X24Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.956    -0.410    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[6]/C
                         clock pessimism              0.213    -0.197    
    SLICE_X24Y100        FDRE (Hold_fdre_C_D)         0.090    -0.107    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.268ns (78.731%)  route 0.072ns (21.269%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.785    -0.340    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y99         FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.222 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]/Q
                         net (fo=5, routed)           0.072    -0.150    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg_n_0_[3]
    SLICE_X24Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090    -0.060 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.060    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[3]_i_1__0_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.000 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_1__0/O[1]
                         net (fo=10, routed)          0.000     0.000    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[7]_i_1__0_n_6
    SLICE_X24Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.956    -0.410    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X24Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[5]/C
                         clock pessimism              0.213    -0.197    
    SLICE_X24Y100        FDRE (Hold_fdre_C_D)         0.090    -0.107    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.262ns (76.111%)  route 0.082ns (23.889%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.785    -0.340    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X26Y99         FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.222 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[2]/Q
                         net (fo=6, routed)           0.082    -0.140    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[2]_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091    -0.049 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.049    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[0]_i_1__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     0.004 r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.004    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[4]_i_1__0_n_5
    SLICE_X26Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.956    -0.410    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/CLK
    SLICE_X26Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[6]/C
                         clock pessimism              0.213    -0.197    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.092    -0.105    gen_dut_cfg.network_DUT/network_i/genblk1[2].gen_hidden_neurons.neuron_hidden_i/gen_izh.u_reg[6]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/cur_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.118ns (33.521%)  route 0.234ns (66.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.393ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.726    -0.399    gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/CLK
    SLICE_X36Y103        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/cur_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.118    -0.281 r  gen_dut_cfg.network_DUT/network_i/net_ctrlr_i/cur_period_reg[9]/Q
                         net (fo=7, routed)           0.234    -0.047    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/waddr[9]
    RAMB36_X3Y20         RAMB36E1                                     r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.974    -0.393    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/CLK
    RAMB36_X3Y20         RAMB36E1                                     r  gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_0/CLKARDCLK
                         clock pessimism              0.053    -0.339    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.156    gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         20.000      17.660     RAMB36_X3Y20     gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         20.000      17.660     RAMB36_X2Y20     gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         20.000      17.660     RAMB36_X3Y21     gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         20.000      17.660     RAMB36_X2Y21     gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y20     gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X2Y20     gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X3Y21     gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X2Y21     gen_dut_cfg.network_DUT/network_i/io_mgmt_i/dbg_mon_mem_i/mem_reg_1_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y16   gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y107    gen_dut_cfg.network_DUT/io_protocol_i/FSM_sequential_sm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y107    gen_dut_cfg.network_DUT/io_protocol_i/FSM_sequential_sm_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y106    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y106    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y106    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y106    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y108    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y108    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y108    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X38Y108    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y107    gen_dut_cfg.network_DUT/io_protocol_i/FSM_sequential_sm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y107    gen_dut_cfg.network_DUT/io_protocol_i/FSM_sequential_sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y107    gen_dut_cfg.network_DUT/io_protocol_i/FSM_sequential_sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y107    gen_dut_cfg.network_DUT/io_protocol_i/FSM_sequential_sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y107    gen_dut_cfg.network_DUT/io_protocol_i/FSM_sequential_sm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y107    gen_dut_cfg.network_DUT/io_protocol_i/FSM_sequential_sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y104    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y104    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y106    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X38Y106    gen_dut_cfg.network_DUT/io_protocol_i/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y17   gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/tx_output_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 2.298ns (42.963%)  route 3.051ns (57.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.610    -1.874    gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/CLK
    SLICE_X39Y105        FDSE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/tx_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDSE (Prop_fdse_C_Q)         0.223    -1.651 r  gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/tx_output_reg/Q
                         net (fo=1, routed)           3.051     1.400    tx_output_OBUF
    AU36                 OBUF (Prop_obuf_I_O)         2.075     3.475 r  tx_output_OBUF_inst/O
                         net (fo=0)                   0.000     3.475    tx_output
    AU36                                                              r  tx_output (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/tx_output_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_output
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.268ns (46.504%)  route 1.458ns (53.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.726    -0.399    gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/CLK
    SLICE_X39Y105        FDSE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/tx_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDSE (Prop_fdse_C_Q)         0.100    -0.299 r  gen_dut_cfg.network_DUT/io_protocol_i/uart_tx_DUT/tx_output_reg/Q
                         net (fo=1, routed)           1.458     1.159    tx_output_OBUF
    AU36                 OBUF (Prop_obuf_I_O)         1.168     2.327 r  tx_output_OBUF_inst/O
                         net (fo=0)                   0.000     2.327    tx_output
    AU36                                                              r  tx_output (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 0.030ns (1.692%)  route 1.743ns (98.308%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 f  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.571    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.301     0.270 f  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.834     1.104    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.134 f  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkf_buf/O
                         net (fo=1, routed)           0.909     2.043    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   f  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.040ns  (logic 0.083ns (2.730%)  route 2.957ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkf_buf/O
                         net (fo=1, routed)           1.391    -1.357    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_clk_wiz_0

Max Delay           473 Endpoints
Min Delay           473 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.903ns  (logic 0.891ns (15.099%)  route 5.011ns (84.901%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.682     5.903    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y104        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y104        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.903ns  (logic 0.891ns (15.099%)  route 5.011ns (84.901%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.682     5.903    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y104        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y104        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.801ns  (logic 0.891ns (15.362%)  route 4.910ns (84.638%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.580     5.801    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.801ns  (logic 0.891ns (15.362%)  route 4.910ns (84.638%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.580     5.801    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.801ns  (logic 0.891ns (15.362%)  route 4.910ns (84.638%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.580     5.801    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y103        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 0.891ns (15.850%)  route 4.732ns (84.150%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.402     5.623    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y102        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y102        FDSE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 0.891ns (15.850%)  route 4.732ns (84.150%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.402     5.623    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y102        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y102        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 0.891ns (15.850%)  route 4.732ns (84.150%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.402     5.623    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y102        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y102        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.607ns  (logic 0.891ns (15.896%)  route 4.715ns (84.104%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.386     5.607    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.607ns  (logic 0.891ns (15.896%)  route 4.715ns (84.104%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_IBUF_inst/O
                         net (fo=164, routed)         3.035     3.745    gen_dut_cfg.network_DUT/rst_IBUF
    SLICE_X32Y99         LUT4 (Prop_lut4_I3_O)        0.047     3.792 r  gen_dut_cfg.network_DUT/gen_izh.v[12]_i_1/O
                         net (fo=128, routed)         1.295     5.087    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v1
    SLICE_X18Y101        LUT3 (Prop_lut3_I2_O)        0.134     5.221 r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3/O
                         net (fo=16, routed)          0.386     5.607    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v[17]_i_1__3_n_0
    SLICE_X20Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         1.480    -1.268    gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/CLK
    SLICE_X20Y100        FDRE                                         r  gen_dut_cfg.network_DUT/network_i/genblk1[5].gen_out_neurons.neuron_output_i/gen_izh.v_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.216ns (18.753%)  route 0.936ns (81.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         0.936     1.152    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X38Y116        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.941    -0.425    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X38Y116        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.216ns (18.753%)  route 0.936ns (81.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         0.936     1.152    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X38Y116        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.941    -0.425    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X38Y116        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.216ns (18.460%)  route 0.954ns (81.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         0.954     1.170    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X38Y115        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.942    -0.424    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X38Y115        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.216ns (18.460%)  route 0.954ns (81.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         0.954     1.170    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X38Y115        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.942    -0.424    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X38Y115        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/FSM_sequential_SM_STATE_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.216ns (17.721%)  route 1.003ns (82.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         1.003     1.219    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X36Y114        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/FSM_sequential_SM_STATE_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.943    -0.423    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X36Y114        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/FSM_sequential_SM_STATE_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.216ns (17.721%)  route 1.003ns (82.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         1.003     1.219    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X37Y114        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.943    -0.423    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X37Y114        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rx_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.216ns (17.721%)  route 1.003ns (82.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         1.003     1.219    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X36Y114        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rx_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.943    -0.423    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X36Y114        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rx_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.216ns (17.109%)  route 1.047ns (82.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         1.047     1.263    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X37Y116        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.941    -0.425    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X37Y116        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/clk_count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.216ns (16.430%)  route 1.099ns (83.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         1.099     1.315    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X36Y113        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.943    -0.423    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X36Y113        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/bit_count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/bit_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.216ns (16.430%)  route 1.099ns (83.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=164, routed)         1.099     1.315    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/rst_IBUF
    SLICE_X36Y113        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=465, routed)         0.943    -0.423    gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/CLK
    SLICE_X36Y113        FDRE                                         r  gen_dut_cfg.network_DUT/io_protocol_i/uart_rx_DUT/bit_count_reg[1]/C





