# do ULA.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ULA_teste
# 
# Top level modules:
# 	ULA_teste
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ULA_teste_vlg_sample_tst
# -- Compiling module ULA_teste_vlg_check_tst
# -- Compiling module ULA_teste_vlg_vec_tst
# 
# Top level modules:
# 	ULA_teste_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.ULA_teste_vlg_vec_tst 
# Loading work.ULA_teste_vlg_vec_tst
# Loading work.ULA_teste
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading work.ULA_teste_vlg_sample_tst
# Loading work.ULA_teste_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port LEDR[1] :: @time = 2000000.000 ps
#      Expected value = xxxx0000
#      Real value = 00000110
# ERROR! Vector Mismatch for output port LEDR[2] :: @time = 2000000.000 ps
#      Expected value = xxxx0000
#      Real value = 00000110
# ERROR! Vector Mismatch for output port LEDR[0] :: @time = 10000000.000 ps
#      Expected value = xxxx0000
#      Real value = 01001101
# ERROR! Vector Mismatch for output port LEDR[3] :: @time = 10000000.000 ps
#      Expected value = xxxx0000
#      Real value = 01001101
#           4 mismatched vectors : Simulation failed !
# ** Note: $finish    : ULA.vt(287)
#    Time: 64 us  Iteration: 0  Instance: /ULA_teste_vlg_vec_tst/tb_out
