# Display device.

## Abstract
The picture information are stored into a plurality of memory chips 61 11 to 61 44 arranged in a matrix fashion and with plurality of random accessible addresses. The memory chips 61 11 to 61 44 are accessed by a chip select signal formed of a picture information display angle designating signal R and an information read out clock signal D, E , and address designating signals in row and column directions. The picture information are read out and displayed by a CRT display unit 16 in a direction designated by a display angle designating signal.