<profile>

<section name = "Vivado HLS Report for 'forward_conv_1'" level="0">
<item name = "Date">Fri May 24 00:15:55 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">zynqconn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.069, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_Padding_1_fu_262">Padding_1, 2533, 2533, 2533, 2533, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 16, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, 10, no</column>
<column name="  ++ Loop 1.1.1">?, ?, ?, -, -, 10, no</column>
<column name="   +++ Loop 1.1.1.1">?, ?, ?, -, -, 6, no</column>
<column name="    ++++ Loop 1.1.1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="     +++++ Loop 1.1.1.1.1.1">?, ?, 4, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 496</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 168, 303</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 209</column>
<column name="Register">-, -, 439, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_Padding_1_fu_262">Padding_1, 0, 0, 168, 303</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="lenet_mac_muladd_16s_16s_28ns_28_1_1_U23">lenet_mac_muladd_16s_16s_28ns_28_1_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ch_fu_378_p2">+, 0, 0, 12, 3, 1</column>
<column name="ho_fu_502_p2">+, 0, 0, 39, 1, 32</column>
<column name="idx_filter_fu_292_p2">+, 0, 0, 15, 5, 1</column>
<column name="idx_x_fu_344_p2">+, 0, 0, 13, 4, 1</column>
<column name="idx_y_fu_312_p2">+, 0, 0, 13, 4, 1</column>
<column name="next_mul2_fu_360_p2">+, 0, 0, 15, 8, 5</column>
<column name="next_mul4_fu_280_p2">+, 0, 0, 12, 12, 8</column>
<column name="next_mul6_fu_274_p2">+, 0, 0, 13, 11, 7</column>
<column name="next_mul_fu_366_p2">+, 0, 0, 13, 11, 8</column>
<column name="tmp1_fu_465_p2">+, 0, 0, 9, 32, 32</column>
<column name="tmp2_fu_487_p2">+, 0, 0, 9, 32, 32</column>
<column name="tmp3_fu_437_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp4_fu_328_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp5_fu_412_p2">+, 0, 0, 15, 7, 7</column>
<column name="tmp_82_fu_350_p2">+, 0, 0, 13, 4, 3</column>
<column name="tmp_83_fu_422_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp_88_fu_471_p2">+, 0, 0, 9, 32, 32</column>
<column name="tmp_90_fu_493_p2">+, 0, 0, 9, 32, 32</column>
<column name="tmp_91_fu_527_p2">+, 0, 0, 9, 13, 13</column>
<column name="tmp_s_fu_318_p2">+, 0, 0, 13, 4, 3</column>
<column name="v_fu_508_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_y_assign_8_fu_476_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_66_fu_522_p2">-, 0, 0, 9, 13, 13</column>
<column name="tmp_87_fu_459_p2">-, 0, 0, 39, 32, 32</column>
<column name="exitcond1_fu_372_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond2_fu_338_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond3_fu_306_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond_fu_286_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="tmp_85_fu_432_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_86_fu_442_p2">icmp, 0, 0, 18, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0">15, 3, 11, 33</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0">15, 3, 1, 3</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0">9, 2, 1, 2</column>
<column name="ho_2_reg_161">9, 2, 4, 8</column>
<column name="p_082_2_reg_219">9, 2, 16, 32</column>
<column name="p_Val2_5_reg_241">9, 2, 16, 32</column>
<column name="p_Val2_s_reg_173">9, 2, 16, 32</column>
<column name="p_x_assign_6_reg_231">9, 2, 32, 64</column>
<column name="p_y_assign_7_reg_253">9, 2, 32, 64</column>
<column name="p_z_assign_2_reg_186">9, 2, 3, 6</column>
<column name="p_z_assign_reg_115">9, 2, 5, 10</column>
<column name="phi_mul1_reg_208">9, 2, 8, 16</column>
<column name="phi_mul3_reg_126">9, 2, 12, 24</column>
<column name="phi_mul5_reg_137">9, 2, 11, 22</column>
<column name="phi_mul_reg_197">9, 2, 11, 22</column>
<column name="v_3_reg_149">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ch_reg_647">3, 0, 3, 0</column>
<column name="conv_layer_W_data_V_2_reg_708">16, 0, 16, 0</column>
<column name="conv_layer_inpad_da_2_reg_703">16, 0, 16, 0</column>
<column name="grp_Padding_1_fu_262_ap_start_reg">1, 0, 1, 0</column>
<column name="ho_2_reg_161">4, 0, 4, 0</column>
<column name="ho_3_cast8_reg_615">4, 0, 32, 28</column>
<column name="ho_reg_683">32, 0, 32, 0</column>
<column name="idx_filter_reg_587">5, 0, 5, 0</column>
<column name="idx_x_reg_624">4, 0, 4, 0</column>
<column name="idx_y_reg_600">4, 0, 4, 0</column>
<column name="next_mul2_reg_634">8, 0, 8, 0</column>
<column name="next_mul4_reg_579">12, 0, 12, 0</column>
<column name="next_mul6_reg_574">11, 0, 11, 0</column>
<column name="next_mul_reg_639">11, 0, 11, 0</column>
<column name="p_082_2_reg_219">16, 0, 16, 0</column>
<column name="p_Val2_5_reg_241">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_173">16, 0, 16, 0</column>
<column name="p_x_assign_6_reg_231">32, 0, 32, 0</column>
<column name="p_y_assign_7_reg_253">32, 0, 32, 0</column>
<column name="p_z_assign_2_reg_186">3, 0, 3, 0</column>
<column name="p_z_assign_reg_115">5, 0, 5, 0</column>
<column name="phi_mul1_reg_208">8, 0, 8, 0</column>
<column name="phi_mul3_cast_reg_569">12, 0, 13, 1</column>
<column name="phi_mul3_reg_126">12, 0, 12, 0</column>
<column name="phi_mul5_reg_137">11, 0, 11, 0</column>
<column name="phi_mul_reg_197">11, 0, 11, 0</column>
<column name="tmp3_reg_665">32, 0, 32, 0</column>
<column name="tmp4_reg_610">11, 0, 11, 0</column>
<column name="tmp_128_cast_reg_605">4, 0, 32, 28</column>
<column name="tmp_130_cast_reg_629">4, 0, 32, 28</column>
<column name="tmp_134_cast_reg_652">11, 0, 32, 21</column>
<column name="tmp_135_cast_reg_657">8, 0, 32, 24</column>
<column name="tmp_64_reg_678">13, 0, 13, 0</column>
<column name="tmp_88_reg_673">32, 0, 32, 0</column>
<column name="v_3_reg_149">4, 0, 4, 0</column>
<column name="v_5_cast1_reg_592">4, 0, 32, 28</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, forward_conv.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, forward_conv.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, forward_conv.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, forward_conv.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, forward_conv.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, forward_conv.1, return value</column>
<column name="conv_layer_5_16_1_0_14_14_6_input_data_V_address0">out, 11, ap_memory, conv_layer_5_16_1_0_14_14_6_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_input_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_input_data_V_q0">in, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_address0">out, 11, ap_memory, conv_layer_5_16_1_0_14_14_6_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_we0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_d0">out, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_W_data_V_address0">out, 12, ap_memory, conv_layer_5_16_1_0_14_14_6_W_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_W_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_W_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_W_data_V_q0">in, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_W_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0">out, 11, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_d0">out, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_q0">in, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
</table>
</item>
</section>
</profile>
