// synthesis VERILOG_INPUT_VERSION SYSTEMVERILOG_2009
// autogenerated synthesis testbench (prover_layer only, no computation or verifier_interface)
// (C) 2015 Riad S. Wahby
// vim: syntax=verilog_systemverilog

`include "prover_layer.sv"
`include "ringbuf_simple.sv"

module prover_synth_test
    ( input                 clk
    , input                 rstb

    , input                 en
    , input                 restart

