-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gemv_Test_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    adder_tree_output_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    adder_tree_output_0_empty_n : IN STD_LOGIC;
    adder_tree_output_0_read : OUT STD_LOGIC;
    adder_tree_output_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    adder_tree_output_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    scale_dispacher_0_empty_n : IN STD_LOGIC;
    scale_dispacher_0_read : OUT STD_LOGIC;
    scale_dispacher_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    scale_dispacher_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_5 : IN STD_LOGIC_VECTOR (24 downto 0);
    acc_result_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    acc_result_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of Gemv_Test_Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp2 : BOOLEAN;
    signal icmp_ln17_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal adder_tree_output_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal scale_dispacher_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal icmp_ln17_reg_446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln17_reg_446_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_value_reg_450 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal scale_value_reg_455 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal mul_ln28_fu_131_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln28_reg_460 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_584_reg_465 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_98 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal add_ln17_fu_148_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_c_load : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal acc_result_fu_102 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln28_3_fu_414_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal adder_tree_output_0_read_local : STD_LOGIC;
    signal scale_dispacher_0_read_local : STD_LOGIC;
    signal ap_block_pp0_stage0_01001_grp0 : BOOLEAN;
    signal zext_ln17_fu_154_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln_fu_200_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln28_2_fu_208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln28_fu_212_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_225_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln28_fu_243_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln28_1_fu_246_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_586_fu_252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_585_fu_235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln28_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_280_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_fu_296_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln28_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_1_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_2_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_587_fu_272_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln28_1_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_1_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln28_fu_318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln28_2_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln28_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln28_3_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln28_1_fu_338_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_2_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_4_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln28_1_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln28_4_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_3_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln28_5_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln28_2_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln28_2_fu_400_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gemv_Test_mul_32s_32s_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Gemv_Test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32s_32s_64_1_1_U705 : component Gemv_Test_mul_32s_32s_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => scale_value_reg_455,
        din1 => acc_value_reg_450,
        dout => mul_ln28_fu_131_p2);

    flow_control_loop_pipe_sequential_init_U : component Gemv_Test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    acc_result_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    acc_result_fu_102 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    acc_result_fu_102 <= select_ln28_3_fu_414_p3;
                end if;
            end if; 
        end if;
    end process;

    c_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln17_fu_158_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    c_fu_98 <= add_ln17_fu_148_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    c_fu_98 <= ap_const_lv24_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                acc_value_reg_450 <= adder_tree_output_0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln17_reg_446 <= icmp_ln17_fu_158_p2;
                icmp_ln17_reg_446_pp0_iter1_reg <= icmp_ln17_reg_446;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                mul_ln28_reg_460 <= mul_ln28_fu_131_p2;
                tmp_584_reg_465 <= mul_ln28_fu_131_p2(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                scale_value_reg_455 <= scale_dispacher_0_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    acc_result_out <= acc_result_fu_102;

    acc_result_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln17_reg_446_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (icmp_ln17_reg_446_pp0_iter1_reg = ap_const_lv1_0))) then 
            acc_result_out_ap_vld <= ap_const_logic_1;
        else 
            acc_result_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln17_fu_148_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_c_load) + unsigned(ap_const_lv24_1));
    add_ln28_1_fu_246_p2 <= std_logic_vector(unsigned(trunc_ln_fu_225_p4) + unsigned(zext_ln28_fu_243_p1));
    add_ln28_fu_212_p2 <= std_logic_vector(unsigned(mul_ln28_reg_460) + unsigned(sext_ln28_2_fu_208_p1));

    adder_tree_output_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, adder_tree_output_0_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            adder_tree_output_0_blk_n <= adder_tree_output_0_empty_n;
        else 
            adder_tree_output_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    adder_tree_output_0_read <= adder_tree_output_0_read_local;

    adder_tree_output_0_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            adder_tree_output_0_read_local <= ap_const_logic_1;
        else 
            adder_tree_output_0_read_local <= ap_const_logic_0;
        end if; 
    end process;

    and_ln28_1_fu_332_p2 <= (xor_ln28_1_fu_326_p2 and icmp_ln28_fu_290_p2);
    and_ln28_2_fu_346_p2 <= (icmp_ln28_1_fu_306_p2 and and_ln28_fu_266_p2);
    and_ln28_3_fu_370_p2 <= (xor_ln28_3_fu_364_p2 and or_ln28_fu_358_p2);
    and_ln28_4_fu_376_p2 <= (tmp_586_fu_252_p3 and select_ln28_1_fu_338_p3);
    and_ln28_5_fu_394_p2 <= (xor_ln28_4_fu_388_p2 and tmp_fu_217_p3);
    and_ln28_fu_266_p2 <= (xor_ln28_fu_260_p2 and tmp_585_fu_235_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, adder_tree_output_0_empty_n, scale_dispacher_0_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (scale_dispacher_0_empty_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_logic_0 = adder_tree_output_0_empty_n))));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, adder_tree_output_0_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_logic_0 = adder_tree_output_0_empty_n) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, scale_dispacher_0_empty_n, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp2 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (scale_dispacher_0_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, adder_tree_output_0_empty_n, scale_dispacher_0_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (scale_dispacher_0_empty_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_logic_0 = adder_tree_output_0_empty_n))));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, adder_tree_output_0_empty_n, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_logic_0 = adder_tree_output_0_empty_n) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, scale_dispacher_0_empty_n, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp2 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (scale_dispacher_0_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln17_fu_158_p2)
    begin
        if (((icmp_ln17_fu_158_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter2_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_load_assign_proc : process(ap_CS_fsm_pp0_stage0, c_fu_98, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_c_load <= ap_const_lv24_0;
        else 
            ap_sig_allocacmp_c_load <= c_fu_98;
        end if; 
    end process;

    icmp_ln17_fu_158_p2 <= "1" when (signed(zext_ln17_fu_154_p1) < signed(cols_5)) else "0";
    icmp_ln28_1_fu_306_p2 <= "1" when (tmp_s_fu_296_p4 = ap_const_lv16_FFFF) else "0";
    icmp_ln28_2_fu_312_p2 <= "1" when (tmp_s_fu_296_p4 = ap_const_lv16_0) else "0";
    icmp_ln28_fu_290_p2 <= "1" when (tmp_9_fu_280_p4 = ap_const_lv15_7FFF) else "0";
    or_ln28_1_fu_382_p2 <= (and_ln28_4_fu_376_p2 or and_ln28_2_fu_346_p2);
    or_ln28_2_fu_408_p2 <= (and_ln28_5_fu_394_p2 or and_ln28_3_fu_370_p2);
    or_ln28_fu_358_p2 <= (xor_ln28_2_fu_352_p2 or tmp_586_fu_252_p3);

    scale_dispacher_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, scale_dispacher_0_empty_n, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scale_dispacher_0_blk_n <= scale_dispacher_0_empty_n;
        else 
            scale_dispacher_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    scale_dispacher_0_read <= scale_dispacher_0_read_local;

    scale_dispacher_0_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_11001_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            scale_dispacher_0_read_local <= ap_const_logic_1;
        else 
            scale_dispacher_0_read_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln28_1_fu_338_p3 <= 
        and_ln28_1_fu_332_p2 when (and_ln28_fu_266_p2(0) = '1') else 
        icmp_ln28_1_fu_306_p2;
    select_ln28_2_fu_400_p3 <= 
        ap_const_lv32_7FFFFFFF when (and_ln28_3_fu_370_p2(0) = '1') else 
        ap_const_lv32_80000000;
    select_ln28_3_fu_414_p3 <= 
        select_ln28_2_fu_400_p3 when (or_ln28_2_fu_408_p2(0) = '1') else 
        add_ln28_1_fu_246_p2;
    select_ln28_fu_318_p3 <= 
        icmp_ln28_1_fu_306_p2 when (and_ln28_fu_266_p2(0) = '1') else 
        icmp_ln28_2_fu_312_p2;
        sext_ln28_2_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_200_p3),64));

    shl_ln_fu_200_p3 <= (acc_result_fu_102 & ap_const_lv16_0);
    tmp_585_fu_235_p3 <= add_ln28_fu_212_p2(47 downto 47);
    tmp_586_fu_252_p3 <= add_ln28_1_fu_246_p2(31 downto 31);
    tmp_587_fu_272_p3 <= add_ln28_fu_212_p2(48 downto 48);
    tmp_9_fu_280_p4 <= add_ln28_fu_212_p2(63 downto 49);
    tmp_fu_217_p3 <= add_ln28_fu_212_p2(63 downto 63);
    tmp_s_fu_296_p4 <= add_ln28_fu_212_p2(63 downto 48);
    trunc_ln_fu_225_p4 <= add_ln28_fu_212_p2(47 downto 16);
    xor_ln28_1_fu_326_p2 <= (tmp_587_fu_272_p3 xor ap_const_lv1_1);
    xor_ln28_2_fu_352_p2 <= (select_ln28_fu_318_p3 xor ap_const_lv1_1);
    xor_ln28_3_fu_364_p2 <= (tmp_fu_217_p3 xor ap_const_lv1_1);
    xor_ln28_4_fu_388_p2 <= (or_ln28_1_fu_382_p2 xor ap_const_lv1_1);
    xor_ln28_fu_260_p2 <= (tmp_586_fu_252_p3 xor ap_const_lv1_1);
    zext_ln17_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_c_load),25));
    zext_ln28_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_584_reg_465),32));
end behav;
