# Runtime-First FPGA Interchange Routing Contest @ FPGAâ€™24

Please see website at https://xilinx.github.io/fpga24_routing_contest.

Please report all issues using the GitHub [Issues](https://github.com/Xilinx/fpga24_routing_contest/issues) feature, and ask questions under [Discussions](https://github.com/Xilinx/fpga24_routing_contest/discussions).

---
All content in this repository except for third-party software ([Gradle](https://gradle.org)) is licensed under:
```
SPDX-License-Identifier: MIT
```
---

Utilities:
* [`net_printer`](https://github.com/Xilinx/fpga24_routing_contest/tree/master/net_printer) -- inspect the routing of nets in a Physical Netlist.
* [`DcpToFPGAIF`](https://github.com/Xilinx/fpga24_routing_contest/pull/10) -- process a DCP into FPGAIF Logical and Physical Netlists for use with this contest.
