set a(0-1414) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-18 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2126 {}}} SUCCS {{130 0 0 0-1410 {}} {258 0 0 0-1411 {}} {256 0 0 0-2126 {}}} CYCLES {}}
set a(0-1415) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(3,64) QUANTITY 1 NAME g:io_read(g:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-19 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2123 {}}} SUCCS {{130 0 0 0-1410 {}} {256 0 0 0-2123 {}}} CYCLES {}}
set a(0-1416) {AREA_SCORE {} NAME COPY_LOOP:i:asn(COPY_LOOP:i(12:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-20 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1410 {}}} SUCCS {{259 0 0 0-1410 {}}} CYCLES {}}
set a(0-1417) {AREA_SCORE {} NAME COPY_LOOP:asn(tmp#9.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-21 LOC {0 1.0 2 0.24 2 0.24 2 0.24 2 0.867} PREDS {} SUCCS {{258 0 0 0-1441 {}}} CYCLES {}}
set a(0-1418) {AREA_SCORE {} NAME COPY_LOOP:asn(tmp#8.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-22 LOC {0 1.0 2 0.24 2 0.24 2 0.24 2 0.867} PREDS {} SUCCS {{258 0 0 0-1438 {}}} CYCLES {}}
set a(0-1419) {AREA_SCORE {} NAME COPY_LOOP:asn(tmp#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-23 LOC {0 1.0 2 0.24 2 0.24 2 0.24 2 0.867} PREDS {} SUCCS {{258 0 0 0-1441 {}}} CYCLES {}}
set a(0-1420) {AREA_SCORE {} NAME COPY_LOOP:asn(tmp#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-24 LOC {0 1.0 2 0.24 2 0.24 2 0.24 2 0.867} PREDS {} SUCCS {{258 0 0 0-1438 {}}} CYCLES {}}
set a(0-1421) {AREA_SCORE {} NAME COPY_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-25 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.95} PREDS {{774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1422 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1422) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(9-0)#29 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-26 LOC {0 1.0 0 1.0 0 1.0 1 0.95} PREDS {{259 0 0 0-1421 {}}} SUCCS {{259 0 0 0-1423 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1423) {AREA_SCORE {} NAME COPY_LOOP:switch#2 TYPE SELECT PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-27 LOC {0 1.0 0 1.0 0 1.0 1 0.95} PREDS {{259 0 0 0-1422 {}}} SUCCS {{146 0 0 0-1424 {}} {146 0 0 0-1425 {}} {146 0 0 0-1426 {}} {146 0 0 0-1427 {}} {146 0 0 0-1428 {}} {146 0 0 0-1429 {}} {146 0 0 0-1430 {}} {146 0 0 0-1431 {}} {146 0 0 0-1432 {}} {146 0 0 0-1433 {}} {146 0 0 0-1434 {}} {146 0 0 0-1435 {}}} CYCLES {}}
set a(0-1424) {AREA_SCORE {} NAME COPY_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-28 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{146 0 0 0-1423 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1425 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1425) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(9-0)#14 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-29 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-1424 {}} {146 0 0 0-1423 {}}} SUCCS {{259 0 0 0-1426 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1426) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(15,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-30 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-1425 {}} {146 0 0 0-1423 {}}} SUCCS {{258 0 0 0-1438 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1427) {AREA_SCORE {} NAME COPY_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-31 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{146 0 0 0-1423 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1428 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1428) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(9-0)#24 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-32 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-1427 {}} {146 0 0 0-1423 {}}} SUCCS {{259 0 0 0-1429 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1429) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-33 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-1428 {}} {146 0 0 0-1423 {}}} SUCCS {{258 0 0 0-1441 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1430) {AREA_SCORE {} NAME COPY_LOOP:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-34 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{146 0 0 0-1423 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1431 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1431) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(9-0)#18 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-35 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-1430 {}} {146 0 0 0-1423 {}}} SUCCS {{259 0 0 0-1432 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1432) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-36 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-1431 {}} {146 0 0 0-1423 {}}} SUCCS {{258 0 0 0-1438 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1433) {AREA_SCORE {} NAME COPY_LOOP:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-37 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{146 0 0 0-1423 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1434 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1434) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(9-0)#28 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-38 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-1433 {}} {146 0 0 0-1423 {}}} SUCCS {{259 0 0 0-1435 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1435) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(6).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-39 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-1434 {}} {146 0 0 0-1423 {}}} SUCCS {{258 0 0 0-1441 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1436) {AREA_SCORE {} NAME COPY_LOOP:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-40 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.867} PREDS {{774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1437 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1437) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(9-0)#30 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-41 LOC {0 1.0 2 0.0 2 0.0 2 0.867} PREDS {{259 0 0 0-1436 {}}} SUCCS {{259 0 0 0-1438 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1438) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 5 NAME COPY_LOOP:mux TYPE MUX DELAY {0.08 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-42 LOC {2 0.24 2 0.867 2 0.867 2 0.8749999 2 0.8749999} PREDS {{259 0 0 0-1437 {}} {258 0 0 0-1432 {}} {258 0 0 0-1426 {}} {258 0 0 0-1420 {}} {258 0 0 0-1418 {}}} SUCCS {{258 0 0 0-1445 {}} {258 0 0 0-1449 {}} {258 0 0 0-1453 {}} {258 0 0 0-1457 {}} {258 0 0 0-1461 {}} {258 0 0 0-1465 {}} {258 0 0 0-1469 {}} {258 0 0 0-1473 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1439) {AREA_SCORE {} NAME COPY_LOOP:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-43 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.867} PREDS {{774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1440 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1440) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(9-0)#9 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-44 LOC {0 1.0 2 0.0 2 0.0 2 0.867} PREDS {{259 0 0 0-1439 {}}} SUCCS {{259 0 0 0-1441 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1441) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 5 NAME COPY_LOOP:mux#1 TYPE MUX DELAY {0.08 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-45 LOC {2 0.24 2 0.867 2 0.867 2 0.8749999 2 0.8749999} PREDS {{259 0 0 0-1440 {}} {258 0 0 0-1435 {}} {258 0 0 0-1429 {}} {258 0 0 0-1419 {}} {258 0 0 0-1417 {}}} SUCCS {{258 0 0 0-1445 {}} {258 0 0 0-1449 {}} {258 0 0 0-1453 {}} {258 0 0 0-1457 {}} {258 0 0 0-1461 {}} {258 0 0 0-1465 {}} {258 0 0 0-1469 {}} {258 0 0 0-1473 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1442) {AREA_SCORE {} NAME COPY_LOOP:i:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-46 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1443 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1443) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(9-0)#10 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-47 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-1442 {}}} SUCCS {{259 0 0 0-1444 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1444) {AREA_SCORE {} NAME COPY_LOOP:switch#1 TYPE SELECT PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-48 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-1443 {}}} SUCCS {{146 0 0 0-1445 {}} {146 0 0 0-1446 {}} {146 0 0 0-1447 {}} {130 0 0 0-1448 {}} {146 0 0 0-1449 {}} {146 0 0 0-1450 {}} {146 0 0 0-1451 {}} {130 0 0 0-1452 {}} {146 0 0 0-1453 {}} {146 0 0 0-1454 {}} {146 0 0 0-1455 {}} {130 0 0 0-1456 {}} {146 0 0 0-1457 {}} {146 0 0 0-1458 {}} {146 0 0 0-1459 {}} {130 0 0 0-1460 {}} {146 0 0 0-1461 {}} {146 0 0 0-1462 {}} {146 0 0 0-1463 {}} {130 0 0 0-1464 {}} {146 0 0 0-1465 {}} {146 0 0 0-1466 {}} {146 0 0 0-1467 {}} {130 0 0 0-1468 {}} {146 0 0 0-1469 {}} {146 0 0 0-1470 {}} {146 0 0 0-1471 {}} {130 0 0 0-1472 {}} {146 0 0 0-1473 {}} {146 0 0 0-1474 {}} {146 0 0 0-1475 {}} {130 0 0 0-1476 {}}} CYCLES {}}
set a(0-1445) {AREA_SCORE {} NAME COPY_LOOP:conc#33 TYPE CONCATENATE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-49 LOC {2 0.248 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1441 {}} {258 0 0 0-1438 {}}} SUCCS {{258 0 0.750 0-1448 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1446) {AREA_SCORE {} NAME COPY_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-50 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-1444 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1447 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1447) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:2))(9-3)#18 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-51 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-1446 {}} {146 0 0 0-1444 {}}} SUCCS {{259 0 0.750 0-1448 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1448) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-52 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-1448 {}} {259 0 0.750 0-1447 {}} {258 0 0.750 0-1445 {}} {130 0 0 0-1444 {}}} SUCCS {{774 0 0 0-1448 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1449) {AREA_SCORE {} NAME COPY_LOOP:conc#34 TYPE CONCATENATE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-53 LOC {2 0.248 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1441 {}} {258 0 0 0-1438 {}}} SUCCS {{258 0 0.750 0-1452 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1450) {AREA_SCORE {} NAME COPY_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-54 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-1444 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1451 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1451) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:2))(9-3)#20 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-55 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-1450 {}} {146 0 0 0-1444 {}}} SUCCS {{259 0 0.750 0-1452 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1452) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-56 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-1452 {}} {259 0 0.750 0-1451 {}} {258 0 0.750 0-1449 {}} {130 0 0 0-1444 {}}} SUCCS {{774 0 0 0-1452 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1453) {AREA_SCORE {} NAME COPY_LOOP:conc#35 TYPE CONCATENATE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-57 LOC {2 0.248 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1441 {}} {258 0 0 0-1438 {}}} SUCCS {{258 0 0.750 0-1456 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1454) {AREA_SCORE {} NAME COPY_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-58 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-1444 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1455 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1455) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:2))(9-3)#22 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-59 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-1454 {}} {146 0 0 0-1444 {}}} SUCCS {{259 0 0.750 0-1456 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1456) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-60 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-1456 {}} {259 0 0.750 0-1455 {}} {258 0 0.750 0-1453 {}} {130 0 0 0-1444 {}}} SUCCS {{774 0 0 0-1456 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1457) {AREA_SCORE {} NAME COPY_LOOP:conc#36 TYPE CONCATENATE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-61 LOC {2 0.248 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1441 {}} {258 0 0 0-1438 {}}} SUCCS {{258 0 0.750 0-1460 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1458) {AREA_SCORE {} NAME COPY_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-62 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-1444 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1459 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1459) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:2))(9-3)#24 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-63 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-1458 {}} {146 0 0 0-1444 {}}} SUCCS {{259 0 0.750 0-1460 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1460) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-64 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-1460 {}} {259 0 0.750 0-1459 {}} {258 0 0.750 0-1457 {}} {130 0 0 0-1444 {}}} SUCCS {{774 0 0 0-1460 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1461) {AREA_SCORE {} NAME COPY_LOOP:conc#37 TYPE CONCATENATE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-65 LOC {2 0.248 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1441 {}} {258 0 0 0-1438 {}}} SUCCS {{258 0 0.750 0-1464 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1462) {AREA_SCORE {} NAME COPY_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-66 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-1444 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1463 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1463) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:2))(9-3)#26 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-67 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-1462 {}} {146 0 0 0-1444 {}}} SUCCS {{259 0 0.750 0-1464 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1464) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-68 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-1464 {}} {259 0 0.750 0-1463 {}} {258 0 0.750 0-1461 {}} {130 0 0 0-1444 {}}} SUCCS {{774 0 0 0-1464 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1465) {AREA_SCORE {} NAME COPY_LOOP:conc#38 TYPE CONCATENATE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-69 LOC {2 0.248 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1441 {}} {258 0 0 0-1438 {}}} SUCCS {{258 0 0.750 0-1468 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1466) {AREA_SCORE {} NAME COPY_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-70 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-1444 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1467 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1467) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:2))(9-3)#28 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-71 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-1466 {}} {146 0 0 0-1444 {}}} SUCCS {{259 0 0.750 0-1468 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1468) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-72 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-1468 {}} {259 0 0.750 0-1467 {}} {258 0 0.750 0-1465 {}} {130 0 0 0-1444 {}}} SUCCS {{774 0 0 0-1468 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1469) {AREA_SCORE {} NAME COPY_LOOP:conc#39 TYPE CONCATENATE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-73 LOC {2 0.248 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1441 {}} {258 0 0 0-1438 {}}} SUCCS {{258 0 0.750 0-1472 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1470) {AREA_SCORE {} NAME COPY_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-74 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-1444 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1471 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1471) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:2))(9-3)#30 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-75 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-1470 {}} {146 0 0 0-1444 {}}} SUCCS {{259 0 0.750 0-1472 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1472) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-76 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-1472 {}} {259 0 0.750 0-1471 {}} {258 0 0.750 0-1469 {}} {130 0 0 0-1444 {}}} SUCCS {{774 0 0 0-1472 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1473) {AREA_SCORE {} NAME COPY_LOOP:conc#40 TYPE CONCATENATE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-77 LOC {2 0.248 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-1444 {}} {258 0 0 0-1441 {}} {258 0 0 0-1438 {}}} SUCCS {{258 0 0.750 0-1476 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1474) {AREA_SCORE {} NAME COPY_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-78 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-1444 {}} {774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1475 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1475) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:2))(9-3)#1 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-79 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-1474 {}} {146 0 0 0-1444 {}}} SUCCS {{259 0 0.750 0-1476 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1476) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-80 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-1476 {}} {259 0 0.750 0-1475 {}} {258 0 0.750 0-1473 {}} {130 0 0 0-1444 {}}} SUCCS {{774 0 0 0-1476 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1477) {AREA_SCORE {} NAME COPY_LOOP:i:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-81 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8965} PREDS {{774 0 0 0-1482 {}}} SUCCS {{259 0 0 0-1478 {}} {130 0 0 0-1481 {}} {256 0 0 0-1482 {}}} CYCLES {}}
set a(0-1478) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(9-0)#2 TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-82 LOC {0 1.0 1 0.0 1 0.0 3 0.8965} PREDS {{259 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1479 {}} {130 0 0 0-1481 {}}} CYCLES {}}
set a(0-1479) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,2,1,11) QUANTITY 1 NAME COPY_LOOP:acc TYPE ACCU DELAY {1.03 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-83 LOC {1 0.0 1 0.8965 1 0.8965 1 0.9999998999999999 3 0.9999998999999999} PREDS {{259 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1480 {}} {130 0 0 0-1481 {}} {258 0 0 0-1482 {}}} CYCLES {}}
set a(0-1480) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:2))(10) TYPE READSLICE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-84 LOC {1 0.1035 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1479 {}}} SUCCS {{259 0 0 0-1481 {}}} CYCLES {}}
set a(0-1481) {AREA_SCORE {} NAME COPY_LOOP-4:break(COPY_LOOP) TYPE TERMINATE PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-85 LOC {3 0.009999999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1480 {}} {130 0 0 0-1479 {}} {130 0 0 0-1478 {}} {130 0 0 0-1477 {}} {130 0 0 0-1476 {}} {130 0 0 0-1475 {}} {130 0 0 0-1474 {}} {130 0 0 0-1473 {}} {130 0 0 0-1472 {}} {130 0 0 0-1471 {}} {130 0 0 0-1470 {}} {130 0 0 0-1469 {}} {130 0 0 0-1468 {}} {130 0 0 0-1467 {}} {130 0 0 0-1466 {}} {130 0 0 0-1465 {}} {130 0 0 0-1464 {}} {130 0 0 0-1463 {}} {130 0 0 0-1462 {}} {130 0 0 0-1461 {}} {130 0 0 0-1460 {}} {130 0 0 0-1459 {}} {130 0 0 0-1458 {}} {130 0 0 0-1457 {}} {130 0 0 0-1456 {}} {130 0 0 0-1455 {}} {130 0 0 0-1454 {}} {130 0 0 0-1453 {}} {130 0 0 0-1452 {}} {130 0 0 0-1451 {}} {130 0 0 0-1450 {}} {130 0 0 0-1449 {}} {130 0 0 0-1448 {}} {130 0 0 0-1447 {}} {130 0 0 0-1446 {}} {130 0 0 0-1445 {}} {130 0 0 0-1443 {}} {130 0 0 0-1442 {}} {130 0 0 0-1441 {}} {130 0 0 0-1440 {}} {130 0 0 0-1439 {}} {130 0 0 0-1438 {}} {130 0 0 0-1437 {}} {130 0 0 0-1436 {}} {130 0 0 0-1435 {}} {130 0 0 0-1434 {}} {130 0 0 0-1433 {}} {130 0 0 0-1432 {}} {130 0 0 0-1431 {}} {130 0 0 0-1430 {}} {130 0 0 0-1429 {}} {130 0 0 0-1428 {}} {130 0 0 0-1427 {}} {130 0 0 0-1426 {}} {130 0 0 0-1425 {}} {130 0 0 0-1424 {}} {130 0 0 0-1422 {}} {130 0 0 0-1421 {}}} SUCCS {{129 0 0 0-1482 {}}} CYCLES {}}
set a(0-1482) {AREA_SCORE {} NAME COPY_LOOP:asn(COPY_LOOP:i(12:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1410 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-86 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-1482 {}} {129 0 0 0-1481 {}} {258 0 0 0-1479 {}} {256 0 0 0-1477 {}} {256 0 0 0-1474 {}} {256 0 0 0-1470 {}} {256 0 0 0-1466 {}} {256 0 0 0-1462 {}} {256 0 0 0-1458 {}} {256 0 0 0-1454 {}} {256 0 0 0-1450 {}} {256 0 0 0-1446 {}} {256 0 0 0-1442 {}} {256 0 0 0-1439 {}} {256 0 0 0-1436 {}} {256 0 0 0-1433 {}} {256 0 0 0-1430 {}} {256 0 0 0-1427 {}} {256 0 0 0-1424 {}} {256 0 0 0-1421 {}}} SUCCS {{774 0 0 0-1421 {}} {774 0 0 0-1424 {}} {774 0 0 0-1427 {}} {774 0 0 0-1430 {}} {774 0 0 0-1433 {}} {774 0 0 0-1436 {}} {774 0 0 0-1439 {}} {774 0 0 0-1442 {}} {774 0 0 0-1446 {}} {774 0 0 0-1450 {}} {774 0 0 0-1454 {}} {774 0 0 0-1458 {}} {774 0 0 0-1462 {}} {774 0 0 0-1466 {}} {774 0 0 0-1470 {}} {774 0 0 0-1474 {}} {774 0 0 0-1477 {}} {772 0 0 0-1482 {}}} CYCLES {}}
set a(0-1410) {CHI {0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482} ITERATIONS 1024 RESET_LATENCY 0 CSTEPS 3 UNROLL 4 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 3072 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3072 TOTAL_CYCLES_IN 3072 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3072 NAME COPY_LOOP TYPE LOOP DELAY {38412.50 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-87 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1416 {}} {130 0 0 0-1415 {}} {130 0 0 0-1414 {}}} SUCCS {{772 0 0 0-1416 {}} {131 0 0 0-1483 {}} {258 0 0 0-1411 {}} {256 0 0 0-2130 {}} {256 0 0 0-2133 {}} {256 0 0 0-2136 {}} {256 0 0 0-2139 {}}} CYCLES {}}
set a(0-1483) {AREA_SCORE {} NAME STAGE_LOOP:c:asn(STAGE_LOOP:c(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-88 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1410 {}} {772 0 0 0-1411 {}}} SUCCS {{259 0 0 0-1411 {}}} CYCLES {}}
set a(0-1484) {AREA_SCORE {} NAME STAGE_LOOP:base:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-89 LOC {0 1.0 1 0.8504999999999999 1 0.8504999999999999 1 0.8504999999999999 1 0.8504999999999999} PREDS {{774 0 0 0-2073 {}}} SUCCS {{259 0 0 0-1485 {}} {130 0 0 0-1412 {}} {256 0 0 0-2073 {}}} CYCLES {}}
set a(0-1485) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:base:acc TYPE ACCU DELAY {0.95 ns} PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-90 LOC {1 0.0 1 0.8504999999999999 1 0.8504999999999999 1 0.9449998999999999 1 0.9449998999999999} PREDS {{259 0 0 0-1484 {}}} SUCCS {{259 0 0 0-1486 {}} {130 0 0 0-1412 {}} {258 0 0 0-2070 {}} {258 0 0 0-2073 {}}} CYCLES {}}
set a(0-1486) {AREA_SCORE 7.87 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,1,4,9) QUANTITY 1 NAME STAGE_LOOP:base:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-91 LOC {1 0.0945 1 0.945 1 0.945 1 0.9999998999999999 1 0.9999998999999999} PREDS {{259 0 0 0-1485 {}}} SUCCS {{258 0 0 0-1412 {}}} CYCLES {}}
set a(0-1487) {AREA_SCORE {} NAME COMP_LOOP:r:asn(COMP_LOOP:r(10:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-92 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1412 {}}} SUCCS {{259 0 0 0-1412 {}}} CYCLES {}}
set a(0-1488) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#17.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-93 LOC {0 1.0 2 0.24 2 0.24 2 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1975 {}}} CYCLES {}}
set a(0-1489) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#17.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-94 LOC {0 1.0 2 0.24 2 0.24 2 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1975 {}}} CYCLES {}}
set a(0-1490) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#17.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-95 LOC {0 1.0 2 0.24 2 0.24 2 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1975 {}}} CYCLES {}}
set a(0-1491) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#17.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-96 LOC {0 1.0 2 0.24 2 0.24 2 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1975 {}}} CYCLES {}}
set a(0-1492) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#17.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-97 LOC {0 1.0 2 0.24 2 0.24 2 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1975 {}}} CYCLES {}}
set a(0-1493) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#17.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-98 LOC {0 1.0 2 0.24 2 0.24 2 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1975 {}}} CYCLES {}}
set a(0-1494) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#17.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-99 LOC {0 1.0 2 0.24 2 0.24 2 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1975 {}}} CYCLES {}}
set a(0-1495) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#17.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-100 LOC {0 1.0 2 0.24 2 0.24 2 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1975 {}}} CYCLES {}}
set a(0-1496) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#7(63:0).sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-101 LOC {0 1.0 2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1978 {}}} CYCLES {}}
set a(0-1497) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#7(63:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-102 LOC {0 1.0 2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1978 {}}} CYCLES {}}
set a(0-1498) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#16.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-103 LOC {0 1.0 3 0.24 3 0.24 3 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1823 {}}} CYCLES {}}
set a(0-1499) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#16.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-104 LOC {0 1.0 3 0.24 3 0.24 3 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1823 {}}} CYCLES {}}
set a(0-1500) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#16.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-105 LOC {0 1.0 3 0.24 3 0.24 3 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1823 {}}} CYCLES {}}
set a(0-1501) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#16.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-106 LOC {0 1.0 3 0.24 3 0.24 3 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1823 {}}} CYCLES {}}
set a(0-1502) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#5(63:0).sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-107 LOC {0 1.0 2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1826 {}}} CYCLES {}}
set a(0-1503) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#5(63:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-108 LOC {0 1.0 2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1826 {}}} CYCLES {}}
set a(0-1504) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-109 LOC {0 1.0 3 0.24 3 0.24 3 0.24 213 0.6655} PREDS {} SUCCS {{258 0 0 0-1750 {}} {258 0 0 0-1858 {}}} CYCLES {}}
set a(0-1505) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-110 LOC {0 1.0 3 0.24 3 0.24 3 0.24 213 0.6655} PREDS {} SUCCS {{258 0 0 0-1749 {}} {258 0 0 0-1857 {}}} CYCLES {}}
set a(0-1506) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-111 LOC {0 1.0 3 0.24 3 0.24 3 0.24 213 0.6655} PREDS {} SUCCS {{258 0 0 0-1748 {}} {258 0 0 0-1856 {}}} CYCLES {}}
set a(0-1507) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-112 LOC {0 1.0 3 0.24 3 0.24 3 0.24 213 0.6655} PREDS {} SUCCS {{258 0 0 0-1747 {}} {258 0 0 0-1855 {}}} CYCLES {}}
set a(0-1508) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#15.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-113 LOC {0 1.0 3 0.24 3 0.24 3 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1700 {}}} CYCLES {}}
set a(0-1509) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#15.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-114 LOC {0 1.0 4 0.24 4 0.24 4 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1700 {}}} CYCLES {}}
set a(0-1510) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#15.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-115 LOC {0 1.0 3 0.24 3 0.24 3 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1700 {}}} CYCLES {}}
set a(0-1511) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-116 LOC {0 1.0 4 0.24 4 0.24 4 0.24 181 0.85} PREDS {} SUCCS {{258 0 0 0-1700 {}}} CYCLES {}}
set a(0-1512) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#3(63:0).sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-117 LOC {0 1.0 2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1703 {}}} CYCLES {}}
set a(0-1513) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#3(63:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-118 LOC {0 1.0 2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1703 {}}} CYCLES {}}
set a(0-1514) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#14.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-119 LOC {0 1.0 5 0.24 5 0.24 5 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1592 {}}} CYCLES {}}
set a(0-1515) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-120 LOC {0 1.0 5 0.24 5 0.24 5 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1592 {}}} CYCLES {}}
set a(0-1516) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#1(63:0).sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-121 LOC {0 1.0 2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1595 {}}} CYCLES {}}
set a(0-1517) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#1(63:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-122 LOC {0 1.0 2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {} SUCCS {{258 0 0 0-1595 {}}} CYCLES {}}
set a(0-1518) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-123 LOC {0 1.0 3 0.24 3 0.24 3 0.24 213 0.6655} PREDS {} SUCCS {{258 0 0 0-1540 {}} {258 0 0 0-1627 {}}} CYCLES {}}
set a(0-1519) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-124 LOC {0 1.0 3 0.24 3 0.24 3 0.24 213 0.6655} PREDS {} SUCCS {{258 0 0 0-1539 {}} {258 0 0 0-1626 {}}} CYCLES {}}
set a(0-1520) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-125 LOC {0 1.0 3 0.24 3 0.24 3 0.24 213 0.6655} PREDS {} SUCCS {{258 0 0 0-1538 {}} {258 0 0 0-1625 {}}} CYCLES {}}
set a(0-1521) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-126 LOC {0 1.0 3 0.24 3 0.24 3 0.24 213 0.6655} PREDS {} SUCCS {{258 0 0 0-1537 {}} {258 0 0 0-1624 {}}} CYCLES {}}
set a(0-1522) {AREA_SCORE {} NAME COMP_LOOP:f1:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-127 LOC {0 1.0 0 1.0 0 1.0 0 1.0 212 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1523 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1523) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#14 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-128 LOC {0 1.0 0 1.0 0 1.0 212 0.875} PREDS {{259 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1524 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1524) {AREA_SCORE {} NAME COMP_LOOP:f1:switch TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-129 LOC {0 1.0 0 1.0 0 1.0 212 0.875} PREDS {{259 0 0 0-1523 {}}} SUCCS {{146 0 0 0-1525 {}} {146 0 0 0-1526 {}} {146 0 0 0-1527 {}} {146 0 0 0-1528 {}} {146 0 0 0-1529 {}} {146 0 0 0-1530 {}} {146 0 0 0-1531 {}} {146 0 0 0-1532 {}} {146 0 0 0-1533 {}} {146 0 0 0-1534 {}} {146 0 0 0-1535 {}} {146 0 0 0-1536 {}}} CYCLES {}}
set a(0-1525) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-130 LOC {0 1.0 2 0.0 2 0.0 2 0.0 212 0.875} PREDS {{146 0 0 0-1524 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1526 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1526) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(8-2)#4 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-131 LOC {0 1.0 2 0.0 2 0.0 212 0.875} PREDS {{259 0 0 0-1525 {}} {146 0 0 0-1524 {}}} SUCCS {{259 0 0.750 0-1527 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1527) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-132 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 213 0.23999989999999993} PREDS {{259 0 0.750 0-1526 {}} {146 0 0 0-1524 {}}} SUCCS {{259 0 0 0-1537 {}} {258 0 0 0-1624 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1528) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-133 LOC {0 1.0 2 0.0 2 0.0 2 0.0 212 0.875} PREDS {{146 0 0 0-1524 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1529 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1529) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(8-2)#6 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-134 LOC {0 1.0 2 0.0 2 0.0 212 0.875} PREDS {{259 0 0 0-1528 {}} {146 0 0 0-1524 {}}} SUCCS {{259 0 0.750 0-1530 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1530) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-135 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 213 0.23999989999999993} PREDS {{259 0 0.750 0-1529 {}} {146 0 0 0-1524 {}}} SUCCS {{258 0 0 0-1538 {}} {258 0 0 0-1625 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1531) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-136 LOC {0 1.0 2 0.0 2 0.0 2 0.0 212 0.875} PREDS {{146 0 0 0-1524 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1532 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1532) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(8-2)#8 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-137 LOC {0 1.0 2 0.0 2 0.0 212 0.875} PREDS {{259 0 0 0-1531 {}} {146 0 0 0-1524 {}}} SUCCS {{259 0 0.750 0-1533 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1533) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-138 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 213 0.23999989999999993} PREDS {{259 0 0.750 0-1532 {}} {146 0 0 0-1524 {}}} SUCCS {{258 0 0 0-1539 {}} {258 0 0 0-1626 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1534) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-139 LOC {0 1.0 2 0.0 2 0.0 2 0.0 212 0.875} PREDS {{146 0 0 0-1524 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1535 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1535) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(8-2)#10 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-140 LOC {0 1.0 2 0.0 2 0.0 212 0.875} PREDS {{259 0 0 0-1534 {}} {146 0 0 0-1524 {}}} SUCCS {{259 0 0.750 0-1536 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1536) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-141 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 213 0.23999989999999993} PREDS {{259 0 0.750 0-1535 {}} {146 0 0 0-1524 {}}} SUCCS {{258 0 0 0-1540 {}} {258 0 0 0-1627 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1537) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@))(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-142 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{259 0 0 0-1527 {}} {258 0 0 0-1521 {}}} SUCCS {{258 0 0 0-1563 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1538) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@))(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-143 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1530 {}} {258 0 0 0-1520 {}}} SUCCS {{258 0 0 0-1563 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1539) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@))(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-144 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1533 {}} {258 0 0 0-1519 {}}} SUCCS {{258 0 0 0-1563 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1540) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@))(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-145 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1536 {}} {258 0 0 0-1518 {}}} SUCCS {{258 0 0 0-1563 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1541) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-146 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1542 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1542) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#15 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-147 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1541 {}}} SUCCS {{258 0 0 0-1545 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1543) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-148 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1544 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1544) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-149 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1543 {}}} SUCCS {{259 0 0 0-1545 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1545) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:nor TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-150 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1544 {}} {258 0 0 0-1542 {}}} SUCCS {{258 0 0 0-1563 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1546) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-151 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1547 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1547) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#8 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-152 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1546 {}}} SUCCS {{258 0 0 0-1551 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1548) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-153 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1549 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1549) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#9 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-154 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1548 {}}} SUCCS {{259 0 0 0-1550 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1550) {AREA_SCORE {} NAME COMP_LOOP:f1:not TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-155 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1549 {}}} SUCCS {{259 0 0 0-1551 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1551) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-156 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1550 {}} {258 0 0 0-1547 {}}} SUCCS {{258 0 0 0-1563 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1552) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-157 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1553 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1553) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#10 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-158 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1552 {}}} SUCCS {{258 0 0 0-1557 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1554) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-159 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1555 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1555) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#11 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-160 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1554 {}}} SUCCS {{259 0 0 0-1556 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1556) {AREA_SCORE {} NAME COMP_LOOP:f1:not#4 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-161 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1555 {}}} SUCCS {{259 0 0 0-1557 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1557) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#1 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-162 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1556 {}} {258 0 0 0-1553 {}}} SUCCS {{258 0 0 0-1563 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1558) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-163 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1559 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1559) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#12 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-164 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1558 {}}} SUCCS {{258 0 0 0-1562 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1560) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-165 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1561 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1561) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#13 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-166 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1560 {}}} SUCCS {{259 0 0 0-1562 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1562) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#2 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-167 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1561 {}} {258 0 0 0-1559 {}}} SUCCS {{259 0 0 0-1563 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1563) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 6 NAME COMP_LOOP:f1:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-168 LOC {2 0.24 3 0.85 3 0.85 3 0.9999998999999999 213 0.8154999} PREDS {{259 0 0 0-1562 {}} {258 0 0 0-1557 {}} {258 0 0 0-1551 {}} {258 0 0 0-1545 {}} {258 0 0 0-1540 {}} {258 0 0 0-1539 {}} {258 0 0 0-1538 {}} {258 0 0 0-1537 {}}} SUCCS {{258 0 0 0-1598 {}} {258 0 0 0-1609 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1564) {AREA_SCORE {} NAME COMP_LOOP:f2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-169 LOC {0 1.0 1 0.0 1 0.0 1 0.0 180 0.7449999999999999} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1565 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1565) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(6-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-170 LOC {0 1.0 1 0.0 1 0.0 180 0.7449999999999999} PREDS {{259 0 0 0-1564 {}}} SUCCS {{258 0 0 0-1567 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1566) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(8-2) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-171 LOC {0 1.0 1 0.7449999999999999 1 0.7449999999999999 180 0.7449999999999999} PREDS {} SUCCS {{259 0 0 0-1567 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1567) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(7,2) QUANTITY 1 NAME COMP_LOOP-1:f2:and TYPE AND DELAY {0.55 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-172 LOC {1 0.0 1 0.7449999999999999 1 0.7449999999999999 1 0.7999998999999999 180 0.7999998999999999} PREDS {{259 0 0 0-1566 {}} {258 0 0 0-1565 {}}} SUCCS {{258 0 0 0-1579 {}} {258 0 0 0-1583 {}} {258 0 0 0-1588 {}} {258 0 0 0-1591 {}} {258 0 0 0-1662 {}} {258 0 0 0-1668 {}} {258 0 0 0-1673 {}} {258 0 0 0-1678 {}} {258 0 0 0-1683 {}} {258 0 0 0-1686 {}} {258 0 0 0-1690 {}} {258 0 0 0-1693 {}} {258 0 0 0-1697 {}} {258 0 0 0-1785 {}} {258 0 0 0-1791 {}} {258 0 0 0-1796 {}} {258 0 0 0-1801 {}} {258 0 0 0-1806 {}} {258 0 0 0-1809 {}} {258 0 0 0-1813 {}} {258 0 0 0-1816 {}} {258 0 0 0-1820 {}} {258 0 0 0-1893 {}} {258 0 0 0-1899 {}} {258 0 0 0-1904 {}} {258 0 0 0-1909 {}} {258 0 0 0-1914 {}} {258 0 0 0-1919 {}} {258 0 0 0-1924 {}} {258 0 0 0-1929 {}} {258 0 0 0-1934 {}} {258 0 0 0-1937 {}} {258 0 0 0-1942 {}} {258 0 0 0-1947 {}} {258 0 0 0-1953 {}} {258 0 0 0-1956 {}} {258 0 0 0-1961 {}} {258 0 0 0-1966 {}} {258 0 0 0-1971 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1568) {AREA_SCORE {} NAME COMP_LOOP:r:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-173 LOC {0 1.0 0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1569 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1569) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#37 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-174 LOC {0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{259 0 0 0-1568 {}}} SUCCS {{259 0 0 0-1570 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1570) {AREA_SCORE {} NAME COMP_LOOP:f2:switch TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-175 LOC {0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{259 0 0 0-1569 {}}} SUCCS {{146 0 0 0-1571 {}} {146 0 0 0-1572 {}} {146 0 0 0-1573 {}} {146 0 0 0-1574 {}} {146 0 0 0-1575 {}} {146 0 0 0-1576 {}} {146 0 0 0-1577 {}} {146 0 0 0-1578 {}}} CYCLES {}}
set a(0-1571) {AREA_SCORE {} NAME COMP_LOOP:r:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 180 0.875} PREDS {{146 0 0 0-1570 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1572 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1572) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#8 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-177 LOC {0 1.0 1 0.0 1 0.0 180 0.875} PREDS {{259 0 0 0-1571 {}} {146 0 0 0-1570 {}}} SUCCS {{259 0 0.750 0-1573 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1573) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-178 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1572 {}} {146 0 0 0-1570 {}}} SUCCS {{259 0 0 0-1574 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1574) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@))(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-179 LOC {2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {{259 0 0 0-1573 {}} {146 0 0 0-1570 {}}} SUCCS {{258 0 0 0-1595 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1575) {AREA_SCORE {} NAME COMP_LOOP:r:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 180 0.875} PREDS {{146 0 0 0-1570 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1576 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1576) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#12 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-181 LOC {0 1.0 1 0.0 1 0.0 180 0.875} PREDS {{259 0 0 0-1575 {}} {146 0 0 0-1570 {}}} SUCCS {{259 0 0.750 0-1577 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1577) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-182 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1576 {}} {146 0 0 0-1570 {}}} SUCCS {{259 0 0 0-1578 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1578) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@))(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-183 LOC {2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {{259 0 0 0-1577 {}} {146 0 0 0-1570 {}}} SUCCS {{258 0 0 0-1595 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1579) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(0)#2 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-184 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1580 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1580) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#4 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-185 LOC {1 0.05499999999999999 1 1.0 1 1.0 180 0.8} PREDS {{259 0 0 0-1579 {}}} SUCCS {{146 0 0 0-1581 {}} {146 0 0 0-1582 {}} {146 0 0 0-1583 {}} {146 0 0 0-1584 {}} {146 0 0 0-1585 {}} {146 0 0 0-1586 {}} {146 0 0 0-1587 {}} {146 0 0 0-1588 {}} {146 0 0 0-1589 {}} {146 0 0 0-1590 {}}} CYCLES {}}
set a(0-1581) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-186 LOC {1 0.05499999999999999 4 0.0 4 0.0 4 0.0 180 0.8} PREDS {{146 0 0 0-1580 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1582 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1582) {AREA_SCORE {} NAME COMP_LOOP-1:f2:COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#4 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-187 LOC {1 0.05499999999999999 4 0.0 4 0.0 180 0.8} PREDS {{259 0 0 0-1581 {}} {146 0 0 0-1580 {}}} SUCCS {{258 0 0 0-1584 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1583) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#1 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-188 LOC {1 0.05499999999999999 4 0.0 4 0.0 180 0.8} PREDS {{146 0 0 0-1580 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1584 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1584) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#24 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-189 LOC {1 0.05499999999999999 4 0.8 4 0.8 180 0.8} PREDS {{259 0 0 0-1583 {}} {258 0 0 0-1582 {}} {146 0 0 0-1580 {}}} SUCCS {{259 0 1.500 0-1585 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-190 LOC {1 1.0 4 0.96 4 1.0 5 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 1.500 0-1584 {}} {146 0 0 0-1580 {}}} SUCCS {{258 0 0 0-1592 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1586) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-191 LOC {1 0.05499999999999999 4 0.0 4 0.0 4 0.0 180 0.8} PREDS {{146 0 0 0-1580 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1587 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1587) {AREA_SCORE {} NAME COMP_LOOP-1:f2:COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#8 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-192 LOC {1 0.05499999999999999 4 0.0 4 0.0 180 0.8} PREDS {{259 0 0 0-1586 {}} {146 0 0 0-1580 {}}} SUCCS {{258 0 0 0-1589 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1588) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#5 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-193 LOC {1 0.05499999999999999 4 0.0 4 0.0 180 0.8} PREDS {{146 0 0 0-1580 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1589 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1589) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#28 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-194 LOC {1 0.05499999999999999 4 0.8 4 0.8 180 0.8} PREDS {{259 0 0 0-1588 {}} {258 0 0 0-1587 {}} {146 0 0 0-1580 {}}} SUCCS {{259 0 1.500 0-1590 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1590) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-195 LOC {1 1.0 4 0.96 4 1.0 5 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 1.500 0-1589 {}} {146 0 0 0-1580 {}}} SUCCS {{258 0 0 0-1592 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1591) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-196 LOC {1 0.05499999999999999 4 0.0 4 0.0 182 0.0213868} PREDS {{258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1592 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1592) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 5 NAME COMP_LOOP:f2:mux#1 TYPE MUX DELAY {0.08 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-197 LOC {2 0.24 5 0.992 5 0.992 5 0.9999999 182 0.02938670000000001} PREDS {{259 0 0 0-1591 {}} {258 0 0 0-1590 {}} {258 0 0 0-1585 {}} {258 0 0 0-1515 {}} {258 0 0 0-1514 {}}} SUCCS {{258 0 0 0-1596 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1593) {AREA_SCORE {} NAME COMP_LOOP:r:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-198 LOC {0 1.0 2 0.0 2 0.0 2 0.0 182 0.0213868} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1594 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1594) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#4 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-199 LOC {0 1.0 2 0.0 2 0.0 182 0.0213868} PREDS {{259 0 0 0-1593 {}}} SUCCS {{259 0 0 0-1595 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1595) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 5 NAME COMP_LOOP:f2:mux TYPE MUX DELAY {0.08 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-200 LOC {2 0.24 2 0.992 2 0.992 2 0.9999999 182 0.02938670000000001} PREDS {{259 0 0 0-1594 {}} {258 0 0 0-1578 {}} {258 0 0 0-1574 {}} {258 0 0 0-1517 {}} {258 0 0 0-1516 {}}} SUCCS {{259 0 0 0-1596 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1596) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-1:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-201 LOC {3 0.0 6 0.029386799999999998 6 0.029386799999999998 6 0.9999999048000002 182 0.9999999048000002} PREDS {{259 0 0 0-1595 {}} {258 0 0 0-1592 {}}} SUCCS {{259 0 0 0-1597 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1597) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-1:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-202 LOC {3 1.0 33 1.0 33 1.0 63 0.9999 212 0.9999} PREDS {{259 0 0 0-1596 {}}} SUCCS {{259 0 0 0-1598 {}} {258 0 0 0-1610 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1598) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 4 NAME COMP_LOOP-1:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-203 LOC {34 0.0 64 0.8154999999999999 64 0.8154999999999999 64 0.9999998999999999 213 0.9999998999999999} PREDS {{259 0 0 0-1597 {}} {258 0 0 0-1563 {}}} SUCCS {{259 0 0 0-1599 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1599) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-1:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-204 LOC {34 1.0 153 1.0 153 1.0 183 0.9999 243 0.9999} PREDS {{259 0 0 0-1598 {}}} SUCCS {{258 0 0.750 0-1605 {}} {258 0 0.750 0-1608 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1600) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-205 LOC {0 1.0 0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1601 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1601) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-206 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1600 {}}} SUCCS {{259 0 0 0-1602 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1602) {AREA_SCORE {} NAME COMP_LOOP:switch TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-207 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1601 {}}} SUCCS {{146 0 0 0-1603 {}} {146 0 0 0-1604 {}} {130 0 0 0-1605 {}} {146 0 0 0-1606 {}} {146 0 0 0-1607 {}} {130 0 0 0-1608 {}}} CYCLES {}}
set a(0-1603) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-208 LOC {0 1.0 184 0.0 184 0.0 184 0.0 244 0.875} PREDS {{146 0 0 0-1602 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1604 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1604) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#8 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-209 LOC {0 1.0 184 0.0 184 0.0 244 0.875} PREDS {{259 0 0 0-1603 {}} {146 0 0 0-1602 {}}} SUCCS {{259 0 0.750 0-1605 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1605) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-210 LOC {65 1.0 184 0.96 184 1.0 185 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1605 {}} {259 0 0.750 0-1604 {}} {130 0 0 0-1602 {}} {258 0 0.750 0-1599 {}} {774 0 0 0-1619 {}}} SUCCS {{774 0 0 0-1605 {}} {774 0 0 0-1619 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1606) {AREA_SCORE {} NAME COMP_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-211 LOC {0 1.0 184 0.0 184 0.0 184 0.0 244 0.875} PREDS {{146 0 0 0-1602 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1607 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1607) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#12 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-212 LOC {0 1.0 184 0.0 184 0.0 244 0.875} PREDS {{259 0 0 0-1606 {}} {146 0 0 0-1602 {}}} SUCCS {{259 0 0.750 0-1608 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1608) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-213 LOC {65 1.0 184 0.96 184 1.0 185 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1608 {}} {259 0 0.750 0-1607 {}} {130 0 0 0-1602 {}} {258 0 0.750 0-1599 {}} {774 0 0 0-1623 {}}} SUCCS {{774 0 0 0-1608 {}} {774 0 0 0-1623 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1609) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-214 LOC {2 0.39 64 0.8139999999999998 64 0.8139999999999998 225 0.8139999999999998} PREDS {{258 0 0 0-1563 {}}} SUCCS {{258 0 0 0-1611 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1610) {AREA_SCORE {} NAME COMP_LOOP-1:f2:not TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-215 LOC {34 0.0 64 0.8139999999999998 64 0.8139999999999998 225 0.8139999999999998} PREDS {{258 0 0 0-1597 {}}} SUCCS {{259 0 0 0-1611 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1611) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 4 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.86 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-216 LOC {34 0.0 64 0.8139999999999998 64 0.8139999999999998 64 0.9999998999999998 225 0.9999998999999998} PREDS {{259 0 0 0-1610 {}} {258 0 0 0-1609 {}}} SUCCS {{259 0 0 0-1612 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1612) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-1:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-217 LOC {34 1.0 64 1.0 64 1.0 83 0.6969579000000008 244 0.6969579000000008} PREDS {{259 0 0 0-1611 {}}} SUCCS {{258 0 0.750 0-1619 {}} {258 0 0.750 0-1623 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1613) {AREA_SCORE {} NAME COMP_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-218 LOC {0 1.0 0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1614 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1614) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(0)#1 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-219 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1613 {}}} SUCCS {{259 0 0 0-1615 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1615) {AREA_SCORE {} NAME COMP_LOOP:switch#1 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-220 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1614 {}}} SUCCS {{146 0 0 0-1616 {}} {146 0 0 0-1617 {}} {146 0 0 0-1618 {}} {130 0 0 0-1619 {}} {146 0 0 0-1620 {}} {146 0 0 0-1621 {}} {146 0 0 0-1622 {}} {130 0 0 0-1623 {}}} CYCLES {}}
set a(0-1616) {AREA_SCORE {} NAME COMP_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-221 LOC {0 1.0 83 0.0 83 0.0 83 0.0 244 0.875} PREDS {{146 0 0 0-1615 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1617 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1617) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#15 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-222 LOC {0 1.0 83 0.0 83 0.0 244 0.875} PREDS {{259 0 0 0-1616 {}} {146 0 0 0-1615 {}}} SUCCS {{259 0 0 0-1618 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1618) {AREA_SCORE {} NAME COMP_LOOP:conc#48 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-223 LOC {0 1.0 83 0.875 83 0.875 244 0.875} PREDS {{259 0 0 0-1617 {}} {146 0 0 0-1615 {}}} SUCCS {{259 0 0.750 0-1619 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1619) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-224 LOC {53 1.0 83 0.96 83 1.0 84 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1619 {}} {259 0 0.750 0-1618 {}} {130 0 0 0-1615 {}} {258 0 0.750 0-1612 {}} {774 0 0 0-1605 {}}} SUCCS {{774 0 0 0-1605 {}} {774 0 0 0-1619 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1620) {AREA_SCORE {} NAME COMP_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-225 LOC {0 1.0 83 0.0 83 0.0 83 0.0 244 0.875} PREDS {{146 0 0 0-1615 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1621 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1621) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#19 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-226 LOC {0 1.0 83 0.0 83 0.0 244 0.875} PREDS {{259 0 0 0-1620 {}} {146 0 0 0-1615 {}}} SUCCS {{259 0 0 0-1622 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1622) {AREA_SCORE {} NAME COMP_LOOP:conc#52 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-227 LOC {0 1.0 83 0.875 83 0.875 244 0.875} PREDS {{259 0 0 0-1621 {}} {146 0 0 0-1615 {}}} SUCCS {{259 0 0.750 0-1623 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1623) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-228 LOC {53 1.0 83 0.96 83 1.0 84 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1623 {}} {259 0 0.750 0-1622 {}} {130 0 0 0-1615 {}} {258 0 0.750 0-1612 {}} {774 0 0 0-1608 {}}} SUCCS {{774 0 0 0-1608 {}} {774 0 0 0-1623 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1624) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)#1)(127-64) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-229 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1527 {}} {258 0 0 0-1521 {}}} SUCCS {{258 0 0 0-1650 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1625) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#1)(127-64) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-230 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1530 {}} {258 0 0 0-1520 {}}} SUCCS {{258 0 0 0-1650 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1626) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@)#1)(127-64) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-231 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1533 {}} {258 0 0 0-1519 {}}} SUCCS {{258 0 0 0-1650 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1627) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@)#1)(127-64) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-232 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1536 {}} {258 0 0 0-1518 {}}} SUCCS {{258 0 0 0-1650 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1628) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-233 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1629 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1629) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#17 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-234 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1628 {}}} SUCCS {{258 0 0 0-1632 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1630) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-235 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1631 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1631) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#18 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-236 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1630 {}}} SUCCS {{259 0 0 0-1632 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1632) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:nor#1 TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-237 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1631 {}} {258 0 0 0-1629 {}}} SUCCS {{258 0 0 0-1650 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1633) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-238 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1634 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1634) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#19 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-239 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1633 {}}} SUCCS {{258 0 0 0-1638 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1635) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-240 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1636 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1636) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#20 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-241 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1635 {}}} SUCCS {{259 0 0 0-1637 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1637) {AREA_SCORE {} NAME COMP_LOOP:f1:not#5 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-242 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1636 {}}} SUCCS {{259 0 0 0-1638 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1638) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#3 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-243 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1637 {}} {258 0 0 0-1634 {}}} SUCCS {{258 0 0 0-1650 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1639) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-244 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1640 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1640) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#21 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-245 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1639 {}}} SUCCS {{258 0 0 0-1644 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1641) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-246 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1642 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1642) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#22 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-247 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1641 {}}} SUCCS {{259 0 0 0-1643 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1643) {AREA_SCORE {} NAME COMP_LOOP:f1:not#6 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-248 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1642 {}}} SUCCS {{259 0 0 0-1644 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1644) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#4 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-249 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1643 {}} {258 0 0 0-1640 {}}} SUCCS {{258 0 0 0-1650 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1645) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-250 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1646 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1646) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#23 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-251 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1645 {}}} SUCCS {{258 0 0 0-1649 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1647) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-252 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1648 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1648) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#1 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-253 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1647 {}}} SUCCS {{259 0 0 0-1649 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1649) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#5 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-254 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1648 {}} {258 0 0 0-1646 {}}} SUCCS {{259 0 0 0-1650 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1650) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 6 NAME COMP_LOOP:f1:mux1h#5 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-255 LOC {2 0.24 3 0.85 3 0.85 3 0.9999998999999999 213 0.8154999} PREDS {{259 0 0 0-1649 {}} {258 0 0 0-1644 {}} {258 0 0 0-1638 {}} {258 0 0 0-1632 {}} {258 0 0 0-1627 {}} {258 0 0 0-1626 {}} {258 0 0 0-1625 {}} {258 0 0 0-1624 {}}} SUCCS {{258 0 0 0-1706 {}} {258 0 0 0-1717 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1651) {AREA_SCORE {} NAME COMP_LOOP:r:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-256 LOC {0 1.0 0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1652 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1652) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#39 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-257 LOC {0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{259 0 0 0-1651 {}}} SUCCS {{259 0 0 0-1653 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1653) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#1 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-258 LOC {0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{259 0 0 0-1652 {}}} SUCCS {{146 0 0 0-1654 {}} {146 0 0 0-1655 {}} {146 0 0 0-1656 {}} {146 0 0 0-1657 {}} {146 0 0 0-1658 {}} {146 0 0 0-1659 {}} {146 0 0 0-1660 {}} {146 0 0 0-1661 {}}} CYCLES {}}
set a(0-1654) {AREA_SCORE {} NAME COMP_LOOP:r:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 180 0.875} PREDS {{146 0 0 0-1653 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1655 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1655) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#16 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-260 LOC {0 1.0 1 0.0 1 0.0 180 0.875} PREDS {{259 0 0 0-1654 {}} {146 0 0 0-1653 {}}} SUCCS {{259 0 0.750 0-1656 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1656) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-261 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1655 {}} {146 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1657 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1657) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#1)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-262 LOC {2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {{259 0 0 0-1656 {}} {146 0 0 0-1653 {}}} SUCCS {{258 0 0 0-1703 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1658) {AREA_SCORE {} NAME COMP_LOOP:r:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-263 LOC {0 1.0 1 0.0 1 0.0 1 0.0 180 0.875} PREDS {{146 0 0 0-1653 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1659 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1659) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#20 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-264 LOC {0 1.0 1 0.0 1 0.0 180 0.875} PREDS {{259 0 0 0-1658 {}} {146 0 0 0-1653 {}}} SUCCS {{259 0 0.750 0-1660 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1660) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-265 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1659 {}} {146 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1661 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1661) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#1)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-266 LOC {2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {{259 0 0 0-1660 {}} {146 0 0 0-1653 {}}} SUCCS {{258 0 0 0-1703 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1662) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:conc#9.idiv(8:2))(0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-267 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1664 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1663) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-268 LOC {0 1.0 1 1.0 1 1.0 180 0.8} PREDS {} SUCCS {{259 0 0 0-1664 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1664) {AREA_SCORE {} NAME COMP_LOOP:f2:conc TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-269 LOC {1 0.05499999999999999 1 1.0 1 1.0 180 0.8} PREDS {{259 0 0 0-1663 {}} {258 0 0 0-1662 {}}} SUCCS {{259 0 0 0-1665 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1665) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#5 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-270 LOC {1 0.05499999999999999 1 1.0 1 1.0 180 0.8} PREDS {{259 0 0 0-1664 {}}} SUCCS {{146 0 0 0-1666 {}} {146 0 0 0-1667 {}} {146 0 0 0-1668 {}} {146 0 0 0-1669 {}} {146 0 0 0-1670 {}} {146 0 0 0-1671 {}} {146 0 0 0-1672 {}} {146 0 0 0-1673 {}} {146 0 0 0-1674 {}} {146 0 0 0-1675 {}} {146 0 0 0-1676 {}} {146 0 0 0-1677 {}} {146 0 0 0-1678 {}} {146 0 0 0-1679 {}} {146 0 0 0-1680 {}} {146 0 0 0-1681 {}} {146 0 0 0-1682 {}} {146 0 0 0-1683 {}} {146 0 0 0-1684 {}} {146 0 0 0-1685 {}}} CYCLES {}}
set a(0-1666) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-271 LOC {1 0.05499999999999999 3 0.0 3 0.0 3 0.0 180 0.8} PREDS {{146 0 0 0-1665 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1667 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1667) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-272 LOC {1 0.05499999999999999 3 0.0 3 0.0 180 0.8} PREDS {{259 0 0 0-1666 {}} {146 0 0 0-1665 {}}} SUCCS {{258 0 0 0-1669 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1668) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#11 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-273 LOC {1 0.05499999999999999 3 0.0 3 0.0 180 0.8} PREDS {{146 0 0 0-1665 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1669 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1669) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#34 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-274 LOC {1 0.05499999999999999 3 0.8 3 0.8 180 0.8} PREDS {{259 0 0 0-1668 {}} {258 0 0 0-1667 {}} {146 0 0 0-1665 {}}} SUCCS {{259 0 1.500 0-1670 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1670) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-275 LOC {1 1.0 3 0.96 3 1.0 4 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 1.500 0-1669 {}} {146 0 0 0-1665 {}}} SUCCS {{258 0 0 0-1700 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1671) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-276 LOC {1 0.05499999999999999 2 0.0 2 0.0 2 0.0 180 0.875} PREDS {{146 0 0 0-1665 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1672 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1672) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#4 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-277 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.875} PREDS {{259 0 0 0-1671 {}} {146 0 0 0-1665 {}}} SUCCS {{258 0 0 0-1674 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1673) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#12 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-278 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.875} PREDS {{146 0 0 0-1665 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1674 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1674) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#35 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-279 LOC {1 0.05499999999999999 2 0.875 2 0.875 180 0.875} PREDS {{259 0 0 0-1673 {}} {258 0 0 0-1672 {}} {146 0 0 0-1665 {}}} SUCCS {{259 0 0.750 0-1675 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1675) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(32,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-280 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1674 {}} {146 0 0 0-1665 {}}} SUCCS {{258 0 0 0-1700 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1676) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-281 LOC {1 0.05499999999999999 3 0.0 3 0.0 3 0.0 180 0.8} PREDS {{146 0 0 0-1665 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1677 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1677) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#7 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-282 LOC {1 0.05499999999999999 3 0.0 3 0.0 180 0.8} PREDS {{259 0 0 0-1676 {}} {146 0 0 0-1665 {}}} SUCCS {{258 0 0 0-1679 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1678) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#15 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-283 LOC {1 0.05499999999999999 3 0.0 3 0.0 180 0.8} PREDS {{146 0 0 0-1665 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1679 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1679) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#38 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-284 LOC {1 0.05499999999999999 3 0.8 3 0.8 180 0.8} PREDS {{259 0 0 0-1678 {}} {258 0 0 0-1677 {}} {146 0 0 0-1665 {}}} SUCCS {{259 0 1.500 0-1680 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1680) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-285 LOC {1 1.0 3 0.96 3 1.0 4 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 1.500 0-1679 {}} {146 0 0 0-1665 {}}} SUCCS {{258 0 0 0-1700 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1681) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-286 LOC {1 0.05499999999999999 2 0.0 2 0.0 2 0.0 180 0.875} PREDS {{146 0 0 0-1665 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1682 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1682) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#8 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-287 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.875} PREDS {{259 0 0 0-1681 {}} {146 0 0 0-1665 {}}} SUCCS {{258 0 0 0-1684 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1683) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#16 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-288 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.875} PREDS {{146 0 0 0-1665 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1684 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1684) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#39 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-289 LOC {1 0.05499999999999999 2 0.875 2 0.875 180 0.875} PREDS {{259 0 0 0-1683 {}} {258 0 0 0-1682 {}} {146 0 0 0-1665 {}}} SUCCS {{259 0 0.750 0-1685 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1685) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(36,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(5).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-290 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1684 {}} {146 0 0 0-1665 {}}} SUCCS {{258 0 0 0-1700 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1686) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:conc#9.idiv(8:2))(0)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-291 LOC {1 0.05499999999999999 4 0.0 4 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1688 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1687) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#2 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-292 LOC {0 1.0 4 0.0 4 0.0 181 0.85} PREDS {} SUCCS {{259 0 0 0-1688 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1688) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-293 LOC {1 0.05499999999999999 4 0.0 4 0.0 181 0.85} PREDS {{259 0 0 0-1687 {}} {258 0 0 0-1686 {}}} SUCCS {{258 0 0 0-1700 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1689) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-294 LOC {0 1.0 4 0.0 4 0.0 181 0.85} PREDS {} SUCCS {{258 0 0 0-1692 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1690) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:conc#9.idiv(8:2))(0)#6 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-295 LOC {1 0.05499999999999999 4 0.0 4 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1691 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1691) {AREA_SCORE {} NAME COMP_LOOP:f2:not#3 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-296 LOC {1 0.05499999999999999 4 0.0 4 0.0 181 0.85} PREDS {{259 0 0 0-1690 {}}} SUCCS {{259 0 0 0-1692 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1692) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-297 LOC {1 0.05499999999999999 4 0.0 4 0.0 181 0.85} PREDS {{259 0 0 0-1691 {}} {258 0 0 0-1689 {}}} SUCCS {{258 0 0 0-1700 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1693) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:conc#9.idiv(8:2))(0)#7 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-298 LOC {1 0.05499999999999999 4 0.0 4 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1696 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1694) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#6 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-299 LOC {0 1.0 4 0.0 4 0.0 181 0.85} PREDS {} SUCCS {{259 0 0 0-1695 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1695) {AREA_SCORE {} NAME COMP_LOOP:f2:not#4 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-300 LOC {1 0.0 4 0.0 4 0.0 181 0.85} PREDS {{259 0 0 0-1694 {}}} SUCCS {{259 0 0 0-1696 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1696) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#1 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-301 LOC {1 0.05499999999999999 4 0.0 4 0.0 181 0.85} PREDS {{259 0 0 0-1695 {}} {258 0 0 0-1693 {}}} SUCCS {{258 0 0 0-1700 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1697) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:conc#9.idiv(8:2))(0)#9 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-302 LOC {1 0.05499999999999999 4 0.0 4 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1699 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1698) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#8 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-303 LOC {0 1.0 4 0.0 4 0.0 181 0.85} PREDS {} SUCCS {{259 0 0 0-1699 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1699) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#2 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-304 LOC {1 0.05499999999999999 4 0.0 4 0.0 181 0.85} PREDS {{259 0 0 0-1698 {}} {258 0 0 0-1697 {}}} SUCCS {{259 0 0 0-1700 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1700) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 6 NAME COMP_LOOP:f2:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-305 LOC {2 0.24 4 0.85 4 0.85 4 0.9999998999999999 181 0.9999998999999999} PREDS {{259 0 0 0-1699 {}} {258 0 0 0-1696 {}} {258 0 0 0-1692 {}} {258 0 0 0-1688 {}} {258 0 0 0-1685 {}} {258 0 0 0-1680 {}} {258 0 0 0-1675 {}} {258 0 0 0-1670 {}} {258 0 0 0-1511 {}} {258 0 0 0-1510 {}} {258 0 0 0-1509 {}} {258 0 0 0-1508 {}}} SUCCS {{258 0 0 0-1704 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1701) {AREA_SCORE {} NAME COMP_LOOP:r:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-306 LOC {0 1.0 2 0.0 2 0.0 2 0.0 182 0.0213868} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1702 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1702) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#5 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-307 LOC {0 1.0 2 0.0 2 0.0 182 0.0213868} PREDS {{259 0 0 0-1701 {}}} SUCCS {{259 0 0 0-1703 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1703) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 5 NAME COMP_LOOP:f2:mux#2 TYPE MUX DELAY {0.08 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-308 LOC {2 0.24 2 0.992 2 0.992 2 0.9999999 182 0.02938670000000001} PREDS {{259 0 0 0-1702 {}} {258 0 0 0-1661 {}} {258 0 0 0-1657 {}} {258 0 0 0-1513 {}} {258 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1704 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1704) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-2:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-309 LOC {3 0.0 5 0.029386799999999998 5 0.029386799999999998 5 0.9999999048000002 182 0.9999999048000002} PREDS {{259 0 0 0-1703 {}} {258 0 0 0-1700 {}}} SUCCS {{259 0 0 0-1705 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1705) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-2:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-310 LOC {3 1.0 63 1.0 63 1.0 93 0.9999 212 0.9999} PREDS {{259 0 0 0-1704 {}}} SUCCS {{259 0 0 0-1706 {}} {258 0 0 0-1718 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1706) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 4 NAME COMP_LOOP-2:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-311 LOC {34 0.0 94 0.8154999999999999 94 0.8154999999999999 94 0.9999998999999999 213 0.9999998999999999} PREDS {{259 0 0 0-1705 {}} {258 0 0 0-1650 {}}} SUCCS {{259 0 0 0-1707 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1707) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-2:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-312 LOC {34 1.0 183 1.0 183 1.0 213 0.9999 243 0.9999} PREDS {{259 0 0 0-1706 {}}} SUCCS {{258 0 0.750 0-1713 {}} {258 0 0.750 0-1716 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1708) {AREA_SCORE {} NAME COMP_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-313 LOC {0 1.0 0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1709 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1709) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(0)#2 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-314 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1708 {}}} SUCCS {{259 0 0 0-1710 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1710) {AREA_SCORE {} NAME COMP_LOOP:switch#2 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-315 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1709 {}}} SUCCS {{146 0 0 0-1711 {}} {146 0 0 0-1712 {}} {130 0 0 0-1713 {}} {146 0 0 0-1714 {}} {146 0 0 0-1715 {}} {130 0 0 0-1716 {}}} CYCLES {}}
set a(0-1711) {AREA_SCORE {} NAME COMP_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-316 LOC {0 1.0 214 0.0 214 0.0 214 0.0 244 0.875} PREDS {{146 0 0 0-1710 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1712 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1712) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#23 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-317 LOC {0 1.0 214 0.0 214 0.0 244 0.875} PREDS {{259 0 0 0-1711 {}} {146 0 0 0-1710 {}}} SUCCS {{259 0 0.750 0-1713 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1713) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-318 LOC {65 1.0 214 0.96 214 1.0 215 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1713 {}} {259 0 0.750 0-1712 {}} {130 0 0 0-1710 {}} {258 0 0.750 0-1707 {}} {774 0 0 0-1727 {}}} SUCCS {{774 0 0 0-1713 {}} {774 0 0 0-1727 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1714) {AREA_SCORE {} NAME COMP_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-319 LOC {0 1.0 214 0.0 214 0.0 214 0.0 244 0.875} PREDS {{146 0 0 0-1710 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1715 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1715) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#27 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-320 LOC {0 1.0 214 0.0 214 0.0 244 0.875} PREDS {{259 0 0 0-1714 {}} {146 0 0 0-1710 {}}} SUCCS {{259 0 0.750 0-1716 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1716) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(5).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-321 LOC {65 1.0 214 0.96 214 1.0 215 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1716 {}} {259 0 0.750 0-1715 {}} {130 0 0 0-1710 {}} {258 0 0.750 0-1707 {}} {774 0 0 0-1731 {}}} SUCCS {{774 0 0 0-1716 {}} {774 0 0 0-1731 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1717) {AREA_SCORE {} NAME COMP_LOOP:conc#76 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-322 LOC {2 0.39 94 0.8139999999999998 94 0.8139999999999998 225 0.8139999999999998} PREDS {{258 0 0 0-1650 {}}} SUCCS {{258 0 0 0-1719 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1718) {AREA_SCORE {} NAME COMP_LOOP-2:f2:not TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-323 LOC {34 0.0 94 0.8139999999999998 94 0.8139999999999998 225 0.8139999999999998} PREDS {{258 0 0 0-1705 {}}} SUCCS {{259 0 0 0-1719 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1719) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 4 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {1.86 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-324 LOC {34 0.0 94 0.8139999999999998 94 0.8139999999999998 94 0.9999998999999998 225 0.9999998999999998} PREDS {{259 0 0 0-1718 {}} {258 0 0 0-1717 {}}} SUCCS {{259 0 0 0-1720 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1720) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-2:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-325 LOC {34 1.0 94 1.0 94 1.0 113 0.6969579000000008 244 0.6969579000000008} PREDS {{259 0 0 0-1719 {}}} SUCCS {{258 0 0.750 0-1727 {}} {258 0 0.750 0-1731 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1721) {AREA_SCORE {} NAME COMP_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-326 LOC {0 1.0 0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1722 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1722) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(0)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-327 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1721 {}}} SUCCS {{259 0 0 0-1723 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1723) {AREA_SCORE {} NAME COMP_LOOP:switch#3 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-328 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1722 {}}} SUCCS {{146 0 0 0-1724 {}} {146 0 0 0-1725 {}} {146 0 0 0-1726 {}} {130 0 0 0-1727 {}} {146 0 0 0-1728 {}} {146 0 0 0-1729 {}} {146 0 0 0-1730 {}} {130 0 0 0-1731 {}}} CYCLES {}}
set a(0-1724) {AREA_SCORE {} NAME COMP_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-329 LOC {0 1.0 113 0.0 113 0.0 113 0.0 244 0.875} PREDS {{146 0 0 0-1723 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1725 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1725) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#30 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-330 LOC {0 1.0 113 0.0 113 0.0 244 0.875} PREDS {{259 0 0 0-1724 {}} {146 0 0 0-1723 {}}} SUCCS {{259 0 0 0-1726 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1726) {AREA_SCORE {} NAME COMP_LOOP:conc#56 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-331 LOC {0 1.0 113 0.875 113 0.875 244 0.875} PREDS {{259 0 0 0-1725 {}} {146 0 0 0-1723 {}}} SUCCS {{259 0 0.750 0-1727 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1727) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-332 LOC {53 1.0 113 0.96 113 1.0 114 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1727 {}} {259 0 0.750 0-1726 {}} {130 0 0 0-1723 {}} {258 0 0.750 0-1720 {}} {774 0 0 0-1713 {}}} SUCCS {{774 0 0 0-1713 {}} {774 0 0 0-1727 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1728) {AREA_SCORE {} NAME COMP_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-333 LOC {0 1.0 113 0.0 113 0.0 113 0.0 244 0.875} PREDS {{146 0 0 0-1723 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1729 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1729) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#34 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-334 LOC {0 1.0 113 0.0 113 0.0 244 0.875} PREDS {{259 0 0 0-1728 {}} {146 0 0 0-1723 {}}} SUCCS {{259 0 0 0-1730 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1730) {AREA_SCORE {} NAME COMP_LOOP:conc#60 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-335 LOC {0 1.0 113 0.875 113 0.875 244 0.875} PREDS {{259 0 0 0-1729 {}} {146 0 0 0-1723 {}}} SUCCS {{259 0 0.750 0-1731 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1731) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-336 LOC {53 1.0 113 0.96 113 1.0 114 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1731 {}} {259 0 0.750 0-1730 {}} {130 0 0 0-1723 {}} {258 0 0.750 0-1720 {}} {774 0 0 0-1716 {}}} SUCCS {{774 0 0 0-1716 {}} {774 0 0 0-1731 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1732) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-337 LOC {0 1.0 0 1.0 0 1.0 0 1.0 212 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1733 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1733) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#30 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-338 LOC {0 1.0 0 1.0 0 1.0 212 0.875} PREDS {{259 0 0 0-1732 {}}} SUCCS {{259 0 0 0-1734 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1734) {AREA_SCORE {} NAME COMP_LOOP:f1:switch#2 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-339 LOC {0 1.0 0 1.0 0 1.0 212 0.875} PREDS {{259 0 0 0-1733 {}}} SUCCS {{146 0 0 0-1735 {}} {146 0 0 0-1736 {}} {146 0 0 0-1737 {}} {146 0 0 0-1738 {}} {146 0 0 0-1739 {}} {146 0 0 0-1740 {}} {146 0 0 0-1741 {}} {146 0 0 0-1742 {}} {146 0 0 0-1743 {}} {146 0 0 0-1744 {}} {146 0 0 0-1745 {}} {146 0 0 0-1746 {}}} CYCLES {}}
set a(0-1735) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-340 LOC {0 1.0 2 0.0 2 0.0 2 0.0 212 0.875} PREDS {{146 0 0 0-1734 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1736 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1736) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(8-2)#19 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-341 LOC {0 1.0 2 0.0 2 0.0 212 0.875} PREDS {{259 0 0 0-1735 {}} {146 0 0 0-1734 {}}} SUCCS {{259 0 0.750 0-1737 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1737) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-342 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 213 0.23999989999999993} PREDS {{259 0 0.750 0-1736 {}} {146 0 0 0-1734 {}}} SUCCS {{259 0 0 0-1747 {}} {258 0 0 0-1855 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1738) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-343 LOC {0 1.0 2 0.0 2 0.0 2 0.0 212 0.875} PREDS {{146 0 0 0-1734 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1739 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1739) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(8-2)#21 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-344 LOC {0 1.0 2 0.0 2 0.0 212 0.875} PREDS {{259 0 0 0-1738 {}} {146 0 0 0-1734 {}}} SUCCS {{259 0 0.750 0-1740 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1740) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-345 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 213 0.23999989999999993} PREDS {{259 0 0.750 0-1739 {}} {146 0 0 0-1734 {}}} SUCCS {{258 0 0 0-1748 {}} {258 0 0 0-1856 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1741) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-346 LOC {0 1.0 2 0.0 2 0.0 2 0.0 212 0.875} PREDS {{146 0 0 0-1734 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1742 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1742) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(8-2)#23 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-347 LOC {0 1.0 2 0.0 2 0.0 212 0.875} PREDS {{259 0 0 0-1741 {}} {146 0 0 0-1734 {}}} SUCCS {{259 0 0.750 0-1743 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1743) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-348 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 213 0.23999989999999993} PREDS {{259 0 0.750 0-1742 {}} {146 0 0 0-1734 {}}} SUCCS {{258 0 0 0-1749 {}} {258 0 0 0-1857 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1744) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-349 LOC {0 1.0 2 0.0 2 0.0 2 0.0 212 0.875} PREDS {{146 0 0 0-1734 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1745 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1745) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(8-2)#2 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-350 LOC {0 1.0 2 0.0 2 0.0 212 0.875} PREDS {{259 0 0 0-1744 {}} {146 0 0 0-1734 {}}} SUCCS {{259 0 0.750 0-1746 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1746) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-351 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 213 0.23999989999999993} PREDS {{259 0 0.750 0-1745 {}} {146 0 0 0-1734 {}}} SUCCS {{258 0 0 0-1750 {}} {258 0 0 0-1858 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1747) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#2)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-352 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{259 0 0 0-1737 {}} {258 0 0 0-1507 {}}} SUCCS {{258 0 0 0-1773 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1748) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#2)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-353 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1740 {}} {258 0 0 0-1506 {}}} SUCCS {{258 0 0 0-1773 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1749) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#2)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-354 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1743 {}} {258 0 0 0-1505 {}}} SUCCS {{258 0 0 0-1773 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1750) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#2)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-355 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1746 {}} {258 0 0 0-1504 {}}} SUCCS {{258 0 0 0-1773 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1751) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-356 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1752 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1752) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#31 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-357 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1751 {}}} SUCCS {{258 0 0 0-1755 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1753) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-358 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1754 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1754) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#2 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-359 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1753 {}}} SUCCS {{259 0 0 0-1755 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1755) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:nor#2 TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-360 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1754 {}} {258 0 0 0-1752 {}}} SUCCS {{258 0 0 0-1773 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1756) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-361 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1757 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1757) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#24 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-362 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1756 {}}} SUCCS {{258 0 0 0-1761 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1758) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-363 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1759 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1759) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#25 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-364 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1758 {}}} SUCCS {{259 0 0 0-1760 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1760) {AREA_SCORE {} NAME COMP_LOOP:f1:not#7 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-365 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1759 {}}} SUCCS {{259 0 0 0-1761 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1761) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#6 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-366 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1760 {}} {258 0 0 0-1757 {}}} SUCCS {{258 0 0 0-1773 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1762) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-367 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1763 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1763) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#26 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-368 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1762 {}}} SUCCS {{258 0 0 0-1767 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1764) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-369 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1765 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1765) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#27 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-370 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1764 {}}} SUCCS {{259 0 0 0-1766 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1766) {AREA_SCORE {} NAME COMP_LOOP:f1:not#8 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-371 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1765 {}}} SUCCS {{259 0 0 0-1767 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1767) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#7 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-372 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1766 {}} {258 0 0 0-1763 {}}} SUCCS {{258 0 0 0-1773 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1768) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-373 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1769 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1769) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#28 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-374 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1768 {}}} SUCCS {{258 0 0 0-1772 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1770) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-375 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1771 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1771) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#29 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-376 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1770 {}}} SUCCS {{259 0 0 0-1772 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1772) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#8 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-377 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1771 {}} {258 0 0 0-1769 {}}} SUCCS {{259 0 0 0-1773 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1773) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 6 NAME COMP_LOOP:f1:mux1h#6 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-378 LOC {2 0.24 3 0.85 3 0.85 3 0.9999998999999999 213 0.8154999} PREDS {{259 0 0 0-1772 {}} {258 0 0 0-1767 {}} {258 0 0 0-1761 {}} {258 0 0 0-1755 {}} {258 0 0 0-1750 {}} {258 0 0 0-1749 {}} {258 0 0 0-1748 {}} {258 0 0 0-1747 {}}} SUCCS {{258 0 0 0-1829 {}} {258 0 0 0-1840 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1774) {AREA_SCORE {} NAME COMP_LOOP:r:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-379 LOC {0 1.0 0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1775 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1775) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#41 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-380 LOC {0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{259 0 0 0-1774 {}}} SUCCS {{259 0 0 0-1776 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1776) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#2 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-381 LOC {0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{259 0 0 0-1775 {}}} SUCCS {{146 0 0 0-1777 {}} {146 0 0 0-1778 {}} {146 0 0 0-1779 {}} {146 0 0 0-1780 {}} {146 0 0 0-1781 {}} {146 0 0 0-1782 {}} {146 0 0 0-1783 {}} {146 0 0 0-1784 {}}} CYCLES {}}
set a(0-1777) {AREA_SCORE {} NAME COMP_LOOP:r:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-382 LOC {0 1.0 1 0.0 1 0.0 1 0.0 180 0.875} PREDS {{146 0 0 0-1776 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1778 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1778) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#24 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-383 LOC {0 1.0 1 0.0 1 0.0 180 0.875} PREDS {{259 0 0 0-1777 {}} {146 0 0 0-1776 {}}} SUCCS {{259 0 0.750 0-1779 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1779) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-384 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1778 {}} {146 0 0 0-1776 {}}} SUCCS {{259 0 0 0-1780 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1780) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#2)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-385 LOC {2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {{259 0 0 0-1779 {}} {146 0 0 0-1776 {}}} SUCCS {{258 0 0 0-1826 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1781) {AREA_SCORE {} NAME COMP_LOOP:r:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-386 LOC {0 1.0 1 0.0 1 0.0 1 0.0 180 0.875} PREDS {{146 0 0 0-1776 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1782 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1782) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#28 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-387 LOC {0 1.0 1 0.0 1 0.0 180 0.875} PREDS {{259 0 0 0-1781 {}} {146 0 0 0-1776 {}}} SUCCS {{259 0 0.750 0-1783 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1783) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-388 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1782 {}} {146 0 0 0-1776 {}}} SUCCS {{259 0 0 0-1784 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1784) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#2)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-389 LOC {2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {{259 0 0 0-1783 {}} {146 0 0 0-1776 {}}} SUCCS {{258 0 0 0-1826 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1785) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc#1.idiv(7:1))(0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-390 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1787 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1786) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-391 LOC {0 1.0 1 1.0 1 1.0 180 0.8} PREDS {} SUCCS {{259 0 0 0-1787 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1787) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#14 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-392 LOC {1 0.05499999999999999 1 1.0 1 1.0 180 0.8} PREDS {{259 0 0 0-1786 {}} {258 0 0 0-1785 {}}} SUCCS {{259 0 0 0-1788 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1788) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#6 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-393 LOC {1 0.05499999999999999 1 1.0 1 1.0 180 0.8} PREDS {{259 0 0 0-1787 {}}} SUCCS {{146 0 0 0-1789 {}} {146 0 0 0-1790 {}} {146 0 0 0-1791 {}} {146 0 0 0-1792 {}} {146 0 0 0-1793 {}} {146 0 0 0-1794 {}} {146 0 0 0-1795 {}} {146 0 0 0-1796 {}} {146 0 0 0-1797 {}} {146 0 0 0-1798 {}} {146 0 0 0-1799 {}} {146 0 0 0-1800 {}} {146 0 0 0-1801 {}} {146 0 0 0-1802 {}} {146 0 0 0-1803 {}} {146 0 0 0-1804 {}} {146 0 0 0-1805 {}} {146 0 0 0-1806 {}} {146 0 0 0-1807 {}} {146 0 0 0-1808 {}}} CYCLES {}}
set a(0-1789) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-394 LOC {1 0.05499999999999999 2 0.0 2 0.0 2 0.0 180 0.8} PREDS {{146 0 0 0-1788 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1790 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1790) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#10 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-395 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.8} PREDS {{259 0 0 0-1789 {}} {146 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1792 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1791) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#18 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-396 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.8} PREDS {{146 0 0 0-1788 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1792 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1792) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#41 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-397 LOC {1 0.05499999999999999 2 0.8 2 0.8 180 0.8} PREDS {{259 0 0 0-1791 {}} {258 0 0 0-1790 {}} {146 0 0 0-1788 {}}} SUCCS {{259 0 1.500 0-1793 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1793) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-398 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 1.500 0-1792 {}} {146 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1823 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1794) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-399 LOC {1 0.05499999999999999 2 0.0 2 0.0 2 0.0 180 0.875} PREDS {{146 0 0 0-1788 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1795 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1795) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#12 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-400 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.875} PREDS {{259 0 0 0-1794 {}} {146 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1797 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1796) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#20 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-401 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.875} PREDS {{146 0 0 0-1788 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1797 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1797) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#43 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-402 LOC {1 0.05499999999999999 2 0.875 2 0.875 180 0.875} PREDS {{259 0 0 0-1796 {}} {258 0 0 0-1795 {}} {146 0 0 0-1788 {}}} SUCCS {{259 0 0.750 0-1798 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1798) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(33,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-403 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1797 {}} {146 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1823 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1799) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-404 LOC {1 0.05499999999999999 2 0.0 2 0.0 2 0.0 180 0.8} PREDS {{146 0 0 0-1788 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1800 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1800) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#14 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-405 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.8} PREDS {{259 0 0 0-1799 {}} {146 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1802 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1801) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#22 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-406 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.8} PREDS {{146 0 0 0-1788 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1802 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1802) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#45 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-407 LOC {1 0.05499999999999999 2 0.8 2 0.8 180 0.8} PREDS {{259 0 0 0-1801 {}} {258 0 0 0-1800 {}} {146 0 0 0-1788 {}}} SUCCS {{259 0 1.500 0-1803 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1803) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-408 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 1.500 0-1802 {}} {146 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1823 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1804) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-409 LOC {1 0.05499999999999999 2 0.0 2 0.0 2 0.0 180 0.875} PREDS {{146 0 0 0-1788 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1805 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1805) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#16 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-410 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.875} PREDS {{259 0 0 0-1804 {}} {146 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1807 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1806) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#24 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-411 LOC {1 0.05499999999999999 2 0.0 2 0.0 180 0.875} PREDS {{146 0 0 0-1788 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1807 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1807) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#47 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-412 LOC {1 0.05499999999999999 2 0.875 2 0.875 180 0.875} PREDS {{259 0 0 0-1806 {}} {258 0 0 0-1805 {}} {146 0 0 0-1788 {}}} SUCCS {{259 0 0.750 0-1808 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1808) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(37,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(6).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-413 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1807 {}} {146 0 0 0-1788 {}}} SUCCS {{258 0 0 0-1823 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1809) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc#1.idiv(7:1))(0)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-414 LOC {1 0.05499999999999999 3 0.0 3 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1811 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1810) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1)#2 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-415 LOC {0 1.0 3 0.0 3 0.0 181 0.85} PREDS {} SUCCS {{259 0 0 0-1811 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1811) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#1 TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-416 LOC {1 0.05499999999999999 3 0.0 3 0.0 181 0.85} PREDS {{259 0 0 0-1810 {}} {258 0 0 0-1809 {}}} SUCCS {{258 0 0 0-1823 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1812) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-417 LOC {0 1.0 3 0.0 3 0.0 181 0.85} PREDS {} SUCCS {{258 0 0 0-1815 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1813) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc#1.idiv(7:1))(0)#6 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-418 LOC {1 0.05499999999999999 3 0.0 3 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1814 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1814) {AREA_SCORE {} NAME COMP_LOOP:f2:not#5 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-419 LOC {1 0.05499999999999999 3 0.0 3 0.0 181 0.85} PREDS {{259 0 0 0-1813 {}}} SUCCS {{259 0 0 0-1815 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1815) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#3 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-420 LOC {1 0.05499999999999999 3 0.0 3 0.0 181 0.85} PREDS {{259 0 0 0-1814 {}} {258 0 0 0-1812 {}}} SUCCS {{258 0 0 0-1823 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1816) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc#1.idiv(7:1))(0)#7 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-421 LOC {1 0.05499999999999999 3 0.0 3 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1819 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1817) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1)#6 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-422 LOC {0 1.0 3 0.0 3 0.0 181 0.85} PREDS {} SUCCS {{259 0 0 0-1818 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1818) {AREA_SCORE {} NAME COMP_LOOP:f2:not#6 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-423 LOC {1 0.0 3 0.0 3 0.0 181 0.85} PREDS {{259 0 0 0-1817 {}}} SUCCS {{259 0 0 0-1819 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1819) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#4 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-424 LOC {1 0.05499999999999999 3 0.0 3 0.0 181 0.85} PREDS {{259 0 0 0-1818 {}} {258 0 0 0-1816 {}}} SUCCS {{258 0 0 0-1823 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1820) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc#1.idiv(7:1))(0)#9 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-425 LOC {1 0.05499999999999999 3 0.0 3 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1822 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1821) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1)#8 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-426 LOC {0 1.0 3 0.0 3 0.0 181 0.85} PREDS {} SUCCS {{259 0 0 0-1822 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1822) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#5 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-427 LOC {1 0.05499999999999999 3 0.0 3 0.0 181 0.85} PREDS {{259 0 0 0-1821 {}} {258 0 0 0-1820 {}}} SUCCS {{259 0 0 0-1823 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1823) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 6 NAME COMP_LOOP:f2:mux1h#1 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-428 LOC {2 0.24 3 0.85 3 0.85 3 0.9999998999999999 181 0.9999998999999999} PREDS {{259 0 0 0-1822 {}} {258 0 0 0-1819 {}} {258 0 0 0-1815 {}} {258 0 0 0-1811 {}} {258 0 0 0-1808 {}} {258 0 0 0-1803 {}} {258 0 0 0-1798 {}} {258 0 0 0-1793 {}} {258 0 0 0-1501 {}} {258 0 0 0-1500 {}} {258 0 0 0-1499 {}} {258 0 0 0-1498 {}}} SUCCS {{258 0 0 0-1827 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1824) {AREA_SCORE {} NAME COMP_LOOP:r:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-429 LOC {0 1.0 2 0.0 2 0.0 2 0.0 182 0.0213868} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1825 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1825) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#6 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-430 LOC {0 1.0 2 0.0 2 0.0 182 0.0213868} PREDS {{259 0 0 0-1824 {}}} SUCCS {{259 0 0 0-1826 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1826) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 5 NAME COMP_LOOP:f2:mux#3 TYPE MUX DELAY {0.08 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-431 LOC {2 0.24 2 0.992 2 0.992 2 0.9999999 182 0.02938670000000001} PREDS {{259 0 0 0-1825 {}} {258 0 0 0-1784 {}} {258 0 0 0-1780 {}} {258 0 0 0-1503 {}} {258 0 0 0-1502 {}}} SUCCS {{259 0 0 0-1827 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1827) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-3:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-432 LOC {3 0.0 4 0.029386799999999998 4 0.029386799999999998 4 0.9999999048000002 182 0.9999999048000002} PREDS {{259 0 0 0-1826 {}} {258 0 0 0-1823 {}}} SUCCS {{259 0 0 0-1828 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1828) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-3:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-433 LOC {3 1.0 93 1.0 93 1.0 123 0.9999 212 0.9999} PREDS {{259 0 0 0-1827 {}}} SUCCS {{259 0 0 0-1829 {}} {258 0 0 0-1841 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1829) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 4 NAME COMP_LOOP-3:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-434 LOC {34 0.0 124 0.8154999999999999 124 0.8154999999999999 124 0.9999998999999999 213 0.9999998999999999} PREDS {{259 0 0 0-1828 {}} {258 0 0 0-1773 {}}} SUCCS {{259 0 0 0-1830 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1830) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-3:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-435 LOC {34 1.0 213 1.0 213 1.0 243 0.9999 243 0.9999} PREDS {{259 0 0 0-1829 {}}} SUCCS {{258 0 0.750 0-1836 {}} {258 0 0.750 0-1839 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1831) {AREA_SCORE {} NAME COMP_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-436 LOC {0 1.0 0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1832 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1832) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(0)#4 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-437 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1831 {}}} SUCCS {{259 0 0 0-1833 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1833) {AREA_SCORE {} NAME COMP_LOOP:switch#4 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-438 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1832 {}}} SUCCS {{146 0 0 0-1834 {}} {146 0 0 0-1835 {}} {130 0 0 0-1836 {}} {146 0 0 0-1837 {}} {146 0 0 0-1838 {}} {130 0 0 0-1839 {}}} CYCLES {}}
set a(0-1834) {AREA_SCORE {} NAME COMP_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-439 LOC {0 1.0 244 0.0 244 0.0 244 0.0 244 0.875} PREDS {{146 0 0 0-1833 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1835 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1835) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#38 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-440 LOC {0 1.0 244 0.0 244 0.0 244 0.875} PREDS {{259 0 0 0-1834 {}} {146 0 0 0-1833 {}}} SUCCS {{259 0 0.750 0-1836 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1836) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-441 LOC {65 1.0 244 0.96 244 1.0 245 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1836 {}} {259 0 0.750 0-1835 {}} {130 0 0 0-1833 {}} {258 0 0.750 0-1830 {}} {774 0 0 0-1850 {}}} SUCCS {{774 0 0 0-1836 {}} {774 0 0 0-1850 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1837) {AREA_SCORE {} NAME COMP_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-442 LOC {0 1.0 244 0.0 244 0.0 244 0.0 244 0.875} PREDS {{146 0 0 0-1833 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1838 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1838) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#42 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-443 LOC {0 1.0 244 0.0 244 0.0 244 0.875} PREDS {{259 0 0 0-1837 {}} {146 0 0 0-1833 {}}} SUCCS {{259 0 0.750 0-1839 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1839) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(6).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-444 LOC {65 1.0 244 0.96 244 1.0 245 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1839 {}} {259 0 0.750 0-1838 {}} {130 0 0 0-1833 {}} {258 0 0.750 0-1830 {}} {774 0 0 0-1854 {}}} SUCCS {{774 0 0 0-1839 {}} {774 0 0 0-1854 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1840) {AREA_SCORE {} NAME COMP_LOOP:conc#77 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-445 LOC {2 0.39 124 0.8139999999999998 124 0.8139999999999998 225 0.8139999999999998} PREDS {{258 0 0 0-1773 {}}} SUCCS {{258 0 0 0-1842 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1841) {AREA_SCORE {} NAME COMP_LOOP-3:f2:not TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-446 LOC {34 0.0 124 0.8139999999999998 124 0.8139999999999998 225 0.8139999999999998} PREDS {{258 0 0 0-1828 {}}} SUCCS {{259 0 0 0-1842 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1842) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 4 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.86 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-447 LOC {34 0.0 124 0.8139999999999998 124 0.8139999999999998 124 0.9999998999999998 225 0.9999998999999998} PREDS {{259 0 0 0-1841 {}} {258 0 0 0-1840 {}}} SUCCS {{259 0 0 0-1843 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1843) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-3:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-448 LOC {34 1.0 124 1.0 124 1.0 143 0.6969579000000008 244 0.6969579000000008} PREDS {{259 0 0 0-1842 {}}} SUCCS {{258 0 0.750 0-1850 {}} {258 0 0.750 0-1854 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1844) {AREA_SCORE {} NAME COMP_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-449 LOC {0 1.0 0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1845 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1845) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(0)#5 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-450 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1844 {}}} SUCCS {{259 0 0 0-1846 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1846) {AREA_SCORE {} NAME COMP_LOOP:switch#5 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-451 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1845 {}}} SUCCS {{146 0 0 0-1847 {}} {146 0 0 0-1848 {}} {146 0 0 0-1849 {}} {130 0 0 0-1850 {}} {146 0 0 0-1851 {}} {146 0 0 0-1852 {}} {146 0 0 0-1853 {}} {130 0 0 0-1854 {}}} CYCLES {}}
set a(0-1847) {AREA_SCORE {} NAME COMP_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-452 LOC {0 1.0 143 0.0 143 0.0 143 0.0 244 0.875} PREDS {{146 0 0 0-1846 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1848 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1848) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#45 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-453 LOC {0 1.0 143 0.0 143 0.0 244 0.875} PREDS {{259 0 0 0-1847 {}} {146 0 0 0-1846 {}}} SUCCS {{259 0 0 0-1849 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1849) {AREA_SCORE {} NAME COMP_LOOP:conc#64 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-454 LOC {0 1.0 143 0.875 143 0.875 244 0.875} PREDS {{259 0 0 0-1848 {}} {146 0 0 0-1846 {}}} SUCCS {{259 0 0.750 0-1850 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1850) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-455 LOC {53 1.0 143 0.96 143 1.0 144 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1850 {}} {259 0 0.750 0-1849 {}} {130 0 0 0-1846 {}} {258 0 0.750 0-1843 {}} {774 0 0 0-1836 {}}} SUCCS {{774 0 0 0-1836 {}} {774 0 0 0-1850 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1851) {AREA_SCORE {} NAME COMP_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-456 LOC {0 1.0 143 0.0 143 0.0 143 0.0 244 0.875} PREDS {{146 0 0 0-1846 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1852 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1852) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#49 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-457 LOC {0 1.0 143 0.0 143 0.0 244 0.875} PREDS {{259 0 0 0-1851 {}} {146 0 0 0-1846 {}}} SUCCS {{259 0 0 0-1853 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1853) {AREA_SCORE {} NAME COMP_LOOP:conc#68 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-458 LOC {0 1.0 143 0.875 143 0.875 244 0.875} PREDS {{259 0 0 0-1852 {}} {146 0 0 0-1846 {}}} SUCCS {{259 0 0.750 0-1854 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1854) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(6).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-459 LOC {53 1.0 143 0.96 143 1.0 144 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1854 {}} {259 0 0.750 0-1853 {}} {130 0 0 0-1846 {}} {258 0 0.750 0-1843 {}} {774 0 0 0-1839 {}}} SUCCS {{774 0 0 0-1839 {}} {774 0 0 0-1854 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1855) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#3)(127-64) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-460 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1737 {}} {258 0 0 0-1507 {}}} SUCCS {{258 0 0 0-1881 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1856) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#3)(127-64) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-461 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1740 {}} {258 0 0 0-1506 {}}} SUCCS {{258 0 0 0-1881 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1857) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#3)(127-64) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-462 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1743 {}} {258 0 0 0-1505 {}}} SUCCS {{258 0 0 0-1881 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1858) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#3)(127-64) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-463 LOC {2 0.24 3 0.24 3 0.24 213 0.6655} PREDS {{258 0 0 0-1746 {}} {258 0 0 0-1504 {}}} SUCCS {{258 0 0 0-1881 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1859) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-464 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1860 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1860) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#33 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-465 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1859 {}}} SUCCS {{258 0 0 0-1863 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1861) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-466 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1862 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1862) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#34 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-467 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1861 {}}} SUCCS {{259 0 0 0-1863 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1863) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:nor#3 TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-468 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1862 {}} {258 0 0 0-1860 {}}} SUCCS {{258 0 0 0-1881 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1864) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-469 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1865 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1865) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#35 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-470 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1864 {}}} SUCCS {{258 0 0 0-1869 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1866) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-471 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1867 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1867) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#36 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-472 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1866 {}}} SUCCS {{259 0 0 0-1868 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1868) {AREA_SCORE {} NAME COMP_LOOP:f1:not#9 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-473 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1867 {}}} SUCCS {{259 0 0 0-1869 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1869) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#9 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-474 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1868 {}} {258 0 0 0-1865 {}}} SUCCS {{258 0 0 0-1881 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1870) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-475 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1871 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1871) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#37 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-476 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1870 {}}} SUCCS {{258 0 0 0-1875 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1872) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-477 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1873 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1873) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#38 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-478 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1872 {}}} SUCCS {{259 0 0 0-1874 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1874) {AREA_SCORE {} NAME COMP_LOOP:f1:not#10 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-479 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1873 {}}} SUCCS {{259 0 0 0-1875 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1875) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#10 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-480 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1874 {}} {258 0 0 0-1871 {}}} SUCCS {{258 0 0 0-1881 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1876) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-481 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1877 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1877) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#39 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-482 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1876 {}}} SUCCS {{258 0 0 0-1880 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1878) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-483 LOC {0 1.0 3 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1879 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1879) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:2))(1-0)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-484 LOC {0 1.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1878 {}}} SUCCS {{259 0 0 0-1880 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1880) {AREA_SCORE {} NAME COMP_LOOP:f1:COMP_LOOP:f1:and#11 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-485 LOC {1 0.0 3 0.0 3 0.0 213 0.6655} PREDS {{259 0 0 0-1879 {}} {258 0 0 0-1877 {}}} SUCCS {{259 0 0 0-1881 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1881) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 6 NAME COMP_LOOP:f1:mux1h#11 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-486 LOC {2 0.24 3 0.85 3 0.85 3 0.9999998999999999 213 0.8154999} PREDS {{259 0 0 0-1880 {}} {258 0 0 0-1875 {}} {258 0 0 0-1869 {}} {258 0 0 0-1863 {}} {258 0 0 0-1858 {}} {258 0 0 0-1857 {}} {258 0 0 0-1856 {}} {258 0 0 0-1855 {}}} SUCCS {{258 0 0 0-1981 {}} {258 0 0 0-1992 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1882) {AREA_SCORE {} NAME COMP_LOOP:r:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-487 LOC {0 1.0 0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1883 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1883) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#43 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-488 LOC {0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{259 0 0 0-1882 {}}} SUCCS {{259 0 0 0-1884 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1884) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#3 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-489 LOC {0 1.0 0 1.0 0 1.0 180 0.875} PREDS {{259 0 0 0-1883 {}}} SUCCS {{146 0 0 0-1885 {}} {146 0 0 0-1886 {}} {146 0 0 0-1887 {}} {146 0 0 0-1888 {}} {146 0 0 0-1889 {}} {146 0 0 0-1890 {}} {146 0 0 0-1891 {}} {146 0 0 0-1892 {}}} CYCLES {}}
set a(0-1885) {AREA_SCORE {} NAME COMP_LOOP:r:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-490 LOC {0 1.0 1 0.0 1 0.0 1 0.0 180 0.875} PREDS {{146 0 0 0-1884 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1886 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1886) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#32 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-491 LOC {0 1.0 1 0.0 1 0.0 180 0.875} PREDS {{259 0 0 0-1885 {}} {146 0 0 0-1884 {}}} SUCCS {{259 0 0.750 0-1887 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1887) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-492 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1886 {}} {146 0 0 0-1884 {}}} SUCCS {{259 0 0 0-1888 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1888) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#3)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-493 LOC {2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {{259 0 0 0-1887 {}} {146 0 0 0-1884 {}}} SUCCS {{258 0 0 0-1978 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1889) {AREA_SCORE {} NAME COMP_LOOP:r:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-494 LOC {0 1.0 1 0.0 1 0.0 1 0.0 180 0.875} PREDS {{146 0 0 0-1884 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1890 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1890) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-495 LOC {0 1.0 1 0.0 1 0.0 180 0.875} PREDS {{259 0 0 0-1889 {}} {146 0 0 0-1884 {}}} SUCCS {{259 0 0.750 0-1891 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1891) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-496 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1890 {}} {146 0 0 0-1884 {}}} SUCCS {{259 0 0 0-1892 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1892) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#3)(63-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-497 LOC {2 0.24 2 0.24 2 0.24 182 0.0213868} PREDS {{259 0 0 0-1891 {}} {146 0 0 0-1884 {}}} SUCCS {{258 0 0 0-1978 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1893) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc.idiv(8:2))(0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-498 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1895 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1894) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-499 LOC {0 1.0 1 0.8 1 0.8 180 0.8} PREDS {} SUCCS {{259 0 0 0-1895 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1895) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#23 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-500 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{259 0 0 0-1894 {}} {258 0 0 0-1893 {}}} SUCCS {{259 0 0 0-1896 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1896) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#7 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-501 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{259 0 0 0-1895 {}}} SUCCS {{146 0 0 0-1897 {}} {146 0 0 0-1898 {}} {146 0 0 0-1899 {}} {146 0 0 0-1900 {}} {146 0 0 0-1901 {}} {146 0 0 0-1902 {}} {146 0 0 0-1903 {}} {146 0 0 0-1904 {}} {146 0 0 0-1905 {}} {146 0 0 0-1906 {}} {146 0 0 0-1907 {}} {146 0 0 0-1908 {}} {146 0 0 0-1909 {}} {146 0 0 0-1910 {}} {146 0 0 0-1911 {}} {146 0 0 0-1912 {}} {146 0 0 0-1913 {}} {146 0 0 0-1914 {}} {146 0 0 0-1915 {}} {146 0 0 0-1916 {}} {146 0 0 0-1917 {}} {146 0 0 0-1918 {}} {146 0 0 0-1919 {}} {146 0 0 0-1920 {}} {146 0 0 0-1921 {}} {146 0 0 0-1922 {}} {146 0 0 0-1923 {}} {146 0 0 0-1924 {}} {146 0 0 0-1925 {}} {146 0 0 0-1926 {}} {146 0 0 0-1927 {}} {146 0 0 0-1928 {}} {146 0 0 0-1929 {}} {146 0 0 0-1930 {}} {146 0 0 0-1931 {}} {146 0 0 0-1932 {}} {146 0 0 0-1933 {}} {146 0 0 0-1934 {}} {146 0 0 0-1935 {}} {146 0 0 0-1936 {}}} CYCLES {}}
set a(0-1897) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-502 LOC {1 0.05499999999999999 1 0.8 1 0.8 1 0.8 180 0.8} PREDS {{146 0 0 0-1896 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1898 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1898) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#17 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-503 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{259 0 0 0-1897 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1900 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1899) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#25 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-504 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{146 0 0 0-1896 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1900 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1900) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#48 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-505 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{259 0 0 0-1899 {}} {258 0 0 0-1898 {}} {146 0 0 0-1896 {}}} SUCCS {{259 0 1.500 0-1901 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1901) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-506 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 1.500 0-1900 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1902) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-507 LOC {1 0.05499999999999999 1 0.8 1 0.8 1 0.8 180 0.875} PREDS {{146 0 0 0-1896 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1903 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1903) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#18 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-508 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.875} PREDS {{259 0 0 0-1902 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1905 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1904) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#26 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-509 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.875} PREDS {{146 0 0 0-1896 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1905 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1905) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#49 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-510 LOC {1 0.05499999999999999 1 0.875 1 0.875 180 0.875} PREDS {{259 0 0 0-1904 {}} {258 0 0 0-1903 {}} {146 0 0 0-1896 {}}} SUCCS {{259 0 0.750 0-1906 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1906) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(32,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-511 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1905 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1907) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-512 LOC {1 0.05499999999999999 1 0.8 1 0.8 1 0.8 180 0.875} PREDS {{146 0 0 0-1896 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1908 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1908) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#19 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-513 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.875} PREDS {{259 0 0 0-1907 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1910 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1909) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#27 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-514 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.875} PREDS {{146 0 0 0-1896 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1910 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1910) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#50 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-515 LOC {1 0.05499999999999999 1 0.875 1 0.875 180 0.875} PREDS {{259 0 0 0-1909 {}} {258 0 0 0-1908 {}} {146 0 0 0-1896 {}}} SUCCS {{259 0 0.750 0-1911 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1911) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(33,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-516 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1910 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1912) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-517 LOC {1 0.05499999999999999 1 0.8 1 0.8 1 0.8 180 0.95} PREDS {{146 0 0 0-1896 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1913 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1913) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#20 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-518 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.95} PREDS {{259 0 0 0-1912 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1915 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1914) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#28 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-519 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.95} PREDS {{146 0 0 0-1896 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1915 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1915) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#51 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-520 LOC {1 0.05499999999999999 1 0.95 1 0.95 180 0.95} PREDS {{259 0 0 0-1914 {}} {258 0 0 0-1913 {}} {146 0 0 0-1896 {}}} SUCCS {{259 0 0 0-1916 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1916) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(34,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-521 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0 0-1915 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1917) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-522 LOC {1 0.05499999999999999 1 0.8 1 0.8 1 0.8 180 0.8} PREDS {{146 0 0 0-1896 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1918 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1918) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#21 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-523 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{259 0 0 0-1917 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1920 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1919) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#29 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-524 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{146 0 0 0-1896 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1920 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1920) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#52 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-525 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.8} PREDS {{259 0 0 0-1919 {}} {258 0 0 0-1918 {}} {146 0 0 0-1896 {}}} SUCCS {{259 0 1.500 0-1921 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1921) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-526 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 1.500 0-1920 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1922) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-527 LOC {1 0.05499999999999999 1 0.8 1 0.8 1 0.8 180 0.875} PREDS {{146 0 0 0-1896 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1923 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1923) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#22 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-528 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.875} PREDS {{259 0 0 0-1922 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1925 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1924) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#30 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-529 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.875} PREDS {{146 0 0 0-1896 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1925 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1925) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#53 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-530 LOC {1 0.05499999999999999 1 0.875 1 0.875 180 0.875} PREDS {{259 0 0 0-1924 {}} {258 0 0 0-1923 {}} {146 0 0 0-1896 {}}} SUCCS {{259 0 0.750 0-1926 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1926) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(36,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(5).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-531 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1925 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1927) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-532 LOC {1 0.05499999999999999 1 0.8 1 0.8 1 0.8 180 0.875} PREDS {{146 0 0 0-1896 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1928 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1928) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#23 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-533 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.875} PREDS {{259 0 0 0-1927 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1930 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1929) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#31 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-534 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.875} PREDS {{146 0 0 0-1896 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1930 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1930) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#54 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-535 LOC {1 0.05499999999999999 1 0.875 1 0.875 180 0.875} PREDS {{259 0 0 0-1929 {}} {258 0 0 0-1928 {}} {146 0 0 0-1896 {}}} SUCCS {{259 0 0.750 0-1931 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1931) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(37,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-536 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0.750 0-1930 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1932) {AREA_SCORE {} NAME COMP_LOOP:f2:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-537 LOC {1 0.05499999999999999 1 0.8 1 0.8 1 0.8 180 0.95} PREDS {{146 0 0 0-1896 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1933 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1933) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:r(10:2))(8-7)#2 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-538 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.95} PREDS {{259 0 0 0-1932 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1935 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1934) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP-1:f2:and.cse(6:0))(6-1)#10 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-539 LOC {1 0.05499999999999999 1 0.8 1 0.8 180 0.95} PREDS {{146 0 0 0-1896 {}} {258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1935 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1935) {AREA_SCORE {} NAME COMP_LOOP:f2:conc#33 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-540 LOC {1 0.05499999999999999 1 0.95 1 0.95 180 0.95} PREDS {{259 0 0 0-1934 {}} {258 0 0 0-1933 {}} {146 0 0 0-1896 {}}} SUCCS {{259 0 0 0-1936 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(38,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(7).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-541 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 181 0.23999989999999993} PREDS {{259 0 0 0-1935 {}} {146 0 0 0-1896 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1937) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc.idiv(8:2))(0)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-542 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1940 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1938) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#2 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-543 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{258 0 0 0-1940 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1939) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#3 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-544 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{259 0 0 0-1940 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1940) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#2 TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-545 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{259 0 0 0-1939 {}} {258 0 0 0-1938 {}} {258 0 0 0-1937 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1941) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#4 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-546 LOC {0 1.0 2 0.0 2 0.0 181 0.85} PREDS {} SUCCS {{258 0 0 0-1945 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1942) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc.idiv(8:2))(0)#7 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-547 LOC {1 0.05499999999999999 2 0.0 2 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1944 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1943) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#6 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-548 LOC {0 1.0 2 0.0 2 0.0 181 0.85} PREDS {} SUCCS {{259 0 0 0-1944 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1944) {AREA_SCORE {} NAME COMP_LOOP:f2:nor TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-549 LOC {1 0.05499999999999999 2 0.0 2 0.0 181 0.85} PREDS {{259 0 0 0-1943 {}} {258 0 0 0-1942 {}}} SUCCS {{259 0 0 0-1945 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1945) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#6 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-550 LOC {1 0.05499999999999999 2 0.0 2 0.0 181 0.85} PREDS {{259 0 0 0-1944 {}} {258 0 0 0-1941 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1946) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#7 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-551 LOC {0 1.0 2 0.0 2 0.0 181 0.85} PREDS {} SUCCS {{258 0 0 0-1950 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1947) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc.idiv(8:2))(0)#10 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-552 LOC {1 0.05499999999999999 2 0.0 2 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1949 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1948) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#9 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-553 LOC {0 1.0 2 0.0 2 0.0 181 0.85} PREDS {} SUCCS {{259 0 0 0-1949 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1949) {AREA_SCORE {} NAME COMP_LOOP:f2:nor#1 TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-554 LOC {1 0.05499999999999999 2 0.0 2 0.0 181 0.85} PREDS {{259 0 0 0-1948 {}} {258 0 0 0-1947 {}}} SUCCS {{259 0 0 0-1950 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1950) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#7 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-555 LOC {1 0.05499999999999999 2 0.0 2 0.0 181 0.85} PREDS {{259 0 0 0-1949 {}} {258 0 0 0-1946 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1951) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#10 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-556 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{258 0 0 0-1955 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1952) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#11 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-557 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{258 0 0 0-1955 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1953) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc.idiv(8:2))(0)#14 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-558 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1954 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1954) {AREA_SCORE {} NAME COMP_LOOP:f2:not#7 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-559 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{259 0 0 0-1953 {}}} SUCCS {{259 0 0 0-1955 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1955) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#8 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-560 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{259 0 0 0-1954 {}} {258 0 0 0-1952 {}} {258 0 0 0-1951 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1956) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc.idiv(8:2))(0)#15 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-561 LOC {1 0.05499999999999999 2 0.0 2 0.0 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1960 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1957) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#14 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-562 LOC {0 1.0 2 0.0 2 0.0 181 0.85} PREDS {} SUCCS {{258 0 0 0-1959 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1958) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#15 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-563 LOC {0 1.0 2 0.0 2 0.0 181 0.85} PREDS {} SUCCS {{259 0 0 0-1959 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1959) {AREA_SCORE {} NAME COMP_LOOP:f2:nor#2 TYPE NOR PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-564 LOC {1 0.0 2 0.0 2 0.0 181 0.85} PREDS {{259 0 0 0-1958 {}} {258 0 0 0-1957 {}}} SUCCS {{259 0 0 0-1960 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1960) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#9 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-565 LOC {1 0.05499999999999999 2 0.0 2 0.0 181 0.85} PREDS {{259 0 0 0-1959 {}} {258 0 0 0-1956 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1961) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc.idiv(8:2))(0)#18 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-566 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1965 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1962) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#17 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-567 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{258 0 0 0-1965 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1963) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#18 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-568 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{259 0 0 0-1964 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1964) {AREA_SCORE {} NAME COMP_LOOP:f2:not#8 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-569 LOC {1 0.0 1 0.8 1 0.8 181 0.85} PREDS {{259 0 0 0-1963 {}}} SUCCS {{259 0 0 0-1965 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1965) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#10 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-570 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{259 0 0 0-1964 {}} {258 0 0 0-1962 {}} {258 0 0 0-1961 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1966) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc.idiv(8:2))(0)#21 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-571 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1970 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1967) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#20 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-572 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{258 0 0 0-1970 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1968) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#21 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-573 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{259 0 0 0-1969 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1969) {AREA_SCORE {} NAME COMP_LOOP:f2:not#9 TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-574 LOC {1 0.0 1 0.8 1 0.8 181 0.85} PREDS {{259 0 0 0-1968 {}}} SUCCS {{259 0 0 0-1970 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1970) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#11 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-575 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{259 0 0 0-1969 {}} {258 0 0 0-1967 {}} {258 0 0 0-1966 {}}} SUCCS {{258 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1971) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base:conc.idiv(8:2))(0)#24 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-576 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1974 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1972) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#23 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-577 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{258 0 0 0-1974 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1973) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(1-0)#24 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-578 LOC {0 1.0 1 0.8 1 0.8 181 0.85} PREDS {} SUCCS {{259 0 0 0-1974 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1974) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#12 TYPE AND PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-579 LOC {1 0.05499999999999999 1 0.8 1 0.8 181 0.85} PREDS {{259 0 0 0-1973 {}} {258 0 0 0-1972 {}} {258 0 0 0-1971 {}}} SUCCS {{259 0 0 0-1975 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1975) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,8) QUANTITY 1 NAME COMP_LOOP:f2:mux1h#2 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-580 LOC {2 0.24 2 0.85 2 0.85 2 0.9999998999999999 181 0.9999998999999999} PREDS {{259 0 0 0-1974 {}} {258 0 0 0-1970 {}} {258 0 0 0-1965 {}} {258 0 0 0-1960 {}} {258 0 0 0-1955 {}} {258 0 0 0-1950 {}} {258 0 0 0-1945 {}} {258 0 0 0-1940 {}} {258 0 0 0-1936 {}} {258 0 0 0-1931 {}} {258 0 0 0-1926 {}} {258 0 0 0-1921 {}} {258 0 0 0-1916 {}} {258 0 0 0-1911 {}} {258 0 0 0-1906 {}} {258 0 0 0-1901 {}} {258 0 0 0-1495 {}} {258 0 0 0-1494 {}} {258 0 0 0-1493 {}} {258 0 0 0-1492 {}} {258 0 0 0-1491 {}} {258 0 0 0-1490 {}} {258 0 0 0-1489 {}} {258 0 0 0-1488 {}}} SUCCS {{258 0 0 0-1979 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1976) {AREA_SCORE {} NAME COMP_LOOP:r:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-581 LOC {0 1.0 2 0.0 2 0.0 2 0.0 182 0.0213868} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1977 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1977) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:2))(7-0)#7 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-582 LOC {0 1.0 2 0.0 2 0.0 182 0.0213868} PREDS {{259 0 0 0-1976 {}}} SUCCS {{259 0 0 0-1978 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1978) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 5 NAME COMP_LOOP:f2:mux#4 TYPE MUX DELAY {0.08 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-583 LOC {2 0.24 2 0.992 2 0.992 2 0.9999999 182 0.02938670000000001} PREDS {{259 0 0 0-1977 {}} {258 0 0 0-1892 {}} {258 0 0 0-1888 {}} {258 0 0 0-1497 {}} {258 0 0 0-1496 {}}} SUCCS {{259 0 0 0-1979 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1979) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-4:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-584 LOC {3 0.0 3 0.029386799999999998 3 0.029386799999999998 3 0.9999999048000002 182 0.9999999048000002} PREDS {{259 0 0 0-1978 {}} {258 0 0 0-1975 {}}} SUCCS {{259 0 0 0-1980 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1980) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-4:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-585 LOC {3 1.0 3 1.0 3 1.0 33 0.9999 212 0.9999} PREDS {{259 0 0 0-1979 {}}} SUCCS {{259 0 0 0-1981 {}} {258 0 0 0-1993 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1981) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 4 NAME COMP_LOOP-4:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-586 LOC {34 0.0 34 0.8154999999999999 34 0.8154999999999999 34 0.9999998999999999 213 0.9999998999999999} PREDS {{259 0 0 0-1980 {}} {258 0 0 0-1881 {}}} SUCCS {{259 0 0 0-1982 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1982) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-4:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-587 LOC {34 1.0 123 1.0 123 1.0 153 0.9999 243 0.9999} PREDS {{259 0 0 0-1981 {}}} SUCCS {{258 0 0.750 0-1988 {}} {258 0 0.750 0-1991 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1983) {AREA_SCORE {} NAME COMP_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-588 LOC {0 1.0 0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1984 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1984) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(0)#6 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-589 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1983 {}}} SUCCS {{259 0 0 0-1985 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1985) {AREA_SCORE {} NAME COMP_LOOP:switch#6 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-590 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1984 {}}} SUCCS {{146 0 0 0-1986 {}} {146 0 0 0-1987 {}} {130 0 0 0-1988 {}} {146 0 0 0-1989 {}} {146 0 0 0-1990 {}} {130 0 0 0-1991 {}}} CYCLES {}}
set a(0-1986) {AREA_SCORE {} NAME COMP_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-591 LOC {0 1.0 154 0.0 154 0.0 154 0.0 244 0.875} PREDS {{146 0 0 0-1985 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1987 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1987) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#53 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-592 LOC {0 1.0 154 0.0 154 0.0 244 0.875} PREDS {{259 0 0 0-1986 {}} {146 0 0 0-1985 {}}} SUCCS {{259 0 0.750 0-1988 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1988) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-593 LOC {65 1.0 154 0.96 154 1.0 155 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1988 {}} {259 0 0.750 0-1987 {}} {130 0 0 0-1985 {}} {258 0 0.750 0-1982 {}} {774 0 0 0-2002 {}}} SUCCS {{774 0 0 0-1988 {}} {774 0 0 0-2002 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1989) {AREA_SCORE {} NAME COMP_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-594 LOC {0 1.0 154 0.0 154 0.0 154 0.0 244 0.875} PREDS {{146 0 0 0-1985 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1990 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1990) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#6 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-595 LOC {0 1.0 154 0.0 154 0.0 244 0.875} PREDS {{259 0 0 0-1989 {}} {146 0 0 0-1985 {}}} SUCCS {{259 0 0.750 0-1991 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1991) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(7).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-596 LOC {65 1.0 154 0.96 154 1.0 155 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-1991 {}} {259 0 0.750 0-1990 {}} {130 0 0 0-1985 {}} {258 0 0.750 0-1982 {}} {774 0 0 0-2006 {}}} SUCCS {{774 0 0 0-1991 {}} {774 0 0 0-2006 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1992) {AREA_SCORE {} NAME COMP_LOOP:conc#78 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-597 LOC {2 0.39 34 0.8139999999999998 34 0.8139999999999998 225 0.8139999999999998} PREDS {{258 0 0 0-1881 {}}} SUCCS {{258 0 0 0-1994 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1993) {AREA_SCORE {} NAME COMP_LOOP-4:f2:not TYPE NOT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-598 LOC {34 0.0 34 0.8139999999999998 34 0.8139999999999998 225 0.8139999999999998} PREDS {{258 0 0 0-1980 {}}} SUCCS {{259 0 0 0-1994 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1994) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 4 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {1.86 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-599 LOC {34 0.0 34 0.8139999999999998 34 0.8139999999999998 34 0.9999998999999998 225 0.9999998999999998} PREDS {{259 0 0 0-1993 {}} {258 0 0 0-1992 {}}} SUCCS {{259 0 0 0-1995 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1995) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-4:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-600 LOC {34 1.0 34 1.0 34 1.0 53 0.6969579000000008 244 0.6969579000000008} PREDS {{259 0 0 0-1994 {}}} SUCCS {{258 0 0.750 0-2002 {}} {258 0 0.750 0-2006 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1996) {AREA_SCORE {} NAME COMP_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-601 LOC {0 1.0 0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-1997 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-1997) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(0)#7 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-602 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1996 {}}} SUCCS {{259 0 0 0-1998 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-1998) {AREA_SCORE {} NAME COMP_LOOP:switch#7 TYPE SELECT PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-603 LOC {0 1.0 0 1.0 0 1.0 244 0.875} PREDS {{259 0 0 0-1997 {}}} SUCCS {{146 0 0 0-1999 {}} {146 0 0 0-2000 {}} {146 0 0 0-2001 {}} {130 0 0 0-2002 {}} {146 0 0 0-2003 {}} {146 0 0 0-2004 {}} {146 0 0 0-2005 {}} {130 0 0 0-2006 {}}} CYCLES {}}
set a(0-1999) {AREA_SCORE {} NAME COMP_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-604 LOC {0 1.0 53 0.0 53 0.0 53 0.0 244 0.875} PREDS {{146 0 0 0-1998 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-2000 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-2000) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#60 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-605 LOC {0 1.0 53 0.0 53 0.0 244 0.875} PREDS {{259 0 0 0-1999 {}} {146 0 0 0-1998 {}}} SUCCS {{259 0 0 0-2001 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-2001) {AREA_SCORE {} NAME COMP_LOOP:conc#72 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-606 LOC {0 1.0 53 0.875 53 0.875 244 0.875} PREDS {{259 0 0 0-2000 {}} {146 0 0 0-1998 {}}} SUCCS {{259 0 0.750 0-2002 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-2002) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-607 LOC {53 1.0 53 0.96 53 1.0 54 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-2002 {}} {259 0 0.750 0-2001 {}} {130 0 0 0-1998 {}} {258 0 0.750 0-1995 {}} {774 0 0 0-1988 {}}} SUCCS {{774 0 0 0-1988 {}} {774 0 0 0-2002 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-2003) {AREA_SCORE {} NAME COMP_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-608 LOC {0 1.0 53 0.0 53 0.0 53 0.0 244 0.875} PREDS {{146 0 0 0-1998 {}} {774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-2004 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-2004) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:r(10:2))(8-1)#7 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-609 LOC {0 1.0 53 0.0 53 0.0 244 0.875} PREDS {{259 0 0 0-2003 {}} {146 0 0 0-1998 {}}} SUCCS {{259 0 0 0-2005 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-2005) {AREA_SCORE {} NAME COMP_LOOP:conc#46 TYPE CONCATENATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-610 LOC {0 1.0 53 0.875 53 0.875 244 0.875} PREDS {{259 0 0 0-2004 {}} {146 0 0 0-1998 {}}} SUCCS {{259 0 0.750 0-2006 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-2006) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(7).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-611 LOC {53 1.0 53 0.96 53 1.0 54 0.00999989999999995 245 0.00999989999999995} PREDS {{774 0 0 0-2006 {}} {259 0 0.750 0-2005 {}} {130 0 0 0-1998 {}} {258 0 0.750 0-1995 {}} {774 0 0 0-1991 {}}} SUCCS {{774 0 0 0-1991 {}} {774 0 0 0-2006 {}} {130 0 0 0-2010 {}}} CYCLES {}}
set a(0-2007) {AREA_SCORE {} NAME COMP_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-612 LOC {0 1.0 1 0.898 1 0.898 1 0.898 245 0.898} PREDS {{774 0 0 0-2012 {}}} SUCCS {{259 0 0 0-2008 {}} {130 0 0 0-2010 {}} {256 0 0 0-2012 {}}} CYCLES {}}
set a(0-2008) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-613 LOC {1 0.0 1 0.898 1 0.898 1 0.9999999 245 0.9999999} PREDS {{259 0 0 0-2007 {}}} SUCCS {{259 0 0 0-2009 {}} {130 0 0 0-2010 {}} {258 0 0 0-2011 {}}} CYCLES {}}
set a(0-2009) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:slc(COMP_LOOP-4:acc#4)(11-2).psp)(9) TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-614 LOC {1 0.10200000000000001 119 0.0 119 0.0 245 1.0} PREDS {{259 0 0 0-2008 {}}} SUCCS {{259 0 0 0-2010 {}}} CYCLES {}}
set a(0-2010) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-615 LOC {66 0.009999999999999998 245 1.0 245 1.0 245 1.0} PREDS {{259 0 0 0-2009 {}} {130 0 0 0-2008 {}} {130 0 0 0-2007 {}} {130 0 0 0-2006 {}} {130 0 0 0-2005 {}} {130 0 0 0-2004 {}} {130 0 0 0-2003 {}} {130 0 0 0-2002 {}} {130 0 0 0-2001 {}} {130 0 0 0-2000 {}} {130 0 0 0-1999 {}} {130 0 0 0-1997 {}} {130 0 0 0-1996 {}} {130 0 0 0-1995 {}} {130 0 0 0-1994 {}} {130 0 0 0-1993 {}} {130 0 0 0-1992 {}} {130 0 0 0-1991 {}} {130 0 0 0-1990 {}} {130 0 0 0-1989 {}} {130 0 0 0-1988 {}} {130 0 0 0-1987 {}} {130 0 0 0-1986 {}} {130 0 0 0-1984 {}} {130 0 0 0-1983 {}} {130 0 0 0-1982 {}} {130 0 0 0-1981 {}} {130 0 0 0-1980 {}} {130 0 0 0-1979 {}} {130 0 0 0-1978 {}} {130 0 0 0-1977 {}} {130 0 0 0-1976 {}} {130 0 0 0-1975 {}} {130 0 0 0-1974 {}} {130 0 0 0-1973 {}} {130 0 0 0-1972 {}} {130 0 0 0-1971 {}} {130 0 0 0-1970 {}} {130 0 0 0-1969 {}} {130 0 0 0-1968 {}} {130 0 0 0-1967 {}} {130 0 0 0-1966 {}} {130 0 0 0-1965 {}} {130 0 0 0-1964 {}} {130 0 0 0-1963 {}} {130 0 0 0-1962 {}} {130 0 0 0-1961 {}} {130 0 0 0-1960 {}} {130 0 0 0-1959 {}} {130 0 0 0-1958 {}} {130 0 0 0-1957 {}} {130 0 0 0-1956 {}} {130 0 0 0-1955 {}} {130 0 0 0-1954 {}} {130 0 0 0-1953 {}} {130 0 0 0-1952 {}} {130 0 0 0-1951 {}} {130 0 0 0-1950 {}} {130 0 0 0-1949 {}} {130 0 0 0-1948 {}} {130 0 0 0-1947 {}} {130 0 0 0-1946 {}} {130 0 0 0-1945 {}} {130 0 0 0-1944 {}} {130 0 0 0-1943 {}} {130 0 0 0-1942 {}} {130 0 0 0-1941 {}} {130 0 0 0-1940 {}} {130 0 0 0-1939 {}} {130 0 0 0-1938 {}} {130 0 0 0-1937 {}} {130 0 0 0-1936 {}} {130 0 0 0-1935 {}} {130 0 0 0-1934 {}} {130 0 0 0-1933 {}} {130 0 0 0-1932 {}} {130 0 0 0-1931 {}} {130 0 0 0-1930 {}} {130 0 0 0-1929 {}} {130 0 0 0-1928 {}} {130 0 0 0-1927 {}} {130 0 0 0-1926 {}} {130 0 0 0-1925 {}} {130 0 0 0-1924 {}} {130 0 0 0-1923 {}} {130 0 0 0-1922 {}} {130 0 0 0-1921 {}} {130 0 0 0-1920 {}} {130 0 0 0-1919 {}} {130 0 0 0-1918 {}} {130 0 0 0-1917 {}} {130 0 0 0-1916 {}} {130 0 0 0-1915 {}} {130 0 0 0-1914 {}} {130 0 0 0-1913 {}} {130 0 0 0-1912 {}} {130 0 0 0-1911 {}} {130 0 0 0-1910 {}} {130 0 0 0-1909 {}} {130 0 0 0-1908 {}} {130 0 0 0-1907 {}} {130 0 0 0-1906 {}} {130 0 0 0-1905 {}} {130 0 0 0-1904 {}} {130 0 0 0-1903 {}} {130 0 0 0-1902 {}} {130 0 0 0-1901 {}} {130 0 0 0-1900 {}} {130 0 0 0-1899 {}} {130 0 0 0-1898 {}} {130 0 0 0-1897 {}} {130 0 0 0-1895 {}} {130 0 0 0-1894 {}} {130 0 0 0-1893 {}} {130 0 0 0-1892 {}} {130 0 0 0-1891 {}} {130 0 0 0-1890 {}} {130 0 0 0-1889 {}} {130 0 0 0-1888 {}} {130 0 0 0-1887 {}} {130 0 0 0-1886 {}} {130 0 0 0-1885 {}} {130 0 0 0-1883 {}} {130 0 0 0-1882 {}} {130 0 0 0-1881 {}} {130 0 0 0-1880 {}} {130 0 0 0-1879 {}} {130 0 0 0-1878 {}} {130 0 0 0-1877 {}} {130 0 0 0-1876 {}} {130 0 0 0-1875 {}} {130 0 0 0-1874 {}} {130 0 0 0-1873 {}} {130 0 0 0-1872 {}} {130 0 0 0-1871 {}} {130 0 0 0-1870 {}} {130 0 0 0-1869 {}} {130 0 0 0-1868 {}} {130 0 0 0-1867 {}} {130 0 0 0-1866 {}} {130 0 0 0-1865 {}} {130 0 0 0-1864 {}} {130 0 0 0-1863 {}} {130 0 0 0-1862 {}} {130 0 0 0-1861 {}} {130 0 0 0-1860 {}} {130 0 0 0-1859 {}} {130 0 0 0-1858 {}} {130 0 0 0-1857 {}} {130 0 0 0-1856 {}} {130 0 0 0-1855 {}} {130 0 0 0-1854 {}} {130 0 0 0-1853 {}} {130 0 0 0-1852 {}} {130 0 0 0-1851 {}} {130 0 0 0-1850 {}} {130 0 0 0-1849 {}} {130 0 0 0-1848 {}} {130 0 0 0-1847 {}} {130 0 0 0-1845 {}} {130 0 0 0-1844 {}} {130 0 0 0-1843 {}} {130 0 0 0-1842 {}} {130 0 0 0-1841 {}} {130 0 0 0-1840 {}} {130 0 0 0-1839 {}} {130 0 0 0-1838 {}} {130 0 0 0-1837 {}} {130 0 0 0-1836 {}} {130 0 0 0-1835 {}} {130 0 0 0-1834 {}} {130 0 0 0-1832 {}} {130 0 0 0-1831 {}} {130 0 0 0-1830 {}} {130 0 0 0-1829 {}} {130 0 0 0-1828 {}} {130 0 0 0-1827 {}} {130 0 0 0-1826 {}} {130 0 0 0-1825 {}} {130 0 0 0-1824 {}} {130 0 0 0-1823 {}} {130 0 0 0-1822 {}} {130 0 0 0-1821 {}} {130 0 0 0-1820 {}} {130 0 0 0-1819 {}} {130 0 0 0-1818 {}} {130 0 0 0-1817 {}} {130 0 0 0-1816 {}} {130 0 0 0-1815 {}} {130 0 0 0-1814 {}} {130 0 0 0-1813 {}} {130 0 0 0-1812 {}} {130 0 0 0-1811 {}} {130 0 0 0-1810 {}} {130 0 0 0-1809 {}} {130 0 0 0-1808 {}} {130 0 0 0-1807 {}} {130 0 0 0-1806 {}} {130 0 0 0-1805 {}} {130 0 0 0-1804 {}} {130 0 0 0-1803 {}} {130 0 0 0-1802 {}} {130 0 0 0-1801 {}} {130 0 0 0-1800 {}} {130 0 0 0-1799 {}} {130 0 0 0-1798 {}} {130 0 0 0-1797 {}} {130 0 0 0-1796 {}} {130 0 0 0-1795 {}} {130 0 0 0-1794 {}} {130 0 0 0-1793 {}} {130 0 0 0-1792 {}} {130 0 0 0-1791 {}} {130 0 0 0-1790 {}} {130 0 0 0-1789 {}} {130 0 0 0-1787 {}} {130 0 0 0-1786 {}} {130 0 0 0-1785 {}} {130 0 0 0-1784 {}} {130 0 0 0-1783 {}} {130 0 0 0-1782 {}} {130 0 0 0-1781 {}} {130 0 0 0-1780 {}} {130 0 0 0-1779 {}} {130 0 0 0-1778 {}} {130 0 0 0-1777 {}} {130 0 0 0-1775 {}} {130 0 0 0-1774 {}} {130 0 0 0-1773 {}} {130 0 0 0-1772 {}} {130 0 0 0-1771 {}} {130 0 0 0-1770 {}} {130 0 0 0-1769 {}} {130 0 0 0-1768 {}} {130 0 0 0-1767 {}} {130 0 0 0-1766 {}} {130 0 0 0-1765 {}} {130 0 0 0-1764 {}} {130 0 0 0-1763 {}} {130 0 0 0-1762 {}} {130 0 0 0-1761 {}} {130 0 0 0-1760 {}} {130 0 0 0-1759 {}} {130 0 0 0-1758 {}} {130 0 0 0-1757 {}} {130 0 0 0-1756 {}} {130 0 0 0-1755 {}} {130 0 0 0-1754 {}} {130 0 0 0-1753 {}} {130 0 0 0-1752 {}} {130 0 0 0-1751 {}} {130 0 0 0-1750 {}} {130 0 0 0-1749 {}} {130 0 0 0-1748 {}} {130 0 0 0-1747 {}} {130 0 0 0-1746 {}} {130 0 0 0-1745 {}} {130 0 0 0-1744 {}} {130 0 0 0-1743 {}} {130 0 0 0-1742 {}} {130 0 0 0-1741 {}} {130 0 0 0-1740 {}} {130 0 0 0-1739 {}} {130 0 0 0-1738 {}} {130 0 0 0-1737 {}} {130 0 0 0-1736 {}} {130 0 0 0-1735 {}} {130 0 0 0-1733 {}} {130 0 0 0-1732 {}} {130 0 0 0-1731 {}} {130 0 0 0-1730 {}} {130 0 0 0-1729 {}} {130 0 0 0-1728 {}} {130 0 0 0-1727 {}} {130 0 0 0-1726 {}} {130 0 0 0-1725 {}} {130 0 0 0-1724 {}} {130 0 0 0-1722 {}} {130 0 0 0-1721 {}} {130 0 0 0-1720 {}} {130 0 0 0-1719 {}} {130 0 0 0-1718 {}} {130 0 0 0-1717 {}} {130 0 0 0-1716 {}} {130 0 0 0-1715 {}} {130 0 0 0-1714 {}} {130 0 0 0-1713 {}} {130 0 0 0-1712 {}} {130 0 0 0-1711 {}} {130 0 0 0-1709 {}} {130 0 0 0-1708 {}} {130 0 0 0-1707 {}} {130 0 0 0-1706 {}} {130 0 0 0-1705 {}} {130 0 0 0-1704 {}} {130 0 0 0-1703 {}} {130 0 0 0-1702 {}} {130 0 0 0-1701 {}} {130 0 0 0-1700 {}} {130 0 0 0-1699 {}} {130 0 0 0-1698 {}} {130 0 0 0-1697 {}} {130 0 0 0-1696 {}} {130 0 0 0-1695 {}} {130 0 0 0-1694 {}} {130 0 0 0-1693 {}} {130 0 0 0-1692 {}} {130 0 0 0-1691 {}} {130 0 0 0-1690 {}} {130 0 0 0-1689 {}} {130 0 0 0-1688 {}} {130 0 0 0-1687 {}} {130 0 0 0-1686 {}} {130 0 0 0-1685 {}} {130 0 0 0-1684 {}} {130 0 0 0-1683 {}} {130 0 0 0-1682 {}} {130 0 0 0-1681 {}} {130 0 0 0-1680 {}} {130 0 0 0-1679 {}} {130 0 0 0-1678 {}} {130 0 0 0-1677 {}} {130 0 0 0-1676 {}} {130 0 0 0-1675 {}} {130 0 0 0-1674 {}} {130 0 0 0-1673 {}} {130 0 0 0-1672 {}} {130 0 0 0-1671 {}} {130 0 0 0-1670 {}} {130 0 0 0-1669 {}} {130 0 0 0-1668 {}} {130 0 0 0-1667 {}} {130 0 0 0-1666 {}} {130 0 0 0-1664 {}} {130 0 0 0-1663 {}} {130 0 0 0-1662 {}} {130 0 0 0-1661 {}} {130 0 0 0-1660 {}} {130 0 0 0-1659 {}} {130 0 0 0-1658 {}} {130 0 0 0-1657 {}} {130 0 0 0-1656 {}} {130 0 0 0-1655 {}} {130 0 0 0-1654 {}} {130 0 0 0-1652 {}} {130 0 0 0-1651 {}} {130 0 0 0-1650 {}} {130 0 0 0-1649 {}} {130 0 0 0-1648 {}} {130 0 0 0-1647 {}} {130 0 0 0-1646 {}} {130 0 0 0-1645 {}} {130 0 0 0-1644 {}} {130 0 0 0-1643 {}} {130 0 0 0-1642 {}} {130 0 0 0-1641 {}} {130 0 0 0-1640 {}} {130 0 0 0-1639 {}} {130 0 0 0-1638 {}} {130 0 0 0-1637 {}} {130 0 0 0-1636 {}} {130 0 0 0-1635 {}} {130 0 0 0-1634 {}} {130 0 0 0-1633 {}} {130 0 0 0-1632 {}} {130 0 0 0-1631 {}} {130 0 0 0-1630 {}} {130 0 0 0-1629 {}} {130 0 0 0-1628 {}} {130 0 0 0-1627 {}} {130 0 0 0-1626 {}} {130 0 0 0-1625 {}} {130 0 0 0-1624 {}} {130 0 0 0-1623 {}} {130 0 0 0-1622 {}} {130 0 0 0-1621 {}} {130 0 0 0-1620 {}} {130 0 0 0-1619 {}} {130 0 0 0-1618 {}} {130 0 0 0-1617 {}} {130 0 0 0-1616 {}} {130 0 0 0-1614 {}} {130 0 0 0-1613 {}} {130 0 0 0-1612 {}} {130 0 0 0-1611 {}} {130 0 0 0-1610 {}} {130 0 0 0-1609 {}} {130 0 0 0-1608 {}} {130 0 0 0-1607 {}} {130 0 0 0-1606 {}} {130 0 0 0-1605 {}} {130 0 0 0-1604 {}} {130 0 0 0-1603 {}} {130 0 0 0-1601 {}} {130 0 0 0-1600 {}} {130 0 0 0-1599 {}} {130 0 0 0-1598 {}} {130 0 0 0-1597 {}} {130 0 0 0-1596 {}} {130 0 0 0-1595 {}} {130 0 0 0-1594 {}} {130 0 0 0-1593 {}} {130 0 0 0-1592 {}} {130 0 0 0-1591 {}} {130 0 0 0-1590 {}} {130 0 0 0-1589 {}} {130 0 0 0-1588 {}} {130 0 0 0-1587 {}} {130 0 0 0-1586 {}} {130 0 0 0-1585 {}} {130 0 0 0-1584 {}} {130 0 0 0-1583 {}} {130 0 0 0-1582 {}} {130 0 0 0-1581 {}} {130 0 0 0-1579 {}} {130 0 0 0-1578 {}} {130 0 0 0-1577 {}} {130 0 0 0-1576 {}} {130 0 0 0-1575 {}} {130 0 0 0-1574 {}} {130 0 0 0-1573 {}} {130 0 0 0-1572 {}} {130 0 0 0-1571 {}} {130 0 0 0-1569 {}} {130 0 0 0-1568 {}} {130 0 0 0-1567 {}} {130 0 0 0-1566 {}} {130 0 0 0-1565 {}} {130 0 0 0-1564 {}} {130 0 0 0-1563 {}} {130 0 0 0-1562 {}} {130 0 0 0-1561 {}} {130 0 0 0-1560 {}} {130 0 0 0-1559 {}} {130 0 0 0-1558 {}} {130 0 0 0-1557 {}} {130 0 0 0-1556 {}} {130 0 0 0-1555 {}} {130 0 0 0-1554 {}} {130 0 0 0-1553 {}} {130 0 0 0-1552 {}} {130 0 0 0-1551 {}} {130 0 0 0-1550 {}} {130 0 0 0-1549 {}} {130 0 0 0-1548 {}} {130 0 0 0-1547 {}} {130 0 0 0-1546 {}} {130 0 0 0-1545 {}} {130 0 0 0-1544 {}} {130 0 0 0-1543 {}} {130 0 0 0-1542 {}} {130 0 0 0-1541 {}} {130 0 0 0-1540 {}} {130 0 0 0-1539 {}} {130 0 0 0-1538 {}} {130 0 0 0-1537 {}} {130 0 0 0-1536 {}} {130 0 0 0-1535 {}} {130 0 0 0-1534 {}} {130 0 0 0-1533 {}} {130 0 0 0-1532 {}} {130 0 0 0-1531 {}} {130 0 0 0-1530 {}} {130 0 0 0-1529 {}} {130 0 0 0-1528 {}} {130 0 0 0-1527 {}} {130 0 0 0-1526 {}} {130 0 0 0-1525 {}} {130 0 0 0-1523 {}} {130 0 0 0-1522 {}}} SUCCS {{128 0 0 0-2012 {}}} CYCLES {}}
set a(0-2011) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:slc(COMP_LOOP-4:acc#4)(11-2).psp)(8-0)#1 TYPE READSLICE PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-616 LOC {1 0.10200000000000001 119 0.0 119 0.0 245 1.0} PREDS {{258 0 0 0-2008 {}}} SUCCS {{259 0 0 0-2012 {}}} CYCLES {}}
set a(0-2012) {AREA_SCORE {} NAME COMP_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1412 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-617 LOC {66 0.0 245 0.0 245 0.0 245 0.0 245 1.0} PREDS {{772 0 0 0-2012 {}} {259 0 0 0-2011 {}} {128 0 0 0-2010 {}} {256 0 0 0-2007 {}} {256 0 0 0-2003 {}} {256 0 0 0-1999 {}} {256 0 0 0-1996 {}} {256 0 0 0-1989 {}} {256 0 0 0-1986 {}} {256 0 0 0-1983 {}} {256 0 0 0-1976 {}} {256 0 0 0-1932 {}} {256 0 0 0-1927 {}} {256 0 0 0-1922 {}} {256 0 0 0-1917 {}} {256 0 0 0-1912 {}} {256 0 0 0-1907 {}} {256 0 0 0-1902 {}} {256 0 0 0-1897 {}} {256 0 0 0-1889 {}} {256 0 0 0-1885 {}} {256 0 0 0-1882 {}} {256 0 0 0-1878 {}} {256 0 0 0-1876 {}} {256 0 0 0-1872 {}} {256 0 0 0-1870 {}} {256 0 0 0-1866 {}} {256 0 0 0-1864 {}} {256 0 0 0-1861 {}} {256 0 0 0-1859 {}} {256 0 0 0-1851 {}} {256 0 0 0-1847 {}} {256 0 0 0-1844 {}} {256 0 0 0-1837 {}} {256 0 0 0-1834 {}} {256 0 0 0-1831 {}} {256 0 0 0-1824 {}} {256 0 0 0-1804 {}} {256 0 0 0-1799 {}} {256 0 0 0-1794 {}} {256 0 0 0-1789 {}} {256 0 0 0-1781 {}} {256 0 0 0-1777 {}} {256 0 0 0-1774 {}} {256 0 0 0-1770 {}} {256 0 0 0-1768 {}} {256 0 0 0-1764 {}} {256 0 0 0-1762 {}} {256 0 0 0-1758 {}} {256 0 0 0-1756 {}} {256 0 0 0-1753 {}} {256 0 0 0-1751 {}} {256 0 0 0-1744 {}} {256 0 0 0-1741 {}} {256 0 0 0-1738 {}} {256 0 0 0-1735 {}} {256 0 0 0-1732 {}} {256 0 0 0-1728 {}} {256 0 0 0-1724 {}} {256 0 0 0-1721 {}} {256 0 0 0-1714 {}} {256 0 0 0-1711 {}} {256 0 0 0-1708 {}} {256 0 0 0-1701 {}} {256 0 0 0-1681 {}} {256 0 0 0-1676 {}} {256 0 0 0-1671 {}} {256 0 0 0-1666 {}} {256 0 0 0-1658 {}} {256 0 0 0-1654 {}} {256 0 0 0-1651 {}} {256 0 0 0-1647 {}} {256 0 0 0-1645 {}} {256 0 0 0-1641 {}} {256 0 0 0-1639 {}} {256 0 0 0-1635 {}} {256 0 0 0-1633 {}} {256 0 0 0-1630 {}} {256 0 0 0-1628 {}} {256 0 0 0-1620 {}} {256 0 0 0-1616 {}} {256 0 0 0-1613 {}} {256 0 0 0-1606 {}} {256 0 0 0-1603 {}} {256 0 0 0-1600 {}} {256 0 0 0-1593 {}} {256 0 0 0-1586 {}} {256 0 0 0-1581 {}} {256 0 0 0-1575 {}} {256 0 0 0-1571 {}} {256 0 0 0-1568 {}} {256 0 0 0-1564 {}} {256 0 0 0-1560 {}} {256 0 0 0-1558 {}} {256 0 0 0-1554 {}} {256 0 0 0-1552 {}} {256 0 0 0-1548 {}} {256 0 0 0-1546 {}} {256 0 0 0-1543 {}} {256 0 0 0-1541 {}} {256 0 0 0-1534 {}} {256 0 0 0-1531 {}} {256 0 0 0-1528 {}} {256 0 0 0-1525 {}} {256 0 0 0-1522 {}}} SUCCS {{774 0 0 0-1522 {}} {774 0 0 0-1525 {}} {774 0 0 0-1528 {}} {774 0 0 0-1531 {}} {774 0 0 0-1534 {}} {774 0 0 0-1541 {}} {774 0 0 0-1543 {}} {774 0 0 0-1546 {}} {774 0 0 0-1548 {}} {774 0 0 0-1552 {}} {774 0 0 0-1554 {}} {774 0 0 0-1558 {}} {774 0 0 0-1560 {}} {774 0 0 0-1564 {}} {774 0 0 0-1568 {}} {774 0 0 0-1571 {}} {774 0 0 0-1575 {}} {774 0 0 0-1581 {}} {774 0 0 0-1586 {}} {774 0 0 0-1593 {}} {774 0 0 0-1600 {}} {774 0 0 0-1603 {}} {774 0 0 0-1606 {}} {774 0 0 0-1613 {}} {774 0 0 0-1616 {}} {774 0 0 0-1620 {}} {774 0 0 0-1628 {}} {774 0 0 0-1630 {}} {774 0 0 0-1633 {}} {774 0 0 0-1635 {}} {774 0 0 0-1639 {}} {774 0 0 0-1641 {}} {774 0 0 0-1645 {}} {774 0 0 0-1647 {}} {774 0 0 0-1651 {}} {774 0 0 0-1654 {}} {774 0 0 0-1658 {}} {774 0 0 0-1666 {}} {774 0 0 0-1671 {}} {774 0 0 0-1676 {}} {774 0 0 0-1681 {}} {774 0 0 0-1701 {}} {774 0 0 0-1708 {}} {774 0 0 0-1711 {}} {774 0 0 0-1714 {}} {774 0 0 0-1721 {}} {774 0 0 0-1724 {}} {774 0 0 0-1728 {}} {774 0 0 0-1732 {}} {774 0 0 0-1735 {}} {774 0 0 0-1738 {}} {774 0 0 0-1741 {}} {774 0 0 0-1744 {}} {774 0 0 0-1751 {}} {774 0 0 0-1753 {}} {774 0 0 0-1756 {}} {774 0 0 0-1758 {}} {774 0 0 0-1762 {}} {774 0 0 0-1764 {}} {774 0 0 0-1768 {}} {774 0 0 0-1770 {}} {774 0 0 0-1774 {}} {774 0 0 0-1777 {}} {774 0 0 0-1781 {}} {774 0 0 0-1789 {}} {774 0 0 0-1794 {}} {774 0 0 0-1799 {}} {774 0 0 0-1804 {}} {774 0 0 0-1824 {}} {774 0 0 0-1831 {}} {774 0 0 0-1834 {}} {774 0 0 0-1837 {}} {774 0 0 0-1844 {}} {774 0 0 0-1847 {}} {774 0 0 0-1851 {}} {774 0 0 0-1859 {}} {774 0 0 0-1861 {}} {774 0 0 0-1864 {}} {774 0 0 0-1866 {}} {774 0 0 0-1870 {}} {774 0 0 0-1872 {}} {774 0 0 0-1876 {}} {774 0 0 0-1878 {}} {774 0 0 0-1882 {}} {774 0 0 0-1885 {}} {774 0 0 0-1889 {}} {774 0 0 0-1897 {}} {774 0 0 0-1902 {}} {774 0 0 0-1907 {}} {774 0 0 0-1912 {}} {774 0 0 0-1917 {}} {774 0 0 0-1922 {}} {774 0 0 0-1927 {}} {774 0 0 0-1932 {}} {774 0 0 0-1976 {}} {774 0 0 0-1983 {}} {774 0 0 0-1986 {}} {774 0 0 0-1989 {}} {774 0 0 0-1996 {}} {774 0 0 0-1999 {}} {774 0 0 0-2003 {}} {774 0 0 0-2007 {}} {772 0 0 0-2012 {}}} CYCLES {}}
set a(0-1412) {CHI {0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691 0-1692 0-1693 0-1694 0-1695 0-1696 0-1697 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703 0-1704 0-1705 0-1706 0-1707 0-1708 0-1709 0-1710 0-1711 0-1712 0-1713 0-1714 0-1715 0-1716 0-1717 0-1718 0-1719 0-1720 0-1721 0-1722 0-1723 0-1724 0-1725 0-1726 0-1727 0-1728 0-1729 0-1730 0-1731 0-1732 0-1733 0-1734 0-1735 0-1736 0-1737 0-1738 0-1739 0-1740 0-1741 0-1742 0-1743 0-1744 0-1745 0-1746 0-1747 0-1748 0-1749 0-1750 0-1751 0-1752 0-1753 0-1754 0-1755 0-1756 0-1757 0-1758 0-1759 0-1760 0-1761 0-1762 0-1763 0-1764 0-1765 0-1766 0-1767 0-1768 0-1769 0-1770 0-1771 0-1772 0-1773 0-1774 0-1775 0-1776 0-1777 0-1778 0-1779 0-1780 0-1781 0-1782 0-1783 0-1784 0-1785 0-1786 0-1787 0-1788 0-1789 0-1790 0-1791 0-1792 0-1793 0-1794 0-1795 0-1796 0-1797 0-1798 0-1799 0-1800 0-1801 0-1802 0-1803 0-1804 0-1805 0-1806 0-1807 0-1808 0-1809 0-1810 0-1811 0-1812 0-1813 0-1814 0-1815 0-1816 0-1817 0-1818 0-1819 0-1820 0-1821 0-1822 0-1823 0-1824 0-1825 0-1826 0-1827 0-1828 0-1829 0-1830 0-1831 0-1832 0-1833 0-1834 0-1835 0-1836 0-1837 0-1838 0-1839 0-1840 0-1841 0-1842 0-1843 0-1844 0-1845 0-1846 0-1847 0-1848 0-1849 0-1850 0-1851 0-1852 0-1853 0-1854 0-1855 0-1856 0-1857 0-1858 0-1859 0-1860 0-1861 0-1862 0-1863 0-1864 0-1865 0-1866 0-1867 0-1868 0-1869 0-1870 0-1871 0-1872 0-1873 0-1874 0-1875 0-1876 0-1877 0-1878 0-1879 0-1880 0-1881 0-1882 0-1883 0-1884 0-1885 0-1886 0-1887 0-1888 0-1889 0-1890 0-1891 0-1892 0-1893 0-1894 0-1895 0-1896 0-1897 0-1898 0-1899 0-1900 0-1901 0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973 0-1974 0-1975 0-1976 0-1977 0-1978 0-1979 0-1980 0-1981 0-1982 0-1983 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993 0-1994 0-1995 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 245 UNROLL 4 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 1254400 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 125440 TOTAL_CYCLES_IN 1254400 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1254400 NAME COMP_LOOP TYPE LOOP DELAY {15680012.50 ns} PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-618 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1487 {}} {258 0 0 0-1486 {}} {130 0 0 0-1485 {}} {130 0 0 0-1484 {}} {774 0 0 0-1413 {}}} SUCCS {{772 0 0 0-1487 {}} {131 0 0 0-2013 {}} {130 0 0 0-1413 {}}} CYCLES {}}
set a(0-2013) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn(COPY_LOOP#1:i(12:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-619 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1412 {}} {772 0 0 0-1413 {}}} SUCCS {{259 0 0 0-1413 {}}} CYCLES {}}
set a(0-2014) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-620 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2015 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2015) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0) TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-621 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-2014 {}}} SUCCS {{259 0 0 0-2016 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2016) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-622 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-2015 {}}} SUCCS {{258 0 0 0-2023 {}} {258 0 0 0-2027 {}} {258 0 0 0-2031 {}} {258 0 0 0-2035 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2017) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-623 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2018 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2018) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#4 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-624 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-2017 {}}} SUCCS {{259 0 0 0-2019 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2019) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-625 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-2018 {}}} SUCCS {{258 0 0 0-2023 {}} {258 0 0 0-2027 {}} {258 0 0 0-2031 {}} {258 0 0 0-2035 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2020) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-626 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2021 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2021) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#15 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-627 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-2020 {}}} SUCCS {{259 0 0 0-2022 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2022) {AREA_SCORE {} NAME COPY_LOOP#1:switch#1 TYPE SELECT PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-628 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-2021 {}}} SUCCS {{146 0 0 0-2023 {}} {146 0 0 0-2024 {}} {146 0 0 0-2025 {}} {130 0 0 0-2026 {}} {146 0 0 0-2027 {}} {146 0 0 0-2028 {}} {146 0 0 0-2029 {}} {130 0 0 0-2030 {}} {146 0 0 0-2031 {}} {146 0 0 0-2032 {}} {146 0 0 0-2033 {}} {130 0 0 0-2034 {}} {146 0 0 0-2035 {}} {146 0 0 0-2036 {}} {146 0 0 0-2037 {}} {130 0 0 0-2038 {}}} CYCLES {}}
set a(0-2023) {AREA_SCORE {} NAME COPY_LOOP#1:conc#67 TYPE CONCATENATE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-629 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-2022 {}} {258 0 0 0-2019 {}} {258 0 0 0-2016 {}}} SUCCS {{258 0 0.750 0-2026 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2024) {AREA_SCORE {} NAME COPY_LOOP#1:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-630 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-2022 {}} {774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2025 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2025) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#20 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-631 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-2024 {}} {146 0 0 0-2022 {}}} SUCCS {{259 0 0.750 0-2026 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2026) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-632 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-2026 {}} {259 0 0.750 0-2025 {}} {258 0 0.750 0-2023 {}} {130 0 0 0-2022 {}}} SUCCS {{774 0 0 0-2026 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2027) {AREA_SCORE {} NAME COPY_LOOP#1:conc#69 TYPE CONCATENATE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-633 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-2022 {}} {258 0 0 0-2019 {}} {258 0 0 0-2016 {}}} SUCCS {{258 0 0.750 0-2030 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2028) {AREA_SCORE {} NAME COPY_LOOP#1:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-634 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-2022 {}} {774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2029 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2029) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#24 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-635 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-2028 {}} {146 0 0 0-2022 {}}} SUCCS {{259 0 0.750 0-2030 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2030) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-636 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-2030 {}} {259 0 0.750 0-2029 {}} {258 0 0.750 0-2027 {}} {130 0 0 0-2022 {}}} SUCCS {{774 0 0 0-2030 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2031) {AREA_SCORE {} NAME COPY_LOOP#1:conc#71 TYPE CONCATENATE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-637 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-2022 {}} {258 0 0 0-2019 {}} {258 0 0 0-2016 {}}} SUCCS {{258 0 0.750 0-2034 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2032) {AREA_SCORE {} NAME COPY_LOOP#1:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-638 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-2022 {}} {774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2033 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2033) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#28 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-639 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-2032 {}} {146 0 0 0-2022 {}}} SUCCS {{259 0 0.750 0-2034 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2034) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-640 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-2034 {}} {259 0 0.750 0-2033 {}} {258 0 0.750 0-2031 {}} {130 0 0 0-2022 {}}} SUCCS {{774 0 0 0-2034 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2035) {AREA_SCORE {} NAME COPY_LOOP#1:conc#73 TYPE CONCATENATE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-641 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-2022 {}} {258 0 0 0-2019 {}} {258 0 0 0-2016 {}}} SUCCS {{258 0 0.750 0-2038 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2036) {AREA_SCORE {} NAME COPY_LOOP#1:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-642 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-2022 {}} {774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2037 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2037) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#32 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-643 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-2036 {}} {146 0 0 0-2022 {}}} SUCCS {{259 0 0.750 0-2038 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2038) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-644 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-2038 {}} {259 0 0.750 0-2037 {}} {258 0 0.750 0-2035 {}} {130 0 0 0-2022 {}}} SUCCS {{774 0 0 0-2038 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2039) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-645 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2040 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2040) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#7 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-646 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-2039 {}}} SUCCS {{259 0 0 0-2041 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2041) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-647 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-2040 {}}} SUCCS {{258 0 0 0-2048 {}} {258 0 0 0-2052 {}} {258 0 0 0-2056 {}} {258 0 0 0-2060 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2042) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-648 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2043 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2043) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#10 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-649 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-2042 {}}} SUCCS {{259 0 0 0-2044 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2044) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-650 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-2043 {}}} SUCCS {{258 0 0 0-2048 {}} {258 0 0 0-2052 {}} {258 0 0 0-2056 {}} {258 0 0 0-2060 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2045) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-651 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2046 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2046) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#19 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-652 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-2045 {}}} SUCCS {{259 0 0 0-2047 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2047) {AREA_SCORE {} NAME COPY_LOOP#1:switch#3 TYPE SELECT PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-653 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-2046 {}}} SUCCS {{146 0 0 0-2048 {}} {146 0 0 0-2049 {}} {146 0 0 0-2050 {}} {130 0 0 0-2051 {}} {146 0 0 0-2052 {}} {146 0 0 0-2053 {}} {146 0 0 0-2054 {}} {130 0 0 0-2055 {}} {146 0 0 0-2056 {}} {146 0 0 0-2057 {}} {146 0 0 0-2058 {}} {130 0 0 0-2059 {}} {146 0 0 0-2060 {}} {146 0 0 0-2061 {}} {146 0 0 0-2062 {}} {130 0 0 0-2063 {}}} CYCLES {}}
set a(0-2048) {AREA_SCORE {} NAME COPY_LOOP#1:conc#84 TYPE CONCATENATE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-654 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-2047 {}} {258 0 0 0-2044 {}} {258 0 0 0-2041 {}}} SUCCS {{258 0 0.750 0-2051 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2049) {AREA_SCORE {} NAME COPY_LOOP#1:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-655 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-2047 {}} {774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2050 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2050) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#52 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-656 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-2049 {}} {146 0 0 0-2047 {}}} SUCCS {{259 0 0.750 0-2051 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2051) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-657 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-2051 {}} {259 0 0.750 0-2050 {}} {258 0 0.750 0-2048 {}} {130 0 0 0-2047 {}}} SUCCS {{774 0 0 0-2051 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2052) {AREA_SCORE {} NAME COPY_LOOP#1:conc#86 TYPE CONCATENATE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-658 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-2047 {}} {258 0 0 0-2044 {}} {258 0 0 0-2041 {}}} SUCCS {{258 0 0.750 0-2055 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2053) {AREA_SCORE {} NAME COPY_LOOP#1:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-659 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-2047 {}} {774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2054 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2054) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#56 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-660 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-2053 {}} {146 0 0 0-2047 {}}} SUCCS {{259 0 0.750 0-2055 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2055) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-661 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-2055 {}} {259 0 0.750 0-2054 {}} {258 0 0.750 0-2052 {}} {130 0 0 0-2047 {}}} SUCCS {{774 0 0 0-2055 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2056) {AREA_SCORE {} NAME COPY_LOOP#1:conc#88 TYPE CONCATENATE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-662 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-2047 {}} {258 0 0 0-2044 {}} {258 0 0 0-2041 {}}} SUCCS {{258 0 0.750 0-2059 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2057) {AREA_SCORE {} NAME COPY_LOOP#1:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-663 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-2047 {}} {774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2058 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2058) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#60 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-664 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-2057 {}} {146 0 0 0-2047 {}}} SUCCS {{259 0 0.750 0-2059 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2059) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-665 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-2059 {}} {259 0 0.750 0-2058 {}} {258 0 0.750 0-2056 {}} {130 0 0 0-2047 {}}} SUCCS {{774 0 0 0-2059 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2060) {AREA_SCORE {} NAME COPY_LOOP#1:conc#90 TYPE CONCATENATE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-666 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-2047 {}} {258 0 0 0-2044 {}} {258 0 0 0-2041 {}}} SUCCS {{258 0 0.750 0-2063 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2061) {AREA_SCORE {} NAME COPY_LOOP#1:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-667 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-2047 {}} {774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2062 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2062) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#3 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-668 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-2061 {}} {146 0 0 0-2047 {}}} SUCCS {{259 0 0.750 0-2063 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2063) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-669 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-2063 {}} {259 0 0.750 0-2062 {}} {258 0 0.750 0-2060 {}} {130 0 0 0-2047 {}}} SUCCS {{774 0 0 0-2063 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2064) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-670 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.898} PREDS {{774 0 0 0-2069 {}}} SUCCS {{259 0 0 0-2065 {}} {130 0 0 0-2068 {}} {256 0 0 0-2069 {}}} CYCLES {}}
set a(0-2065) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#2 TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-671 LOC {0 1.0 1 0.0 1 0.0 3 0.898} PREDS {{259 0 0 0-2064 {}}} SUCCS {{259 0 0 0-2066 {}} {130 0 0 0-2068 {}}} CYCLES {}}
set a(0-2066) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COPY_LOOP#1:acc TYPE ACCU DELAY {1.02 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-672 LOC {1 0.0 1 0.898 1 0.898 1 0.9999999 3 0.9999999} PREDS {{259 0 0 0-2065 {}}} SUCCS {{259 0 0 0-2067 {}} {130 0 0 0-2068 {}} {258 0 0 0-2069 {}}} CYCLES {}}
set a(0-2067) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(9) TYPE READSLICE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-673 LOC {1 0.10200000000000001 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2066 {}}} SUCCS {{259 0 0 0-2068 {}}} CYCLES {}}
set a(0-2068) {AREA_SCORE {} NAME COPY_LOOP#1-8:break(COPY_LOOP#1) TYPE TERMINATE PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-674 LOC {3 0.009999999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2067 {}} {130 0 0 0-2066 {}} {130 0 0 0-2065 {}} {130 0 0 0-2064 {}} {130 0 0 0-2063 {}} {130 0 0 0-2062 {}} {130 0 0 0-2061 {}} {130 0 0 0-2060 {}} {130 0 0 0-2059 {}} {130 0 0 0-2058 {}} {130 0 0 0-2057 {}} {130 0 0 0-2056 {}} {130 0 0 0-2055 {}} {130 0 0 0-2054 {}} {130 0 0 0-2053 {}} {130 0 0 0-2052 {}} {130 0 0 0-2051 {}} {130 0 0 0-2050 {}} {130 0 0 0-2049 {}} {130 0 0 0-2048 {}} {130 0 0 0-2046 {}} {130 0 0 0-2045 {}} {130 0 0 0-2044 {}} {130 0 0 0-2043 {}} {130 0 0 0-2042 {}} {130 0 0 0-2041 {}} {130 0 0 0-2040 {}} {130 0 0 0-2039 {}} {130 0 0 0-2038 {}} {130 0 0 0-2037 {}} {130 0 0 0-2036 {}} {130 0 0 0-2035 {}} {130 0 0 0-2034 {}} {130 0 0 0-2033 {}} {130 0 0 0-2032 {}} {130 0 0 0-2031 {}} {130 0 0 0-2030 {}} {130 0 0 0-2029 {}} {130 0 0 0-2028 {}} {130 0 0 0-2027 {}} {130 0 0 0-2026 {}} {130 0 0 0-2025 {}} {130 0 0 0-2024 {}} {130 0 0 0-2023 {}} {130 0 0 0-2021 {}} {130 0 0 0-2020 {}} {130 0 0 0-2019 {}} {130 0 0 0-2018 {}} {130 0 0 0-2017 {}} {130 0 0 0-2016 {}} {130 0 0 0-2015 {}} {130 0 0 0-2014 {}}} SUCCS {{129 0 0 0-2069 {}}} CYCLES {}}
set a(0-2069) {AREA_SCORE {} NAME COPY_LOOP#1:asn(COPY_LOOP#1:i(12:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1413 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-675 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-2069 {}} {129 0 0 0-2068 {}} {258 0 0 0-2066 {}} {256 0 0 0-2064 {}} {256 0 0 0-2061 {}} {256 0 0 0-2057 {}} {256 0 0 0-2053 {}} {256 0 0 0-2049 {}} {256 0 0 0-2045 {}} {256 0 0 0-2042 {}} {256 0 0 0-2039 {}} {256 0 0 0-2036 {}} {256 0 0 0-2032 {}} {256 0 0 0-2028 {}} {256 0 0 0-2024 {}} {256 0 0 0-2020 {}} {256 0 0 0-2017 {}} {256 0 0 0-2014 {}}} SUCCS {{774 0 0 0-2014 {}} {774 0 0 0-2017 {}} {774 0 0 0-2020 {}} {774 0 0 0-2024 {}} {774 0 0 0-2028 {}} {774 0 0 0-2032 {}} {774 0 0 0-2036 {}} {774 0 0 0-2039 {}} {774 0 0 0-2042 {}} {774 0 0 0-2045 {}} {774 0 0 0-2049 {}} {774 0 0 0-2053 {}} {774 0 0 0-2057 {}} {774 0 0 0-2061 {}} {774 0 0 0-2064 {}} {772 0 0 0-2069 {}}} CYCLES {}}
set a(0-1413) {CHI {0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022 0-2023 0-2024 0-2025 0-2026 0-2027 0-2028 0-2029 0-2030 0-2031 0-2032 0-2033 0-2034 0-2035 0-2036 0-2037 0-2038 0-2039 0-2040 0-2041 0-2042 0-2043 0-2044 0-2045 0-2046 0-2047 0-2048 0-2049 0-2050 0-2051 0-2052 0-2053 0-2054 0-2055 0-2056 0-2057 0-2058 0-2059 0-2060 0-2061 0-2062 0-2063 0-2064 0-2065 0-2066 0-2067 0-2068 0-2069} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 3 UNROLL 8 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 15360 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1536 TOTAL_CYCLES_IN 15360 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15360 NAME COPY_LOOP#1 TYPE LOOP DELAY {192012.50 ns} PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-676 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2013 {}} {130 0 0 0-1412 {}}} SUCCS {{774 0 0 0-1412 {}} {772 0 0 0-2013 {}} {131 0 0 0-2070 {}} {130 0 0 0-2071 {}} {130 0 0 0-2072 {}}} CYCLES {}}
set a(0-2070) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.95 ns} PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-677 LOC {2 0.0 2 0.9055 2 0.9055 2 0.9999998999999999 2 0.9999998999999999} PREDS {{131 0 0 0-1413 {}} {258 0 0 0-1485 {}}} SUCCS {{259 0 0 0-2071 {}} {130 0 0 0-2072 {}}} CYCLES {}}
set a(0-2071) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-678 LOC {2 0.0945 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2070 {}} {130 0 0 0-1413 {}}} SUCCS {{259 0 0 0-2072 {}}} CYCLES {}}
set a(0-2072) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-1411 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-679 LOC {2 0.0945 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2071 {}} {130 0 0 0-2070 {}} {130 0 0 0-1413 {}}} SUCCS {{129 0 0 0-2073 {}}} CYCLES {}}
set a(0-2073) {AREA_SCORE {} NAME asn(STAGE_LOOP:c(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1411 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0 0-2073 {}} {129 0 0 0-2072 {}} {258 0 0 0-1485 {}} {256 0 0 0-1484 {}}} SUCCS {{774 0 0 0-1484 {}} {772 0 0 0-2073 {}}} CYCLES {}}
set a(0-1411) {CHI {0-1484 0-1485 0-1486 0-1487 0-1412 0-2013 0-1413 0-2070 0-2071 0-2072 0-2073} ITERATIONS 10 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 1269780 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 1269760 TOTAL_CYCLES 1269780 NAME STAGE_LOOP TYPE LOOP DELAY {15872262.50 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-680 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1411 {}} {259 0 0 0-1483 {}} {258 0 0 0-1410 {}} {258 0 0 0-1414 {}}} SUCCS {{772 0 0 0-1483 {}} {774 0 0 0-1411 {}} {131 0 0 0-2074 {}} {130 0 0 0-2075 {}} {130 0 0 0-2076 {}} {130 0 0 0-2077 {}} {130 0 0 0-2078 {}} {130 0 0 0-2079 {}} {130 0 0 0-2080 {}} {130 0 0 0-2081 {}} {130 0 0 0-2082 {}} {130 0 0 0-2083 {}} {130 0 0 0-2084 {}} {130 0 0 0-2085 {}} {130 0 0 0-2086 {}} {130 0 0 0-2087 {}} {130 0 0 0-2088 {}} {130 0 0 0-2089 {}} {130 0 0 0-2090 {}} {130 0 0 0-2091 {}} {130 0 0 0-2092 {}} {130 0 0 0-2093 {}} {130 0 0 0-2094 {}} {130 0 0 0-2095 {}} {130 0 0 0-2096 {}} {130 0 0 0-2097 {}} {130 0 0 0-2098 {}} {130 0 0 0-2099 {}} {130 0 0 0-2100 {}} {130 0 0 0-2101 {}} {130 0 0 0-2102 {}} {130 0 0 0-2103 {}} {130 0 0 0-2104 {}} {130 0 0 0-2105 {}} {130 0 0 0-2106 {}} {130 0 0 0-2107 {}} {130 0 0 0-2108 {}} {130 0 0 0-2109 {}} {130 0 0 0-2110 {}} {130 0 0 0-2111 {}} {130 0 0 0-2112 {}} {130 0 0 0-2113 {}} {130 0 0 0-2114 {}} {130 0 0 0-2115 {}} {130 0 0 0-2116 {}} {130 0 0 0-2117 {}} {130 0 0 0-2118 {}} {130 0 0 0-2119 {}} {130 0 0 0-2120 {}} {130 0 0 0-2121 {}} {130 0 0 0-2122 {}} {130 0 0 0-2123 {}} {130 0 0 0-2124 {}} {130 0 0 0-2125 {}} {130 0 0 0-2126 {}} {130 0 0 0-2127 {}} {130 0 0 0-2128 {}} {130 0 0 0-2129 {}} {130 0 0 0-2130 {}} {130 0 0 0-2131 {}} {130 0 0 0-2132 {}} {130 0 0 0-2133 {}} {130 0 0 0-2134 {}} {130 0 0 0-2135 {}} {130 0 0 0-2136 {}} {130 0 0 0-2137 {}} {130 0 0 0-2138 {}} {130 0 0 0-2139 {}}} CYCLES {}}
set a(0-2074) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-681 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1411 {}} {128 0 0 0-2075 {}}} SUCCS {{259 0 0 0-2075 {}}} CYCLES {}}
set a(0-2075) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-682 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2075 {}} {259 0 0 0-2074 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2074 {}} {772 0 0 0-2075 {}} {259 0 0 0-2076 {}}} CYCLES {}}
set a(0-2076) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-683 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2075 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2077) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-684 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2078 {}}} CYCLES {}}
set a(0-2078) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-685 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2078 {}} {259 0 0 0-2077 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2077 {}} {772 0 0 0-2078 {}} {259 0 0 0-2079 {}}} CYCLES {}}
set a(0-2079) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-686 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2078 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2080) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-687 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2081 {}}} SUCCS {{259 0 0 0-2081 {}}} CYCLES {}}
set a(0-2081) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-688 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2081 {}} {259 0 0 0-2080 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2080 {}} {772 0 0 0-2081 {}} {259 0 0 0-2082 {}}} CYCLES {}}
set a(0-2082) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-689 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2081 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2083) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-690 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2084 {}}} SUCCS {{259 0 0 0-2084 {}}} CYCLES {}}
set a(0-2084) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-691 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2084 {}} {259 0 0 0-2083 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2083 {}} {772 0 0 0-2084 {}} {259 0 0 0-2085 {}}} CYCLES {}}
set a(0-2085) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-692 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2084 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2086) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-693 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2087 {}}} SUCCS {{259 0 0 0-2087 {}}} CYCLES {}}
set a(0-2087) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-694 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2087 {}} {259 0 0 0-2086 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2086 {}} {772 0 0 0-2087 {}} {259 0 0 0-2088 {}}} CYCLES {}}
set a(0-2088) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-695 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2087 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2089) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-696 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2090 {}}} SUCCS {{259 0 0 0-2090 {}}} CYCLES {}}
set a(0-2090) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-697 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2090 {}} {259 0 0 0-2089 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2089 {}} {772 0 0 0-2090 {}} {259 0 0 0-2091 {}}} CYCLES {}}
set a(0-2091) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-698 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2090 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2092) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-699 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2093 {}}} SUCCS {{259 0 0 0-2093 {}}} CYCLES {}}
set a(0-2093) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-700 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2093 {}} {259 0 0 0-2092 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2092 {}} {772 0 0 0-2093 {}} {259 0 0 0-2094 {}}} CYCLES {}}
set a(0-2094) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-701 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2093 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2095) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-702 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2096 {}}} SUCCS {{259 0 0 0-2096 {}}} CYCLES {}}
set a(0-2096) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-703 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2096 {}} {259 0 0 0-2095 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2095 {}} {772 0 0 0-2096 {}} {259 0 0 0-2097 {}}} CYCLES {}}
set a(0-2097) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-704 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2096 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2098) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-705 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2099 {}}} SUCCS {{259 0 0 0-2099 {}}} CYCLES {}}
set a(0-2099) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-706 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2099 {}} {259 0 0 0-2098 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2098 {}} {772 0 0 0-2099 {}} {259 0 0 0-2100 {}}} CYCLES {}}
set a(0-2100) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-707 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2099 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2101) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-708 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2102 {}}} SUCCS {{259 0 0 0-2102 {}}} CYCLES {}}
set a(0-2102) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-709 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2102 {}} {259 0 0 0-2101 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2101 {}} {772 0 0 0-2102 {}} {259 0 0 0-2103 {}}} CYCLES {}}
set a(0-2103) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-710 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2102 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2104) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-711 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2105 {}}} SUCCS {{259 0 0 0-2105 {}}} CYCLES {}}
set a(0-2105) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-712 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2105 {}} {259 0 0 0-2104 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2104 {}} {772 0 0 0-2105 {}} {259 0 0 0-2106 {}}} CYCLES {}}
set a(0-2106) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-713 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2105 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2107) {AREA_SCORE {} NAME CHN#11 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-714 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2108 {}}} SUCCS {{259 0 0 0-2108 {}}} CYCLES {}}
set a(0-2108) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-715 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2108 {}} {259 0 0 0-2107 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2107 {}} {772 0 0 0-2108 {}} {259 0 0 0-2109 {}}} CYCLES {}}
set a(0-2109) {AREA_SCORE {} NAME DataInp#11 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-716 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2108 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2110) {AREA_SCORE {} NAME CHN#12 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-717 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2111 {}}} SUCCS {{259 0 0 0-2111 {}}} CYCLES {}}
set a(0-2111) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-718 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2111 {}} {259 0 0 0-2110 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2110 {}} {772 0 0 0-2111 {}} {259 0 0 0-2112 {}}} CYCLES {}}
set a(0-2112) {AREA_SCORE {} NAME DataInp#12 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-719 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2111 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2113) {AREA_SCORE {} NAME CHN#13 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-720 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2114 {}}} SUCCS {{259 0 0 0-2114 {}}} CYCLES {}}
set a(0-2114) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-721 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2114 {}} {259 0 0 0-2113 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2113 {}} {772 0 0 0-2114 {}} {259 0 0 0-2115 {}}} CYCLES {}}
set a(0-2115) {AREA_SCORE {} NAME DataInp#13 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-722 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2114 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2116) {AREA_SCORE {} NAME CHN#14 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-723 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2117 {}}} SUCCS {{259 0 0 0-2117 {}}} CYCLES {}}
set a(0-2117) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-724 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2117 {}} {259 0 0 0-2116 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2116 {}} {772 0 0 0-2117 {}} {259 0 0 0-2118 {}}} CYCLES {}}
set a(0-2118) {AREA_SCORE {} NAME DataInp#14 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-725 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2117 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2119) {AREA_SCORE {} NAME CHN#15 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-726 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2120 {}}} SUCCS {{259 0 0 0-2120 {}}} CYCLES {}}
set a(0-2120) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-727 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2120 {}} {259 0 0 0-2119 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2119 {}} {772 0 0 0-2120 {}} {259 0 0 0-2121 {}}} CYCLES {}}
set a(0-2121) {AREA_SCORE {} NAME DataInp#15 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-728 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2120 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2122) {AREA_SCORE {} NAME CHN#16 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-729 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2123 {}}} SUCCS {{259 0 0 0-2123 {}}} CYCLES {}}
set a(0-2123) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME g:io_sync(g:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-730 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2123 {}} {259 0 0 0-2122 {}} {130 0 0 0-1411 {}} {256 0 0 0-1415 {}}} SUCCS {{774 0 0 0-1415 {}} {128 0 0 0-2122 {}} {772 0 0 0-2123 {}} {259 0 0 0-2124 {}}} CYCLES {}}
set a(0-2124) {AREA_SCORE {} NAME DataInp#16 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-731 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2123 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2125) {AREA_SCORE {} NAME CHN#17 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-732 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2126 {}}} SUCCS {{259 0 0 0-2126 {}}} CYCLES {}}
set a(0-2126) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-733 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2126 {}} {259 0 0 0-2125 {}} {130 0 0 0-1411 {}} {256 0 0 0-1414 {}}} SUCCS {{774 0 0 0-1414 {}} {128 0 0 0-2125 {}} {772 0 0 0-2126 {}} {259 0 0 0-2127 {}}} CYCLES {}}
set a(0-2127) {AREA_SCORE {} NAME DataInp#17 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-734 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2126 {}} {130 0 0 0-1411 {}}} SUCCS {} CYCLES {}}
set a(0-2128) {AREA_SCORE {} NAME CHN#18 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-735 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2129 {}}} SUCCS {{259 0 0 0-2129 {}}} CYCLES {}}
set a(0-2129) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-736 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2129 {}} {259 0 0 0-2128 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2128 {}} {772 0 0 0-2129 {}} {259 0 0 0-2130 {}}} CYCLES {}}
set a(0-2130) {AREA_SCORE {} NAME DataInp#18 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-737 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2129 {}} {130 0 0 0-1411 {}} {256 0 0 0-1410 {}}} SUCCS {} CYCLES {}}
set a(0-2131) {AREA_SCORE {} NAME CHN#19 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-738 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2132 {}}} SUCCS {{259 0 0 0-2132 {}}} CYCLES {}}
set a(0-2132) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-739 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2132 {}} {259 0 0 0-2131 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2131 {}} {772 0 0 0-2132 {}} {259 0 0 0-2133 {}}} CYCLES {}}
set a(0-2133) {AREA_SCORE {} NAME DataInp#19 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-740 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2132 {}} {130 0 0 0-1411 {}} {256 0 0 0-1410 {}}} SUCCS {} CYCLES {}}
set a(0-2134) {AREA_SCORE {} NAME CHN#20 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-741 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2135 {}}} SUCCS {{259 0 0 0-2135 {}}} CYCLES {}}
set a(0-2135) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-742 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2135 {}} {259 0 0 0-2134 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2134 {}} {772 0 0 0-2135 {}} {259 0 0 0-2136 {}}} CYCLES {}}
set a(0-2136) {AREA_SCORE {} NAME DataInp#20 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-743 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2135 {}} {130 0 0 0-1411 {}} {256 0 0 0-1410 {}}} SUCCS {} CYCLES {}}
set a(0-2137) {AREA_SCORE {} NAME CHN#21 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-744 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1411 {}} {128 0 0 0-2138 {}}} SUCCS {{259 0 0 0-2138 {}}} CYCLES {}}
set a(0-2138) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-745 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2138 {}} {259 0 0 0-2137 {}} {130 0 0 0-1411 {}}} SUCCS {{128 0 0 0-2137 {}} {772 0 0 0-2138 {}} {259 0 0 0-2139 {}}} CYCLES {}}
set a(0-2139) {AREA_SCORE {} NAME DataInp#21 TYPE {C-CORE PORT} PAR 0-1409 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-746 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2138 {}} {130 0 0 0-1411 {}} {256 0 0 0-1410 {}}} SUCCS {} CYCLES {}}
set a(0-1409) {CHI {0-1414 0-1415 0-1416 0-1410 0-1483 0-1411 0-2074 0-2075 0-2076 0-2077 0-2078 0-2079 0-2080 0-2081 0-2082 0-2083 0-2084 0-2085 0-2086 0-2087 0-2088 0-2089 0-2090 0-2091 0-2092 0-2093 0-2094 0-2095 0-2096 0-2097 0-2098 0-2099 0-2100 0-2101 0-2102 0-2103 0-2104 0-2105 0-2106 0-2107 0-2108 0-2109 0-2110 0-2111 0-2112 0-2113 0-2114 0-2115 0-2116 0-2117 0-2118 0-2119 0-2120 0-2121 0-2122 0-2123 0-2124 0-2125 0-2126 0-2127 0-2128 0-2129 0-2130 0-2131 0-2132 0-2133 0-2134 0-2135 0-2136 0-2137 0-2138 0-2139} ITERATIONS Infinite LATENCY 1272849 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 1272854 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 1272852 TOTAL_CYCLES 1272854 NAME main TYPE LOOP DELAY {15910687.50 ns} PAR 0-1408 XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-747 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-1409 {}}} SUCCS {{774 0 0 0-1409 {}}} CYCLES {}}
set a(0-1408) {CHI 0-1409 ITERATIONS Infinite LATENCY 1272849 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 1272854 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 1272854 TOTAL_CYCLES 1272854 NAME core:rlp TYPE LOOP DELAY {15910687.50 ns} PAR {} XREFS bea0af88-6f89-4a37-8ea4-2e8f90514531-748 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1408-TOTALCYCLES) {1272854}
set a(0-1408-QMOD) {ccs_in(2,64) 0-1414 ccs_in(3,64) 0-1415 BLOCK_1R1W_RBW_rport(15,9,64,512,512,64,1) 0-1426 BLOCK_1R1W_RBW_rport(17,9,64,512,512,64,1) 0-1429 BLOCK_1R1W_RBW_rport(19,9,64,512,512,64,1) 0-1432 BLOCK_1R1W_RBW_rport(21,9,64,512,512,64,1) 0-1435 mgc_mux(64,1,2) {0-1438 0-1441 0-1592 0-1595 0-1703 0-1826 0-1978} BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) {0-1448 0-1527 0-1573 0-2026} BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) {0-1452 0-1656 0-1737 0-2051} BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) {0-1456 0-1530 0-1779 0-2030} BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) {0-1460 0-1740 0-1887 0-2055} BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) {0-1464 0-1533 0-1577 0-2034} BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) {0-1468 0-1660 0-1743 0-2059} BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) {0-1472 0-1536 0-1783 0-2038} BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) {0-1476 0-1746 0-1891 0-2063} mgc_add(10,0,2,1,11) 0-1479 mgc_add(4,0,1,1,4) 0-1485 mgc_shift_l(1,1,4,9) 0-1486 mgc_mux1hot(64,4) {0-1563 0-1650 0-1700 0-1773 0-1823 0-1881} mgc_and(7,2) 0-1567 BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) {0-1585 0-1670 0-1793 0-1901} BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) {0-1590 0-1680 0-1803 0-1921} mgc_mul(64,0,64,0,128) {0-1596 0-1704 0-1827 0-1979} mgc_rem(128,64,0) {0-1597 0-1599 0-1705 0-1707 0-1828 0-1830 0-1980 0-1982} mgc_add(64,0,64,0,65) {0-1598 0-1706 0-1829 0-1981} BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) {0-1605 0-1619 0-2016} BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) {0-1608 0-1623 0-2041} mgc_add(65,0,64,0,65) {0-1611 0-1719 0-1842 0-1994} mgc_rem(65,65,1) {0-1612 0-1720 0-1843 0-1995} BLOCK_1R1W_RBW_rport(32,9,64,512,512,64,1) {0-1675 0-1906} BLOCK_1R1W_RBW_rport(36,9,64,512,512,64,1) {0-1685 0-1926} BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) {0-1713 0-1727} BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) {0-1716 0-1731} BLOCK_1R1W_RBW_rport(33,9,64,512,512,64,1) {0-1798 0-1911} BLOCK_1R1W_RBW_rport(37,9,64,512,512,64,1) {0-1808 0-1931} BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) {0-1836 0-1850 0-2019} BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) {0-1839 0-1854 0-2044} BLOCK_1R1W_RBW_rport(34,9,64,512,512,64,1) 0-1916 BLOCK_1R1W_RBW_rport(38,9,64,512,512,64,1) 0-1936 mgc_mux1hot(64,8) 0-1975 BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) {0-1988 0-2002} BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) {0-1991 0-2006} mgc_add(9,0,2,1,10) {0-2008 0-2066} mgc_add(4,0,1,1,5) 0-2070 mgc_io_sync(0) {0-2075 0-2078 0-2081 0-2084 0-2087 0-2090 0-2093 0-2096 0-2099 0-2102 0-2105 0-2108 0-2111 0-2114 0-2117 0-2120 0-2123 0-2126 0-2129 0-2132 0-2135 0-2138}}
set a(0-1408-PROC_NAME) {core}
set a(0-1408-HIER_NAME) {/peaceNTT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1408}

