{
	"route__net": 567,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 154,
	"route__wirelength__iter:1": 12524,
	"route__drc_errors__iter:2": 38,
	"route__wirelength__iter:2": 12468,
	"route__drc_errors__iter:3": 54,
	"route__wirelength__iter:3": 12464,
	"route__drc_errors__iter:4": 6,
	"route__wirelength__iter:4": 12467,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 12458,
	"route__drc_errors": 0,
	"route__wirelength": 12458,
	"route__vias": 3783,
	"route__vias__singlecut": 3783,
	"route__vias__multicut": 0,
	"design__io": 27,
	"design__die__area": 17867,
	"design__core__area": 13719.4,
	"design__instance__count": 747,
	"design__instance__area": 7124.33,
	"design__instance__count__stdcell": 747,
	"design__instance__area__stdcell": 7124.33,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.519289,
	"design__instance__utilization__stdcell": 0.519289,
	"design__instance__count__class:fill_cell": 86,
	"design__instance__count__class:tap_cell": 180,
	"design__instance__count__class:buffer": 2,
	"design__instance__count__class:clock_buffer": 9,
	"design__instance__count__class:timing_repair_buffer": 113,
	"design__instance__count__class:inverter": 18,
	"design__instance__count__class:clock_inverter": 6,
	"design__instance__count__class:sequential_cell": 138,
	"design__instance__count__class:multi_input_combinational_cell": 281,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}