$comment
	File created using the following command:
		vcd file ripple_carry_adder_subtractor.msim.vcd -direction
$end
$date
	Mon Apr 22 21:06:23 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ripple_carry_adder_subtractor_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # sub $end
$var wire 1 $ S [3] $end
$var wire 1 % S [2] $end
$var wire 1 & S [1] $end
$var wire 1 ' S [0] $end
$var wire 1 ( cout $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 A[0]~input_o $end
$var wire 1 1 B[0]~input_o $end
$var wire 1 2 add_or_sub[0].FA|s~0_combout $end
$var wire 1 3 sub~input_o $end
$var wire 1 4 A[1]~input_o $end
$var wire 1 5 B[1]~input_o $end
$var wire 1 6 add_or_sub[1].FA|s~combout $end
$var wire 1 7 add_or_sub[1].FA|cout~combout $end
$var wire 1 8 B[2]~input_o $end
$var wire 1 9 A[2]~input_o $end
$var wire 1 : add_or_sub[2].FA|s~combout $end
$var wire 1 ; A[3]~input_o $end
$var wire 1 < B[3]~input_o $end
$var wire 1 = add_or_sub[3].FA|s~combout $end
$var wire 1 > add_or_sub[3].FA|cout~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
b10 "
0#
0'
0&
1%
1$
0(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
14
15
06
17
08
09
1:
1;
0<
1=
0>
$end
#5000
1#
13
1>
0:
0%
1(
#10000
b10 !
b110 !
b100 !
b101 !
b0 "
b1 "
0#
11
05
10
04
19
0;
03
07
0>
16
1&
0(
0=
1:
1%
0$
#15000
1#
13
17
1>
0:
06
0&
0%
1(
1:
1%
#20000
b1001 "
b100 !
b1000 "
0#
00
01
1<
03
07
0:
0%
0>
1=
1:
1%
1$
0(
#25000
1#
13
17
0:
0%
1:
1%
#30000
b1100 "
b1100 !
b1110 "
b110 "
0#
1;
15
18
0<
03
07
1>
0=
16
1&
0$
1(
0:
0%
#35000
1#
13
1:
1%
#40000
