{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /mnt/c/Users/neilt/Documents/PSU/HW_For_AI/FinalProject/TinyAES-HW/TinyAES-HW-A-Hardware-Accelerator-for-AES-Column-Transformation/openlane_v1/runs/RUN_2025-06-10_02-33-23/tmp/e59d8b4d0ab242afa27ba504b1cbab30.lib ",
   "modules": {
      "\\aes_core": {
         "num_wires":         20530,
         "num_wire_bits":     24135,
         "num_pub_wires":     89,
         "num_pub_wire_bits": 3694,
         "num_ports":         11,
         "num_port_bits":     520,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         23734,
         "num_cells_by_type": {
            "$_ANDNOT_": 6449,
            "$_AND_": 210,
            "$_DFFE_PN0P_": 2458,
            "$_DFFE_PN1P_": 3,
            "$_DFF_PN0_": 11,
            "$_DFF_PN1_": 4,
            "$_MUX_": 1239,
            "$_NAND_": 212,
            "$_NOR_": 313,
            "$_NOT_": 524,
            "$_ORNOT_": 389,
            "$_OR_": 9053,
            "$_XNOR_": 778,
            "$_XOR_": 2091
         }
      }
   },
      "design": {
         "num_wires":         20530,
         "num_wire_bits":     24135,
         "num_pub_wires":     89,
         "num_pub_wire_bits": 3694,
         "num_ports":         11,
         "num_port_bits":     520,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         23734,
         "num_cells_by_type": {
            "$_ANDNOT_": 6449,
            "$_AND_": 210,
            "$_DFFE_PN0P_": 2458,
            "$_DFFE_PN1P_": 3,
            "$_DFF_PN0_": 11,
            "$_DFF_PN1_": 4,
            "$_MUX_": 1239,
            "$_NAND_": 212,
            "$_NOR_": 313,
            "$_NOT_": 524,
            "$_ORNOT_": 389,
            "$_OR_": 9053,
            "$_XNOR_": 778,
            "$_XOR_": 2091
         }
      }
}

