# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../factorial_coprocessor.srcs/sources_1/new/multiply.sv"
sv xil_defaultlib  "../../../factorial_coprocessor.srcs/sources_1/new/factorial.sv"
sv xil_defaultlib  "../../../factorial_coprocessor.srcs/sources_1/new/handshake_wrapper.sv"
sv xil_defaultlib  "../../../factorial_coprocessor.srcs/sim_1/new/tb.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
