library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all; 
  
entity raiz_q is
	generic (N : positive:= 8); -- valor padr√£o
	 port(
	 clk, start: in std_logic;

	 I: in std_logic_vector(15 downto 0);

	 pronto: out std_logic;
	 Result: out std_logic_vector(7 downto 0)

	 );
end raiz_q; 