#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Mon Aug 12 13:18:11 2019
# Process ID: 11656
# Current directory: C:/fft/contador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15200 C:\fft\contador\contador.xpr
# Log file: C:/fft/contador/vivado.log
# Journal file: C:/fft/contador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft/contador/contador.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 737.930 ; gain = 76.273
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/fft/contador/contador.sim/sim_1/behav/xsim/xsim.dir/contador_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/fft/contador/contador.sim/sim_1/behav/xsim/xsim.dir/contador_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 12 13:18:55 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 12 13:18:55 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 767.414 ; gain = 0.051
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 220 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 814.363 ; gain = 51.496
save_wave_config {C:/fft/contador/contador_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/fft/contador/contador_tb_behav.wcfg
set_property xsim.view C:/fft/contador/contador_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 220 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 814.363 ; gain = 0.000
save_wave_config {C:/fft/contador/contador_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 815.801 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: contador
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.500 ; gain = 172.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.133 ; gain = 211.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.133 ; gain = 211.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.133 ; gain = 211.973
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1411.473 ; gain = 372.313
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1411.473 ; gain = 576.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.500 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.273 ; gain = 21.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1535.695 ; gain = 52.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.941 ; gain = 56.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.941 ; gain = 56.504
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.938 ; gain = 90.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1603.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.844 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1623.824 ; gain = 19.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1644.035 ; gain = 40.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1649.906 ; gain = 46.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1649.906 ; gain = 46.063
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1649.906 ; gain = 46.063
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1670.488 ; gain = 0.477
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1670.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1670.488 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1689.676 ; gain = 19.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1689.676 ; gain = 19.188
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1689.676 ; gain = 19.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1689.676 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1689.676 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1689.785 ; gain = 0.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1689.785 ; gain = 0.109
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.156 ; gain = 428.480
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.063 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2121.063 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/contador/contador.srcs/sources_1/new/contador.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2121.063 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2121.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2121.063 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2264.117 ; gain = 143.055
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.891 ; gain = 0.957
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'contador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj contador_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
"xelab -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f58c97d3f2434daf9a34644f10302d35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot contador_tb_behav xil_defaultlib.contador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.contador_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot contador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/contador/contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contador_tb_behav -key {Behavioral:sim_1:Functional:contador_tb} -tclbatch {contador_tb.tcl} -view {C:/fft/contador/contador_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/contador/contador_tb_behav.wcfg
source contador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft/contador/contador.srcs/sim_1/new/contador_tb.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2267.891 ; gain = 0.000
open_project C:/fft/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topfft
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2267.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:68]
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.891 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2267.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.891 ; gain = 0.000
62 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.891 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1(ND=5)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.891 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2267.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:68]
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.891 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2429.258 ; gain = 161.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.258 ; gain = 0.000
current_project contador
current_sim simulation_12
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:68]
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2429.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1(ND=5)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.258 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:68]
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2429.258 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:68]
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2429.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1(ND=5)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.258 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:68]
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2429.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.258 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.258 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.258 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 65 ns : File "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.258 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=5)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2429.258 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:68]
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2429.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2482.699 ; gain = 53.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=3)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2485.184 ; gain = 2.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2485.184 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2485.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-226] default block is never used [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:68]
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.184 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.414 ; gain = 37.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v:121]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v:121]
ERROR: [VRFC 10-2865] module 'topfft_tb' ignored due to previous errors [C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.414 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.414 ; gain = 0.000
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 12 16:15:07 2019...
