csi-xmsim - CSI: Command line:
xmsim
    -f /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/xcelium.d/run.lnx8664.24.03.d/exotic-rhel_7866/xmsim.args
        -gui
        -MESSAGES
        +EMGRLOG xrun.log
        -XLSTIME 1751140091
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.24.03.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.24.03.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.24.03.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	24.03-s004
        -XLNAME ./xcelium.d/run.lnx8664.24.03.d/exotic-rhel_7866
    -CHECK_VERSION TOOL:	xrun(64)	24.03-s004
    -LOG_FD 4
    -LOG_FD_NAME xrun.log
    -cmdnopsim
    -runlock /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/xcelium.d/run.lnx8664.24.03.d/.xmlib.lock
    -runscratch /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/xcelium.d/run.lnx8664.24.03.d/exotic-rhel_7866
Observed simulation time : 0 FS + 0

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	24.03-s004 (CL: 638556 )
  HOSTNAME: exotic-rhel
  OPERATING SYSTEM: Linux 4.18.0-553.56.1.el8_10.x86_64 #1 SMP Mon Jun 2 12:33:13 EDT 2025 x86_64
  MESSAGE: T(0): sv_seghandler - trapno -1 addr(0x62e56cc)
	Stream rts_xfer
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
External Code in function: <unavailable> offset -65516
Simulator Snap Shot: gd (SSS_GD) in snapshot worklib.sg13g2_a21o_1:v (SSS)
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.counter_autocheck_top_tb:v (VST)
	File: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/SRC/counter_autocheck_top_tb.v, line 11, position 30
	Scope: counter_autocheck_top_tb
	Decompile: counter_autocheck_top_tb
	Source  : module counter_autocheck_top_tb;
	Position:                               ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.counter_autocheck_top_tb:v (VST)
	Scope: counter_autocheck_top_tb
	Decompile: logic
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.counter_autocheck_top_tb:v (VST)
	File: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/SRC/counter_autocheck_top_tb.v, line 45, position 25
	Scope: counter_autocheck_top_tb
	Decompile: logic result_0__fpga
	Source  : 	wire [0:0] result_0__fpga;
	Position: 	                        ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.counter_autocheck_top_tb:v (SIG) <0x418e4b01>
	Decompile: counter_autocheck_top_tb
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.counter_autocheck_top_tb:v (VST)
	Decompile: logic
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.counter_autocheck_top_tb:v (VST)
	File: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/SRC/counter_autocheck_top_tb.v, line 14, position 18
	Scope: counter_autocheck_top_tb
	Decompile: logic op_reset
	Source  : wire [0:0] op_reset;
	Position:                   ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.counter_autocheck_top_tb:v (VST)
	File: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/SRC/counter_autocheck_top_tb.v, line 241, position 18
	Scope: counter_autocheck_top_tb
	Decompile: reg skip_bits
	Source  : reg [0:0] skip_bits;
	Position:                   ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.counter_autocheck_top_tb:v (VST)
	Scope: counter_autocheck_top_tb
	Decompile: reg
External Code in function: <unavailable> offset -65536
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.sg13g2_a21o_1:v (VST)
	File: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v, line 18, position 19
	Scope: sg13g2_a21o_1
	Decompile: sg13g2_a21o_1
	Source  : module sg13g2_a21o_1 (X, A1, A2, B1);
	Position:                    ^
Simulator Snap Shot: top level instance (SSS_TLI) in snapshot worklib.sg13g2_a21o_1:v (SSS)
Intermediate File: array of pointers (IF_PTRBLK) in snapshot worklib.sg13g2_a21o_1:v (SSS)
Intermediate File: data block (IF_BLK) in snapshot worklib.sg13g2_a21o_1:v (SSS)
Simulator Snap Shot: root (SSS_ROOT) in snapshot worklib.sg13g2_a21o_1:v (SSS)
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.grid_mult_36:v (VST)
	File: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/SRC/lb/grid_mult_36.v, line 13, position 18
	Scope: grid_mult_36
	Decompile: grid_mult_36
	Source  : module grid_mult_36(pReset,
	Position:                   ^
Simulator Snap Shot: dynlib (SSS_DYNLIB) in snapshot worklib.sg13g2_a21o_1:v (SSS)
Simulator Snap Shot: tog pdi (SSS_PDI_TOG) in snapshot worklib.sg13g2_a21o_1:v (SSS)
Code Item: smmap (COD_SMMAP)
csi-xmsim - CSI: investigation complete took 0.122 secs, send this file to Cadence Support
