

================================================================
== Vitis HLS Report for 'interleave_manual_seq'
================================================================
* Date:           Sun Jun  9 03:22:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morgb
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.525 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   409604|  1228804|  4.096 ms|  12.288 ms|  409605|  1228805|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 4 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %load"   --->   Operation 5 'read' 'load_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V_loc = alloca i64 1"   --->   Operation 6 'alloca' 't_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc = alloca i64 1"   --->   Operation 7 'alloca' 'x_idx_V_new_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc = alloca i64 1"   --->   Operation 8 'alloca' 'x_idx_V_flag_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_in"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %y"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load = load i1 %guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x"   --->   Operation 19 'load' 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 20 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load, void %codeRepl, void %._crit_edge" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 21 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 22 'specmemcore' 'specmemcore_ln14' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 23 'specmemcore' 'specmemcore_ln14' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 24 'specmemcore' 'specmemcore_ln14' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 27 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 28 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 29 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i21 %x_idx_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 30 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i2 %x_sel_V, i64 666, i64 18, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:14]   --->   Operation 31 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %load_read, void %.preheader.preheader, void %codeRepl3" [../../src/interleave_manual_seq.cpp:18]   --->   Operation 32 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_seq_Pipeline_WRITE, i8 %y, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 33 'call' 'call_ln0' <Predicate = (!load_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_sel_V_load = load i2 %x_sel_V" [../../src/./write_mem_seq.hpp:26]   --->   Operation 34 'load' 'x_sel_V_load' <Predicate = (load_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_idx_V_load = load i21 %x_idx_V"   --->   Operation 35 'load' 'x_idx_V_load' <Predicate = (load_read)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.47ns)   --->   "%call_ln587 = call void @interleave_manual_seq_Pipeline_LOAD, i21 %x_idx_V_load, i2 %x_sel_V_load, i8 %x_in, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i2 %t_V_loc, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 36 'call' 'call_ln587' <Predicate = (load_read)> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_seq_Pipeline_WRITE, i8 %y, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 1> <Delay = 1.06>
ST_3 : Operation 39 [1/2] (1.06ns)   --->   "%call_ln587 = call void @interleave_manual_seq_Pipeline_LOAD, i21 %x_idx_V_load, i2 %x_sel_V_load, i8 %x_in, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i2 %t_V_loc, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 39 'call' 'call_ln587' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc_load = load i1 %x_idx_V_flag_0_loc"   --->   Operation 40 'load' 'x_idx_V_flag_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc_load = load i21 %x_idx_V_new_0_loc"   --->   Operation 41 'load' 'x_idx_V_new_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%t_V_loc_load = load i2 %t_V_loc"   --->   Operation 42 'load' 't_V_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln26 = store i2 %t_V_loc_load, i2 %x_sel_V" [../../src/./write_mem_seq.hpp:26]   --->   Operation 43 'store' 'store_ln26' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %x_idx_V_flag_0_loc_load, void %.loopexit.loopexit.new, void %mergeST"   --->   Operation 44 'br' 'br_ln0' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln885 = store i21 %x_idx_V_new_0_loc_load, i21 %x_idx_V"   --->   Operation 45 'store' 'store_ln885' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.loopexit.new"   --->   Operation 46 'br' 'br_ln0' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.loopexit" [../../src/interleave_manual_seq.cpp:29]   --->   Operation 47 'br' 'br_ln29' <Predicate = (load_read)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [../../src/interleave_manual_seq.cpp:29]   --->   Operation 48 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.48ns
The critical path consists of the following:
	wire read operation ('load_read') on port 'load' [10]  (1 ns)
	blocking operation 0.476 ns on control path)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.07ns
The critical path consists of the following:
	'call' operation ('call_ln587') to 'interleave_manual_seq_Pipeline_LOAD' [46]  (1.07 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
