$date
	Fri Jan 24 21:46:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parallel_adder_tb $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var wire 1 % c0 $end
$var reg 1 & a0 $end
$var reg 1 ' a1 $end
$var reg 1 ( a2 $end
$var reg 1 ) a3 $end
$var reg 1 * b0 $end
$var reg 1 + b1 $end
$var reg 1 , b2 $end
$var reg 1 - b3 $end
$var reg 1 . cin $end
$scope module uut $end
$var wire 1 & a0 $end
$var wire 1 ' a1 $end
$var wire 1 ( a2 $end
$var wire 1 ) a3 $end
$var wire 1 * b0 $end
$var wire 1 + b1 $end
$var wire 1 , b2 $end
$var wire 1 - b3 $end
$var wire 1 . cin $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var wire 1 / c3 $end
$var wire 1 0 c2 $end
$var wire 1 1 c1 $end
$var wire 1 % c0 $end
$scope module aa1 $end
$var wire 1 & a $end
$var wire 1 * b $end
$var wire 1 1 carry $end
$var wire 1 . cin $end
$var wire 1 $ sum $end
$upscope $end
$scope module aa2 $end
$var wire 1 ' a $end
$var wire 1 + b $end
$var wire 1 0 carry $end
$var wire 1 1 cin $end
$var wire 1 # sum $end
$upscope $end
$scope module aa3 $end
$var wire 1 ( a $end
$var wire 1 , b $end
$var wire 1 / carry $end
$var wire 1 0 cin $end
$var wire 1 " sum $end
$upscope $end
$scope module aa4 $end
$var wire 1 ) a $end
$var wire 1 - b $end
$var wire 1 % carry $end
$var wire 1 / cin $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
01
10
1/
1.
1-
1,
1+
0*
1)
1(
1'
0&
1%
1$
0#
1"
1!
$end
#15
0%
0/
00
1#
1!
1"
11
0+
1*
0)
0(
0'
1&
#19
