
*** Running vivado
    with args -log system_processing_system7_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_processing_system7_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_processing_system7_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1203.461 ; gain = 76.996 ; free physical = 121 ; free virtual = 6119
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0' [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/src/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/src/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/src/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0' (5#1) [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/src/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1242.961 ; gain = 116.496 ; free physical = 229 ; free virtual = 6042
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1242.961 ; gain = 116.496 ; free physical = 226 ; free virtual = 6040
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1523.008 ; gain = 0.000 ; free physical = 186 ; free virtual = 5398
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1523.008 ; gain = 396.543 ; free physical = 230 ; free virtual = 5385
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1523.008 ; gain = 396.543 ; free physical = 230 ; free virtual = 5385
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1523.008 ; gain = 396.543 ; free physical = 220 ; free virtual = 5378
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1523.008 ; gain = 396.543 ; free physical = 191 ; free virtual = 5353
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1523.008 ; gain = 396.543 ; free physical = 175 ; free virtual = 5338
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1730.008 ; gain = 603.543 ; free physical = 126 ; free virtual = 4530
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1750.016 ; gain = 623.551 ; free physical = 117 ; free virtual = 4522
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1758.023 ; gain = 631.559 ; free physical = 183 ; free virtual = 4472
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1758.023 ; gain = 631.559 ; free physical = 146 ; free virtual = 4453
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1758.023 ; gain = 631.559 ; free physical = 146 ; free virtual = 4453
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1758.023 ; gain = 631.559 ; free physical = 147 ; free virtual = 4453
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1758.023 ; gain = 631.559 ; free physical = 147 ; free virtual = 4453
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1758.023 ; gain = 631.559 ; free physical = 147 ; free virtual = 4453
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1758.023 ; gain = 631.559 ; free physical = 147 ; free virtual = 4453

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     4|
|3     |LUT1  |    72|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1758.023 ; gain = 631.559 ; free physical = 146 ; free virtual = 4453
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 1760.023 ; gain = 646.145 ; free physical = 363 ; free virtual = 4575
