# sync-fifo
Synchronous FIFO and testbench using Verilog HDL.
