Michela Becchi , Patrick Crowley, Dynamic thread assignment on heterogeneous multiprocessor architectures, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128029]
Luis Ceze , Karin Strauss , James Tuck , Josep Torrellas , Jose Renau, CAVA: Using checkpoint-assisted value prediction to hide L2 misses, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.2, p.182-208, June 2006[doi>10.1145/1138035.1138038]
Yuan Chou , Brian Fahs , Santosh Abraham, Microarchitecture Optimizations for Exploiting Memory-Level Parallelism, Proceedings of the 31st annual international symposium on Computer architecture, p.76, June 19-23, 2004, München, Germany
Niket K. Choudhary , Salil V. Wadhavkar , Tanmay A. Shah , Hiran Mayukh , Jayneel Gandhi , Brandon H. Dwiel , Sandeep Navada , Hashem H. Najaf-abadi , Eric Rotenberg, FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000067]
Jamison D. Collins , Dean M. Tullsen , Hong Wang , John P. Shen, Dynamic speculative precomputation, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Adrián Cristal , Oliverio J. Santana , Mateo Valero , José F. Martínez, Toward kilo-instruction processors, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.4, p.389-417, December 2004[doi>10.1145/1044823.1044825]
James Dundas , Trevor Mudge, Improving data cache performance by pre-executing instructions under a cache miss, Proceedings of the 11th international conference on Supercomputing, p.68-75, July 07-11, 1997, Vienna, Austria[doi>10.1145/263580.263597]
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
Ilya Ganusov , Martin Burtscher, Future execution: A prefetching mechanism that uses multiple cores to speed up single threads, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.4, p.424-449, December 2006[doi>10.1145/1187976.1187979]
Alok Garg , Michael C. Huang, A performance-correctness explicitly-decoupled architecture, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.306-317, November 08-12, 2008[doi>10.1109/MICRO.2008.4771800]
gcc 2009. GNU compiler collection. http://gcc.gnu.org/.
Hilton, A. and Roth, A. 2010. BOLT: energy-efficient out-of-order latency-tolerant execution. In Proceedings of the IEEE International Symposium of High Performance Computer Architecture.
Nevin Kirman , Meyrem Kirman , Mainak Chaudhuri , Jose F. Martinez, Checkpointed Early Load Retirement, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.16-27, February 12-16, 2005[doi>10.1109/HPCA.2005.9]
Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st annual international symposium on Computer architecture, p.64, June 19-23, 2004, München, Germany
Alvin R. Lebeck , Jinson Koppanalil , Tong Li , Jaidev Patwardhan , Eric Rotenberg, A large, fast instruction window for tolerating cache misses, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Andreas Moshovos , Dionisios N. Pnevmatikatos , Amirali Baniasadi, Slice-processors: an implementation of operation-based prediction, Proceedings of the 15th international conference on Supercomputing, p.321-334, June 2001, Sorrento, Italy[doi>10.1145/377792.377856]
Mutlu, O., Kim, H., and Patt, Y. N. 2006. Efficient runahead execution: Power-efficient memory latency tolerance. In Proceedings of the IEEE International Symposium on Microarchitecture.
Onur Mutlu , Jared Stark , Chris Wilkerson , Yale N. Patt, Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.129, February 08-12, 2003
Najaf-abadi, H. H. and Rotenberg, E. 2009. Architectural contesting. In Proceedings of the IEEE International Symposium of High Performance Computer Architecture.
Palacharla, S., Jouppi, N. P., and Smith, J. E. 1997. Complexity-effective superscalar processors. In Proceedings of the IEEE International Symposium of High Performance Computer Architecture.
Miquel Pericas , Adrian Cristal , Francisco J. Cazorla , Ruben Gonzalez , Daniel A. Jimenez , Mateo Valero, A Flexible Heterogeneous Multi-Core Architecture, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.13-24, September 15-19, 2007[doi>10.1109/PACT.2007.5]
Renau, J., Fraguela, B., Tuck, J., Liu, W., Prvulovic, M., Ceze, L., Sarangi, S., Sack, P., Strauss, K., and Montesinos, P. 2005. SESC simulator. http://sesc.sourceforge.net.
Juan Carlos Saez , Manuel Prieto , Alexandra Fedorova , Sergey Blagodurov, A comprehensive scheduler for asymmetric multicore systems, Proceedings of the 5th European conference on Computer systems, April 13-16, 2010, Paris, France[doi>10.1145/1755913.1755929]
Timothy Sherwood , Erez Perelman , Greg Hamerly , Suleyman Sair , Brad Calder, Discovering and Exploiting Program Phases, IEEE Micro, v.23 n.6, p.84-93, November 2003[doi>10.1109/MM.2003.1261391]
Srikanth T. Srinivasan , Ravi Rajwar , Haitham Akkary , Amit Gandhi , Mike Upton, Continual flow pipelines, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024407]
James E. Stine , Ivan Castellanos , Michael Wood , Jeff Henson , Fred Love , W. Rhett Davis , Paul D. Franzon , Michael Bucher , Sunil Basavarajaiah , Julie Oh , Ravi Jenkal, FreePDK: An Open-Source Variation-Aware Design Kit, Proceedings of the 2007 IEEE International Conference on Microelectronic Systems Education, p.173-174, June 03-04, 2007[doi>10.1109/MSE.2007.44]
M. Aater Suleman , Onur Mutlu , Moinuddin K. Qureshi , Yale N. Patt, Accelerating critical section execution with asymmetric multi-core architectures, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508274]
Wechsler, O. 2006. Inside Intel(R) Core(TM) microarchitecture setting new standards for energy-efficient performance. In Tech. rep. http://www.intel.com/technology/architecture-silicon/core/.
Huiyang Zhou, Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.231-242, September 17-21, 2005[doi>10.1109/PACT.2005.18]
Huiyang Zhou , Thomas M. Conte, Enhancing memory level parallelism via recovery-free value prediction, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782859]
