{
  "name": "alloc::sync::Arc::<T, A>::is_unique",
  "span": "$library/alloc/src/sync.rs:2754:5: 2754:42",
  "mir": "fn alloc::sync::Arc::<T, A>::is_unique(_1: &sync::Arc<T, A>) -> bool {\n    let mut _0: bool;\n    let mut _2: bool;\n    let mut _3: &core::result::Result<usize, usize>;\n    let  _4: core::result::Result<usize, usize>;\n    let mut _5: &core::sync::atomic::AtomicUsize;\n    let  _6: &sync::ArcInner<T>;\n    let mut _7: core::sync::atomic::Ordering;\n    let mut _8: core::sync::atomic::Ordering;\n    let  _9: bool;\n    let mut _10: usize;\n    let mut _11: &core::sync::atomic::AtomicUsize;\n    let  _12: &sync::ArcInner<T>;\n    let mut _13: core::sync::atomic::Ordering;\n    let  _14: ();\n    let mut _15: &core::sync::atomic::AtomicUsize;\n    let  _16: &sync::ArcInner<T>;\n    let mut _17: core::sync::atomic::Ordering;\n    debug this => _1;\n    debug unique => _9;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = sync::Arc::<T, A>::inner(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = &((*_6).1: core::sync::atomic::AtomicUsize);\n        StorageLive(_7);\n        _7 = core::sync::atomic::Ordering::Acquire;\n        StorageLive(_8);\n        _8 = core::sync::atomic::Ordering::Relaxed;\n        _4 = core::sync::atomic::AtomicUsize::compare_exchange(move _5, 1_usize, core::num::<impl usize>::MAX, move _7, move _8) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = &_4;\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageDead(_5);\n        _2 = core::result::Result::<usize, usize>::is_ok(move _3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        switchInt(move _2) -> [0: bb9, otherwise: bb4];\n    }\n    bb4: {\n        StorageDead(_6);\n        StorageDead(_4);\n        StorageDead(_3);\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        StorageLive(_12);\n        _12 = sync::Arc::<T, A>::inner(_1) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _11 = &((*_12).0: core::sync::atomic::AtomicUsize);\n        StorageLive(_13);\n        _13 = core::sync::atomic::Ordering::Acquire;\n        _10 = core::sync::atomic::AtomicUsize::load(move _11, move _13) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_13);\n        StorageDead(_11);\n        _9 = Eq(move _10, 1_usize);\n        StorageDead(_10);\n        StorageDead(_12);\n        StorageLive(_15);\n        StorageLive(_16);\n        _16 = sync::Arc::<T, A>::inner(_1) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _15 = &((*_16).1: core::sync::atomic::AtomicUsize);\n        StorageLive(_17);\n        _17 = core::sync::atomic::Ordering::Release;\n        _14 = core::sync::atomic::AtomicUsize::store(move _15, 1_usize, move _17) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_17);\n        StorageDead(_15);\n        StorageDead(_16);\n        _0 = _9;\n        StorageDead(_9);\n        goto -> bb10;\n    }\n    bb9: {\n        StorageDead(_6);\n        StorageDead(_4);\n        StorageDead(_3);\n        _0 = false;\n        goto -> bb10;\n    }\n    bb10: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}