Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 13 11:34:45 2024
| Host         : DESKTOP-K2CAF5A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_module_control_sets_placed.rpt
| Design       : main_module
| Device       : xc7s50
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             127 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            6 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|     Clock Signal     |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk2_r_reg_n_0_BUFG |                                      | nolabel_line195/test_reg_0        |                1 |              1 |         1.00 |
|  clk2_r_reg_n_0_BUFG | nolabel_line196/red_led_r6_out       | nolabel_line196/red_led_r10_out   |                1 |              1 |         1.00 |
|  clk2_r_reg_n_0_BUFG | nolabel_line186/test_one1_out        | nolabel_line195/test_one_i_1_n_0  |                1 |              1 |         1.00 |
|  clk2_r_reg_n_0_BUFG | nolabel_line196/green_led_r          | nolabel_line196/red_led_r10_out   |                2 |              2 |         1.00 |
|  clk2_r_reg_n_0_BUFG | nolabel_line183/set                  | nolabel_line183/p_0_in            |                1 |              4 |         4.00 |
| ~clk2_r_reg_n_0_BUFG | nolabel_line196/v_nine_reg_0[0]      | nolabel_line189/set[3]_i_1__1_n_0 |                1 |              4 |         4.00 |
| ~clk2_r_reg_n_0_BUFG | nolabel_line183/E[0]                 | nolabel_line186/set[3]_i_1__2_n_0 |                1 |              4 |         4.00 |
| ~clk2_r_reg_n_0_BUFG | nolabel_line189/E[0]                 | nolabel_line192/set[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       |                                      | clk2_r                            |                5 |             14 |         2.80 |
|  clk2_r_reg_n_0_BUFG | nolabel_line196/deposit_state_reg[0] |                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG       |                                      |                                   |                6 |             21 |         3.50 |
|  clk2_r_reg_n_0_BUFG |                                      |                                   |               36 |            106 |         2.94 |
+----------------------+--------------------------------------+-----------------------------------+------------------+----------------+--------------+


