// Seed: 1459376608
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_5 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7, id_8, id_9;
  wire id_10;
  tri1 id_11;
  module_0(
      id_2, id_7, id_10, id_9
  );
  wire id_12;
  wire id_13;
  assign id_11 = 1 == 1'b0;
endmodule
