-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_downstrm2upstrm_array_of_pixel_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_0_empty_n : IN STD_LOGIC;
    src_V_pixel_0_read : OUT STD_LOGIC;
    src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_1_empty_n : IN STD_LOGIC;
    src_V_pixel_1_read : OUT STD_LOGIC;
    src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_2_empty_n : IN STD_LOGIC;
    src_V_pixel_2_read : OUT STD_LOGIC;
    src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_3_empty_n : IN STD_LOGIC;
    src_V_pixel_3_read : OUT STD_LOGIC;
    src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_4_empty_n : IN STD_LOGIC;
    src_V_pixel_4_read : OUT STD_LOGIC;
    src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_5_empty_n : IN STD_LOGIC;
    src_V_pixel_5_read : OUT STD_LOGIC;
    src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_6_empty_n : IN STD_LOGIC;
    src_V_pixel_6_read : OUT STD_LOGIC;
    src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_7_empty_n : IN STD_LOGIC;
    src_V_pixel_7_read : OUT STD_LOGIC;
    src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_8_empty_n : IN STD_LOGIC;
    src_V_pixel_8_read : OUT STD_LOGIC;
    src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_9_empty_n : IN STD_LOGIC;
    src_V_pixel_9_read : OUT STD_LOGIC;
    src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_10_empty_n : IN STD_LOGIC;
    src_V_pixel_10_read : OUT STD_LOGIC;
    src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_11_empty_n : IN STD_LOGIC;
    src_V_pixel_11_read : OUT STD_LOGIC;
    src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_12_empty_n : IN STD_LOGIC;
    src_V_pixel_12_read : OUT STD_LOGIC;
    src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_13_empty_n : IN STD_LOGIC;
    src_V_pixel_13_read : OUT STD_LOGIC;
    src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_14_empty_n : IN STD_LOGIC;
    src_V_pixel_14_read : OUT STD_LOGIC;
    src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_15_empty_n : IN STD_LOGIC;
    src_V_pixel_15_read : OUT STD_LOGIC;
    src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_16_empty_n : IN STD_LOGIC;
    src_V_pixel_16_read : OUT STD_LOGIC;
    src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_17_empty_n : IN STD_LOGIC;
    src_V_pixel_17_read : OUT STD_LOGIC;
    src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_18_empty_n : IN STD_LOGIC;
    src_V_pixel_18_read : OUT STD_LOGIC;
    src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_19_empty_n : IN STD_LOGIC;
    src_V_pixel_19_read : OUT STD_LOGIC;
    src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_20_empty_n : IN STD_LOGIC;
    src_V_pixel_20_read : OUT STD_LOGIC;
    src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_21_empty_n : IN STD_LOGIC;
    src_V_pixel_21_read : OUT STD_LOGIC;
    src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_22_empty_n : IN STD_LOGIC;
    src_V_pixel_22_read : OUT STD_LOGIC;
    src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_23_empty_n : IN STD_LOGIC;
    src_V_pixel_23_read : OUT STD_LOGIC;
    src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_24_empty_n : IN STD_LOGIC;
    src_V_pixel_24_read : OUT STD_LOGIC;
    src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_25_empty_n : IN STD_LOGIC;
    src_V_pixel_25_read : OUT STD_LOGIC;
    src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_26_empty_n : IN STD_LOGIC;
    src_V_pixel_26_read : OUT STD_LOGIC;
    src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_27_empty_n : IN STD_LOGIC;
    src_V_pixel_27_read : OUT STD_LOGIC;
    src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_28_empty_n : IN STD_LOGIC;
    src_V_pixel_28_read : OUT STD_LOGIC;
    src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_29_empty_n : IN STD_LOGIC;
    src_V_pixel_29_read : OUT STD_LOGIC;
    src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_30_empty_n : IN STD_LOGIC;
    src_V_pixel_30_read : OUT STD_LOGIC;
    src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_31_empty_n : IN STD_LOGIC;
    src_V_pixel_31_read : OUT STD_LOGIC;
    src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_32_empty_n : IN STD_LOGIC;
    src_V_pixel_32_read : OUT STD_LOGIC;
    src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_33_empty_n : IN STD_LOGIC;
    src_V_pixel_33_read : OUT STD_LOGIC;
    src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_34_empty_n : IN STD_LOGIC;
    src_V_pixel_34_read : OUT STD_LOGIC;
    src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_35_empty_n : IN STD_LOGIC;
    src_V_pixel_35_read : OUT STD_LOGIC;
    src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_36_empty_n : IN STD_LOGIC;
    src_V_pixel_36_read : OUT STD_LOGIC;
    src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_37_empty_n : IN STD_LOGIC;
    src_V_pixel_37_read : OUT STD_LOGIC;
    src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_38_empty_n : IN STD_LOGIC;
    src_V_pixel_38_read : OUT STD_LOGIC;
    src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_39_empty_n : IN STD_LOGIC;
    src_V_pixel_39_read : OUT STD_LOGIC;
    src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_40_empty_n : IN STD_LOGIC;
    src_V_pixel_40_read : OUT STD_LOGIC;
    src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_41_empty_n : IN STD_LOGIC;
    src_V_pixel_41_read : OUT STD_LOGIC;
    src_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_42_empty_n : IN STD_LOGIC;
    src_V_pixel_42_read : OUT STD_LOGIC;
    src_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_43_empty_n : IN STD_LOGIC;
    src_V_pixel_43_read : OUT STD_LOGIC;
    src_V_pixel_44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_44_empty_n : IN STD_LOGIC;
    src_V_pixel_44_read : OUT STD_LOGIC;
    src_V_pixel_45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_45_empty_n : IN STD_LOGIC;
    src_V_pixel_45_read : OUT STD_LOGIC;
    src_V_pixel_46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_46_empty_n : IN STD_LOGIC;
    src_V_pixel_46_read : OUT STD_LOGIC;
    src_V_pixel_47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_47_empty_n : IN STD_LOGIC;
    src_V_pixel_47_read : OUT STD_LOGIC;
    src_V_pixel_48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_48_empty_n : IN STD_LOGIC;
    src_V_pixel_48_read : OUT STD_LOGIC;
    src_V_pixel_49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_49_empty_n : IN STD_LOGIC;
    src_V_pixel_49_read : OUT STD_LOGIC;
    src_V_pixel_50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_50_empty_n : IN STD_LOGIC;
    src_V_pixel_50_read : OUT STD_LOGIC;
    src_V_pixel_51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_51_empty_n : IN STD_LOGIC;
    src_V_pixel_51_read : OUT STD_LOGIC;
    src_V_pixel_52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_52_empty_n : IN STD_LOGIC;
    src_V_pixel_52_read : OUT STD_LOGIC;
    src_V_pixel_53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_53_empty_n : IN STD_LOGIC;
    src_V_pixel_53_read : OUT STD_LOGIC;
    src_V_pixel_54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_54_empty_n : IN STD_LOGIC;
    src_V_pixel_54_read : OUT STD_LOGIC;
    src_V_pixel_55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_55_empty_n : IN STD_LOGIC;
    src_V_pixel_55_read : OUT STD_LOGIC;
    src_V_pixel_56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_56_empty_n : IN STD_LOGIC;
    src_V_pixel_56_read : OUT STD_LOGIC;
    src_V_pixel_57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_57_empty_n : IN STD_LOGIC;
    src_V_pixel_57_read : OUT STD_LOGIC;
    src_V_pixel_58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_58_empty_n : IN STD_LOGIC;
    src_V_pixel_58_read : OUT STD_LOGIC;
    src_V_pixel_59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_59_empty_n : IN STD_LOGIC;
    src_V_pixel_59_read : OUT STD_LOGIC;
    src_V_pixel_60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_60_empty_n : IN STD_LOGIC;
    src_V_pixel_60_read : OUT STD_LOGIC;
    src_V_pixel_61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_61_empty_n : IN STD_LOGIC;
    src_V_pixel_61_read : OUT STD_LOGIC;
    src_V_pixel_62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_62_empty_n : IN STD_LOGIC;
    src_V_pixel_62_read : OUT STD_LOGIC;
    src_V_pixel_63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_63_empty_n : IN STD_LOGIC;
    src_V_pixel_63_read : OUT STD_LOGIC;
    src_V_pixel_64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_64_empty_n : IN STD_LOGIC;
    src_V_pixel_64_read : OUT STD_LOGIC;
    src_V_pixel_65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_65_empty_n : IN STD_LOGIC;
    src_V_pixel_65_read : OUT STD_LOGIC;
    src_V_pixel_66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_66_empty_n : IN STD_LOGIC;
    src_V_pixel_66_read : OUT STD_LOGIC;
    src_V_pixel_67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_67_empty_n : IN STD_LOGIC;
    src_V_pixel_67_read : OUT STD_LOGIC;
    src_V_pixel_68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_68_empty_n : IN STD_LOGIC;
    src_V_pixel_68_read : OUT STD_LOGIC;
    src_V_pixel_69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_69_empty_n : IN STD_LOGIC;
    src_V_pixel_69_read : OUT STD_LOGIC;
    src_V_pixel_70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_70_empty_n : IN STD_LOGIC;
    src_V_pixel_70_read : OUT STD_LOGIC;
    dst_V_pixel_0_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_0_TVALID : OUT STD_LOGIC;
    dst_V_pixel_0_TREADY : IN STD_LOGIC;
    dst_V_pixel_1_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_1_TVALID : OUT STD_LOGIC;
    dst_V_pixel_1_TREADY : IN STD_LOGIC;
    dst_V_pixel_2_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_2_TVALID : OUT STD_LOGIC;
    dst_V_pixel_2_TREADY : IN STD_LOGIC;
    dst_V_pixel_3_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_3_TVALID : OUT STD_LOGIC;
    dst_V_pixel_3_TREADY : IN STD_LOGIC;
    dst_V_pixel_4_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_4_TVALID : OUT STD_LOGIC;
    dst_V_pixel_4_TREADY : IN STD_LOGIC;
    dst_V_pixel_5_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_5_TVALID : OUT STD_LOGIC;
    dst_V_pixel_5_TREADY : IN STD_LOGIC;
    dst_V_pixel_6_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_6_TVALID : OUT STD_LOGIC;
    dst_V_pixel_6_TREADY : IN STD_LOGIC;
    dst_V_pixel_7_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_7_TVALID : OUT STD_LOGIC;
    dst_V_pixel_7_TREADY : IN STD_LOGIC;
    dst_V_pixel_8_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_8_TVALID : OUT STD_LOGIC;
    dst_V_pixel_8_TREADY : IN STD_LOGIC;
    dst_V_pixel_9_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_9_TVALID : OUT STD_LOGIC;
    dst_V_pixel_9_TREADY : IN STD_LOGIC;
    dst_V_pixel_10_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_10_TVALID : OUT STD_LOGIC;
    dst_V_pixel_10_TREADY : IN STD_LOGIC;
    dst_V_pixel_11_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_11_TVALID : OUT STD_LOGIC;
    dst_V_pixel_11_TREADY : IN STD_LOGIC;
    dst_V_pixel_12_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_12_TVALID : OUT STD_LOGIC;
    dst_V_pixel_12_TREADY : IN STD_LOGIC;
    dst_V_pixel_13_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_13_TVALID : OUT STD_LOGIC;
    dst_V_pixel_13_TREADY : IN STD_LOGIC;
    dst_V_pixel_14_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_14_TVALID : OUT STD_LOGIC;
    dst_V_pixel_14_TREADY : IN STD_LOGIC;
    dst_V_pixel_15_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_15_TVALID : OUT STD_LOGIC;
    dst_V_pixel_15_TREADY : IN STD_LOGIC;
    dst_V_pixel_16_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_16_TVALID : OUT STD_LOGIC;
    dst_V_pixel_16_TREADY : IN STD_LOGIC;
    dst_V_pixel_17_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_17_TVALID : OUT STD_LOGIC;
    dst_V_pixel_17_TREADY : IN STD_LOGIC;
    dst_V_pixel_18_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_18_TVALID : OUT STD_LOGIC;
    dst_V_pixel_18_TREADY : IN STD_LOGIC;
    dst_V_pixel_19_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_19_TVALID : OUT STD_LOGIC;
    dst_V_pixel_19_TREADY : IN STD_LOGIC;
    dst_V_pixel_20_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_20_TVALID : OUT STD_LOGIC;
    dst_V_pixel_20_TREADY : IN STD_LOGIC;
    dst_V_pixel_21_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_21_TVALID : OUT STD_LOGIC;
    dst_V_pixel_21_TREADY : IN STD_LOGIC;
    dst_V_pixel_22_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_22_TVALID : OUT STD_LOGIC;
    dst_V_pixel_22_TREADY : IN STD_LOGIC;
    dst_V_pixel_23_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_23_TVALID : OUT STD_LOGIC;
    dst_V_pixel_23_TREADY : IN STD_LOGIC;
    dst_V_pixel_24_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_24_TVALID : OUT STD_LOGIC;
    dst_V_pixel_24_TREADY : IN STD_LOGIC;
    dst_V_pixel_25_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_25_TVALID : OUT STD_LOGIC;
    dst_V_pixel_25_TREADY : IN STD_LOGIC;
    dst_V_pixel_26_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_26_TVALID : OUT STD_LOGIC;
    dst_V_pixel_26_TREADY : IN STD_LOGIC;
    dst_V_pixel_27_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_27_TVALID : OUT STD_LOGIC;
    dst_V_pixel_27_TREADY : IN STD_LOGIC;
    dst_V_pixel_28_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_28_TVALID : OUT STD_LOGIC;
    dst_V_pixel_28_TREADY : IN STD_LOGIC;
    dst_V_pixel_29_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_29_TVALID : OUT STD_LOGIC;
    dst_V_pixel_29_TREADY : IN STD_LOGIC;
    dst_V_pixel_30_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_30_TVALID : OUT STD_LOGIC;
    dst_V_pixel_30_TREADY : IN STD_LOGIC;
    dst_V_pixel_31_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_31_TVALID : OUT STD_LOGIC;
    dst_V_pixel_31_TREADY : IN STD_LOGIC;
    dst_V_pixel_32_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_32_TVALID : OUT STD_LOGIC;
    dst_V_pixel_32_TREADY : IN STD_LOGIC;
    dst_V_pixel_33_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_33_TVALID : OUT STD_LOGIC;
    dst_V_pixel_33_TREADY : IN STD_LOGIC;
    dst_V_pixel_34_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_34_TVALID : OUT STD_LOGIC;
    dst_V_pixel_34_TREADY : IN STD_LOGIC;
    dst_V_pixel_35_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_35_TVALID : OUT STD_LOGIC;
    dst_V_pixel_35_TREADY : IN STD_LOGIC;
    dst_V_pixel_36_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_36_TVALID : OUT STD_LOGIC;
    dst_V_pixel_36_TREADY : IN STD_LOGIC;
    dst_V_pixel_37_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_37_TVALID : OUT STD_LOGIC;
    dst_V_pixel_37_TREADY : IN STD_LOGIC;
    dst_V_pixel_38_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_38_TVALID : OUT STD_LOGIC;
    dst_V_pixel_38_TREADY : IN STD_LOGIC;
    dst_V_pixel_39_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_39_TVALID : OUT STD_LOGIC;
    dst_V_pixel_39_TREADY : IN STD_LOGIC;
    dst_V_pixel_40_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_40_TVALID : OUT STD_LOGIC;
    dst_V_pixel_40_TREADY : IN STD_LOGIC;
    dst_V_pixel_41_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_41_TVALID : OUT STD_LOGIC;
    dst_V_pixel_41_TREADY : IN STD_LOGIC;
    dst_V_pixel_42_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_42_TVALID : OUT STD_LOGIC;
    dst_V_pixel_42_TREADY : IN STD_LOGIC;
    dst_V_pixel_43_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_43_TVALID : OUT STD_LOGIC;
    dst_V_pixel_43_TREADY : IN STD_LOGIC;
    dst_V_pixel_44_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_44_TVALID : OUT STD_LOGIC;
    dst_V_pixel_44_TREADY : IN STD_LOGIC;
    dst_V_pixel_45_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_45_TVALID : OUT STD_LOGIC;
    dst_V_pixel_45_TREADY : IN STD_LOGIC;
    dst_V_pixel_46_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_46_TVALID : OUT STD_LOGIC;
    dst_V_pixel_46_TREADY : IN STD_LOGIC;
    dst_V_pixel_47_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_47_TVALID : OUT STD_LOGIC;
    dst_V_pixel_47_TREADY : IN STD_LOGIC;
    dst_V_pixel_48_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_48_TVALID : OUT STD_LOGIC;
    dst_V_pixel_48_TREADY : IN STD_LOGIC;
    dst_V_pixel_49_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_49_TVALID : OUT STD_LOGIC;
    dst_V_pixel_49_TREADY : IN STD_LOGIC;
    dst_V_pixel_50_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_50_TVALID : OUT STD_LOGIC;
    dst_V_pixel_50_TREADY : IN STD_LOGIC;
    dst_V_pixel_51_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_51_TVALID : OUT STD_LOGIC;
    dst_V_pixel_51_TREADY : IN STD_LOGIC;
    dst_V_pixel_52_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_52_TVALID : OUT STD_LOGIC;
    dst_V_pixel_52_TREADY : IN STD_LOGIC;
    dst_V_pixel_53_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_53_TVALID : OUT STD_LOGIC;
    dst_V_pixel_53_TREADY : IN STD_LOGIC;
    dst_V_pixel_54_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_54_TVALID : OUT STD_LOGIC;
    dst_V_pixel_54_TREADY : IN STD_LOGIC;
    dst_V_pixel_55_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_55_TVALID : OUT STD_LOGIC;
    dst_V_pixel_55_TREADY : IN STD_LOGIC;
    dst_V_pixel_56_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_56_TVALID : OUT STD_LOGIC;
    dst_V_pixel_56_TREADY : IN STD_LOGIC;
    dst_V_pixel_57_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_57_TVALID : OUT STD_LOGIC;
    dst_V_pixel_57_TREADY : IN STD_LOGIC;
    dst_V_pixel_58_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_58_TVALID : OUT STD_LOGIC;
    dst_V_pixel_58_TREADY : IN STD_LOGIC;
    dst_V_pixel_59_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_59_TVALID : OUT STD_LOGIC;
    dst_V_pixel_59_TREADY : IN STD_LOGIC;
    dst_V_pixel_60_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_60_TVALID : OUT STD_LOGIC;
    dst_V_pixel_60_TREADY : IN STD_LOGIC;
    dst_V_pixel_61_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_61_TVALID : OUT STD_LOGIC;
    dst_V_pixel_61_TREADY : IN STD_LOGIC;
    dst_V_pixel_62_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_62_TVALID : OUT STD_LOGIC;
    dst_V_pixel_62_TREADY : IN STD_LOGIC;
    dst_V_pixel_63_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_63_TVALID : OUT STD_LOGIC;
    dst_V_pixel_63_TREADY : IN STD_LOGIC;
    dst_V_pixel_64_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_64_TVALID : OUT STD_LOGIC;
    dst_V_pixel_64_TREADY : IN STD_LOGIC;
    dst_V_pixel_65_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_65_TVALID : OUT STD_LOGIC;
    dst_V_pixel_65_TREADY : IN STD_LOGIC;
    dst_V_pixel_66_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_66_TVALID : OUT STD_LOGIC;
    dst_V_pixel_66_TREADY : IN STD_LOGIC;
    dst_V_pixel_67_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_67_TVALID : OUT STD_LOGIC;
    dst_V_pixel_67_TREADY : IN STD_LOGIC;
    dst_V_pixel_68_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_68_TVALID : OUT STD_LOGIC;
    dst_V_pixel_68_TREADY : IN STD_LOGIC;
    dst_V_pixel_69_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_69_TVALID : OUT STD_LOGIC;
    dst_V_pixel_69_TREADY : IN STD_LOGIC;
    dst_V_pixel_70_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_70_TVALID : OUT STD_LOGIC;
    dst_V_pixel_70_TREADY : IN STD_LOGIC );
end;


architecture behav of Sobel_downstrm2upstrm_array_of_pixel_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_20 : BOOLEAN;
    signal src_V_pixel_0_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_530 : BOOLEAN;
    signal exitcond4_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_pixel_1_blk_n : STD_LOGIC;
    signal src_V_pixel_2_blk_n : STD_LOGIC;
    signal src_V_pixel_3_blk_n : STD_LOGIC;
    signal src_V_pixel_4_blk_n : STD_LOGIC;
    signal src_V_pixel_5_blk_n : STD_LOGIC;
    signal src_V_pixel_6_blk_n : STD_LOGIC;
    signal src_V_pixel_7_blk_n : STD_LOGIC;
    signal src_V_pixel_8_blk_n : STD_LOGIC;
    signal src_V_pixel_9_blk_n : STD_LOGIC;
    signal src_V_pixel_10_blk_n : STD_LOGIC;
    signal src_V_pixel_11_blk_n : STD_LOGIC;
    signal src_V_pixel_12_blk_n : STD_LOGIC;
    signal src_V_pixel_13_blk_n : STD_LOGIC;
    signal src_V_pixel_14_blk_n : STD_LOGIC;
    signal src_V_pixel_15_blk_n : STD_LOGIC;
    signal src_V_pixel_16_blk_n : STD_LOGIC;
    signal src_V_pixel_17_blk_n : STD_LOGIC;
    signal src_V_pixel_18_blk_n : STD_LOGIC;
    signal src_V_pixel_19_blk_n : STD_LOGIC;
    signal src_V_pixel_20_blk_n : STD_LOGIC;
    signal src_V_pixel_21_blk_n : STD_LOGIC;
    signal src_V_pixel_22_blk_n : STD_LOGIC;
    signal src_V_pixel_23_blk_n : STD_LOGIC;
    signal src_V_pixel_24_blk_n : STD_LOGIC;
    signal src_V_pixel_25_blk_n : STD_LOGIC;
    signal src_V_pixel_26_blk_n : STD_LOGIC;
    signal src_V_pixel_27_blk_n : STD_LOGIC;
    signal src_V_pixel_28_blk_n : STD_LOGIC;
    signal src_V_pixel_29_blk_n : STD_LOGIC;
    signal src_V_pixel_30_blk_n : STD_LOGIC;
    signal src_V_pixel_31_blk_n : STD_LOGIC;
    signal src_V_pixel_32_blk_n : STD_LOGIC;
    signal src_V_pixel_33_blk_n : STD_LOGIC;
    signal src_V_pixel_34_blk_n : STD_LOGIC;
    signal src_V_pixel_35_blk_n : STD_LOGIC;
    signal src_V_pixel_36_blk_n : STD_LOGIC;
    signal src_V_pixel_37_blk_n : STD_LOGIC;
    signal src_V_pixel_38_blk_n : STD_LOGIC;
    signal src_V_pixel_39_blk_n : STD_LOGIC;
    signal src_V_pixel_40_blk_n : STD_LOGIC;
    signal src_V_pixel_41_blk_n : STD_LOGIC;
    signal src_V_pixel_42_blk_n : STD_LOGIC;
    signal src_V_pixel_43_blk_n : STD_LOGIC;
    signal src_V_pixel_44_blk_n : STD_LOGIC;
    signal src_V_pixel_45_blk_n : STD_LOGIC;
    signal src_V_pixel_46_blk_n : STD_LOGIC;
    signal src_V_pixel_47_blk_n : STD_LOGIC;
    signal src_V_pixel_48_blk_n : STD_LOGIC;
    signal src_V_pixel_49_blk_n : STD_LOGIC;
    signal src_V_pixel_50_blk_n : STD_LOGIC;
    signal src_V_pixel_51_blk_n : STD_LOGIC;
    signal src_V_pixel_52_blk_n : STD_LOGIC;
    signal src_V_pixel_53_blk_n : STD_LOGIC;
    signal src_V_pixel_54_blk_n : STD_LOGIC;
    signal src_V_pixel_55_blk_n : STD_LOGIC;
    signal src_V_pixel_56_blk_n : STD_LOGIC;
    signal src_V_pixel_57_blk_n : STD_LOGIC;
    signal src_V_pixel_58_blk_n : STD_LOGIC;
    signal src_V_pixel_59_blk_n : STD_LOGIC;
    signal src_V_pixel_60_blk_n : STD_LOGIC;
    signal src_V_pixel_61_blk_n : STD_LOGIC;
    signal src_V_pixel_62_blk_n : STD_LOGIC;
    signal src_V_pixel_63_blk_n : STD_LOGIC;
    signal src_V_pixel_64_blk_n : STD_LOGIC;
    signal src_V_pixel_65_blk_n : STD_LOGIC;
    signal src_V_pixel_66_blk_n : STD_LOGIC;
    signal src_V_pixel_67_blk_n : STD_LOGIC;
    signal src_V_pixel_68_blk_n : STD_LOGIC;
    signal src_V_pixel_69_blk_n : STD_LOGIC;
    signal src_V_pixel_70_blk_n : STD_LOGIC;
    signal dst_V_pixel_0_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_1_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_2_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_3_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_4_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_5_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_6_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_7_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_8_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_9_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_10_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_11_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_12_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_13_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_14_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_15_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_16_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_17_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_18_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_19_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_20_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_21_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_22_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_23_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_24_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_25_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_26_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_27_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_28_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_29_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_30_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_31_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_32_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_33_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_34_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_35_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_36_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_37_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_38_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_39_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_40_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_41_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_42_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_43_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_44_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_45_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_46_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_47_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_48_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_49_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_50_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_51_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_52_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_53_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_54_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_55_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_56_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_57_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_58_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_59_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_60_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_61_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_62_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_63_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_64_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_65_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_66_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_67_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_68_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_69_TDATA_blk_n : STD_LOGIC;
    signal dst_V_pixel_70_TDATA_blk_n : STD_LOGIC;
    signal i_8_fu_1264_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal src_V_pixel_10_status : STD_LOGIC;
    signal ap_sig_682 : BOOLEAN;
    signal ap_sig_ioackin_dst_V_pixel_0_TREADY : STD_LOGIC;
    signal i_reg_1247 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_695 : BOOLEAN;
    signal src_V_pixel_10_update : STD_LOGIC;
    signal ap_reg_ioackin_dst_V_pixel_0_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_1_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_2_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_3_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_4_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_5_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_6_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_7_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_8_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_9_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_10_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_11_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_12_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_13_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_14_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_15_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_16_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_17_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_18_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_19_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_20_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_21_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_22_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_23_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_24_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_25_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_26_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_27_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_28_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_29_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_30_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_31_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_32_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_33_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_34_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_35_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_36_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_37_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_38_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_39_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_40_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_41_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_42_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_43_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_44_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_45_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_46_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_47_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_48_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_49_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_50_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_51_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_52_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_53_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_54_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_55_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_56_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_57_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_58_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_59_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_60_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_61_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_62_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_63_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_64_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_65_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_66_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_67_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_68_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_69_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_dst_V_pixel_70_TREADY : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_6483 : BOOLEAN;
    signal ap_sig_536 : BOOLEAN;
    signal ap_sig_6486 : BOOLEAN;
    signal ap_sig_6488 : BOOLEAN;
    signal ap_sig_6490 : BOOLEAN;
    signal ap_sig_6492 : BOOLEAN;
    signal ap_sig_6494 : BOOLEAN;
    signal ap_sig_6496 : BOOLEAN;
    signal ap_sig_6498 : BOOLEAN;
    signal ap_sig_6500 : BOOLEAN;
    signal ap_sig_6502 : BOOLEAN;
    signal ap_sig_6504 : BOOLEAN;
    signal ap_sig_6506 : BOOLEAN;
    signal ap_sig_6508 : BOOLEAN;
    signal ap_sig_6510 : BOOLEAN;
    signal ap_sig_6512 : BOOLEAN;
    signal ap_sig_6514 : BOOLEAN;
    signal ap_sig_6516 : BOOLEAN;
    signal ap_sig_6518 : BOOLEAN;
    signal ap_sig_6520 : BOOLEAN;
    signal ap_sig_6522 : BOOLEAN;
    signal ap_sig_6524 : BOOLEAN;
    signal ap_sig_6526 : BOOLEAN;
    signal ap_sig_6528 : BOOLEAN;
    signal ap_sig_6530 : BOOLEAN;
    signal ap_sig_6532 : BOOLEAN;
    signal ap_sig_6534 : BOOLEAN;
    signal ap_sig_6536 : BOOLEAN;
    signal ap_sig_6538 : BOOLEAN;
    signal ap_sig_6540 : BOOLEAN;
    signal ap_sig_6542 : BOOLEAN;
    signal ap_sig_6544 : BOOLEAN;
    signal ap_sig_6546 : BOOLEAN;
    signal ap_sig_6548 : BOOLEAN;
    signal ap_sig_6550 : BOOLEAN;
    signal ap_sig_6552 : BOOLEAN;
    signal ap_sig_6554 : BOOLEAN;
    signal ap_sig_6556 : BOOLEAN;
    signal ap_sig_6558 : BOOLEAN;
    signal ap_sig_6560 : BOOLEAN;
    signal ap_sig_6562 : BOOLEAN;
    signal ap_sig_6564 : BOOLEAN;
    signal ap_sig_6566 : BOOLEAN;
    signal ap_sig_6568 : BOOLEAN;
    signal ap_sig_6570 : BOOLEAN;
    signal ap_sig_6572 : BOOLEAN;
    signal ap_sig_6574 : BOOLEAN;
    signal ap_sig_6576 : BOOLEAN;
    signal ap_sig_6578 : BOOLEAN;
    signal ap_sig_6580 : BOOLEAN;
    signal ap_sig_6582 : BOOLEAN;
    signal ap_sig_6584 : BOOLEAN;
    signal ap_sig_6586 : BOOLEAN;
    signal ap_sig_6588 : BOOLEAN;
    signal ap_sig_6590 : BOOLEAN;
    signal ap_sig_6592 : BOOLEAN;
    signal ap_sig_6594 : BOOLEAN;
    signal ap_sig_6596 : BOOLEAN;
    signal ap_sig_6598 : BOOLEAN;
    signal ap_sig_6600 : BOOLEAN;
    signal ap_sig_6602 : BOOLEAN;
    signal ap_sig_6604 : BOOLEAN;
    signal ap_sig_6606 : BOOLEAN;
    signal ap_sig_6608 : BOOLEAN;
    signal ap_sig_6610 : BOOLEAN;
    signal ap_sig_6612 : BOOLEAN;
    signal ap_sig_6614 : BOOLEAN;
    signal ap_sig_6616 : BOOLEAN;
    signal ap_sig_6618 : BOOLEAN;
    signal ap_sig_6620 : BOOLEAN;
    signal ap_sig_6622 : BOOLEAN;
    signal ap_sig_6624 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY)))) and not((exitcond4_fu_1258_p2 = ap_const_lv1_0)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_0_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_0_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_0_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6483) then 
                        ap_reg_ioackin_dst_V_pixel_0_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_10_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_10_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_10_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6486) then 
                        ap_reg_ioackin_dst_V_pixel_10_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_11_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_11_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_11_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6488) then 
                        ap_reg_ioackin_dst_V_pixel_11_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_12_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_12_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_12_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6490) then 
                        ap_reg_ioackin_dst_V_pixel_12_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_13_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_13_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_13_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6492) then 
                        ap_reg_ioackin_dst_V_pixel_13_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_14_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_14_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_14_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6494) then 
                        ap_reg_ioackin_dst_V_pixel_14_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_15_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_15_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_15_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6496) then 
                        ap_reg_ioackin_dst_V_pixel_15_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_16_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_16_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_16_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6498) then 
                        ap_reg_ioackin_dst_V_pixel_16_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_17_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_17_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_17_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6500) then 
                        ap_reg_ioackin_dst_V_pixel_17_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_18_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_18_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_18_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6502) then 
                        ap_reg_ioackin_dst_V_pixel_18_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_19_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_19_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_19_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6504) then 
                        ap_reg_ioackin_dst_V_pixel_19_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_1_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_1_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_1_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6506) then 
                        ap_reg_ioackin_dst_V_pixel_1_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_20_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_20_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_20_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6508) then 
                        ap_reg_ioackin_dst_V_pixel_20_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_21_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_21_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_21_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6510) then 
                        ap_reg_ioackin_dst_V_pixel_21_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_22_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_22_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_22_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6512) then 
                        ap_reg_ioackin_dst_V_pixel_22_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_23_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_23_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_23_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6514) then 
                        ap_reg_ioackin_dst_V_pixel_23_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_24_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_24_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_24_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6516) then 
                        ap_reg_ioackin_dst_V_pixel_24_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_25_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_25_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_25_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6518) then 
                        ap_reg_ioackin_dst_V_pixel_25_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_26_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_26_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_26_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6520) then 
                        ap_reg_ioackin_dst_V_pixel_26_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_27_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_27_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_27_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6522) then 
                        ap_reg_ioackin_dst_V_pixel_27_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_28_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_28_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_28_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6524) then 
                        ap_reg_ioackin_dst_V_pixel_28_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_29_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_29_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_29_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6526) then 
                        ap_reg_ioackin_dst_V_pixel_29_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_2_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_2_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_2_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6528) then 
                        ap_reg_ioackin_dst_V_pixel_2_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_30_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_30_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_30_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6530) then 
                        ap_reg_ioackin_dst_V_pixel_30_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_31_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_31_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_31_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6532) then 
                        ap_reg_ioackin_dst_V_pixel_31_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_32_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_32_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_32_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6534) then 
                        ap_reg_ioackin_dst_V_pixel_32_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_33_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_33_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_33_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6536) then 
                        ap_reg_ioackin_dst_V_pixel_33_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_34_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_34_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_34_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6538) then 
                        ap_reg_ioackin_dst_V_pixel_34_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_35_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_35_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_35_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6540) then 
                        ap_reg_ioackin_dst_V_pixel_35_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_36_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_36_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_36_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6542) then 
                        ap_reg_ioackin_dst_V_pixel_36_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_37_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_37_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_37_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6544) then 
                        ap_reg_ioackin_dst_V_pixel_37_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_38_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_38_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_38_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6546) then 
                        ap_reg_ioackin_dst_V_pixel_38_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_39_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_39_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_39_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6548) then 
                        ap_reg_ioackin_dst_V_pixel_39_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_3_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_3_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_3_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6550) then 
                        ap_reg_ioackin_dst_V_pixel_3_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_40_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_40_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_40_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6552) then 
                        ap_reg_ioackin_dst_V_pixel_40_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_41_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_41_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_41_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6554) then 
                        ap_reg_ioackin_dst_V_pixel_41_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_42_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_42_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_42_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6556) then 
                        ap_reg_ioackin_dst_V_pixel_42_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_43_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_43_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_43_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6558) then 
                        ap_reg_ioackin_dst_V_pixel_43_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_44_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_44_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_44_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6560) then 
                        ap_reg_ioackin_dst_V_pixel_44_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_45_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_45_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_45_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6562) then 
                        ap_reg_ioackin_dst_V_pixel_45_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_46_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_46_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_46_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6564) then 
                        ap_reg_ioackin_dst_V_pixel_46_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_47_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_47_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_47_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6566) then 
                        ap_reg_ioackin_dst_V_pixel_47_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_48_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_48_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_48_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6568) then 
                        ap_reg_ioackin_dst_V_pixel_48_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_49_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_49_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_49_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6570) then 
                        ap_reg_ioackin_dst_V_pixel_49_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_4_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_4_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_4_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6572) then 
                        ap_reg_ioackin_dst_V_pixel_4_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_50_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_50_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_50_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6574) then 
                        ap_reg_ioackin_dst_V_pixel_50_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_51_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_51_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_51_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6576) then 
                        ap_reg_ioackin_dst_V_pixel_51_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_52_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_52_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_52_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6578) then 
                        ap_reg_ioackin_dst_V_pixel_52_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_53_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_53_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_53_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6580) then 
                        ap_reg_ioackin_dst_V_pixel_53_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_54_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_54_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_54_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6582) then 
                        ap_reg_ioackin_dst_V_pixel_54_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_55_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_55_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_55_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6584) then 
                        ap_reg_ioackin_dst_V_pixel_55_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_56_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_56_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_56_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6586) then 
                        ap_reg_ioackin_dst_V_pixel_56_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_57_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_57_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_57_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6588) then 
                        ap_reg_ioackin_dst_V_pixel_57_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_58_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_58_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_58_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6590) then 
                        ap_reg_ioackin_dst_V_pixel_58_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_59_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_59_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_59_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6592) then 
                        ap_reg_ioackin_dst_V_pixel_59_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_5_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_5_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_5_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6594) then 
                        ap_reg_ioackin_dst_V_pixel_5_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_60_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_60_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_60_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6596) then 
                        ap_reg_ioackin_dst_V_pixel_60_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_61_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_61_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_61_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6598) then 
                        ap_reg_ioackin_dst_V_pixel_61_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_62_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_62_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_62_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6600) then 
                        ap_reg_ioackin_dst_V_pixel_62_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_63_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_63_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_63_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6602) then 
                        ap_reg_ioackin_dst_V_pixel_63_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_64_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_64_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_64_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6604) then 
                        ap_reg_ioackin_dst_V_pixel_64_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_65_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_65_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_65_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6606) then 
                        ap_reg_ioackin_dst_V_pixel_65_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_66_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_66_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_66_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6608) then 
                        ap_reg_ioackin_dst_V_pixel_66_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_67_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_67_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_67_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6610) then 
                        ap_reg_ioackin_dst_V_pixel_67_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_68_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_68_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_68_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6612) then 
                        ap_reg_ioackin_dst_V_pixel_68_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_69_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_69_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_69_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6614) then 
                        ap_reg_ioackin_dst_V_pixel_69_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_6_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_6_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_6_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6616) then 
                        ap_reg_ioackin_dst_V_pixel_6_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_70_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_70_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_70_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6618) then 
                        ap_reg_ioackin_dst_V_pixel_70_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_7_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_7_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_7_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6620) then 
                        ap_reg_ioackin_dst_V_pixel_7_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_8_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_8_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_8_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6622) then 
                        ap_reg_ioackin_dst_V_pixel_8_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_dst_V_pixel_9_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_dst_V_pixel_9_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_536) then
                    if (not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY))))) then 
                        ap_reg_ioackin_dst_V_pixel_9_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_6624) then 
                        ap_reg_ioackin_dst_V_pixel_9_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    i_reg_1247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY)))))) then 
                i_reg_1247 <= i_8_fu_1264_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_695))) then 
                i_reg_1247 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, exitcond4_fu_1258_p2, ap_sig_682, ap_sig_ioackin_dst_V_pixel_0_TREADY, ap_sig_695)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_695)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY)))) and not((exitcond4_fu_1258_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                elsif (((exitcond4_fu_1258_p2 = ap_const_lv1_0) and not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY)))))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_sig_ioackin_dst_V_pixel_0_TREADY)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY)))) and not((exitcond4_fu_1258_p2 = ap_const_lv1_0))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_sig_ioackin_dst_V_pixel_0_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY)))) and not((exitcond4_fu_1258_p2 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_20_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_20 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_530_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_530 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_536_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
                ap_sig_536 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0));
    end process;


    ap_sig_6483_assign_proc : process(dst_V_pixel_0_TREADY, ap_sig_682)
    begin
                ap_sig_6483 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_0_TREADY));
    end process;


    ap_sig_6486_assign_proc : process(dst_V_pixel_10_TREADY, ap_sig_682)
    begin
                ap_sig_6486 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_10_TREADY));
    end process;


    ap_sig_6488_assign_proc : process(dst_V_pixel_11_TREADY, ap_sig_682)
    begin
                ap_sig_6488 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_11_TREADY));
    end process;


    ap_sig_6490_assign_proc : process(dst_V_pixel_12_TREADY, ap_sig_682)
    begin
                ap_sig_6490 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_12_TREADY));
    end process;


    ap_sig_6492_assign_proc : process(dst_V_pixel_13_TREADY, ap_sig_682)
    begin
                ap_sig_6492 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_13_TREADY));
    end process;


    ap_sig_6494_assign_proc : process(dst_V_pixel_14_TREADY, ap_sig_682)
    begin
                ap_sig_6494 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_14_TREADY));
    end process;


    ap_sig_6496_assign_proc : process(dst_V_pixel_15_TREADY, ap_sig_682)
    begin
                ap_sig_6496 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_15_TREADY));
    end process;


    ap_sig_6498_assign_proc : process(dst_V_pixel_16_TREADY, ap_sig_682)
    begin
                ap_sig_6498 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_16_TREADY));
    end process;


    ap_sig_6500_assign_proc : process(dst_V_pixel_17_TREADY, ap_sig_682)
    begin
                ap_sig_6500 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_17_TREADY));
    end process;


    ap_sig_6502_assign_proc : process(dst_V_pixel_18_TREADY, ap_sig_682)
    begin
                ap_sig_6502 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_18_TREADY));
    end process;


    ap_sig_6504_assign_proc : process(dst_V_pixel_19_TREADY, ap_sig_682)
    begin
                ap_sig_6504 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_19_TREADY));
    end process;


    ap_sig_6506_assign_proc : process(dst_V_pixel_1_TREADY, ap_sig_682)
    begin
                ap_sig_6506 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_1_TREADY));
    end process;


    ap_sig_6508_assign_proc : process(dst_V_pixel_20_TREADY, ap_sig_682)
    begin
                ap_sig_6508 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_20_TREADY));
    end process;


    ap_sig_6510_assign_proc : process(dst_V_pixel_21_TREADY, ap_sig_682)
    begin
                ap_sig_6510 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_21_TREADY));
    end process;


    ap_sig_6512_assign_proc : process(dst_V_pixel_22_TREADY, ap_sig_682)
    begin
                ap_sig_6512 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_22_TREADY));
    end process;


    ap_sig_6514_assign_proc : process(dst_V_pixel_23_TREADY, ap_sig_682)
    begin
                ap_sig_6514 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_23_TREADY));
    end process;


    ap_sig_6516_assign_proc : process(dst_V_pixel_24_TREADY, ap_sig_682)
    begin
                ap_sig_6516 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_24_TREADY));
    end process;


    ap_sig_6518_assign_proc : process(dst_V_pixel_25_TREADY, ap_sig_682)
    begin
                ap_sig_6518 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_25_TREADY));
    end process;


    ap_sig_6520_assign_proc : process(dst_V_pixel_26_TREADY, ap_sig_682)
    begin
                ap_sig_6520 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_26_TREADY));
    end process;


    ap_sig_6522_assign_proc : process(dst_V_pixel_27_TREADY, ap_sig_682)
    begin
                ap_sig_6522 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_27_TREADY));
    end process;


    ap_sig_6524_assign_proc : process(dst_V_pixel_28_TREADY, ap_sig_682)
    begin
                ap_sig_6524 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_28_TREADY));
    end process;


    ap_sig_6526_assign_proc : process(dst_V_pixel_29_TREADY, ap_sig_682)
    begin
                ap_sig_6526 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_29_TREADY));
    end process;


    ap_sig_6528_assign_proc : process(dst_V_pixel_2_TREADY, ap_sig_682)
    begin
                ap_sig_6528 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_2_TREADY));
    end process;


    ap_sig_6530_assign_proc : process(dst_V_pixel_30_TREADY, ap_sig_682)
    begin
                ap_sig_6530 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_30_TREADY));
    end process;


    ap_sig_6532_assign_proc : process(dst_V_pixel_31_TREADY, ap_sig_682)
    begin
                ap_sig_6532 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_31_TREADY));
    end process;


    ap_sig_6534_assign_proc : process(dst_V_pixel_32_TREADY, ap_sig_682)
    begin
                ap_sig_6534 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_32_TREADY));
    end process;


    ap_sig_6536_assign_proc : process(dst_V_pixel_33_TREADY, ap_sig_682)
    begin
                ap_sig_6536 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_33_TREADY));
    end process;


    ap_sig_6538_assign_proc : process(dst_V_pixel_34_TREADY, ap_sig_682)
    begin
                ap_sig_6538 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_34_TREADY));
    end process;


    ap_sig_6540_assign_proc : process(dst_V_pixel_35_TREADY, ap_sig_682)
    begin
                ap_sig_6540 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_35_TREADY));
    end process;


    ap_sig_6542_assign_proc : process(dst_V_pixel_36_TREADY, ap_sig_682)
    begin
                ap_sig_6542 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_36_TREADY));
    end process;


    ap_sig_6544_assign_proc : process(dst_V_pixel_37_TREADY, ap_sig_682)
    begin
                ap_sig_6544 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_37_TREADY));
    end process;


    ap_sig_6546_assign_proc : process(dst_V_pixel_38_TREADY, ap_sig_682)
    begin
                ap_sig_6546 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_38_TREADY));
    end process;


    ap_sig_6548_assign_proc : process(dst_V_pixel_39_TREADY, ap_sig_682)
    begin
                ap_sig_6548 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_39_TREADY));
    end process;


    ap_sig_6550_assign_proc : process(dst_V_pixel_3_TREADY, ap_sig_682)
    begin
                ap_sig_6550 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_3_TREADY));
    end process;


    ap_sig_6552_assign_proc : process(dst_V_pixel_40_TREADY, ap_sig_682)
    begin
                ap_sig_6552 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_40_TREADY));
    end process;


    ap_sig_6554_assign_proc : process(dst_V_pixel_41_TREADY, ap_sig_682)
    begin
                ap_sig_6554 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_41_TREADY));
    end process;


    ap_sig_6556_assign_proc : process(dst_V_pixel_42_TREADY, ap_sig_682)
    begin
                ap_sig_6556 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_42_TREADY));
    end process;


    ap_sig_6558_assign_proc : process(dst_V_pixel_43_TREADY, ap_sig_682)
    begin
                ap_sig_6558 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_43_TREADY));
    end process;


    ap_sig_6560_assign_proc : process(dst_V_pixel_44_TREADY, ap_sig_682)
    begin
                ap_sig_6560 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_44_TREADY));
    end process;


    ap_sig_6562_assign_proc : process(dst_V_pixel_45_TREADY, ap_sig_682)
    begin
                ap_sig_6562 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_45_TREADY));
    end process;


    ap_sig_6564_assign_proc : process(dst_V_pixel_46_TREADY, ap_sig_682)
    begin
                ap_sig_6564 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_46_TREADY));
    end process;


    ap_sig_6566_assign_proc : process(dst_V_pixel_47_TREADY, ap_sig_682)
    begin
                ap_sig_6566 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_47_TREADY));
    end process;


    ap_sig_6568_assign_proc : process(dst_V_pixel_48_TREADY, ap_sig_682)
    begin
                ap_sig_6568 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_48_TREADY));
    end process;


    ap_sig_6570_assign_proc : process(dst_V_pixel_49_TREADY, ap_sig_682)
    begin
                ap_sig_6570 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_49_TREADY));
    end process;


    ap_sig_6572_assign_proc : process(dst_V_pixel_4_TREADY, ap_sig_682)
    begin
                ap_sig_6572 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_4_TREADY));
    end process;


    ap_sig_6574_assign_proc : process(dst_V_pixel_50_TREADY, ap_sig_682)
    begin
                ap_sig_6574 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_50_TREADY));
    end process;


    ap_sig_6576_assign_proc : process(dst_V_pixel_51_TREADY, ap_sig_682)
    begin
                ap_sig_6576 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_51_TREADY));
    end process;


    ap_sig_6578_assign_proc : process(dst_V_pixel_52_TREADY, ap_sig_682)
    begin
                ap_sig_6578 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_52_TREADY));
    end process;


    ap_sig_6580_assign_proc : process(dst_V_pixel_53_TREADY, ap_sig_682)
    begin
                ap_sig_6580 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_53_TREADY));
    end process;


    ap_sig_6582_assign_proc : process(dst_V_pixel_54_TREADY, ap_sig_682)
    begin
                ap_sig_6582 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_54_TREADY));
    end process;


    ap_sig_6584_assign_proc : process(dst_V_pixel_55_TREADY, ap_sig_682)
    begin
                ap_sig_6584 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_55_TREADY));
    end process;


    ap_sig_6586_assign_proc : process(dst_V_pixel_56_TREADY, ap_sig_682)
    begin
                ap_sig_6586 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_56_TREADY));
    end process;


    ap_sig_6588_assign_proc : process(dst_V_pixel_57_TREADY, ap_sig_682)
    begin
                ap_sig_6588 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_57_TREADY));
    end process;


    ap_sig_6590_assign_proc : process(dst_V_pixel_58_TREADY, ap_sig_682)
    begin
                ap_sig_6590 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_58_TREADY));
    end process;


    ap_sig_6592_assign_proc : process(dst_V_pixel_59_TREADY, ap_sig_682)
    begin
                ap_sig_6592 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_59_TREADY));
    end process;


    ap_sig_6594_assign_proc : process(dst_V_pixel_5_TREADY, ap_sig_682)
    begin
                ap_sig_6594 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_5_TREADY));
    end process;


    ap_sig_6596_assign_proc : process(dst_V_pixel_60_TREADY, ap_sig_682)
    begin
                ap_sig_6596 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_60_TREADY));
    end process;


    ap_sig_6598_assign_proc : process(dst_V_pixel_61_TREADY, ap_sig_682)
    begin
                ap_sig_6598 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_61_TREADY));
    end process;


    ap_sig_6600_assign_proc : process(dst_V_pixel_62_TREADY, ap_sig_682)
    begin
                ap_sig_6600 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_62_TREADY));
    end process;


    ap_sig_6602_assign_proc : process(dst_V_pixel_63_TREADY, ap_sig_682)
    begin
                ap_sig_6602 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_63_TREADY));
    end process;


    ap_sig_6604_assign_proc : process(dst_V_pixel_64_TREADY, ap_sig_682)
    begin
                ap_sig_6604 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_64_TREADY));
    end process;


    ap_sig_6606_assign_proc : process(dst_V_pixel_65_TREADY, ap_sig_682)
    begin
                ap_sig_6606 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_65_TREADY));
    end process;


    ap_sig_6608_assign_proc : process(dst_V_pixel_66_TREADY, ap_sig_682)
    begin
                ap_sig_6608 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_66_TREADY));
    end process;


    ap_sig_6610_assign_proc : process(dst_V_pixel_67_TREADY, ap_sig_682)
    begin
                ap_sig_6610 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_67_TREADY));
    end process;


    ap_sig_6612_assign_proc : process(dst_V_pixel_68_TREADY, ap_sig_682)
    begin
                ap_sig_6612 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_68_TREADY));
    end process;


    ap_sig_6614_assign_proc : process(dst_V_pixel_69_TREADY, ap_sig_682)
    begin
                ap_sig_6614 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_69_TREADY));
    end process;


    ap_sig_6616_assign_proc : process(dst_V_pixel_6_TREADY, ap_sig_682)
    begin
                ap_sig_6616 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_6_TREADY));
    end process;


    ap_sig_6618_assign_proc : process(dst_V_pixel_70_TREADY, ap_sig_682)
    begin
                ap_sig_6618 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_70_TREADY));
    end process;


    ap_sig_6620_assign_proc : process(dst_V_pixel_7_TREADY, ap_sig_682)
    begin
                ap_sig_6620 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_7_TREADY));
    end process;


    ap_sig_6622_assign_proc : process(dst_V_pixel_8_TREADY, ap_sig_682)
    begin
                ap_sig_6622 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_8_TREADY));
    end process;


    ap_sig_6624_assign_proc : process(dst_V_pixel_9_TREADY, ap_sig_682)
    begin
                ap_sig_6624 <= (not(ap_sig_682) and (ap_const_logic_1 = dst_V_pixel_9_TREADY));
    end process;


    ap_sig_682_assign_proc : process(exitcond4_fu_1258_p2, src_V_pixel_10_status)
    begin
                ap_sig_682 <= ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (src_V_pixel_10_status = ap_const_logic_0));
    end process;


    ap_sig_695_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_695 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_20)
    begin
        if (ap_sig_20) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_530)
    begin
        if (ap_sig_530) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_dst_V_pixel_0_TREADY_assign_proc : process(dst_V_pixel_0_TREADY, ap_reg_ioackin_dst_V_pixel_0_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_0_TREADY)) then 
            ap_sig_ioackin_dst_V_pixel_0_TREADY <= dst_V_pixel_0_TREADY;
        else 
            ap_sig_ioackin_dst_V_pixel_0_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_0_TDATA <= src_V_pixel_0_dout;

    dst_V_pixel_0_TDATA_blk_n_assign_proc : process(dst_V_pixel_0_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_0_TDATA_blk_n <= dst_V_pixel_0_TREADY;
        else 
            dst_V_pixel_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_0_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_0_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_0_TREADY))) then 
            dst_V_pixel_0_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_0_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_10_TDATA <= src_V_pixel_10_dout;

    dst_V_pixel_10_TDATA_blk_n_assign_proc : process(dst_V_pixel_10_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_10_TDATA_blk_n <= dst_V_pixel_10_TREADY;
        else 
            dst_V_pixel_10_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_10_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_10_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_10_TREADY))) then 
            dst_V_pixel_10_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_10_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_11_TDATA <= src_V_pixel_11_dout;

    dst_V_pixel_11_TDATA_blk_n_assign_proc : process(dst_V_pixel_11_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_11_TDATA_blk_n <= dst_V_pixel_11_TREADY;
        else 
            dst_V_pixel_11_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_11_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_11_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_11_TREADY))) then 
            dst_V_pixel_11_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_11_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_12_TDATA <= src_V_pixel_12_dout;

    dst_V_pixel_12_TDATA_blk_n_assign_proc : process(dst_V_pixel_12_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_12_TDATA_blk_n <= dst_V_pixel_12_TREADY;
        else 
            dst_V_pixel_12_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_12_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_12_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_12_TREADY))) then 
            dst_V_pixel_12_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_12_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_13_TDATA <= src_V_pixel_13_dout;

    dst_V_pixel_13_TDATA_blk_n_assign_proc : process(dst_V_pixel_13_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_13_TDATA_blk_n <= dst_V_pixel_13_TREADY;
        else 
            dst_V_pixel_13_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_13_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_13_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_13_TREADY))) then 
            dst_V_pixel_13_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_13_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_14_TDATA <= src_V_pixel_14_dout;

    dst_V_pixel_14_TDATA_blk_n_assign_proc : process(dst_V_pixel_14_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_14_TDATA_blk_n <= dst_V_pixel_14_TREADY;
        else 
            dst_V_pixel_14_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_14_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_14_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_14_TREADY))) then 
            dst_V_pixel_14_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_14_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_15_TDATA <= src_V_pixel_15_dout;

    dst_V_pixel_15_TDATA_blk_n_assign_proc : process(dst_V_pixel_15_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_15_TDATA_blk_n <= dst_V_pixel_15_TREADY;
        else 
            dst_V_pixel_15_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_15_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_15_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_15_TREADY))) then 
            dst_V_pixel_15_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_15_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_16_TDATA <= src_V_pixel_16_dout;

    dst_V_pixel_16_TDATA_blk_n_assign_proc : process(dst_V_pixel_16_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_16_TDATA_blk_n <= dst_V_pixel_16_TREADY;
        else 
            dst_V_pixel_16_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_16_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_16_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_16_TREADY))) then 
            dst_V_pixel_16_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_16_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_17_TDATA <= src_V_pixel_17_dout;

    dst_V_pixel_17_TDATA_blk_n_assign_proc : process(dst_V_pixel_17_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_17_TDATA_blk_n <= dst_V_pixel_17_TREADY;
        else 
            dst_V_pixel_17_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_17_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_17_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_17_TREADY))) then 
            dst_V_pixel_17_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_17_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_18_TDATA <= src_V_pixel_18_dout;

    dst_V_pixel_18_TDATA_blk_n_assign_proc : process(dst_V_pixel_18_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_18_TDATA_blk_n <= dst_V_pixel_18_TREADY;
        else 
            dst_V_pixel_18_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_18_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_18_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_18_TREADY))) then 
            dst_V_pixel_18_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_18_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_19_TDATA <= src_V_pixel_19_dout;

    dst_V_pixel_19_TDATA_blk_n_assign_proc : process(dst_V_pixel_19_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_19_TDATA_blk_n <= dst_V_pixel_19_TREADY;
        else 
            dst_V_pixel_19_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_19_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_19_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_19_TREADY))) then 
            dst_V_pixel_19_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_19_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_1_TDATA <= src_V_pixel_1_dout;

    dst_V_pixel_1_TDATA_blk_n_assign_proc : process(dst_V_pixel_1_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_1_TDATA_blk_n <= dst_V_pixel_1_TREADY;
        else 
            dst_V_pixel_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_1_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_1_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_1_TREADY))) then 
            dst_V_pixel_1_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_1_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_20_TDATA <= src_V_pixel_20_dout;

    dst_V_pixel_20_TDATA_blk_n_assign_proc : process(dst_V_pixel_20_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_20_TDATA_blk_n <= dst_V_pixel_20_TREADY;
        else 
            dst_V_pixel_20_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_20_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_20_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_20_TREADY))) then 
            dst_V_pixel_20_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_20_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_21_TDATA <= src_V_pixel_21_dout;

    dst_V_pixel_21_TDATA_blk_n_assign_proc : process(dst_V_pixel_21_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_21_TDATA_blk_n <= dst_V_pixel_21_TREADY;
        else 
            dst_V_pixel_21_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_21_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_21_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_21_TREADY))) then 
            dst_V_pixel_21_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_21_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_22_TDATA <= src_V_pixel_22_dout;

    dst_V_pixel_22_TDATA_blk_n_assign_proc : process(dst_V_pixel_22_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_22_TDATA_blk_n <= dst_V_pixel_22_TREADY;
        else 
            dst_V_pixel_22_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_22_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_22_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_22_TREADY))) then 
            dst_V_pixel_22_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_22_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_23_TDATA <= src_V_pixel_23_dout;

    dst_V_pixel_23_TDATA_blk_n_assign_proc : process(dst_V_pixel_23_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_23_TDATA_blk_n <= dst_V_pixel_23_TREADY;
        else 
            dst_V_pixel_23_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_23_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_23_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_23_TREADY))) then 
            dst_V_pixel_23_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_23_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_24_TDATA <= src_V_pixel_24_dout;

    dst_V_pixel_24_TDATA_blk_n_assign_proc : process(dst_V_pixel_24_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_24_TDATA_blk_n <= dst_V_pixel_24_TREADY;
        else 
            dst_V_pixel_24_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_24_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_24_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_24_TREADY))) then 
            dst_V_pixel_24_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_24_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_25_TDATA <= src_V_pixel_25_dout;

    dst_V_pixel_25_TDATA_blk_n_assign_proc : process(dst_V_pixel_25_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_25_TDATA_blk_n <= dst_V_pixel_25_TREADY;
        else 
            dst_V_pixel_25_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_25_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_25_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_25_TREADY))) then 
            dst_V_pixel_25_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_25_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_26_TDATA <= src_V_pixel_26_dout;

    dst_V_pixel_26_TDATA_blk_n_assign_proc : process(dst_V_pixel_26_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_26_TDATA_blk_n <= dst_V_pixel_26_TREADY;
        else 
            dst_V_pixel_26_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_26_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_26_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_26_TREADY))) then 
            dst_V_pixel_26_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_26_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_27_TDATA <= src_V_pixel_27_dout;

    dst_V_pixel_27_TDATA_blk_n_assign_proc : process(dst_V_pixel_27_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_27_TDATA_blk_n <= dst_V_pixel_27_TREADY;
        else 
            dst_V_pixel_27_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_27_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_27_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_27_TREADY))) then 
            dst_V_pixel_27_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_27_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_28_TDATA <= src_V_pixel_28_dout;

    dst_V_pixel_28_TDATA_blk_n_assign_proc : process(dst_V_pixel_28_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_28_TDATA_blk_n <= dst_V_pixel_28_TREADY;
        else 
            dst_V_pixel_28_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_28_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_28_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_28_TREADY))) then 
            dst_V_pixel_28_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_28_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_29_TDATA <= src_V_pixel_29_dout;

    dst_V_pixel_29_TDATA_blk_n_assign_proc : process(dst_V_pixel_29_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_29_TDATA_blk_n <= dst_V_pixel_29_TREADY;
        else 
            dst_V_pixel_29_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_29_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_29_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_29_TREADY))) then 
            dst_V_pixel_29_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_29_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_2_TDATA <= src_V_pixel_2_dout;

    dst_V_pixel_2_TDATA_blk_n_assign_proc : process(dst_V_pixel_2_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_2_TDATA_blk_n <= dst_V_pixel_2_TREADY;
        else 
            dst_V_pixel_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_2_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_2_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_2_TREADY))) then 
            dst_V_pixel_2_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_2_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_30_TDATA <= src_V_pixel_30_dout;

    dst_V_pixel_30_TDATA_blk_n_assign_proc : process(dst_V_pixel_30_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_30_TDATA_blk_n <= dst_V_pixel_30_TREADY;
        else 
            dst_V_pixel_30_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_30_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_30_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_30_TREADY))) then 
            dst_V_pixel_30_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_30_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_31_TDATA <= src_V_pixel_31_dout;

    dst_V_pixel_31_TDATA_blk_n_assign_proc : process(dst_V_pixel_31_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_31_TDATA_blk_n <= dst_V_pixel_31_TREADY;
        else 
            dst_V_pixel_31_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_31_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_31_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_31_TREADY))) then 
            dst_V_pixel_31_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_31_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_32_TDATA <= src_V_pixel_32_dout;

    dst_V_pixel_32_TDATA_blk_n_assign_proc : process(dst_V_pixel_32_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_32_TDATA_blk_n <= dst_V_pixel_32_TREADY;
        else 
            dst_V_pixel_32_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_32_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_32_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_32_TREADY))) then 
            dst_V_pixel_32_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_32_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_33_TDATA <= src_V_pixel_33_dout;

    dst_V_pixel_33_TDATA_blk_n_assign_proc : process(dst_V_pixel_33_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_33_TDATA_blk_n <= dst_V_pixel_33_TREADY;
        else 
            dst_V_pixel_33_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_33_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_33_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_33_TREADY))) then 
            dst_V_pixel_33_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_33_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_34_TDATA <= src_V_pixel_34_dout;

    dst_V_pixel_34_TDATA_blk_n_assign_proc : process(dst_V_pixel_34_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_34_TDATA_blk_n <= dst_V_pixel_34_TREADY;
        else 
            dst_V_pixel_34_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_34_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_34_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_34_TREADY))) then 
            dst_V_pixel_34_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_34_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_35_TDATA <= src_V_pixel_35_dout;

    dst_V_pixel_35_TDATA_blk_n_assign_proc : process(dst_V_pixel_35_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_35_TDATA_blk_n <= dst_V_pixel_35_TREADY;
        else 
            dst_V_pixel_35_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_35_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_35_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_35_TREADY))) then 
            dst_V_pixel_35_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_35_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_36_TDATA <= src_V_pixel_36_dout;

    dst_V_pixel_36_TDATA_blk_n_assign_proc : process(dst_V_pixel_36_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_36_TDATA_blk_n <= dst_V_pixel_36_TREADY;
        else 
            dst_V_pixel_36_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_36_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_36_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_36_TREADY))) then 
            dst_V_pixel_36_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_36_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_37_TDATA <= src_V_pixel_37_dout;

    dst_V_pixel_37_TDATA_blk_n_assign_proc : process(dst_V_pixel_37_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_37_TDATA_blk_n <= dst_V_pixel_37_TREADY;
        else 
            dst_V_pixel_37_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_37_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_37_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_37_TREADY))) then 
            dst_V_pixel_37_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_37_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_38_TDATA <= src_V_pixel_38_dout;

    dst_V_pixel_38_TDATA_blk_n_assign_proc : process(dst_V_pixel_38_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_38_TDATA_blk_n <= dst_V_pixel_38_TREADY;
        else 
            dst_V_pixel_38_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_38_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_38_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_38_TREADY))) then 
            dst_V_pixel_38_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_38_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_39_TDATA <= src_V_pixel_39_dout;

    dst_V_pixel_39_TDATA_blk_n_assign_proc : process(dst_V_pixel_39_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_39_TDATA_blk_n <= dst_V_pixel_39_TREADY;
        else 
            dst_V_pixel_39_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_39_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_39_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_39_TREADY))) then 
            dst_V_pixel_39_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_39_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_3_TDATA <= src_V_pixel_3_dout;

    dst_V_pixel_3_TDATA_blk_n_assign_proc : process(dst_V_pixel_3_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_3_TDATA_blk_n <= dst_V_pixel_3_TREADY;
        else 
            dst_V_pixel_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_3_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_3_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_3_TREADY))) then 
            dst_V_pixel_3_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_3_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_40_TDATA <= src_V_pixel_40_dout;

    dst_V_pixel_40_TDATA_blk_n_assign_proc : process(dst_V_pixel_40_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_40_TDATA_blk_n <= dst_V_pixel_40_TREADY;
        else 
            dst_V_pixel_40_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_40_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_40_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_40_TREADY))) then 
            dst_V_pixel_40_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_40_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_41_TDATA <= src_V_pixel_41_dout;

    dst_V_pixel_41_TDATA_blk_n_assign_proc : process(dst_V_pixel_41_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_41_TDATA_blk_n <= dst_V_pixel_41_TREADY;
        else 
            dst_V_pixel_41_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_41_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_41_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_41_TREADY))) then 
            dst_V_pixel_41_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_41_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_42_TDATA <= src_V_pixel_42_dout;

    dst_V_pixel_42_TDATA_blk_n_assign_proc : process(dst_V_pixel_42_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_42_TDATA_blk_n <= dst_V_pixel_42_TREADY;
        else 
            dst_V_pixel_42_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_42_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_42_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_42_TREADY))) then 
            dst_V_pixel_42_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_42_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_43_TDATA <= src_V_pixel_43_dout;

    dst_V_pixel_43_TDATA_blk_n_assign_proc : process(dst_V_pixel_43_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_43_TDATA_blk_n <= dst_V_pixel_43_TREADY;
        else 
            dst_V_pixel_43_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_43_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_43_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_43_TREADY))) then 
            dst_V_pixel_43_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_43_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_44_TDATA <= src_V_pixel_44_dout;

    dst_V_pixel_44_TDATA_blk_n_assign_proc : process(dst_V_pixel_44_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_44_TDATA_blk_n <= dst_V_pixel_44_TREADY;
        else 
            dst_V_pixel_44_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_44_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_44_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_44_TREADY))) then 
            dst_V_pixel_44_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_44_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_45_TDATA <= src_V_pixel_45_dout;

    dst_V_pixel_45_TDATA_blk_n_assign_proc : process(dst_V_pixel_45_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_45_TDATA_blk_n <= dst_V_pixel_45_TREADY;
        else 
            dst_V_pixel_45_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_45_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_45_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_45_TREADY))) then 
            dst_V_pixel_45_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_45_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_46_TDATA <= src_V_pixel_46_dout;

    dst_V_pixel_46_TDATA_blk_n_assign_proc : process(dst_V_pixel_46_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_46_TDATA_blk_n <= dst_V_pixel_46_TREADY;
        else 
            dst_V_pixel_46_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_46_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_46_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_46_TREADY))) then 
            dst_V_pixel_46_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_46_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_47_TDATA <= src_V_pixel_47_dout;

    dst_V_pixel_47_TDATA_blk_n_assign_proc : process(dst_V_pixel_47_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_47_TDATA_blk_n <= dst_V_pixel_47_TREADY;
        else 
            dst_V_pixel_47_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_47_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_47_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_47_TREADY))) then 
            dst_V_pixel_47_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_47_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_48_TDATA <= src_V_pixel_48_dout;

    dst_V_pixel_48_TDATA_blk_n_assign_proc : process(dst_V_pixel_48_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_48_TDATA_blk_n <= dst_V_pixel_48_TREADY;
        else 
            dst_V_pixel_48_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_48_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_48_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_48_TREADY))) then 
            dst_V_pixel_48_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_48_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_49_TDATA <= src_V_pixel_49_dout;

    dst_V_pixel_49_TDATA_blk_n_assign_proc : process(dst_V_pixel_49_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_49_TDATA_blk_n <= dst_V_pixel_49_TREADY;
        else 
            dst_V_pixel_49_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_49_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_49_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_49_TREADY))) then 
            dst_V_pixel_49_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_49_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_4_TDATA <= src_V_pixel_4_dout;

    dst_V_pixel_4_TDATA_blk_n_assign_proc : process(dst_V_pixel_4_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_4_TDATA_blk_n <= dst_V_pixel_4_TREADY;
        else 
            dst_V_pixel_4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_4_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_4_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_4_TREADY))) then 
            dst_V_pixel_4_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_4_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_50_TDATA <= src_V_pixel_50_dout;

    dst_V_pixel_50_TDATA_blk_n_assign_proc : process(dst_V_pixel_50_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_50_TDATA_blk_n <= dst_V_pixel_50_TREADY;
        else 
            dst_V_pixel_50_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_50_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_50_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_50_TREADY))) then 
            dst_V_pixel_50_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_50_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_51_TDATA <= src_V_pixel_51_dout;

    dst_V_pixel_51_TDATA_blk_n_assign_proc : process(dst_V_pixel_51_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_51_TDATA_blk_n <= dst_V_pixel_51_TREADY;
        else 
            dst_V_pixel_51_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_51_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_51_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_51_TREADY))) then 
            dst_V_pixel_51_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_51_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_52_TDATA <= src_V_pixel_52_dout;

    dst_V_pixel_52_TDATA_blk_n_assign_proc : process(dst_V_pixel_52_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_52_TDATA_blk_n <= dst_V_pixel_52_TREADY;
        else 
            dst_V_pixel_52_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_52_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_52_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_52_TREADY))) then 
            dst_V_pixel_52_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_52_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_53_TDATA <= src_V_pixel_53_dout;

    dst_V_pixel_53_TDATA_blk_n_assign_proc : process(dst_V_pixel_53_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_53_TDATA_blk_n <= dst_V_pixel_53_TREADY;
        else 
            dst_V_pixel_53_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_53_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_53_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_53_TREADY))) then 
            dst_V_pixel_53_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_53_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_54_TDATA <= src_V_pixel_54_dout;

    dst_V_pixel_54_TDATA_blk_n_assign_proc : process(dst_V_pixel_54_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_54_TDATA_blk_n <= dst_V_pixel_54_TREADY;
        else 
            dst_V_pixel_54_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_54_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_54_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_54_TREADY))) then 
            dst_V_pixel_54_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_54_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_55_TDATA <= src_V_pixel_55_dout;

    dst_V_pixel_55_TDATA_blk_n_assign_proc : process(dst_V_pixel_55_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_55_TDATA_blk_n <= dst_V_pixel_55_TREADY;
        else 
            dst_V_pixel_55_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_55_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_55_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_55_TREADY))) then 
            dst_V_pixel_55_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_55_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_56_TDATA <= src_V_pixel_56_dout;

    dst_V_pixel_56_TDATA_blk_n_assign_proc : process(dst_V_pixel_56_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_56_TDATA_blk_n <= dst_V_pixel_56_TREADY;
        else 
            dst_V_pixel_56_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_56_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_56_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_56_TREADY))) then 
            dst_V_pixel_56_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_56_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_57_TDATA <= src_V_pixel_57_dout;

    dst_V_pixel_57_TDATA_blk_n_assign_proc : process(dst_V_pixel_57_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_57_TDATA_blk_n <= dst_V_pixel_57_TREADY;
        else 
            dst_V_pixel_57_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_57_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_57_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_57_TREADY))) then 
            dst_V_pixel_57_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_57_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_58_TDATA <= src_V_pixel_58_dout;

    dst_V_pixel_58_TDATA_blk_n_assign_proc : process(dst_V_pixel_58_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_58_TDATA_blk_n <= dst_V_pixel_58_TREADY;
        else 
            dst_V_pixel_58_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_58_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_58_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_58_TREADY))) then 
            dst_V_pixel_58_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_58_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_59_TDATA <= src_V_pixel_59_dout;

    dst_V_pixel_59_TDATA_blk_n_assign_proc : process(dst_V_pixel_59_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_59_TDATA_blk_n <= dst_V_pixel_59_TREADY;
        else 
            dst_V_pixel_59_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_59_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_59_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_59_TREADY))) then 
            dst_V_pixel_59_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_59_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_5_TDATA <= src_V_pixel_5_dout;

    dst_V_pixel_5_TDATA_blk_n_assign_proc : process(dst_V_pixel_5_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_5_TDATA_blk_n <= dst_V_pixel_5_TREADY;
        else 
            dst_V_pixel_5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_5_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_5_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_5_TREADY))) then 
            dst_V_pixel_5_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_5_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_60_TDATA <= src_V_pixel_60_dout;

    dst_V_pixel_60_TDATA_blk_n_assign_proc : process(dst_V_pixel_60_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_60_TDATA_blk_n <= dst_V_pixel_60_TREADY;
        else 
            dst_V_pixel_60_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_60_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_60_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_60_TREADY))) then 
            dst_V_pixel_60_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_60_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_61_TDATA <= src_V_pixel_61_dout;

    dst_V_pixel_61_TDATA_blk_n_assign_proc : process(dst_V_pixel_61_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_61_TDATA_blk_n <= dst_V_pixel_61_TREADY;
        else 
            dst_V_pixel_61_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_61_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_61_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_61_TREADY))) then 
            dst_V_pixel_61_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_61_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_62_TDATA <= src_V_pixel_62_dout;

    dst_V_pixel_62_TDATA_blk_n_assign_proc : process(dst_V_pixel_62_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_62_TDATA_blk_n <= dst_V_pixel_62_TREADY;
        else 
            dst_V_pixel_62_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_62_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_62_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_62_TREADY))) then 
            dst_V_pixel_62_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_62_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_63_TDATA <= src_V_pixel_63_dout;

    dst_V_pixel_63_TDATA_blk_n_assign_proc : process(dst_V_pixel_63_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_63_TDATA_blk_n <= dst_V_pixel_63_TREADY;
        else 
            dst_V_pixel_63_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_63_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_63_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_63_TREADY))) then 
            dst_V_pixel_63_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_63_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_64_TDATA <= src_V_pixel_64_dout;

    dst_V_pixel_64_TDATA_blk_n_assign_proc : process(dst_V_pixel_64_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_64_TDATA_blk_n <= dst_V_pixel_64_TREADY;
        else 
            dst_V_pixel_64_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_64_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_64_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_64_TREADY))) then 
            dst_V_pixel_64_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_64_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_65_TDATA <= src_V_pixel_65_dout;

    dst_V_pixel_65_TDATA_blk_n_assign_proc : process(dst_V_pixel_65_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_65_TDATA_blk_n <= dst_V_pixel_65_TREADY;
        else 
            dst_V_pixel_65_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_65_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_65_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_65_TREADY))) then 
            dst_V_pixel_65_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_65_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_66_TDATA <= src_V_pixel_66_dout;

    dst_V_pixel_66_TDATA_blk_n_assign_proc : process(dst_V_pixel_66_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_66_TDATA_blk_n <= dst_V_pixel_66_TREADY;
        else 
            dst_V_pixel_66_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_66_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_66_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_66_TREADY))) then 
            dst_V_pixel_66_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_66_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_67_TDATA <= src_V_pixel_67_dout;

    dst_V_pixel_67_TDATA_blk_n_assign_proc : process(dst_V_pixel_67_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_67_TDATA_blk_n <= dst_V_pixel_67_TREADY;
        else 
            dst_V_pixel_67_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_67_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_67_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_67_TREADY))) then 
            dst_V_pixel_67_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_67_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_68_TDATA <= src_V_pixel_68_dout;

    dst_V_pixel_68_TDATA_blk_n_assign_proc : process(dst_V_pixel_68_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_68_TDATA_blk_n <= dst_V_pixel_68_TREADY;
        else 
            dst_V_pixel_68_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_68_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_68_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_68_TREADY))) then 
            dst_V_pixel_68_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_68_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_69_TDATA <= src_V_pixel_69_dout;

    dst_V_pixel_69_TDATA_blk_n_assign_proc : process(dst_V_pixel_69_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_69_TDATA_blk_n <= dst_V_pixel_69_TREADY;
        else 
            dst_V_pixel_69_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_69_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_69_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_69_TREADY))) then 
            dst_V_pixel_69_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_69_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_6_TDATA <= src_V_pixel_6_dout;

    dst_V_pixel_6_TDATA_blk_n_assign_proc : process(dst_V_pixel_6_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_6_TDATA_blk_n <= dst_V_pixel_6_TREADY;
        else 
            dst_V_pixel_6_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_6_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_6_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_6_TREADY))) then 
            dst_V_pixel_6_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_6_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_70_TDATA <= src_V_pixel_70_dout;

    dst_V_pixel_70_TDATA_blk_n_assign_proc : process(dst_V_pixel_70_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_70_TDATA_blk_n <= dst_V_pixel_70_TREADY;
        else 
            dst_V_pixel_70_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_70_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_70_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_70_TREADY))) then 
            dst_V_pixel_70_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_70_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_7_TDATA <= src_V_pixel_7_dout;

    dst_V_pixel_7_TDATA_blk_n_assign_proc : process(dst_V_pixel_7_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_7_TDATA_blk_n <= dst_V_pixel_7_TREADY;
        else 
            dst_V_pixel_7_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_7_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_7_TREADY))) then 
            dst_V_pixel_7_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_7_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_8_TDATA <= src_V_pixel_8_dout;

    dst_V_pixel_8_TDATA_blk_n_assign_proc : process(dst_V_pixel_8_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_8_TDATA_blk_n <= dst_V_pixel_8_TREADY;
        else 
            dst_V_pixel_8_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_8_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_8_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_8_TREADY))) then 
            dst_V_pixel_8_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_8_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_9_TDATA <= src_V_pixel_9_dout;

    dst_V_pixel_9_TDATA_blk_n_assign_proc : process(dst_V_pixel_9_TREADY, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_9_TDATA_blk_n <= dst_V_pixel_9_TREADY;
        else 
            dst_V_pixel_9_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_V_pixel_9_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_reg_ioackin_dst_V_pixel_9_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not(ap_sig_682) and (ap_const_logic_0 = ap_reg_ioackin_dst_V_pixel_9_TREADY))) then 
            dst_V_pixel_9_TVALID <= ap_const_logic_1;
        else 
            dst_V_pixel_9_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    exitcond4_fu_1258_p2 <= "1" when (i_reg_1247 = ap_const_lv9_1E0) else "0";
    i_8_fu_1264_p2 <= std_logic_vector(unsigned(i_reg_1247) + unsigned(ap_const_lv9_1));

    src_V_pixel_0_blk_n_assign_proc : process(src_V_pixel_0_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_0_blk_n <= src_V_pixel_0_empty_n;
        else 
            src_V_pixel_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_0_read <= src_V_pixel_10_update;

    src_V_pixel_10_blk_n_assign_proc : process(src_V_pixel_10_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_10_blk_n <= src_V_pixel_10_empty_n;
        else 
            src_V_pixel_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_10_read <= src_V_pixel_10_update;
    src_V_pixel_10_status <= (src_V_pixel_0_empty_n and src_V_pixel_1_empty_n and src_V_pixel_2_empty_n and src_V_pixel_3_empty_n and src_V_pixel_4_empty_n and src_V_pixel_5_empty_n and src_V_pixel_6_empty_n and src_V_pixel_7_empty_n and src_V_pixel_8_empty_n and src_V_pixel_9_empty_n and src_V_pixel_10_empty_n and src_V_pixel_11_empty_n and src_V_pixel_12_empty_n and src_V_pixel_13_empty_n and src_V_pixel_14_empty_n and src_V_pixel_15_empty_n and src_V_pixel_16_empty_n and src_V_pixel_17_empty_n and src_V_pixel_18_empty_n and src_V_pixel_19_empty_n and src_V_pixel_20_empty_n and src_V_pixel_21_empty_n and src_V_pixel_22_empty_n and src_V_pixel_23_empty_n and src_V_pixel_24_empty_n and src_V_pixel_25_empty_n and src_V_pixel_26_empty_n and src_V_pixel_27_empty_n and src_V_pixel_28_empty_n and src_V_pixel_29_empty_n and src_V_pixel_30_empty_n and src_V_pixel_31_empty_n and src_V_pixel_32_empty_n and src_V_pixel_33_empty_n and src_V_pixel_34_empty_n and src_V_pixel_35_empty_n and src_V_pixel_36_empty_n and src_V_pixel_37_empty_n and src_V_pixel_38_empty_n and src_V_pixel_39_empty_n and src_V_pixel_40_empty_n and src_V_pixel_41_empty_n and src_V_pixel_42_empty_n and src_V_pixel_43_empty_n and src_V_pixel_44_empty_n and src_V_pixel_45_empty_n and src_V_pixel_46_empty_n and src_V_pixel_47_empty_n and src_V_pixel_48_empty_n and src_V_pixel_49_empty_n and src_V_pixel_50_empty_n and src_V_pixel_51_empty_n and src_V_pixel_52_empty_n and src_V_pixel_53_empty_n and src_V_pixel_54_empty_n and src_V_pixel_55_empty_n and src_V_pixel_56_empty_n and src_V_pixel_57_empty_n and src_V_pixel_58_empty_n and src_V_pixel_59_empty_n and src_V_pixel_60_empty_n and src_V_pixel_61_empty_n and src_V_pixel_62_empty_n and src_V_pixel_63_empty_n and src_V_pixel_64_empty_n and src_V_pixel_65_empty_n and src_V_pixel_66_empty_n and src_V_pixel_67_empty_n and src_V_pixel_68_empty_n and src_V_pixel_69_empty_n and src_V_pixel_70_empty_n);

    src_V_pixel_10_update_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2, ap_sig_682, ap_sig_ioackin_dst_V_pixel_0_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0) and not((ap_sig_682 or ((exitcond4_fu_1258_p2 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_dst_V_pixel_0_TREADY)))))) then 
            src_V_pixel_10_update <= ap_const_logic_1;
        else 
            src_V_pixel_10_update <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_11_blk_n_assign_proc : process(src_V_pixel_11_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_11_blk_n <= src_V_pixel_11_empty_n;
        else 
            src_V_pixel_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_11_read <= src_V_pixel_10_update;

    src_V_pixel_12_blk_n_assign_proc : process(src_V_pixel_12_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_12_blk_n <= src_V_pixel_12_empty_n;
        else 
            src_V_pixel_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_12_read <= src_V_pixel_10_update;

    src_V_pixel_13_blk_n_assign_proc : process(src_V_pixel_13_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_13_blk_n <= src_V_pixel_13_empty_n;
        else 
            src_V_pixel_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_13_read <= src_V_pixel_10_update;

    src_V_pixel_14_blk_n_assign_proc : process(src_V_pixel_14_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_14_blk_n <= src_V_pixel_14_empty_n;
        else 
            src_V_pixel_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_14_read <= src_V_pixel_10_update;

    src_V_pixel_15_blk_n_assign_proc : process(src_V_pixel_15_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_15_blk_n <= src_V_pixel_15_empty_n;
        else 
            src_V_pixel_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_15_read <= src_V_pixel_10_update;

    src_V_pixel_16_blk_n_assign_proc : process(src_V_pixel_16_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_16_blk_n <= src_V_pixel_16_empty_n;
        else 
            src_V_pixel_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_16_read <= src_V_pixel_10_update;

    src_V_pixel_17_blk_n_assign_proc : process(src_V_pixel_17_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_17_blk_n <= src_V_pixel_17_empty_n;
        else 
            src_V_pixel_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_17_read <= src_V_pixel_10_update;

    src_V_pixel_18_blk_n_assign_proc : process(src_V_pixel_18_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_18_blk_n <= src_V_pixel_18_empty_n;
        else 
            src_V_pixel_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_18_read <= src_V_pixel_10_update;

    src_V_pixel_19_blk_n_assign_proc : process(src_V_pixel_19_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_19_blk_n <= src_V_pixel_19_empty_n;
        else 
            src_V_pixel_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_19_read <= src_V_pixel_10_update;

    src_V_pixel_1_blk_n_assign_proc : process(src_V_pixel_1_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_1_blk_n <= src_V_pixel_1_empty_n;
        else 
            src_V_pixel_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_1_read <= src_V_pixel_10_update;

    src_V_pixel_20_blk_n_assign_proc : process(src_V_pixel_20_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_20_blk_n <= src_V_pixel_20_empty_n;
        else 
            src_V_pixel_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_20_read <= src_V_pixel_10_update;

    src_V_pixel_21_blk_n_assign_proc : process(src_V_pixel_21_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_21_blk_n <= src_V_pixel_21_empty_n;
        else 
            src_V_pixel_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_21_read <= src_V_pixel_10_update;

    src_V_pixel_22_blk_n_assign_proc : process(src_V_pixel_22_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_22_blk_n <= src_V_pixel_22_empty_n;
        else 
            src_V_pixel_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_22_read <= src_V_pixel_10_update;

    src_V_pixel_23_blk_n_assign_proc : process(src_V_pixel_23_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_23_blk_n <= src_V_pixel_23_empty_n;
        else 
            src_V_pixel_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_23_read <= src_V_pixel_10_update;

    src_V_pixel_24_blk_n_assign_proc : process(src_V_pixel_24_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_24_blk_n <= src_V_pixel_24_empty_n;
        else 
            src_V_pixel_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_24_read <= src_V_pixel_10_update;

    src_V_pixel_25_blk_n_assign_proc : process(src_V_pixel_25_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_25_blk_n <= src_V_pixel_25_empty_n;
        else 
            src_V_pixel_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_25_read <= src_V_pixel_10_update;

    src_V_pixel_26_blk_n_assign_proc : process(src_V_pixel_26_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_26_blk_n <= src_V_pixel_26_empty_n;
        else 
            src_V_pixel_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_26_read <= src_V_pixel_10_update;

    src_V_pixel_27_blk_n_assign_proc : process(src_V_pixel_27_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_27_blk_n <= src_V_pixel_27_empty_n;
        else 
            src_V_pixel_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_27_read <= src_V_pixel_10_update;

    src_V_pixel_28_blk_n_assign_proc : process(src_V_pixel_28_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_28_blk_n <= src_V_pixel_28_empty_n;
        else 
            src_V_pixel_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_28_read <= src_V_pixel_10_update;

    src_V_pixel_29_blk_n_assign_proc : process(src_V_pixel_29_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_29_blk_n <= src_V_pixel_29_empty_n;
        else 
            src_V_pixel_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_29_read <= src_V_pixel_10_update;

    src_V_pixel_2_blk_n_assign_proc : process(src_V_pixel_2_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_2_blk_n <= src_V_pixel_2_empty_n;
        else 
            src_V_pixel_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_2_read <= src_V_pixel_10_update;

    src_V_pixel_30_blk_n_assign_proc : process(src_V_pixel_30_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_30_blk_n <= src_V_pixel_30_empty_n;
        else 
            src_V_pixel_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_30_read <= src_V_pixel_10_update;

    src_V_pixel_31_blk_n_assign_proc : process(src_V_pixel_31_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_31_blk_n <= src_V_pixel_31_empty_n;
        else 
            src_V_pixel_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_31_read <= src_V_pixel_10_update;

    src_V_pixel_32_blk_n_assign_proc : process(src_V_pixel_32_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_32_blk_n <= src_V_pixel_32_empty_n;
        else 
            src_V_pixel_32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_32_read <= src_V_pixel_10_update;

    src_V_pixel_33_blk_n_assign_proc : process(src_V_pixel_33_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_33_blk_n <= src_V_pixel_33_empty_n;
        else 
            src_V_pixel_33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_33_read <= src_V_pixel_10_update;

    src_V_pixel_34_blk_n_assign_proc : process(src_V_pixel_34_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_34_blk_n <= src_V_pixel_34_empty_n;
        else 
            src_V_pixel_34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_34_read <= src_V_pixel_10_update;

    src_V_pixel_35_blk_n_assign_proc : process(src_V_pixel_35_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_35_blk_n <= src_V_pixel_35_empty_n;
        else 
            src_V_pixel_35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_35_read <= src_V_pixel_10_update;

    src_V_pixel_36_blk_n_assign_proc : process(src_V_pixel_36_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_36_blk_n <= src_V_pixel_36_empty_n;
        else 
            src_V_pixel_36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_36_read <= src_V_pixel_10_update;

    src_V_pixel_37_blk_n_assign_proc : process(src_V_pixel_37_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_37_blk_n <= src_V_pixel_37_empty_n;
        else 
            src_V_pixel_37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_37_read <= src_V_pixel_10_update;

    src_V_pixel_38_blk_n_assign_proc : process(src_V_pixel_38_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_38_blk_n <= src_V_pixel_38_empty_n;
        else 
            src_V_pixel_38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_38_read <= src_V_pixel_10_update;

    src_V_pixel_39_blk_n_assign_proc : process(src_V_pixel_39_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_39_blk_n <= src_V_pixel_39_empty_n;
        else 
            src_V_pixel_39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_39_read <= src_V_pixel_10_update;

    src_V_pixel_3_blk_n_assign_proc : process(src_V_pixel_3_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_3_blk_n <= src_V_pixel_3_empty_n;
        else 
            src_V_pixel_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_3_read <= src_V_pixel_10_update;

    src_V_pixel_40_blk_n_assign_proc : process(src_V_pixel_40_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_40_blk_n <= src_V_pixel_40_empty_n;
        else 
            src_V_pixel_40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_40_read <= src_V_pixel_10_update;

    src_V_pixel_41_blk_n_assign_proc : process(src_V_pixel_41_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_41_blk_n <= src_V_pixel_41_empty_n;
        else 
            src_V_pixel_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_41_read <= src_V_pixel_10_update;

    src_V_pixel_42_blk_n_assign_proc : process(src_V_pixel_42_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_42_blk_n <= src_V_pixel_42_empty_n;
        else 
            src_V_pixel_42_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_42_read <= src_V_pixel_10_update;

    src_V_pixel_43_blk_n_assign_proc : process(src_V_pixel_43_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_43_blk_n <= src_V_pixel_43_empty_n;
        else 
            src_V_pixel_43_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_43_read <= src_V_pixel_10_update;

    src_V_pixel_44_blk_n_assign_proc : process(src_V_pixel_44_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_44_blk_n <= src_V_pixel_44_empty_n;
        else 
            src_V_pixel_44_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_44_read <= src_V_pixel_10_update;

    src_V_pixel_45_blk_n_assign_proc : process(src_V_pixel_45_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_45_blk_n <= src_V_pixel_45_empty_n;
        else 
            src_V_pixel_45_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_45_read <= src_V_pixel_10_update;

    src_V_pixel_46_blk_n_assign_proc : process(src_V_pixel_46_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_46_blk_n <= src_V_pixel_46_empty_n;
        else 
            src_V_pixel_46_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_46_read <= src_V_pixel_10_update;

    src_V_pixel_47_blk_n_assign_proc : process(src_V_pixel_47_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_47_blk_n <= src_V_pixel_47_empty_n;
        else 
            src_V_pixel_47_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_47_read <= src_V_pixel_10_update;

    src_V_pixel_48_blk_n_assign_proc : process(src_V_pixel_48_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_48_blk_n <= src_V_pixel_48_empty_n;
        else 
            src_V_pixel_48_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_48_read <= src_V_pixel_10_update;

    src_V_pixel_49_blk_n_assign_proc : process(src_V_pixel_49_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_49_blk_n <= src_V_pixel_49_empty_n;
        else 
            src_V_pixel_49_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_49_read <= src_V_pixel_10_update;

    src_V_pixel_4_blk_n_assign_proc : process(src_V_pixel_4_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_4_blk_n <= src_V_pixel_4_empty_n;
        else 
            src_V_pixel_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_4_read <= src_V_pixel_10_update;

    src_V_pixel_50_blk_n_assign_proc : process(src_V_pixel_50_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_50_blk_n <= src_V_pixel_50_empty_n;
        else 
            src_V_pixel_50_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_50_read <= src_V_pixel_10_update;

    src_V_pixel_51_blk_n_assign_proc : process(src_V_pixel_51_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_51_blk_n <= src_V_pixel_51_empty_n;
        else 
            src_V_pixel_51_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_51_read <= src_V_pixel_10_update;

    src_V_pixel_52_blk_n_assign_proc : process(src_V_pixel_52_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_52_blk_n <= src_V_pixel_52_empty_n;
        else 
            src_V_pixel_52_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_52_read <= src_V_pixel_10_update;

    src_V_pixel_53_blk_n_assign_proc : process(src_V_pixel_53_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_53_blk_n <= src_V_pixel_53_empty_n;
        else 
            src_V_pixel_53_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_53_read <= src_V_pixel_10_update;

    src_V_pixel_54_blk_n_assign_proc : process(src_V_pixel_54_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_54_blk_n <= src_V_pixel_54_empty_n;
        else 
            src_V_pixel_54_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_54_read <= src_V_pixel_10_update;

    src_V_pixel_55_blk_n_assign_proc : process(src_V_pixel_55_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_55_blk_n <= src_V_pixel_55_empty_n;
        else 
            src_V_pixel_55_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_55_read <= src_V_pixel_10_update;

    src_V_pixel_56_blk_n_assign_proc : process(src_V_pixel_56_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_56_blk_n <= src_V_pixel_56_empty_n;
        else 
            src_V_pixel_56_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_56_read <= src_V_pixel_10_update;

    src_V_pixel_57_blk_n_assign_proc : process(src_V_pixel_57_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_57_blk_n <= src_V_pixel_57_empty_n;
        else 
            src_V_pixel_57_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_57_read <= src_V_pixel_10_update;

    src_V_pixel_58_blk_n_assign_proc : process(src_V_pixel_58_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_58_blk_n <= src_V_pixel_58_empty_n;
        else 
            src_V_pixel_58_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_58_read <= src_V_pixel_10_update;

    src_V_pixel_59_blk_n_assign_proc : process(src_V_pixel_59_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_59_blk_n <= src_V_pixel_59_empty_n;
        else 
            src_V_pixel_59_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_59_read <= src_V_pixel_10_update;

    src_V_pixel_5_blk_n_assign_proc : process(src_V_pixel_5_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_5_blk_n <= src_V_pixel_5_empty_n;
        else 
            src_V_pixel_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_5_read <= src_V_pixel_10_update;

    src_V_pixel_60_blk_n_assign_proc : process(src_V_pixel_60_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_60_blk_n <= src_V_pixel_60_empty_n;
        else 
            src_V_pixel_60_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_60_read <= src_V_pixel_10_update;

    src_V_pixel_61_blk_n_assign_proc : process(src_V_pixel_61_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_61_blk_n <= src_V_pixel_61_empty_n;
        else 
            src_V_pixel_61_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_61_read <= src_V_pixel_10_update;

    src_V_pixel_62_blk_n_assign_proc : process(src_V_pixel_62_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_62_blk_n <= src_V_pixel_62_empty_n;
        else 
            src_V_pixel_62_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_62_read <= src_V_pixel_10_update;

    src_V_pixel_63_blk_n_assign_proc : process(src_V_pixel_63_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_63_blk_n <= src_V_pixel_63_empty_n;
        else 
            src_V_pixel_63_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_63_read <= src_V_pixel_10_update;

    src_V_pixel_64_blk_n_assign_proc : process(src_V_pixel_64_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_64_blk_n <= src_V_pixel_64_empty_n;
        else 
            src_V_pixel_64_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_64_read <= src_V_pixel_10_update;

    src_V_pixel_65_blk_n_assign_proc : process(src_V_pixel_65_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_65_blk_n <= src_V_pixel_65_empty_n;
        else 
            src_V_pixel_65_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_65_read <= src_V_pixel_10_update;

    src_V_pixel_66_blk_n_assign_proc : process(src_V_pixel_66_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_66_blk_n <= src_V_pixel_66_empty_n;
        else 
            src_V_pixel_66_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_66_read <= src_V_pixel_10_update;

    src_V_pixel_67_blk_n_assign_proc : process(src_V_pixel_67_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_67_blk_n <= src_V_pixel_67_empty_n;
        else 
            src_V_pixel_67_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_67_read <= src_V_pixel_10_update;

    src_V_pixel_68_blk_n_assign_proc : process(src_V_pixel_68_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_68_blk_n <= src_V_pixel_68_empty_n;
        else 
            src_V_pixel_68_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_68_read <= src_V_pixel_10_update;

    src_V_pixel_69_blk_n_assign_proc : process(src_V_pixel_69_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_69_blk_n <= src_V_pixel_69_empty_n;
        else 
            src_V_pixel_69_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_69_read <= src_V_pixel_10_update;

    src_V_pixel_6_blk_n_assign_proc : process(src_V_pixel_6_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_6_blk_n <= src_V_pixel_6_empty_n;
        else 
            src_V_pixel_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_6_read <= src_V_pixel_10_update;

    src_V_pixel_70_blk_n_assign_proc : process(src_V_pixel_70_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_70_blk_n <= src_V_pixel_70_empty_n;
        else 
            src_V_pixel_70_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_70_read <= src_V_pixel_10_update;

    src_V_pixel_7_blk_n_assign_proc : process(src_V_pixel_7_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_7_blk_n <= src_V_pixel_7_empty_n;
        else 
            src_V_pixel_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_7_read <= src_V_pixel_10_update;

    src_V_pixel_8_blk_n_assign_proc : process(src_V_pixel_8_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_8_blk_n <= src_V_pixel_8_empty_n;
        else 
            src_V_pixel_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_8_read <= src_V_pixel_10_update;

    src_V_pixel_9_blk_n_assign_proc : process(src_V_pixel_9_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1258_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1258_p2 = ap_const_lv1_0))) then 
            src_V_pixel_9_blk_n <= src_V_pixel_9_empty_n;
        else 
            src_V_pixel_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_9_read <= src_V_pixel_10_update;
end behav;
