Analysis & Synthesis report for ay_verilog_probe
Tue Feb 22 23:03:25 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis Messages
  9. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Feb 22 23:03:25 2022           ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; ay_verilog_probe                                ;
; Top-level Entity Name       ; ay_verilog_probe                                ;
; Family                      ; MAX7000S                                        ;
; Total macrocells            ; 113                                             ;
; Total pins                  ; 50                                              ;
+-----------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                    ;
+----------------------------------------------------------------------------+------------------+------------------+
; Option                                                                     ; Setting          ; Default Value    ;
+----------------------------------------------------------------------------+------------------+------------------+
; Device                                                                     ; EPM7128STC100-15 ;                  ;
; Top-level entity name                                                      ; ay_verilog_probe ; ay_verilog_probe ;
; Family name                                                                ; MAX7000S         ; Cyclone IV GX    ;
; Use smart compilation                                                      ; Off              ; Off              ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On               ; On               ;
; Enable compact report table                                                ; Off              ; Off              ;
; Create Debugging Nodes for IP Cores                                        ; Off              ; Off              ;
; Preserve fewer node names                                                  ; On               ; On               ;
; Disable OpenCore Plus hardware evaluation                                  ; Off              ; Off              ;
; Verilog Version                                                            ; Verilog_2001     ; Verilog_2001     ;
; VHDL Version                                                               ; VHDL_1993        ; VHDL_1993        ;
; State Machine Processing                                                   ; Auto             ; Auto             ;
; Safe State Machine                                                         ; Off              ; Off              ;
; Extract Verilog State Machines                                             ; On               ; On               ;
; Extract VHDL State Machines                                                ; On               ; On               ;
; Ignore Verilog initial constructs                                          ; Off              ; Off              ;
; Iteration limit for constant Verilog loops                                 ; 5000             ; 5000             ;
; Iteration limit for non-constant Verilog loops                             ; 250              ; 250              ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On               ; On               ;
; Infer RAMs from Raw Logic                                                  ; On               ; On               ;
; Parallel Synthesis                                                         ; On               ; On               ;
; NOT Gate Push-Back                                                         ; On               ; On               ;
; Power-Up Don't Care                                                        ; On               ; On               ;
; Remove Duplicate Registers                                                 ; On               ; On               ;
; Ignore CARRY Buffers                                                       ; Off              ; Off              ;
; Ignore CASCADE Buffers                                                     ; Off              ; Off              ;
; Ignore GLOBAL Buffers                                                      ; Off              ; Off              ;
; Ignore ROW GLOBAL Buffers                                                  ; Off              ; Off              ;
; Ignore LCELL Buffers                                                       ; Auto             ; Auto             ;
; Ignore SOFT Buffers                                                        ; Off              ; Off              ;
; Limit AHDL Integers to 32 Bits                                             ; Off              ; Off              ;
; Optimization Technique                                                     ; Speed            ; Speed            ;
; Allow XOR Gate Usage                                                       ; On               ; On               ;
; Auto Logic Cell Insertion                                                  ; On               ; On               ;
; Parallel Expander Chain Length                                             ; 4                ; 4                ;
; Auto Parallel Expanders                                                    ; On               ; On               ;
; Auto Open-Drain Pins                                                       ; On               ; On               ;
; Auto Resource Sharing                                                      ; Off              ; Off              ;
; Maximum Fan-in Per Macrocell                                               ; 100              ; 100              ;
; Use LogicLock Constraints during Resource Balancing                        ; On               ; On               ;
; Ignore translate_off and synthesis_off directives                          ; Off              ; Off              ;
; Report Parameter Settings                                                  ; On               ; On               ;
; Report Source Assignments                                                  ; On               ; On               ;
; Report Connectivity Checks                                                 ; On               ; On               ;
; HDL message level                                                          ; Level2           ; Level2           ;
; Suppress Register Optimization Related Messages                            ; Off              ; Off              ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000             ; 5000             ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000             ; 5000             ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100              ; 100              ;
; Block Design Naming                                                        ; Auto             ; Auto             ;
; Synthesis Effort                                                           ; Auto             ; Auto             ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On               ; On               ;
; Pre-Mapping Resynthesis Optimization                                       ; Off              ; Off              ;
; Analysis & Synthesis Message Level                                         ; Medium           ; Medium           ;
; Disable Register Merging Across Hierarchies                                ; Auto             ; Auto             ;
; Synthesis Seed                                                             ; 1                ; 1                ;
+----------------------------------------------------------------------------+------------------+------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------+---------+
; ay_verilog_probe.v               ; yes             ; User Verilog HDL File  ; C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_2/ay_verilog_probe.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 113                  ;
; Total registers      ; 82                   ;
; I/O pins             ; 50                   ;
; Shareable expanders  ; 1                    ;
; Parallel expanders   ; 8                    ;
; Maximum fan-out node ; SPI_SCK              ;
; Maximum fan-out      ; 80                   ;
; Total fan-out        ; 788                  ;
; Average fan-out      ; 4.80                 ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                 ;
+----------------------------+------------+------+---------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+------------+------+---------------------+--------------+
; |ay_verilog_probe          ; 113        ; 50   ; |ay_verilog_probe   ; work         ;
+----------------------------+------------+------+---------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 22 23:03:24 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ay_verilog_probe -c ay_verilog_probe
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ay_verilog_probe.v
    Info (12023): Found entity 1: ay_verilog_probe
Info (12127): Elaborating entity "ay_verilog_probe" for the top level hierarchy
Warning (10034): Output port "out_0" at ay_verilog_probe.v(48) has no driver
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DATA[5]" to the node "DATA[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DATA[6]" to the node "DATA[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DATA[7]" to the node "DATA[7]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_0" is stuck at GND
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DOSEN"
    Warning (15610): No output dependent on input pin "CLK14M"
Info (21057): Implemented 164 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21063): Implemented 113 macrocells
    Info (21073): Implemented 1 shareable expanders
Info (144001): Generated suppressed messages file C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_2/output_files/ay_verilog_probe.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4558 megabytes
    Info: Processing ended: Tue Feb 22 23:03:25 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/union/Documents/Projects/Speccy/Pentagon/PentagonExpander/CPLD/ver_0_2/output_files/ay_verilog_probe.map.smsg.


