#add_file options
add_file -lib COREGPIO_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/COREGPIO_C1/COREGPIO_C1_0/rtl/vhdl/core/coregpio_pkg.vhd"
add_file -lib COREGPIO_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/COREGPIO_C1/COREGPIO_C1_0/rtl/vhdl/core/coregpio.vhd"
add_file -lib COREGPIO_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/COREGPIO_C1/COREGPIO_C1_0/rtl/vhdl/core/components.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/COREGPIO_C1/COREGPIO_C1.vhd"
add_file -lib COREAPB3_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vhdl/core/coreapb3_muxptob3.vhd"
add_file -lib COREAPB3_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd"
add_file -lib COREAPB3_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vhdl/core/coreapb3.vhd"
add_file -lib COREAPB3_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vhdl/core/components.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreAPB3_C0/CoreAPB3_C0.vhd"
add_file -lib COREGPIO_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreGPIO_C0/CoreGPIO_C0_0/rtl/vhdl/core/coregpio_pkg.vhd"
add_file -lib COREGPIO_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreGPIO_C0/CoreGPIO_C0_0/rtl/vhdl/core/coregpio.vhd"
add_file -lib COREGPIO_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreGPIO_C0/CoreGPIO_C0_0/rtl/vhdl/core/components.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreGPIO_C0/CoreGPIO_C0.vhd"
add_file -lib CORETIMER_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vhdl/core/coretimer_pkg.vhd"
add_file -lib CORETIMER_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vhdl/core/coretimer.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreTimer_C0/CoreTimer_C0.vhd"
add_file -lib COREUARTAPB_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vhdl/core_obfuscated/Clock_gen.vhd"
add_file -lib COREUARTAPB_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vhdl/core_obfuscated/fifo_256x8_g4.vhd"
add_file -lib COREUARTAPB_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vhdl/core_obfuscated/Rx_async.vhd"
add_file -lib COREUARTAPB_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vhdl/core_obfuscated/Tx_async.vhd"
add_file -lib COREUARTAPB_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vhdl/core/core/coreuart_pkg.vhd"
add_file -lib COREUARTAPB_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vhdl/core_obfuscated/CoreUART.vhd"
add_file -lib COREUARTAPB_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vhdl/core_obfuscated/CoreUARTapb.vhd"
add_file -lib COREUARTAPB_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vhdl/core_obfuscated/components.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CoreUARTapb_C0/CoreUARTapb_C0.vhd"
add_file -lib CORESPI_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vhdl/core/spi_clockmux.vhd"
add_file -lib CORESPI_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vhdl/core/corespi_pkg.vhd"
add_file -lib CORESPI_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vhdl/core/spi_chanctrl.vhd"
add_file -lib CORESPI_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vhdl/core/spi_control.vhd"
add_file -lib CORESPI_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vhdl/core/spi_fifo.vhd"
add_file -lib CORESPI_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vhdl/core/spi_rf.vhd"
add_file -lib CORESPI_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vhdl/core/spi.vhd"
add_file -lib CORESPI_LIB -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vhdl/core/corespi.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CORESPI_C1/CORESPI_C1.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/SD_IF/SD_IF.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/CORESPI_C0/CORESPI_C0.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/spi_flash/spi_flash.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/User_Interfaces/User_Interfaces.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreConfigP/7.1.100/rtl/vhdl/core/coreconfigp.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb/CCC_0/ddr_mss_sb_CCC_0_FCCC.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb/FABOSC_0/ddr_mss_sb_FABOSC_0_OSC.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/ddr_mss_sb_MSS_syn.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb_MSS/ddr_mss_sb_MSS.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss_sb/ddr_mss_sb.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/ddr_mss/ddr_mss.vhd"
add_file -vhdl "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/component/work/m2s_sys_top/m2s_sys_top.vhd"
add_file -fpga_constraint "C:/jijeesh/github/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/synthesis.fdc"



#project files


#implementation: "synthesis"
impl -add synthesis -type fpga

set_option -vhdl2008 1

#device options
set_option -technology SmartFusion2
set_option -part M2S025
set_option -speed_grade STD
#compilation/mapping options
set_option -use_fsm_explorer 0
# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

set_option -top_module work.m2s_sys_top

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./m2s_sys_top.edn"
impl -active "synthesis"
