<profile>

<section name = "Vitis HLS Report for 'pool2'" level="0">
<item name = "Date">Sat Jan 25 23:53:55 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">Alex_Net</item>
<item name = "Solution">Pool2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">275975, 275975, 2.760 ms, 2.760 ms, 275976, 275976, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pool2_Pipeline_L4_fu_359">pool2_Pipeline_L4, 30, 30, 0.300 us, 0.300 us, 28, 28, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_pool2_Pipeline_L5_L6_fu_420">pool2_Pipeline_L5_L6, 1035, 1035, 10.350 us, 10.350 us, 1020, 1020, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_51_1">275968, 275968, 1078, -, -, 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 156, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 0, 4395, 4240, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 299, -</column>
<column name="Register">-, -, 1331, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 824, 682, 0</column>
<column name="grp_pool2_Pipeline_L4_fu_359">pool2_Pipeline_L4, 0, 0, 940, 318, 0</column>
<column name="grp_pool2_Pipeline_L5_L6_fu_420">pool2_Pipeline_L5_L6, 0, 0, 2455, 2944, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln51_1_fu_533_p2">+, 0, 0, 27, 20, 12</column>
<column name="add_ln51_2_fu_539_p2">+, 0, 0, 25, 18, 10</column>
<column name="add_ln51_fu_551_p2">+, 0, 0, 16, 9, 1</column>
<column name="empty_41_fu_561_p2">+, 0, 0, 71, 64, 64</column>
<column name="icmp_ln51_fu_545_p2">icmp, 0, 0, 17, 9, 10</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">106, 21, 1, 21</column>
<column name="c_fu_112">9, 2, 9, 18</column>
<column name="gmem_0_ARADDR">20, 4, 64, 256</column>
<column name="gmem_0_ARLEN">20, 4, 32, 128</column>
<column name="gmem_0_ARVALID">20, 4, 1, 4</column>
<column name="gmem_0_AWADDR">14, 3, 64, 192</column>
<column name="gmem_0_AWLEN">14, 3, 32, 96</column>
<column name="gmem_0_AWVALID">14, 3, 1, 3</column>
<column name="gmem_0_BREADY">14, 3, 1, 3</column>
<column name="gmem_0_RREADY">14, 3, 1, 3</column>
<column name="gmem_0_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="phi_mul16_fu_92">9, 2, 20, 40</column>
<column name="phi_mul_fu_96">9, 2, 18, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="c_fu_112">9, 0, 9, 0</column>
<column name="empty_37_fu_104">32, 0, 32, 0</column>
<column name="empty_38_fu_108">32, 0, 32, 0</column>
<column name="empty_39_fu_220">32, 0, 32, 0</column>
<column name="empty_fu_100">32, 0, 32, 0</column>
<column name="grp_pool2_Pipeline_L4_fu_359_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pool2_Pipeline_L5_L6_fu_420_ap_start_reg">1, 0, 1, 0</column>
<column name="inp_img_read_reg_1027">64, 0, 64, 0</column>
<column name="mux_case_10134_fu_184">32, 0, 32, 0</column>
<column name="mux_case_1150_fu_136">32, 0, 32, 0</column>
<column name="mux_case_115_fu_116">32, 0, 32, 0</column>
<column name="mux_case_12141_fu_188">32, 0, 32, 0</column>
<column name="mux_case_1357_fu_140">32, 0, 32, 0</column>
<column name="mux_case_14148_fu_192">32, 0, 32, 0</column>
<column name="mux_case_1564_fu_144">32, 0, 32, 0</column>
<column name="mux_case_16155_fu_196">32, 0, 32, 0</column>
<column name="mux_case_1771_fu_148">32, 0, 32, 0</column>
<column name="mux_case_18162_fu_200">32, 0, 32, 0</column>
<column name="mux_case_1978_fu_152">32, 0, 32, 0</column>
<column name="mux_case_20169_fu_204">32, 0, 32, 0</column>
<column name="mux_case_2106_fu_168">32, 0, 32, 0</column>
<column name="mux_case_2185_fu_156">32, 0, 32, 0</column>
<column name="mux_case_22176_fu_208">32, 0, 32, 0</column>
<column name="mux_case_2392_fu_160">32, 0, 32, 0</column>
<column name="mux_case_24183_fu_212">32, 0, 32, 0</column>
<column name="mux_case_2599_fu_164">32, 0, 32, 0</column>
<column name="mux_case_26190_fu_216">32, 0, 32, 0</column>
<column name="mux_case_322_fu_120">32, 0, 32, 0</column>
<column name="mux_case_4113_fu_172">32, 0, 32, 0</column>
<column name="mux_case_529_fu_124">32, 0, 32, 0</column>
<column name="mux_case_6120_fu_176">32, 0, 32, 0</column>
<column name="mux_case_736_fu_128">32, 0, 32, 0</column>
<column name="mux_case_8127_fu_180">32, 0, 32, 0</column>
<column name="mux_case_943_fu_132">32, 0, 32, 0</column>
<column name="p_load27_reg_1316">32, 0, 32, 0</column>
<column name="p_load28_reg_1311">32, 0, 32, 0</column>
<column name="p_load29_reg_1306">32, 0, 32, 0</column>
<column name="phi_mul16_fu_92">20, 0, 20, 0</column>
<column name="phi_mul_fu_96">18, 0, 18, 0</column>
<column name="phi_mul_load_reg_1206">18, 0, 18, 0</column>
<column name="trunc_ln1_reg_1214">62, 0, 62, 0</column>
<column name="trunc_ln_reg_1195">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pool2, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pool2, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pool2, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
