Timing Report Max Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 21:25:03 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_C0_0/FCCC_C0_0/GL0
Period (ns):                8.291
Frequency (MHz):            120.613
Required Period (ns):       8.333
Required Frequency (MHz):   120.005
External Setup (ns):        N/A
Max Clock-To-Out (ns):      13.176

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_C0_0/FCCC_C0_0/GL0

SET Register to Register

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[0]
  Delay (ns):              8.453
  Slack (ns):              0.042
  Arrival (ns):           12.936
  Required (ns):          12.978
  Setup (ns):              0.004
  Minimum Period (ns):     8.291

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_40:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_176:EN
  Delay (ns):              7.861
  Slack (ns):              0.167
  Arrival (ns):           12.340
  Required (ns):          12.507
  Setup (ns):              0.363
  Minimum Period (ns):     8.166

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_0_rep1:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.write_data_in_d1[25]:D
  Delay (ns):              7.860
  Slack (ns):              0.170
  Arrival (ns):           12.353
  Required (ns):          12.523
  Setup (ns):              0.298
  Minimum Period (ns):     8.163

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_0_rep1:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[3]
  Delay (ns):              8.250
  Slack (ns):              0.192
  Arrival (ns):           12.743
  Required (ns):          12.935
  Setup (ns):              0.050
  Minimum Period (ns):     8.141

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[0]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[0]
  Delay (ns):              8.268
  Slack (ns):              0.243
  Arrival (ns):           12.735
  Required (ns):          12.978
  Setup (ns):              0.004
  Minimum Period (ns):     8.090


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[2]:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[0]
  data required time                                 12.978
  data arrival time                          -       12.936
  slack                                               0.042
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.422          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.550                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.372          cell: ADLIB:RGB
  3.922                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB13:YR (r)
               +     0.561          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB13_rgbr_net_1
  4.483                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[2]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.585                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[2]:Q (r)
               +     1.349          net: Rattlesnake_0/exe_data_to_store_fast[2]
  5.934                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_3_rep1_RNIEORM_0:A (r)
               +     0.088          cell: ADLIB:CFG2
  6.022                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_3_rep1_RNIEORM_0:Y (r)
               +     1.080          net: Rattlesnake_0/m0_2_1_0
  7.102                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep1_RNIRL0J2:D (r)
               +     0.237          cell: ADLIB:CFG4
  7.339                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep1_RNIRL0J2:Y (r)
               +     0.494          net: Rattlesnake_0/m16_2_0
  7.833                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep1_RNIAGV65:A (r)
               +     0.088          cell: ADLIB:CFG2
  7.921                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep1_RNIAGV65:Y (r)
               +     0.268          net: Rattlesnake_0/m16_2_0_0
  8.189                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep2_RNIN77F9:C (r)
               +     0.186          cell: ADLIB:CFG4
  8.375                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep2_RNIN77F9:Y (r)
               +     1.941          net: Rattlesnake_0/m16_2_03_0
  10.316                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_write_data_a1_2[0]:B (r)
               +     0.118          cell: ADLIB:CFG4
  10.434                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_write_data_a1_2[0]:Y (f)
               +     0.111          net: Rattlesnake_0/reg_file_write_data_a1_2[0]
  10.545                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_write_data_4_tz[0]:D (f)
               +     0.117          cell: ADLIB:CFG4
  10.662                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_write_data_4_tz[0]:Y (r)
               +     0.729          net: Rattlesnake_0/reg_file_write_data_3_tz[0]
  11.391                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_write_data_0[0]:D (r)
               +     0.186          cell: ADLIB:CFG4
  11.577                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_write_data_0[0]:Y (r)
               +     1.074          net: Rattlesnake_0/reg_file_write_data[0]
  12.651                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/CFG_12:C (r)
               +     0.241          cell: ADLIB:CFG2_IP_BC
  12.892                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/CFG_12:IPC (r)
               +     0.044          net: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/C_DIN_net[0]
  12.936                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[0] (r)
                                    
  12.936                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.422          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.883                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.372          cell: ADLIB:RGB
  12.255                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.552          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  12.807                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/FF_12:CLK (r)
               +     0.070          cell: ADLIB:SLE_IP_CLK
  12.877                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/FF_12:IPCLKn (f)
               +     0.105          net: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/C_CLK_net
  12.982                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_CLK (r)
               -     0.004          Library setup time: ADLIB:RAM64x18_IP
  12.978                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[0]
                                    
  12.978                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_GREEN
  Delay (ns):              8.665
  Arrival (ns):           13.176
  Clock to Out (ns):      13.176

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_RED
  Delay (ns):              7.514
  Arrival (ns):           12.025
  Clock to Out (ns):      12.025

Path 3
  From: Rattlesnake_0/TXD_Z:CLK
  To:   TXD
  Delay (ns):              5.557
  Arrival (ns):           10.106
  Clock to Out (ns):      10.106


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                                    N/C
  data arrival time                          -       13.176
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.423          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.551                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:An (f)
               +     0.372          cell: ADLIB:RGB
  3.923                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:YR (r)
               +     0.588          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23_rgbr_net_1
  4.511                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.613                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     3.727          net: LED_RED_c
  8.340                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A (r)
               +     0.118          cell: ADLIB:CFG1
  8.458                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y (f)
               +     1.135          net: LED_GREEN_c
  9.593                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.388          cell: ADLIB:IOOUTFF_BYPASS
  9.981                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.367          net: LED_GREEN_obuf/U0/DOUT
  10.348                       LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.828          cell: ADLIB:IOPAD_TRI
  13.176                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  13.176                       LED_GREEN (f)
                                    
  13.176                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[2]:ALn
  Delay (ns):              5.736
  Slack (ns):              2.168
  Arrival (ns):           10.264
  Required (ns):          12.432
  Recovery (ns):           0.415
  Minimum Period (ns):     6.165
  Skew (ns):               0.014

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[3]:ALn
  Delay (ns):              5.736
  Slack (ns):              2.168
  Arrival (ns):           10.264
  Required (ns):          12.432
  Recovery (ns):           0.415
  Minimum Period (ns):     6.165
  Skew (ns):               0.014

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[2]:ALn
  Delay (ns):              5.736
  Slack (ns):              2.168
  Arrival (ns):           10.264
  Required (ns):          12.432
  Recovery (ns):           0.415
  Minimum Period (ns):     6.165
  Skew (ns):               0.014

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[9]:ALn
  Delay (ns):              5.736
  Slack (ns):              2.168
  Arrival (ns):           10.264
  Required (ns):          12.432
  Recovery (ns):           0.415
  Minimum Period (ns):     6.165
  Skew (ns):               0.014

Path 5
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.mem_read_addr_d1[9]:ALn
  Delay (ns):              5.736
  Slack (ns):              2.168
  Arrival (ns):           10.264
  Required (ns):          12.432
  Recovery (ns):           0.415
  Minimum Period (ns):     6.165
  Skew (ns):               0.014


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[2]:ALn
  data required time                                 12.432
  data arrival time                          -       10.264
  slack                                               2.168
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.450          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.578                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB51:An (f)
               +     0.372          cell: ADLIB:RGB
  3.950                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB51:YR (r)
               +     0.578          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB51_rgbr_net_1
  4.528                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.655                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     2.458          net: Rattlesnake_0/cpu_reset
  7.113                        Rattlesnake_0/un1_reset_n_i:A (f)
               +     0.173          cell: ADLIB:CFG2
  7.286                        Rattlesnake_0/un1_reset_n_i:Y (r)
               +     1.094          net: Rattlesnake_0/N_6035
  8.380                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:An (f)
               +     0.440          cell: ADLIB:GBM
  8.820                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn (f)
               +     0.440          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn
  9.260                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB33:An (f)
               +     0.372          cell: ADLIB:RGB
  9.632                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB33:YR (r)
               +     0.632          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB33_rgbr_net_1
  10.264                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[2]:ALn (r)
                                    
  10.264                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.439          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.900                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB41:An (f)
               +     0.372          cell: ADLIB:RGB
  12.272                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB41:YR (r)
               +     0.575          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB41_rgbr_net_1
  12.847                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[2]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  12.432                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[2]:ALn
                                    
  12.432                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

