

================================================================
== Vivado HLS Report for 'Relu_1'
================================================================
* Date:           Sat Feb 15 08:00:59 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.332 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      589|      590| 2.945 us | 2.950 us |  590|  591| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                   |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |Relu_1_relu344_U0  |Relu_1_relu344  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu345_U0  |Relu_1_relu345  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu346_U0  |Relu_1_relu346  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu347_U0  |Relu_1_relu347  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu348_U0  |Relu_1_relu348  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu349_U0  |Relu_1_relu349  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu350_U0  |Relu_1_relu350  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu351_U0  |Relu_1_relu351  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu352_U0  |Relu_1_relu352  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu353_U0  |Relu_1_relu353  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu354_U0  |Relu_1_relu354  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu355_U0  |Relu_1_relu355  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu356_U0  |Relu_1_relu356  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu357_U0  |Relu_1_relu357  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu358_U0  |Relu_1_relu358  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu359_U0  |Relu_1_relu359  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    232|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      0|   25504|  28192|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    297|    -|
|Register         |        -|      -|      49|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|   25553|  28721|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|      24|     53|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+------+------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------+----------------+---------+-------+------+------+-----+
    |Relu_1_relu344_U0  |Relu_1_relu344  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu345_U0  |Relu_1_relu345  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu346_U0  |Relu_1_relu346  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu347_U0  |Relu_1_relu347  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu348_U0  |Relu_1_relu348  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu349_U0  |Relu_1_relu349  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu350_U0  |Relu_1_relu350  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu351_U0  |Relu_1_relu351  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu352_U0  |Relu_1_relu352  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu353_U0  |Relu_1_relu353  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu354_U0  |Relu_1_relu354  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu355_U0  |Relu_1_relu355  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu356_U0  |Relu_1_relu356  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu357_U0  |Relu_1_relu357  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu358_U0  |Relu_1_relu358  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu359_U0  |Relu_1_relu359  |        0|      0|  1594|  1762|    0|
    +-------------------+----------------+---------+-------+------+------+-----+
    |Total              |                |        0|      0| 25504| 28192|    0|
    +-------------------+----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Relu_1_relu344_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu345_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu346_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu347_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu348_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu349_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu350_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu351_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu352_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu353_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu354_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu355_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu356_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu357_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu358_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu359_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu344_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu345_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu346_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu347_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu348_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu349_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu350_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu351_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu352_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu353_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu354_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu355_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu356_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu357_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu358_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu359_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu344_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu345_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu346_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu347_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu348_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu349_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu350_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu351_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu352_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu353_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu354_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu355_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu356_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu357_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu358_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu359_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 232|          68|          52|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |Relu_1_relu344_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu345_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu346_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu347_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu348_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu349_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu350_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu351_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu352_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu353_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu354_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu355_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu356_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu357_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu358_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu359_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Relu_1_relu344_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu345_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu346_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu347_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu348_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu349_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu350_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu351_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu352_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu353_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu354_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu355_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu356_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu357_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu358_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu359_U0_ap_ready  |   9|          2|    1|          2|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 297|         66|   49|         98|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |Relu_1_relu344_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu345_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu346_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu347_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu348_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu349_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu350_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu351_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu352_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu353_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu354_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu355_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu356_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu357_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu358_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu359_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Relu_1_relu344_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu345_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu346_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu347_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu348_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu349_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu350_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu351_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu352_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu353_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu354_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu355_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu356_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu357_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu358_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu359_U0_ap_ready  |  1|   0|    1|          0|
    |start_once_reg                          |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   | 49|   0|   49|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_start           |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|start_full_n       |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|start_out          | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|start_write        | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_clk             |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|in_0_V_V_dout      |  in |   16|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_empty_n   |  in |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_read      | out |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_1_V_V_dout      |  in |   16|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_empty_n   |  in |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_read      | out |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_2_V_V_dout      |  in |   16|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_empty_n   |  in |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_read      | out |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_3_V_V_dout      |  in |   16|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_empty_n   |  in |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_read      | out |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_4_V_V_dout      |  in |   16|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_4_V_V_empty_n   |  in |    1|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_4_V_V_read      | out |    1|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_5_V_V_dout      |  in |   16|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_5_V_V_empty_n   |  in |    1|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_5_V_V_read      | out |    1|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_6_V_V_dout      |  in |   16|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_6_V_V_empty_n   |  in |    1|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_6_V_V_read      | out |    1|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_7_V_V_dout      |  in |   16|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_7_V_V_empty_n   |  in |    1|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_7_V_V_read      | out |    1|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_8_V_V_dout      |  in |   16|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_8_V_V_empty_n   |  in |    1|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_8_V_V_read      | out |    1|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_9_V_V_dout      |  in |   16|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_9_V_V_empty_n   |  in |    1|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_9_V_V_read      | out |    1|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_10_V_V_dout     |  in |   16|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_10_V_V_empty_n  |  in |    1|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_10_V_V_read     | out |    1|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_11_V_V_dout     |  in |   16|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_11_V_V_empty_n  |  in |    1|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_11_V_V_read     | out |    1|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_12_V_V_dout     |  in |   16|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_12_V_V_empty_n  |  in |    1|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_12_V_V_read     | out |    1|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_13_V_V_dout     |  in |   16|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_13_V_V_empty_n  |  in |    1|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_13_V_V_read     | out |    1|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_14_V_V_dout     |  in |   16|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_14_V_V_empty_n  |  in |    1|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_14_V_V_read     | out |    1|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_15_V_V_dout     |  in |   16|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_15_V_V_empty_n  |  in |    1|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_15_V_V_read     | out |    1|   ap_fifo  |   in_15_V_V  |    pointer   |
|out_0_V_V_din      | out |   16|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_full_n   |  in |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_write    | out |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_1_V_V_din      | out |   16|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_full_n   |  in |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_write    | out |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_2_V_V_din      | out |   16|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_full_n   |  in |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_write    | out |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_3_V_V_din      | out |   16|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_full_n   |  in |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_write    | out |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_4_V_V_din      | out |   16|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_4_V_V_full_n   |  in |    1|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_4_V_V_write    | out |    1|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_5_V_V_din      | out |   16|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_5_V_V_full_n   |  in |    1|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_5_V_V_write    | out |    1|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_6_V_V_din      | out |   16|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_6_V_V_full_n   |  in |    1|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_6_V_V_write    | out |    1|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_7_V_V_din      | out |   16|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_7_V_V_full_n   |  in |    1|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_7_V_V_write    | out |    1|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_8_V_V_din      | out |   16|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_8_V_V_full_n   |  in |    1|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_8_V_V_write    | out |    1|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_9_V_V_din      | out |   16|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_9_V_V_full_n   |  in |    1|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_9_V_V_write    | out |    1|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_10_V_V_din     | out |   16|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_10_V_V_full_n  |  in |    1|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_10_V_V_write   | out |    1|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_11_V_V_din     | out |   16|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_11_V_V_full_n  |  in |    1|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_11_V_V_write   | out |    1|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_12_V_V_din     | out |   16|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_12_V_V_full_n  |  in |    1|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_12_V_V_write   | out |    1|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_13_V_V_din     | out |   16|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_13_V_V_full_n  |  in |    1|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_13_V_V_write   | out |    1|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_14_V_V_din     | out |   16|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_14_V_V_full_n  |  in |    1|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_14_V_V_write   | out |    1|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_15_V_V_din     | out |   16|   ap_fifo  |  out_15_V_V  |    pointer   |
|out_15_V_V_full_n  |  in |    1|   ap_fifo  |  out_15_V_V  |    pointer   |
|out_15_V_V_write   | out |    1|   ap_fifo  |  out_15_V_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu344(i16* %in_0_V_V, i16* %out_0_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu345(i16* %in_1_V_V, i16* %out_1_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu346(i16* %in_2_V_V, i16* %out_2_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu347(i16* %in_3_V_V, i16* %out_3_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu348(i16* %in_4_V_V, i16* %out_4_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu349(i16* %in_5_V_V, i16* %out_5_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu350(i16* %in_6_V_V, i16* %out_6_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu351(i16* %in_7_V_V, i16* %out_7_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu352(i16* %in_8_V_V, i16* %out_8_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu353(i16* %in_9_V_V, i16* %out_9_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu354(i16* %in_10_V_V, i16* %out_10_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu355(i16* %in_11_V_V, i16* %out_11_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu356(i16* %in_12_V_V, i16* %out_12_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu357(i16* %in_13_V_V, i16* %out_13_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu358(i16* %in_14_V_V, i16* %out_14_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu359(i16* %in_15_V_V, i16* %out_15_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [partition_0/src/Relu_1.cpp:36]   --->   Operation 51 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu344(i16* %in_0_V_V, i16* %out_0_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu345(i16* %in_1_V_V, i16* %out_1_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu346(i16* %in_2_V_V, i16* %out_2_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu347(i16* %in_3_V_V, i16* %out_3_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu348(i16* %in_4_V_V, i16* %out_4_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu349(i16* %in_5_V_V, i16* %out_5_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu350(i16* %in_6_V_V, i16* %out_6_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu351(i16* %in_7_V_V, i16* %out_7_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu352(i16* %in_8_V_V, i16* %out_8_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu353(i16* %in_9_V_V, i16* %out_9_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu354(i16* %in_10_V_V, i16* %out_10_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu355(i16* %in_11_V_V, i16* %out_11_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu356(i16* %in_12_V_V, i16* %out_12_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu357(i16* %in_13_V_V, i16* %out_13_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu358(i16* %in_14_V_V, i16* %out_14_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1_relu359(i16* %in_15_V_V, i16* %out_15_V_V)" [partition_0/src/Relu_1.cpp:41]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/Relu_1.cpp:43]   --->   Operation 68 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_11_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_12_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_13_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_14_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_15_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_11_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_12_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_13_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_14_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_15_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specdataflowpipeline_ln36 (specdataflowpipeline) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
call_ln41                 (call                ) [ 000]
ret_ln43                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_4_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_5_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_6_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_7_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_8_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_9_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_10_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_11_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_11_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_12_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_12_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_13_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_13_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_14_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_14_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_15_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_15_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_0_V_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_1_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_2_V_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_3_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_4_V_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_5_V_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_6_V_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_7_V_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_8_V_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_9_V_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_10_V_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_11_V_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_11_V_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_12_V_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_12_V_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_13_V_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_13_V_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="out_14_V_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_14_V_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_15_V_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_15_V_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu344"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu345"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu346"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu347"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu348"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu349"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu350"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu351"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu352"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu353"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu354"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu355"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu356"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu357"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu358"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relu_1_relu359"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="grp_Relu_1_relu344_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_Relu_1_relu345_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_Relu_1_relu346_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_Relu_1_relu347_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_Relu_1_relu348_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_Relu_1_relu349_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_Relu_1_relu350_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_Relu_1_relu351_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_Relu_1_relu352_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="16" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_Relu_1_relu353_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="16" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_Relu_1_relu354_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_Relu_1_relu355_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_Relu_1_relu356_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_Relu_1_relu357_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="16" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_Relu_1_relu358_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="16" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_Relu_1_relu359_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="16" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="70" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="76" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="78" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="80" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="82" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="86" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="88" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="92" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="94" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="62" pin="0"/><net_sink comp="232" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0_V_V | {1 2 }
	Port: out_1_V_V | {1 2 }
	Port: out_2_V_V | {1 2 }
	Port: out_3_V_V | {1 2 }
	Port: out_4_V_V | {1 2 }
	Port: out_5_V_V | {1 2 }
	Port: out_6_V_V | {1 2 }
	Port: out_7_V_V | {1 2 }
	Port: out_8_V_V | {1 2 }
	Port: out_9_V_V | {1 2 }
	Port: out_10_V_V | {1 2 }
	Port: out_11_V_V | {1 2 }
	Port: out_12_V_V | {1 2 }
	Port: out_13_V_V | {1 2 }
	Port: out_14_V_V | {1 2 }
	Port: out_15_V_V | {1 2 }
 - Input state : 
	Port: Relu_1 : in_0_V_V | {1 2 }
	Port: Relu_1 : in_1_V_V | {1 2 }
	Port: Relu_1 : in_2_V_V | {1 2 }
	Port: Relu_1 : in_3_V_V | {1 2 }
	Port: Relu_1 : in_4_V_V | {1 2 }
	Port: Relu_1 : in_5_V_V | {1 2 }
	Port: Relu_1 : in_6_V_V | {1 2 }
	Port: Relu_1 : in_7_V_V | {1 2 }
	Port: Relu_1 : in_8_V_V | {1 2 }
	Port: Relu_1 : in_9_V_V | {1 2 }
	Port: Relu_1 : in_10_V_V | {1 2 }
	Port: Relu_1 : in_11_V_V | {1 2 }
	Port: Relu_1 : in_12_V_V | {1 2 }
	Port: Relu_1 : in_13_V_V | {1 2 }
	Port: Relu_1 : in_14_V_V | {1 2 }
	Port: Relu_1 : in_15_V_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          | grp_Relu_1_relu344_fu_112 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu345_fu_120 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu346_fu_128 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu347_fu_136 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu348_fu_144 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu349_fu_152 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu350_fu_160 |    0    |  10.614 |   1248  |   1392  |
|   call   | grp_Relu_1_relu351_fu_168 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu352_fu_176 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu353_fu_184 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu354_fu_192 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu355_fu_200 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu356_fu_208 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu357_fu_216 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu358_fu_224 |    0    |  10.614 |   1248  |   1392  |
|          | grp_Relu_1_relu359_fu_232 |    0    |  10.614 |   1248  |   1392  |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    0    | 169.824 |  19968  |  22272  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   169  |  19968 |  22272 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   169  |  19968 |  22272 |
+-----------+--------+--------+--------+--------+
