read_verilog ../top.v
synth
splice -wires
dump
