// Library - Design, Cell - eightBitAdder, View - schematic
// LAST TIME SAVED: Mar 25 15:13:19 2022
// NETLIST TIME: Mar 25 15:17:12 2022
`timescale 1ns / 1ns 

module eightBitAdder ( Cout, S, Cin, Clk, X, Y, _Clk );

output  Cout;

input  Cin, Clk, _Clk;

output [7:0]  S;

input [7:0]  X;
input [7:0]  Y;

// Buses in the design

wire  [0:3]  net17;

wire  [0:3]  net19;

wire  [0:3]  net18;


specify 
    specparam CDS_LIBNAME  = "Design";
    specparam CDS_CELLNAME = "eightBitAdder";
    specparam CDS_VIEWNAME = "schematic";
endspecify

