{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 00:40:16 2015 " "Info: Processing started: Wed Mar 25 00:40:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register CRC_FSM:CRC_FSM_inst\|state_reg.RUN register crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\] 330.47 MHz 3.026 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 330.47 MHz between source register \"CRC_FSM:CRC_FSM_inst\|state_reg.RUN\" and destination register \"crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\]\" (period= 3.026 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.795 ns + Longest register register " "Info: + Longest register to register delay is 2.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CRC_FSM:CRC_FSM_inst\|state_reg.RUN 1 REG LCFF_X15_Y25_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 3; REG Node = 'CRC_FSM:CRC_FSM_inst\|state_reg.RUN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.521 ns) 0.891 ns crc32x4r:crc32x4r_inst\|crcreg_clock_enable 2 COMB LCCOMB_X15_Y25_N4 32 " "Info: 2: + IC(0.370 ns) + CELL(0.521 ns) = 0.891 ns; Loc. = LCCOMB_X15_Y25_N4; Fanout = 32; COMB Node = 'crc32x4r:crc32x4r_inst\|crcreg_clock_enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { CRC_FSM:CRC_FSM_inst|state_reg.RUN crc32x4r:crc32x4r_inst|crcreg_clock_enable } "NODE_NAME" } } { "crc32x4r.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/crc32x4r.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.758 ns) 2.795 ns crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\] 3 REG LCFF_X20_Y25_N19 2 " "Info: 3: + IC(1.146 ns) + CELL(0.758 ns) = 2.795 ns; Loc. = LCFF_X20_Y25_N19; Fanout = 2; REG Node = 'crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { crc32x4r:crc32x4r_inst|crcreg_clock_enable crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 45.76 % ) " "Info: Total cell delay = 1.279 ns ( 45.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 54.24 % ) " "Info: Total interconnect delay = 1.516 ns ( 54.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { CRC_FSM:CRC_FSM_inst|state_reg.RUN crc32x4r:crc32x4r_inst|crcreg_clock_enable crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { CRC_FSM:CRC_FSM_inst|state_reg.RUN {} crc32x4r:crc32x4r_inst|crcreg_clock_enable {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] {} } { 0.000ns 0.370ns 1.146ns } { 0.000ns 0.521ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.830 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.830 ns crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\] 3 REG LCFF_X20_Y25_N19 2 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X20_Y25_N19; Fanout = 2; REG Node = 'crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.47 % ) " "Info: Total cell delay = 1.598 ns ( 56.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.53 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { Clk Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { Clk {} Clk~combout {} Clk~clkctrl {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.822 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.822 ns CRC_FSM:CRC_FSM_inst\|state_reg.RUN 3 REG LCFF_X15_Y25_N15 3 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.822 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 3; REG Node = 'CRC_FSM:CRC_FSM_inst\|state_reg.RUN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { Clk~clkctrl CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.63 % ) " "Info: Total cell delay = 1.598 ns ( 56.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 43.37 % ) " "Info: Total interconnect delay = 1.224 ns ( 43.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { Clk Clk~clkctrl CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { Clk {} Clk~combout {} Clk~clkctrl {} CRC_FSM:CRC_FSM_inst|state_reg.RUN {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { Clk Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { Clk {} Clk~combout {} Clk~clkctrl {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { Clk Clk~clkctrl CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { Clk {} Clk~combout {} Clk~clkctrl {} CRC_FSM:CRC_FSM_inst|state_reg.RUN {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { CRC_FSM:CRC_FSM_inst|state_reg.RUN crc32x4r:crc32x4r_inst|crcreg_clock_enable crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { CRC_FSM:CRC_FSM_inst|state_reg.RUN {} crc32x4r:crc32x4r_inst|crcreg_clock_enable {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] {} } { 0.000ns 0.370ns 1.146ns } { 0.000ns 0.521ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { Clk Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { Clk {} Clk~combout {} Clk~clkctrl {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { Clk Clk~clkctrl CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { Clk {} Clk~combout {} Clk~clkctrl {} CRC_FSM:CRC_FSM_inst|state_reg.RUN {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\] data_in_4\[1\] Clk 5.877 ns register " "Info: tsu for register \"crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\]\" (data pin = \"data_in_4\[1\]\", clock pin = \"Clk\") is 5.877 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.745 ns + Longest pin register " "Info: + Longest pin to register delay is 8.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns data_in_4\[1\] 1 PIN PIN_C14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_C14; Fanout = 2; PIN Node = 'data_in_4\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_4[1] } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.322 ns) 7.266 ns crc32x4r:crc32x4r_inst\|ux4\[2\] 2 COMB LCCOMB_X16_Y25_N8 7 " "Info: 2: + IC(6.100 ns) + CELL(0.322 ns) = 7.266 ns; Loc. = LCCOMB_X16_Y25_N8; Fanout = 7; COMB Node = 'crc32x4r:crc32x4r_inst\|ux4\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { data_in_4[1] crc32x4r:crc32x4r_inst|ux4[2] } "NODE_NAME" } } { "crc32x4r.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/crc32x4r.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.521 ns) 8.649 ns crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|_~76 3 COMB LCCOMB_X20_Y25_N18 1 " "Info: 3: + IC(0.862 ns) + CELL(0.521 ns) = 8.649 ns; Loc. = LCCOMB_X20_Y25_N18; Fanout = 1; COMB Node = 'crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|_~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { crc32x4r:crc32x4r_inst|ux4[2] crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~76 } "NODE_NAME" } } { "crcreg32.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 82 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.745 ns crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\] 4 REG LCFF_X20_Y25_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.745 ns; Loc. = LCFF_X20_Y25_N19; Fanout = 2; REG Node = 'crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~76 crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.783 ns ( 20.39 % ) " "Info: Total cell delay = 1.783 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.962 ns ( 79.61 % ) " "Info: Total interconnect delay = 6.962 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.745 ns" { data_in_4[1] crc32x4r:crc32x4r_inst|ux4[2] crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~76 crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.745 ns" { data_in_4[1] {} data_in_4[1]~combout {} crc32x4r:crc32x4r_inst|ux4[2] {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~76 {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] {} } { 0.000ns 0.000ns 6.100ns 0.862ns 0.000ns } { 0.000ns 0.844ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.830 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.830 ns crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\] 3 REG LCFF_X20_Y25_N19 2 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X20_Y25_N19; Fanout = 2; REG Node = 'crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.47 % ) " "Info: Total cell delay = 1.598 ns ( 56.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.53 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { Clk Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { Clk {} Clk~combout {} Clk~clkctrl {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.745 ns" { data_in_4[1] crc32x4r:crc32x4r_inst|ux4[2] crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~76 crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.745 ns" { data_in_4[1] {} data_in_4[1]~combout {} crc32x4r:crc32x4r_inst|ux4[2] {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~76 {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] {} } { 0.000ns 0.000ns 6.100ns 0.862ns 0.000ns } { 0.000ns 0.844ns 0.322ns 0.521ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { Clk Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { Clk {} Clk~combout {} Clk~clkctrl {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk CRC_check_result crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\] 12.113 ns register " "Info: tco from clock \"Clk\" to destination pin \"CRC_check_result\" through register \"crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]\" is 12.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.824 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.824 ns crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\] 3 REG LCFF_X16_Y25_N3 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.824 ns; Loc. = LCFF_X16_Y25_N3; Fanout = 3; REG Node = 'crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.59 % ) " "Info: Total cell delay = 1.598 ns ( 56.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 43.41 % ) " "Info: Total interconnect delay = 1.226 ns ( 43.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk {} Clk~combout {} Clk~clkctrl {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.012 ns + Longest register pin " "Info: + Longest register to pin delay is 9.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\] 1 REG LCFF_X16_Y25_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N3; Fanout = 3; REG Node = 'crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.521 ns) 2.226 ns CRC_FSM:CRC_FSM_inst\|WideOr1~0 2 COMB LCCOMB_X20_Y25_N0 1 " "Info: 2: + IC(1.705 ns) + CELL(0.521 ns) = 2.226 ns; Loc. = LCCOMB_X20_Y25_N0; Fanout = 1; COMB Node = 'CRC_FSM:CRC_FSM_inst\|WideOr1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] CRC_FSM:CRC_FSM_inst|WideOr1~0 } "NODE_NAME" } } { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 2.691 ns CRC_FSM:CRC_FSM_inst\|WideOr1~4 3 COMB LCCOMB_X20_Y25_N24 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.691 ns; Loc. = LCCOMB_X20_Y25_N24; Fanout = 1; COMB Node = 'CRC_FSM:CRC_FSM_inst\|WideOr1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { CRC_FSM:CRC_FSM_inst|WideOr1~0 CRC_FSM:CRC_FSM_inst|WideOr1~4 } "NODE_NAME" } } { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.278 ns) 3.784 ns CRC_FSM:CRC_FSM_inst\|WideOr1 4 COMB LCCOMB_X19_Y25_N10 1 " "Info: 4: + IC(0.815 ns) + CELL(0.278 ns) = 3.784 ns; Loc. = LCCOMB_X19_Y25_N10; Fanout = 1; COMB Node = 'CRC_FSM:CRC_FSM_inst\|WideOr1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { CRC_FSM:CRC_FSM_inst|WideOr1~4 CRC_FSM:CRC_FSM_inst|WideOr1 } "NODE_NAME" } } { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(2.985 ns) 9.012 ns CRC_check_result 5 PIN PIN_D3 0 " "Info: 5: + IC(2.243 ns) + CELL(2.985 ns) = 9.012 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'CRC_check_result'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { CRC_FSM:CRC_FSM_inst|WideOr1 CRC_check_result } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.962 ns ( 43.96 % ) " "Info: Total cell delay = 3.962 ns ( 43.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.050 ns ( 56.04 % ) " "Info: Total interconnect delay = 5.050 ns ( 56.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.012 ns" { crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] CRC_FSM:CRC_FSM_inst|WideOr1~0 CRC_FSM:CRC_FSM_inst|WideOr1~4 CRC_FSM:CRC_FSM_inst|WideOr1 CRC_check_result } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.012 ns" { crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} CRC_FSM:CRC_FSM_inst|WideOr1~0 {} CRC_FSM:CRC_FSM_inst|WideOr1~4 {} CRC_FSM:CRC_FSM_inst|WideOr1 {} CRC_check_result {} } { 0.000ns 1.705ns 0.287ns 0.815ns 2.243ns } { 0.000ns 0.521ns 0.178ns 0.278ns 2.985ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { Clk Clk~clkctrl crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { Clk {} Clk~combout {} Clk~clkctrl {} crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.012 ns" { crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] CRC_FSM:CRC_FSM_inst|WideOr1~0 CRC_FSM:CRC_FSM_inst|WideOr1~4 CRC_FSM:CRC_FSM_inst|WideOr1 CRC_check_result } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.012 ns" { crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} CRC_FSM:CRC_FSM_inst|WideOr1~0 {} CRC_FSM:CRC_FSM_inst|WideOr1~4 {} CRC_FSM:CRC_FSM_inst|WideOr1 {} CRC_check_result {} } { 0.000ns 1.705ns 0.287ns 0.815ns 2.243ns } { 0.000ns 0.521ns 0.178ns 0.278ns 2.985ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CRC_FSM:CRC_FSM_inst\|state_reg.RUN rdv Clk -3.612 ns register " "Info: th for register \"CRC_FSM:CRC_FSM_inst\|state_reg.RUN\" (data pin = \"rdv\", clock pin = \"Clk\") is -3.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.822 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.822 ns CRC_FSM:CRC_FSM_inst\|state_reg.RUN 3 REG LCFF_X15_Y25_N15 3 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.822 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 3; REG Node = 'CRC_FSM:CRC_FSM_inst\|state_reg.RUN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { Clk~clkctrl CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.63 % ) " "Info: Total cell delay = 1.598 ns ( 56.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 43.37 % ) " "Info: Total interconnect delay = 1.224 ns ( 43.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { Clk Clk~clkctrl CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { Clk {} Clk~combout {} Clk~clkctrl {} CRC_FSM:CRC_FSM_inst|state_reg.RUN {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.720 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns rdv 1 PIN PIN_C2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_C2; Fanout = 3; PIN Node = 'rdv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdv } "NODE_NAME" } } { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.592 ns) + CELL(0.178 ns) 6.624 ns CRC_FSM:CRC_FSM_inst\|state_next.RUN~0 2 COMB LCCOMB_X15_Y25_N14 1 " "Info: 2: + IC(5.592 ns) + CELL(0.178 ns) = 6.624 ns; Loc. = LCCOMB_X15_Y25_N14; Fanout = 1; COMB Node = 'CRC_FSM:CRC_FSM_inst\|state_next.RUN~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.770 ns" { rdv CRC_FSM:CRC_FSM_inst|state_next.RUN~0 } "NODE_NAME" } } { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.720 ns CRC_FSM:CRC_FSM_inst\|state_reg.RUN 3 REG LCFF_X15_Y25_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.720 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 3; REG Node = 'CRC_FSM:CRC_FSM_inst\|state_reg.RUN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { CRC_FSM:CRC_FSM_inst|state_next.RUN~0 CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.128 ns ( 16.79 % ) " "Info: Total cell delay = 1.128 ns ( 16.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.592 ns ( 83.21 % ) " "Info: Total interconnect delay = 5.592 ns ( 83.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { rdv CRC_FSM:CRC_FSM_inst|state_next.RUN~0 CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { rdv {} rdv~combout {} CRC_FSM:CRC_FSM_inst|state_next.RUN~0 {} CRC_FSM:CRC_FSM_inst|state_reg.RUN {} } { 0.000ns 0.000ns 5.592ns 0.000ns } { 0.000ns 0.854ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { Clk Clk~clkctrl CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { Clk {} Clk~combout {} Clk~clkctrl {} CRC_FSM:CRC_FSM_inst|state_reg.RUN {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { rdv CRC_FSM:CRC_FSM_inst|state_next.RUN~0 CRC_FSM:CRC_FSM_inst|state_reg.RUN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { rdv {} rdv~combout {} CRC_FSM:CRC_FSM_inst|state_next.RUN~0 {} CRC_FSM:CRC_FSM_inst|state_reg.RUN {} } { 0.000ns 0.000ns 5.592ns 0.000ns } { 0.000ns 0.854ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 00:40:17 2015 " "Info: Processing ended: Wed Mar 25 00:40:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
