Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0 --family="Arria 10" --part=10AX066K3F40E2SG
Info: monitor_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: monitor_jtag_uart_0: "Transforming system: monitor_jtag_uart_0"
Info: monitor_jtag_uart_0: "Naming system components in system: monitor_jtag_uart_0"
Info: monitor_jtag_uart_0: "Processing generation queue"
Info: monitor_jtag_uart_0: "Generating: monitor_jtag_uart_0"
Info: monitor_jtag_uart_0: "Generating: monitor_jtag_uart_0_altera_avalon_jtag_uart_181_mydipia"
Info: jtag_uart_0: Starting RTL generation for module 'monitor_jtag_uart_0_altera_avalon_jtag_uart_181_mydipia'
Info: jtag_uart_0:   Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64/perl/bin/perl -I /software/quartus/qts18.1pro/quartus/linux64/perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/perl_lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/common -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=monitor_jtag_uart_0_altera_avalon_jtag_uart_181_mydipia --dir=/tmp/alt8742_8455501187228505115.dir/0006_jtag_uart_0_gen/ --quartus_dir=/software/quartus/qts18.1pro/quartus --verilog --config=/tmp/alt8742_8455501187228505115.dir/0006_jtag_uart_0_gen//monitor_jtag_uart_0_altera_avalon_jtag_uart_181_mydipia_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8742_8455501187228505115.dir/0006_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'monitor_jtag_uart_0_altera_avalon_jtag_uart_181_mydipia'
Info: monitor_jtag_uart_0: Done "monitor_jtag_uart_0" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0.ip --block-symbol-file --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0 --family="Arria 10" --part=10AX066K3F40E2SG
Info: monitor_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_jtag_uart_0 --family="Arria 10" --part=10AX066K3F40E2SG
Info: monitor_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Skipping generation of monitor_jtag_uart_0: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in monitor_jtag_uart_0. No files generated.
Info: Finished: Generate IP Core Documentation
