Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sum_completo_bit_test_func_synth xil_defaultlib.sum_completo_bit_test -log elaborate.log 
Using 8 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.sum_completo_bit_test in library work located at xsim.dir/work.
