v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 630 350 2280 350 { lab=Vflag}
N 2280 330 2280 350 { lab=Vflag}
N 2080 330 2080 350 { lab=Vflag}
N 1860 330 1860 350 { lab=Vflag}
N 1660 330 1660 350 { lab=Vflag}
N 1460 330 1460 350 { lab=Vflag}
N 1260 330 1260 350 { lab=Vflag}
N 1050 330 1050 350 { lab=Vflag}
N 850 330 850 350 { lab=Vflag}
N 850 -310 850 -290 { lab=#net1}
N 880 -400 910 -400 { lab=#net2}
N 1000 -350 1060 -350 { lab=Qn0}
N 1060 -490 1060 -350 { lab=Qn0}
N 760 -490 1060 -490 { lab=Qn0}
N 760 -490 760 -400 { lab=Qn0}
N 760 -400 790 -400 { lab=Qn0}
N 970 -310 970 -290 { lab=#net3}
N 970 -190 970 -170 { lab=#net1}
N 850 -170 970 -170 { lab=#net1}
N 1250 -400 1280 -400 { lab=#net4}
N 1370 -350 1430 -350 { lab=Qn1}
N 1430 -490 1430 -350 { lab=Qn1}
N 1130 -490 1430 -490 { lab=Qn1}
N 1130 -490 1130 -400 { lab=Qn1}
N 1130 -400 1160 -400 { lab=Qn1}
N 1620 -400 1650 -400 { lab=#net5}
N 1740 -350 1800 -350 { lab=Qn2}
N 1800 -490 1800 -350 { lab=Qn2}
N 1500 -490 1800 -490 { lab=Qn2}
N 1500 -490 1500 -400 { lab=Qn2}
N 1500 -400 1530 -400 { lab=Qn2}
N 1990 -400 2020 -400 { lab=#net6}
N 2110 -350 2170 -350 { lab=Qn3}
N 2170 -490 2170 -350 { lab=Qn3}
N 1870 -490 2170 -490 { lab=Qn3}
N 1870 -490 1870 -400 { lab=Qn3}
N 1870 -400 1900 -400 { lab=Qn3}
N 1340 -310 1340 -170 { lab=Q0}
N 1060 -170 1340 -170 { lab=Q0}
N 1220 -210 1220 -170 { lab=Q0}
N 1710 -310 1710 -170 { lab=Q1}
N 1430 -170 1710 -170 { lab=Q1}
N 1590 -210 1590 -170 { lab=Q1}
N 2080 -310 2080 -170 { lab=Q2}
N 1800 -170 2080 -170 { lab=Q2}
N 1960 -210 1960 -170 { lab=Q2}
N 900 -510 900 -400 { lab=#net2}
N 1260 -510 1260 -400 { lab=#net4}
N 1620 -510 1620 -400 { lab=#net5}
N 1990 -510 1990 -400 { lab=#net6}
N 850 -190 850 -170 { lab=#net1}
N 850 -290 850 -190 { lab=#net1}
N 2360 -400 2390 -400 { lab=#net7}
N 2480 -350 2540 -350 { lab=Qn4}
N 2540 -490 2540 -350 { lab=Qn4}
N 2240 -490 2540 -490 { lab=Qn4}
N 2240 -490 2240 -400 { lab=Qn4}
N 2240 -400 2270 -400 { lab=Qn4}
N 2450 -310 2450 -170 { lab=Q3}
N 2170 -170 2450 -170 { lab=Q3}
N 2330 -210 2330 -170 { lab=Q3}
N 2360 -510 2360 -400 { lab=#net7}
N 2730 -400 2760 -400 { lab=#net8}
N 2850 -350 2910 -350 { lab=Qn5}
N 2910 -490 2910 -350 { lab=Qn5}
N 2610 -490 2910 -490 { lab=Qn5}
N 2610 -490 2610 -400 { lab=Qn5}
N 2610 -400 2640 -400 { lab=Qn5}
N 3100 -400 3130 -400 { lab=#net9}
N 3220 -350 3280 -350 { lab=Qn6}
N 3280 -490 3280 -350 { lab=Qn6}
N 2980 -490 3280 -490 { lab=Qn6}
N 2980 -490 2980 -400 { lab=Qn6}
N 2980 -400 3010 -400 { lab=Qn6}
N 3470 -400 3500 -400 { lab=#net10}
N 3590 -350 3650 -350 { lab=Qn7}
N 3650 -490 3650 -350 { lab=Qn7}
N 3350 -490 3650 -490 { lab=Qn7}
N 3350 -490 3350 -400 { lab=Qn7}
N 3350 -400 3380 -400 { lab=Qn7}
N 2820 -310 2820 -170 { lab=Q4}
N 2540 -170 2820 -170 { lab=Q4}
N 2700 -210 2700 -170 { lab=Q4}
N 3190 -310 3190 -170 { lab=Q5}
N 2910 -170 3190 -170 { lab=Q5}
N 3070 -210 3070 -170 { lab=Q5}
N 3560 -310 3560 -170 { lab=Q6}
N 3280 -170 3560 -170 { lab=Q6}
N 3440 -210 3440 -170 { lab=Q6}
N 2740 -510 2740 -400 { lab=#net8}
N 3100 -510 3100 -400 { lab=#net9}
N 3470 -510 3470 -400 { lab=#net10}
N 3830 -400 3860 -400 { lab=#net11}
N 3950 -350 4010 -350 { lab=Qn8}
N 4010 -490 4010 -350 { lab=Qn8}
N 3710 -490 4010 -490 { lab=Qn8}
N 3710 -490 3710 -400 { lab=Qn8}
N 3710 -400 3740 -400 { lab=Qn8}
N 3920 -310 3920 -170 { lab=Q7}
N 3640 -170 3920 -170 { lab=Q7}
N 3800 -210 3800 -170 { lab=Q7}
N 3830 -510 3830 -400 { lab=#net11}
N 620 -190 620 -150 { lab=#net12}
N 750 -190 750 -150 { lab=#net1}
N 580 -220 590 -220 { lab=#net13}
N 580 -220 580 -120 { lab=#net13}
N 580 -120 590 -120 { lab=#net13}
N 710 -220 720 -220 { lab=#net12}
N 710 -220 710 -120 { lab=#net12}
N 710 -120 720 -120 { lab=#net12}
N 620 -170 710 -170 { lab=#net12}
N 750 -170 850 -170 { lab=#net1}
N 540 -170 580 -170 { lab=#net13}
C {devices/lab_pin.sym} 470 -160 0 0 {name=l10 sig_type=std_logic lab=CLK}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/and2.sym} 440 -170 0 0 {name=X6}
C {madvlsi/vdd.sym} 500 -200 0 0 {name=l62 lab=VDD}
C {madvlsi/gnd.sym} 500 -140 0 0 {name=l63 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 740 270 0 0 {name=X33}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 940 270 0 0 {name=X34}
C {devices/lab_pin.sym} 630 350 0 0 {name=l64 sig_type=std_logic lab=Vflag}
C {devices/lab_pin.sym} 790 240 0 0 {name=l69 sig_type=std_logic lab=Q0}
C {devices/lab_pin.sym} 990 240 0 0 {name=l70 sig_type=std_logic lab=Q1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1150 270 0 0 {name=X47}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1350 270 0 0 {name=X48}
C {devices/lab_pin.sym} 1200 240 0 0 {name=l92 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} 1400 240 0 0 {name=l93 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1550 270 0 0 {name=X49}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1750 270 0 0 {name=X50}
C {devices/lab_pin.sym} 1600 240 0 0 {name=l94 sig_type=std_logic lab=Q4}
C {devices/lab_pin.sym} 1800 240 0 0 {name=l95 sig_type=std_logic lab=Q5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1970 270 0 0 {name=X51}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2170 270 0 0 {name=X52}
C {devices/lab_pin.sym} 2020 240 0 0 {name=l96 sig_type=std_logic lab=Q6}
C {devices/lab_pin.sym} 2220 240 0 0 {name=l97 sig_type=std_logic lab=Q7}
C {devices/lab_pin.sym} 880 240 2 0 {name=l98 sig_type=std_logic lab=Qout0}
C {devices/lab_pin.sym} 1080 240 2 0 {name=l99 sig_type=std_logic lab=Qout1}
C {devices/lab_pin.sym} 1290 240 2 0 {name=l100 sig_type=std_logic lab=Qout2}
C {devices/lab_pin.sym} 1490 240 2 0 {name=l101 sig_type=std_logic lab=Qout3}
C {devices/lab_pin.sym} 1690 240 2 0 {name=l102 sig_type=std_logic lab=Qout4}
C {devices/lab_pin.sym} 1890 240 2 0 {name=l103 sig_type=std_logic lab=Qout5}
C {devices/lab_pin.sym} 2110 240 2 0 {name=l104 sig_type=std_logic lab=Qout6}
C {devices/lab_pin.sym} 2310 240 2 0 {name=l105 sig_type=std_logic lab=Qout7}
C {devices/lab_pin.sym} 900 -610 1 0 {name=l85 sig_type=std_logic lab=Q0}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 740 -370 0 0 {name=X43}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 860 -370 0 0 {name=X44}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 970 -230 3 0 {name=X45 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 930 -230 3 0 {name=l87 lab=VDD}
C {madvlsi/gnd.sym} 1010 -230 3 0 {name=l88 lab=GND}
C {devices/lab_pin.sym} 1260 -610 1 0 {name=l89 sig_type=std_logic lab=Q1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1110 -370 0 0 {name=X46}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1230 -370 0 0 {name=X53}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1220 -250 3 0 {name=X54 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1180 -250 3 0 {name=l90 lab=VDD}
C {madvlsi/gnd.sym} 1260 -250 3 0 {name=l91 lab=GND}
C {devices/lab_pin.sym} 1060 -350 2 0 {name=l106 sig_type=std_logic lab=Qn0}
C {devices/lab_pin.sym} 1430 -350 2 0 {name=l107 sig_type=std_logic lab=Qn1}
C {devices/lab_pin.sym} 1620 -610 1 0 {name=l108 sig_type=std_logic lab=Q2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1480 -370 0 0 {name=X55}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1600 -370 0 0 {name=X56}
C {devices/lab_pin.sym} 1800 -350 2 0 {name=l109 sig_type=std_logic lab=Qn2}
C {devices/lab_pin.sym} 1990 -610 1 0 {name=l110 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1850 -370 0 0 {name=X57}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1970 -370 0 0 {name=X58}
C {devices/lab_pin.sym} 2170 -350 2 0 {name=l111 sig_type=std_logic lab=Qn3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1590 -250 3 0 {name=X61 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1550 -250 3 0 {name=l114 lab=VDD}
C {madvlsi/gnd.sym} 1630 -250 3 0 {name=l115 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1960 -250 3 0 {name=X62 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1920 -250 3 0 {name=l116 lab=VDD}
C {madvlsi/gnd.sym} 2000 -250 3 0 {name=l117 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 900 -550 3 0 {name=X64 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 860 -550 3 0 {name=l120 lab=VDD}
C {madvlsi/gnd.sym} 940 -550 3 0 {name=l121 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1260 -550 3 0 {name=X65 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1220 -550 3 0 {name=l122 lab=VDD}
C {madvlsi/gnd.sym} 1300 -550 3 0 {name=l123 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1620 -550 3 0 {name=X66 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1580 -550 3 0 {name=l124 lab=VDD}
C {madvlsi/gnd.sym} 1660 -550 3 0 {name=l125 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1990 -550 3 0 {name=X67 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1950 -550 3 0 {name=l126 lab=VDD}
C {madvlsi/gnd.sym} 2030 -550 3 0 {name=l127 lab=GND}
C {devices/lab_pin.sym} 1060 -170 0 0 {name=l129 sig_type=std_logic lab=Q0}
C {devices/lab_pin.sym} 1430 -170 0 0 {name=l130 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} 1800 -170 0 0 {name=l131 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} 2170 -170 0 0 {name=l132 sig_type=std_logic lab=Q3}
C {devices/lab_pin.sym} 790 -370 0 0 {name=l139 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 790 -340 0 0 {name=l140 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 910 -340 0 0 {name=l141 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 910 -370 0 0 {name=l142 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 1160 -370 0 0 {name=l143 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 1160 -340 0 0 {name=l144 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 1530 -370 0 0 {name=l145 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 1530 -340 0 0 {name=l146 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 1900 -370 0 0 {name=l147 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 1900 -340 0 0 {name=l148 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 1280 -340 0 0 {name=l151 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 1280 -370 0 0 {name=l152 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 1650 -340 0 0 {name=l153 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 1650 -370 0 0 {name=l154 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 2020 -340 0 0 {name=l155 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 2020 -370 0 0 {name=l156 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 2360 -610 1 0 {name=l11 sig_type=std_logic lab=Q4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2220 -370 0 0 {name=X4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2340 -370 0 0 {name=X5}
C {devices/lab_pin.sym} 2540 -350 2 0 {name=l15 sig_type=std_logic lab=Qn4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2330 -250 3 0 {name=X7 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2290 -250 3 0 {name=l16 lab=VDD}
C {madvlsi/gnd.sym} 2370 -250 3 0 {name=l17 lab=GND}
C {devices/lab_pin.sym} 2170 -170 0 0 {name=l18 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2360 -550 3 0 {name=X8 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2320 -550 3 0 {name=l19 lab=VDD}
C {madvlsi/gnd.sym} 2400 -550 3 0 {name=l20 lab=GND}
C {devices/lab_pin.sym} 2270 -370 0 0 {name=l21 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 2270 -340 0 0 {name=l24 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 2390 -340 0 0 {name=l27 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 2390 -370 0 0 {name=l28 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 2740 -610 1 0 {name=l29 sig_type=std_logic lab=Q5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2590 -370 0 0 {name=X9}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2710 -370 0 0 {name=X10}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2700 -250 3 0 {name=X11 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2660 -250 3 0 {name=l30 lab=VDD}
C {madvlsi/gnd.sym} 2740 -250 3 0 {name=l31 lab=GND}
C {devices/lab_pin.sym} 2910 -350 2 0 {name=l32 sig_type=std_logic lab=Qn5}
C {devices/lab_pin.sym} 3100 -610 1 0 {name=l33 sig_type=std_logic lab=Q6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2960 -370 0 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3080 -370 0 0 {name=X13}
C {devices/lab_pin.sym} 3280 -350 2 0 {name=l34 sig_type=std_logic lab=Qn6}
C {devices/lab_pin.sym} 3470 -610 1 0 {name=l35 sig_type=std_logic lab=Q7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3330 -370 0 0 {name=X14}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3450 -370 0 0 {name=X15}
C {devices/lab_pin.sym} 3650 -350 2 0 {name=l36 sig_type=std_logic lab=Qn7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3070 -250 3 0 {name=X18 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3030 -250 3 0 {name=l39 lab=VDD}
C {madvlsi/gnd.sym} 3110 -250 3 0 {name=l40 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3440 -250 3 0 {name=X19 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3400 -250 3 0 {name=l41 lab=VDD}
C {madvlsi/gnd.sym} 3480 -250 3 0 {name=l42 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2740 -550 3 0 {name=X21 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2700 -550 3 0 {name=l45 lab=VDD}
C {madvlsi/gnd.sym} 2780 -550 3 0 {name=l46 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3100 -550 3 0 {name=X22 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3060 -550 3 0 {name=l47 lab=VDD}
C {madvlsi/gnd.sym} 3140 -550 3 0 {name=l48 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3470 -550 3 0 {name=X23 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3430 -550 3 0 {name=l49 lab=VDD}
C {madvlsi/gnd.sym} 3510 -550 3 0 {name=l50 lab=GND}
C {devices/lab_pin.sym} 2540 -170 0 0 {name=l51 sig_type=std_logic lab=Q4}
C {devices/lab_pin.sym} 2910 -170 0 0 {name=l52 sig_type=std_logic lab=Q5}
C {devices/lab_pin.sym} 3280 -170 0 0 {name=l53 sig_type=std_logic lab=Q6}
C {devices/lab_pin.sym} 2640 -370 0 0 {name=l57 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 2640 -340 0 0 {name=l58 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 3010 -370 0 0 {name=l59 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 3010 -340 0 0 {name=l60 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 3380 -370 0 0 {name=l61 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 3380 -340 0 0 {name=l65 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 2760 -340 0 0 {name=l68 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 2760 -370 0 0 {name=l71 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 3130 -340 0 0 {name=l72 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 3130 -370 0 0 {name=l73 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 3500 -340 0 0 {name=l74 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 3500 -370 0 0 {name=l75 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 3830 -610 1 0 {name=l37 sig_type=std_logic lab=Q8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3690 -370 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3810 -370 0 0 {name=X17}
C {devices/lab_pin.sym} 4010 -350 2 0 {name=l38 sig_type=std_logic lab=Qn8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3800 -250 3 0 {name=X20 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3760 -250 3 0 {name=l43 lab=VDD}
C {madvlsi/gnd.sym} 3840 -250 3 0 {name=l44 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3830 -550 3 0 {name=X24 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3790 -550 3 0 {name=l54 lab=VDD}
C {madvlsi/gnd.sym} 3870 -550 3 0 {name=l55 lab=GND}
C {devices/lab_pin.sym} 3640 -170 0 0 {name=l56 sig_type=std_logic lab=Q7}
C {devices/lab_pin.sym} 3740 -370 0 0 {name=l66 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 3740 -340 0 0 {name=l67 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 3860 -340 0 0 {name=l76 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 3860 -370 0 0 {name=l77 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 790 270 0 0 {name=l78 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 790 300 0 0 {name=l79 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 990 270 0 0 {name=l80 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 990 300 0 0 {name=l81 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 1200 270 0 0 {name=l82 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 1200 300 0 0 {name=l83 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 1400 270 0 0 {name=l84 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 1400 300 0 0 {name=l86 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 1600 270 0 0 {name=l128 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 1600 300 0 0 {name=l159 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 1800 270 0 0 {name=l160 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 1800 300 0 0 {name=l161 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 2020 270 0 0 {name=l162 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 2020 300 0 0 {name=l163 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 2220 270 0 0 {name=l164 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 2220 300 0 0 {name=l165 sig_type=std_logic lab=C}
C {madvlsi/pmos3.sym} 620 -220 0 0 {name=M25
L=0.15
W=2
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 620 -250 0 0 {name=l14 lab=VDD}
C {madvlsi/nmos3.sym} 620 -120 0 0 {name=M26
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 620 -90 0 0 {name=l1 lab=GND}
C {madvlsi/pmos3.sym} 750 -220 0 0 {name=M27
L=0.15
W=12
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 750 -250 0 0 {name=l2 lab=VDD}
C {madvlsi/nmos3.sym} 750 -120 0 0 {name=M28
L=0.15
W=6
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 750 -90 0 0 {name=l3 lab=GND}
