Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot input_tb_func_synth xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.timer__parameterized2
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer__parameterized1
Compiling module xil_defaultlib.timer__parameterized0
Compiling module xil_defaultlib.timer_0
Compiling module xil_defaultlib.FSM
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.StatusTransition
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_func_synth
