<annotationInfo>
<annotationInfo>
<item  id="15" filename="conv.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="17" filename="conv.cpp" linenumber="8" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="22" filename="conv.cpp" linenumber="34" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_11_fu_459_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="23" filename="conv.cpp" linenumber="11" name="zext_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln11_fu_467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="27" filename="conv.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="29" filename="conv.cpp" linenumber="11" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="33" filename="conv.cpp" linenumber="34" name="zext_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_fu_483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="34" filename="conv.cpp" linenumber="34" name="add_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln34_fu_487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="35" filename="conv.cpp" linenumber="34" name="zext_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_1_fu_492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="36" filename="conv.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="37" filename="conv.cpp" linenumber="34" name="p_shl_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl_cast_fu_500_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="38" filename="conv.cpp" linenumber="34" name="sub_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln34_fu_508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="39" filename="conv.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_2_fu_514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="41" filename="conv.cpp" linenumber="34" name="add_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln34_1_fu_519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="42" filename="conv.cpp" linenumber="34" name="zext_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_3_fu_525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="44" filename="conv.cpp" linenumber="34" name="add_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln34_2_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="45" filename="conv.cpp" linenumber="34" name="zext_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln34_4_fu_536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="52" filename="conv.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_fu_541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="54" filename="conv.cpp" linenumber="18" name="add_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="59" filename="conv.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="60" filename="conv.cpp" linenumber="26" name="tmp_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_17_fu_557_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="61" filename="conv.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="62" filename="conv.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="63" filename="conv.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="64" filename="conv.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="69" filename="conv.cpp" linenumber="21" name="icmp_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_fu_585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="71" filename="conv.cpp" linenumber="21" name="add_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_fu_591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="76" filename="conv.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="77" filename="conv.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_6_fu_601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="78" filename="conv.cpp" linenumber="26" name="shl_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="79" filename="conv.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="80" filename="conv.cpp" linenumber="26" name="tmp_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_19_fu_618_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="81" filename="conv.cpp" linenumber="24" name="zext_ln24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln24_fu_627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="86" filename="conv.cpp" linenumber="24" name="icmp_ln24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="88" filename="conv.cpp" linenumber="24" name="add_ln24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="92" filename="conv.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_11_fu_643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="93" filename="conv.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="94" filename="conv.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_12_fu_652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="96" filename="conv.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="97" filename="conv.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_13_fu_662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="101" filename="conv.cpp" linenumber="26" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="102" filename="conv.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="111" filename="conv.cpp" linenumber="30" name="w_sum_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="112" filename="conv.cpp" linenumber="33" name="bitcast_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_fu_667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="113" filename="conv.cpp" linenumber="33" name="tmp_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_2_fu_671_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="114" filename="conv.cpp" linenumber="33" name="trunc_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_fu_681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="115" filename="conv.cpp" linenumber="33" name="icmp_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_fu_685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="116" filename="conv.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_1_fu_691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="117" filename="conv.cpp" linenumber="33" name="or_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_fu_697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="118" filename="conv.cpp" linenumber="33" name="tmp_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_g8j_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="119" filename="conv.cpp" linenumber="33" name="and_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="120" filename="conv.cpp" linenumber="33" name="select_ln33" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_fu_709_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="128" filename="conv.cpp" linenumber="18" name="icmp_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_1_fu_718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="130" filename="conv.cpp" linenumber="18" name="add_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_1_fu_724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="135" filename="conv.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="136" filename="conv.cpp" linenumber="26" name="tmp_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_18_fu_734_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="137" filename="conv.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="138" filename="conv.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="139" filename="conv.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="140" filename="conv.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="145" filename="conv.cpp" linenumber="21" name="icmp_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_1_fu_762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="147" filename="conv.cpp" linenumber="21" name="add_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_1_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="152" filename="conv.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_10_fu_774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="153" filename="conv.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="154" filename="conv.cpp" linenumber="26" name="shl_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_1_fu_783_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="155" filename="conv.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="156" filename="conv.cpp" linenumber="26" name="tmp_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_21_fu_795_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="157" filename="conv.cpp" linenumber="24" name="zext_ln24_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln24_1_fu_804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="162" filename="conv.cpp" linenumber="24" name="icmp_ln24_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_1_fu_808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="164" filename="conv.cpp" linenumber="24" name="add_ln24_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_1_fu_814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="168" filename="conv.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_15_fu_820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="169" filename="conv.cpp" linenumber="26" name="add_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_11_fu_824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="170" filename="conv.cpp" linenumber="26" name="zext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_16_fu_829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="172" filename="conv.cpp" linenumber="26" name="add_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_12_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="173" filename="conv.cpp" linenumber="26" name="zext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_17_fu_839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="177" filename="conv.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="178" filename="conv.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="187" filename="conv.cpp" linenumber="30" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="188" filename="conv.cpp" linenumber="33" name="bitcast_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_1_fu_844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="189" filename="conv.cpp" linenumber="33" name="tmp_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_13_fu_848_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="190" filename="conv.cpp" linenumber="33" name="trunc_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_1_fu_858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="191" filename="conv.cpp" linenumber="33" name="icmp_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_2_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="192" filename="conv.cpp" linenumber="33" name="icmp_ln33_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_3_fu_868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="193" filename="conv.cpp" linenumber="33" name="or_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_1_fu_874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="194" filename="conv.cpp" linenumber="33" name="tmp_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_g8j_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="195" filename="conv.cpp" linenumber="33" name="and_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_1_fu_880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="196" filename="conv.cpp" linenumber="33" name="select_ln33_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_1_fu_886_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="204" filename="conv.cpp" linenumber="18" name="icmp_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_2_fu_895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="206" filename="conv.cpp" linenumber="18" name="add_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_2_fu_901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="211" filename="conv.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_7_fu_907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="212" filename="conv.cpp" linenumber="26" name="tmp_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_20_fu_911_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="213" filename="conv.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_8_fu_919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="214" filename="conv.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="215" filename="conv.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_9_fu_929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="216" filename="conv.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="221" filename="conv.cpp" linenumber="21" name="icmp_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_2_fu_939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="223" filename="conv.cpp" linenumber="21" name="add_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_2_fu_945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="228" filename="conv.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_14_fu_951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="229" filename="conv.cpp" linenumber="26" name="add_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_10_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="230" filename="conv.cpp" linenumber="26" name="shl_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_2_fu_960_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="231" filename="conv.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_5_fu_966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="232" filename="conv.cpp" linenumber="26" name="tmp_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_22_fu_972_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="233" filename="conv.cpp" linenumber="24" name="zext_ln24_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln24_2_fu_981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="238" filename="conv.cpp" linenumber="24" name="icmp_ln24_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_2_fu_985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="240" filename="conv.cpp" linenumber="24" name="add_ln24_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_2_fu_991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="244" filename="conv.cpp" linenumber="26" name="zext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_18_fu_997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="245" filename="conv.cpp" linenumber="26" name="add_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_13_fu_1001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="246" filename="conv.cpp" linenumber="26" name="zext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_19_fu_1006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="248" filename="conv.cpp" linenumber="26" name="add_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_14_fu_1011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="249" filename="conv.cpp" linenumber="26" name="zext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_20_fu_1016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="253" filename="conv.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_fYi_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="254" filename="conv.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="263" filename="conv.cpp" linenumber="30" name="w_sum_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_eOg_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="264" filename="conv.cpp" linenumber="33" name="bitcast_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln33_2_fu_1021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="265" filename="conv.cpp" linenumber="33" name="tmp_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_15_fu_1025_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="266" filename="conv.cpp" linenumber="33" name="trunc_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln33_2_fu_1035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="267" filename="conv.cpp" linenumber="33" name="icmp_ln33_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_4_fu_1039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="268" filename="conv.cpp" linenumber="33" name="icmp_ln33_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln33_5_fu_1045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="269" filename="conv.cpp" linenumber="33" name="or_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln33_2_fu_1051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="270" filename="conv.cpp" linenumber="33" name="tmp_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_g8j_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="271" filename="conv.cpp" linenumber="33" name="and_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln33_2_fu_1057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<item  id="272" filename="conv.cpp" linenumber="33" name="select_ln33_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln33_2_fu_1063_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini"><\/item>
<\/annotationInfo>
</annotationInfo>
