Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 15 16:34:18 2021
| Host         : PetrBigPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_pinout
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.980        0.000                      0                 5434        0.121        0.000                      0                 5434        2.845        0.000                       0                   444  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                            ------------         ----------      --------------
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                {0.000 5.000}        10.000          100.000         
  ClkMandelxCO_clk_mandelbrot                                                    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_mandelbrot                                                        {0.000 5.000}        10.000          100.000         
VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI  {0.000 5.000}        10.000          100.000         
  ClkHdmixCO_clk_vga_hdmi_800x600                                                {0.000 2.500}        5.000           200.000         
  ClkVgaxCO_clk_vga_hdmi_800x600                                                 {0.000 12.500}       25.000          40.000          
  clkfbout_clk_vga_hdmi_800x600                                                  {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                                                                                                                                                                  3.000        0.000                       0                     1  
  ClkMandelxCO_clk_mandelbrot                                                          0.980        0.000                      0                 3350        0.141        0.000                      0                 3350        4.500        0.000                       0                   186  
  clkfbout_clk_mandelbrot                                                                                                                                                                                                          7.845        0.000                       0                     3  
VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixCO_clk_vga_hdmi_800x600                                                                                                                                                                                                  2.845        0.000                       0                    10  
  ClkVgaxCO_clk_vga_hdmi_800x600                                                       5.220        0.000                      0                 2084        0.121        0.000                      0                 2084       12.000        0.000                       0                   238  
  clkfbout_clk_vga_hdmi_800x600                                                                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                        7.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
  To Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkMandelxCO_clk_mandelbrot
  To Clock:  ClkMandelxCO_clk_mandelbrot

Setup :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.HCountIntxD_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 0.456ns (5.355%)  route 8.060ns (94.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 11.757 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.629     1.629    clka
    SLICE_X82Y118        FDCE                                         r  FpgaUserCDxB.HCountIntxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDCE (Prop_fdce_C_Q)         0.456     2.085 r  FpgaUserCDxB.HCountIntxD_reg[4]/Q
                         net (fo=181, routed)         8.060    10.145    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.757    11.757    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.765    
                         clock uncertainty           -0.074    11.691    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.125    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 0.456ns (5.457%)  route 7.900ns (94.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 12.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.622     1.622    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        7.900     9.978    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         2.019    12.019    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    12.027    
                         clock uncertainty           -0.074    11.953    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    11.216    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.456ns (5.485%)  route 7.858ns (94.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 12.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.622     1.622    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        7.858     9.936    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         2.019    12.019    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    12.027    
                         clock uncertainty           -0.074    11.953    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    11.216    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.HCountIntxD_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.456ns (5.576%)  route 7.722ns (94.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 11.756 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.629     1.629    clka
    SLICE_X82Y118        FDCE                                         r  FpgaUserCDxB.HCountIntxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDCE (Prop_fdce_C_Q)         0.456     2.085 r  FpgaUserCDxB.HCountIntxD_reg[4]/Q
                         net (fo=181, routed)         7.722     9.807    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y11         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.756    11.756    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.764    
                         clock uncertainty           -0.074    11.690    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.124    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 0.456ns (5.525%)  route 7.797ns (94.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 12.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.622     1.622    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        7.797     9.875    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         2.019    12.019    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    12.027    
                         clock uncertainty           -0.074    11.953    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    11.216    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 0.456ns (5.525%)  route 7.797ns (94.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 12.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.622     1.622    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        7.797     9.875    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         2.019    12.019    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    12.027    
                         clock uncertainty           -0.074    11.953    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    11.216    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 0.456ns (5.533%)  route 7.785ns (94.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 12.029 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.622     1.622    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        7.785     9.864    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         2.029    12.029    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    12.037    
                         clock uncertainty           -0.074    11.963    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    11.226    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 0.456ns (5.548%)  route 7.763ns (94.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 12.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.622     1.622    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        7.763     9.841    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         2.019    12.019    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    12.027    
                         clock uncertainty           -0.074    11.953    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    11.216    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 0.456ns (5.747%)  route 7.479ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns = ( 11.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.622     1.622    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        7.479     9.558    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X5Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.742    11.742    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.750    
                         clock uncertainty           -0.074    11.676    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    10.939    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 0.456ns (5.753%)  route 7.470ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.622     1.622    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.456     2.078 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        7.470     9.548    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X5Y15         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         1.735    11.735    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.743    
                         clock uncertainty           -0.074    11.669    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    10.932    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  1.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.755%)  route 0.386ns (73.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.553     0.553    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]/Q
                         net (fo=300, routed)         0.386     1.080    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X4Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.877     0.877    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.939    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.VCountIntxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.568     0.568    clka
    SLICE_X75Y118        FDCE                                         r  FpgaUserCDxB.VCountIntxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y118        FDCE (Prop_fdce_C_Q)         0.141     0.709 r  FpgaUserCDxB.VCountIntxD_reg[0]/Q
                         net (fo=159, routed)         0.271     0.980    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X4Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.877     0.877    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.826    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.VCountIntxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.980%)  route 0.268ns (62.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.567     0.567    clka
    SLICE_X76Y117        FDCE                                         r  FpgaUserCDxB.VCountIntxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y117        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  FpgaUserCDxB.VCountIntxD_reg[1]/Q
                         net (fo=159, routed)         0.268     0.998    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.877     0.877    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.622    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.805    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.869%)  route 0.450ns (76.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.553     0.553    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        0.450     1.143    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X4Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.879     0.879    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.941    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.178%)  route 0.467ns (76.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.553     0.553    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        0.467     1.161    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X4Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.879     0.879    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.941    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.716%)  route 0.480ns (77.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.553     0.553    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]/Q
                         net (fo=300, routed)         0.480     1.173    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X4Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.877     0.877    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     0.939    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.520%)  route 0.485ns (77.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.553     0.553    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[23]/Q
                         net (fo=300, routed)         0.485     1.179    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X4Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.881     0.881    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.647    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.943    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.VCountIntxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.201%)  route 0.377ns (72.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.568     0.568    clka
    SLICE_X75Y118        FDCE                                         r  FpgaUserCDxB.VCountIntxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y118        FDCE (Prop_fdce_C_Q)         0.141     0.709 r  FpgaUserCDxB.VCountIntxD_reg[0]/Q
                         net (fo=159, routed)         0.377     1.086    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X4Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.881     0.881    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.647    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.830    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.652%)  route 0.510ns (78.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.553     0.553    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X82Y123        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1050, routed)        0.510     1.204    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X4Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.879     0.879    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.941    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.VCountIntxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.201%)  route 0.377ns (72.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.568     0.568    clka
    SLICE_X75Y118        FDCE                                         r  FpgaUserCDxB.VCountIntxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y118        FDCE (Prop_fdce_C_Q)         0.141     0.709 r  FpgaUserCDxB.VCountIntxD_reg[0]/Q
                         net (fo=159, routed)         0.377     1.086    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X4Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=184, routed)         0.871     0.871    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.820    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkMandelxCO_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y31     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y29     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y24     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y18     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[142].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y28     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y117    FpgaUserCDxB.HCountIntxD_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y120    FpgaUserCDxB.HCountIntxD_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y120    FpgaUserCDxB.HCountIntxD_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y120    FpgaUserCDxB.HCountIntxD_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y121    FpgaUserCDxB.HCountIntxD_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y121    FpgaUserCDxB.HCountIntxD_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y121    FpgaUserCDxB.HCountIntxD_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y117    FpgaUserCDxB.HCountIntxD_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y117    FpgaUserCDxB.HCountIntxD_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y120    FpgaUserCDxB.HCountIntxD_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y117    FpgaUserCDxB.HCountIntxD_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y117    FpgaUserCDxB.HCountIntxD_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y120    FpgaUserCDxB.HCountIntxD_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y120    FpgaUserCDxB.HCountIntxD_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y120    FpgaUserCDxB.HCountIntxD_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y121    FpgaUserCDxB.HCountIntxD_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y121    FpgaUserCDxB.HCountIntxD_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y121    FpgaUserCDxB.HCountIntxD_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y121    FpgaUserCDxB.HCountIntxD_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y121    FpgaUserCDxB.HCountIntxD_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mandelbrot
  To Clock:  clkfbout_clk_mandelbrot

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    FpgaUserCDxB.ClkMandelbrotxI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
  To Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixCO_clk_vga_hdmi_800x600
  To Clock:  ClkHdmixCO_clk_vga_hdmi_800x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixCO_clk_vga_hdmi_800x600
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxCO_clk_vga_hdmi_800x600
  To Clock:  ClkVgaxCO_clk_vga_hdmi_800x600

Setup :            0  Failing Endpoints,  Worst Slack        5.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        19.255ns  (logic 0.642ns (3.334%)  route 18.613ns (96.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 26.680 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.669     1.669    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y133       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDCE (Prop_fdce_C_Q)         0.518     2.187 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/Q
                         net (fo=156, routed)        17.922    20.109    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X23Y149        LUT5 (Prop_lut5_I2_O)        0.124    20.233 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__95/O
                         net (fo=1, routed)           0.692    20.925    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X1Y31         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.680    26.680    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005    26.675    
                         clock uncertainty           -0.087    26.588    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    26.145    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.145    
                         arrival time                         -20.925    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 0.642ns (3.346%)  route 18.545ns (96.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 26.681 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.669     1.669    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y133       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDCE (Prop_fdce_C_Q)         0.518     2.187 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/Q
                         net (fo=156, routed)        18.204    20.391    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X23Y152        LUT5 (Prop_lut5_I1_O)        0.124    20.515 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__90/O
                         net (fo=1, routed)           0.341    20.857    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X1Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.681    26.681    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005    26.676    
                         clock uncertainty           -0.087    26.589    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    26.146    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.146    
                         arrival time                         -20.857    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        18.869ns  (logic 0.637ns (3.376%)  route 18.232ns (96.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 26.690 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.669     1.669    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y133       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDCE (Prop_fdce_C_Q)         0.518     2.187 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/Q
                         net (fo=156, routed)        17.414    19.601    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X23Y145        LUT5 (Prop_lut5_I3_O)        0.119    19.720 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__83/O
                         net (fo=1, routed)           0.819    20.539    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/enb_array[60]
    RAMB36_X1Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.690    26.690    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    26.693    
                         clock uncertainty           -0.087    26.606    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    25.955    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.955    
                         arrival time                         -20.539    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        18.929ns  (logic 0.642ns (3.392%)  route 18.287ns (96.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 26.685 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.669     1.669    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y133       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDCE (Prop_fdce_C_Q)         0.518     2.187 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/Q
                         net (fo=156, routed)        17.945    20.132    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y152         LUT5 (Prop_lut5_I3_O)        0.124    20.256 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__84/O
                         net (fo=1, routed)           0.343    20.599    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/enb_array[61]
    RAMB36_X0Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.685    26.685    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005    26.680    
                         clock uncertainty           -0.087    26.593    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    26.150    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.150    
                         arrival time                         -20.599    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        18.892ns  (logic 0.642ns (3.398%)  route 18.250ns (96.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 26.690 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.669     1.669    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y133       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDCE (Prop_fdce_C_Q)         0.518     2.187 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/Q
                         net (fo=156, routed)        17.760    19.947    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y137         LUT5 (Prop_lut5_I0_O)        0.124    20.071 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__108/O
                         net (fo=1, routed)           0.490    20.561    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/enb_array[51]
    RAMB36_X0Y27         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.690    26.690    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y27         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    26.693    
                         clock uncertainty           -0.087    26.606    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    26.163    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.163    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        18.769ns  (logic 0.606ns (3.229%)  route 18.163ns (96.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 27.029 - 25.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.666     1.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X103Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y131       FDCE (Prop_fdce_C_Q)         0.456     2.122 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=156, routed)        17.081    19.203    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X11Y42         LUT5 (Prop_lut5_I0_O)        0.150    19.353 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.082    20.436    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[2]
    RAMB36_X1Y7          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         2.029    27.029    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    27.032    
                         clock uncertainty           -0.087    26.945    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    26.300    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.300    
                         arrival time                         -20.436    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 0.642ns (3.454%)  route 17.945ns (96.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 26.694 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.669     1.669    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y133       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDCE (Prop_fdce_C_Q)         0.518     2.187 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/Q
                         net (fo=156, routed)        17.454    19.642    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y142         LUT5 (Prop_lut5_I3_O)        0.124    19.766 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.490    20.256    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/enb_array[52]
    RAMB36_X0Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.694    26.694    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    26.697    
                         clock uncertainty           -0.087    26.610    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    26.167    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -20.256    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        18.910ns  (logic 0.580ns (3.067%)  route 18.330ns (96.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 27.026 - 25.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.666     1.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X103Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y131       FDCE (Prop_fdce_C_Q)         0.456     2.122 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=156, routed)        17.390    19.513    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.124    19.637 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.940    20.577    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[11]
    RAMB36_X0Y6          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         2.026    27.026    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    27.029    
                         clock uncertainty           -0.087    26.942    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    26.499    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.499    
                         arrival time                         -20.577    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        18.550ns  (logic 0.642ns (3.461%)  route 17.908ns (96.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 26.691 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.669     1.669    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y133       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDCE (Prop_fdce_C_Q)         0.518     2.187 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/Q
                         net (fo=156, routed)        17.414    19.601    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X23Y145        LUT5 (Prop_lut5_I0_O)        0.124    19.725 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__107/O
                         net (fo=1, routed)           0.494    20.219    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/enb_array[50]
    RAMB36_X1Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.691    26.691    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    26.694    
                         clock uncertainty           -0.087    26.607    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    26.164    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.164    
                         arrival time                         -20.219    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        18.217ns  (logic 0.606ns (3.326%)  route 17.611ns (96.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 26.860 - 25.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.666     1.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X103Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y131       FDCE (Prop_fdce_C_Q)         0.456     2.122 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=156, routed)        16.968    19.090    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y54          LUT5 (Prop_lut5_I1_O)        0.150    19.240 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.644    19.884    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X0Y11         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         1.860    26.860    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    26.863    
                         clock uncertainty           -0.087    26.776    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    26.129    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.129    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.224%)  route 0.218ns (60.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.580     0.580    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X103Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDCE (Prop_fdce_C_Q)         0.141     0.721 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=156, routed)         0.218     0.939    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.889     0.889    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.635    
    RAMB36_X6Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.818    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.292%)  route 0.324ns (69.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.580     0.580    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X103Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDCE (Prop_fdce_C_Q)         0.141     0.721 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=156, routed)         0.324     1.045    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y27         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.893     0.893    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y27         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.639    
    RAMB36_X6Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.822    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.292%)  route 0.324ns (69.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.580     0.580    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X103Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDCE (Prop_fdce_C_Q)         0.141     0.721 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=156, routed)         0.324     1.045    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y25         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.883     0.883    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y25         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.629    
    RAMB36_X6Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.812    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.223%)  route 0.315ns (65.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.579     0.579    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.164     0.743 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=155, routed)         0.315     1.058    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X6Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.889     0.889    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.635    
    RAMB36_X6Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.818    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.407%)  route 0.206ns (52.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.616     0.616    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X149Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y135       FDRE (Prop_fdre_C_Q)         0.141     0.757 f  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/Q
                         net (fo=4, routed)           0.206     0.963    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg_n_0_[1]
    SLICE_X150Y135       LUT5 (Prop_lut5_I4_O)        0.045     1.008 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.008    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_2__1_n_0
    SLICE_X150Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.887     0.887    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X150Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.256     0.631    
    SLICE_X150Y135       FDRE (Hold_fdre_C_D)         0.121     0.752    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.287%)  route 0.207ns (52.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.616     0.616    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X149Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y135       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/Q
                         net (fo=4, routed)           0.207     0.964    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg_n_0_[1]
    SLICE_X150Y135       LUT5 (Prop_lut5_I1_O)        0.045     1.009 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.009    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[2]_i_1__1_n_0
    SLICE_X150Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.887     0.887    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X150Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.256     0.631    
    SLICE_X150Y135       FDRE (Hold_fdre_C_D)         0.120     0.751    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.617     0.617    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X154Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y134       FDRE (Prop_fdre_C_Q)         0.164     0.781 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=4, routed)           0.186     0.967    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X154Y134       LUT5 (Prop_lut5_I1_O)        0.043     1.010 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.010    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[1]_i_1__0_n_0
    SLICE_X154Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.887     0.887    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X154Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/C
                         clock pessimism             -0.270     0.617    
    SLICE_X154Y134       FDRE (Hold_fdre_C_D)         0.131     0.748    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.617     0.617    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X154Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y134       FDRE (Prop_fdre_C_Q)         0.164     0.781 f  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=4, routed)           0.186     0.967    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X154Y134       LUT6 (Prop_lut6_I1_O)        0.045     1.012 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.012    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0_n_0
    SLICE_X154Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.887     0.887    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X154Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.270     0.617    
    SLICE_X154Y134       FDRE (Hold_fdre_C_D)         0.121     0.738    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.617     0.617    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X154Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y134       FDRE (Prop_fdre_C_Q)         0.164     0.781 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=4, routed)           0.186     0.967    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X154Y134       LUT4 (Prop_lut4_I3_O)        0.045     1.012 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[0]_i_1/O
                         net (fo=1, routed)           0.000     1.012    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[0]_i_1_n_0
    SLICE_X154Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.887     0.887    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X154Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                         clock pessimism             -0.270     0.617    
    SLICE_X154Y134       FDRE (Hold_fdre_C_D)         0.120     0.737    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.584     0.584    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X109Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDCE (Prop_fdce_C_Q)         0.141     0.725 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/Q
                         net (fo=5, routed)           0.180     0.905    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[0]
    SLICE_X109Y131       LUT1 (Prop_lut1_I0_O)        0.045     0.950 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[0]_i_1/O
                         net (fo=1, routed)           0.000     0.950    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[0]
    SLICE_X109Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=236, routed)         0.853     0.853    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X109Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                         clock pessimism             -0.269     0.584    
    SLICE_X109Y131       FDCE (Hold_fdce_C_D)         0.091     0.675    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxCO_clk_vga_hdmi_800x600
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y12     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y31     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y29     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y24     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y18     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[142].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y17     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y18     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y20     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y23     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y28     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X150Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X149Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X150Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X150Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X154Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X154Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X154Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X154Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X154Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X154Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X150Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X150Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X149Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X149Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X150Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X150Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X150Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X150Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X154Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X154Y135   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_800x600
  To Clock:  clkfbout_clk_vga_hdmi_800x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_800x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxCI }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  FpgaUserCDxB.BUFGClkSysToClkMandelxI/I
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/I



