{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "23", "@year": "2021", "@timestamp": "2021-07-23T07:23:32.000032-04:00", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2014", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": {"$": "University of Aveiro/IEETA"}, "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Hamming weight counters and comparators based on embedded DSP blocks for implementation in FPGA", "abstracts": "This paper is dedicated to the design, implementation and evaluation of fast FPGA-based circuits that compute Hamming weights for binary vectors and compare the results with fixed thresholds and variable bounds. It is shown that digital signal processing (DSP) slices that are widely available in contemporary FPGAs may be used efficiently and they frequently provide the fastest and least resource consuming solutions. A thorough analysis and comparison of these with the best known alternatives both in hardware and in software is presented. The results are supported by numerous experiments in recent prototyping boards. A fully synthesizable hardware description language (VHDL) specification for one of the proposed core components is given that is ready to be synthesized, implemented, tested and compared in any FPGA that contains embedded DSP48E1 slices (or alternatively DSP48A1 slices from previous generations). Finally, the results of comparisons are provided that include discussions of designs in an ARM processor combined with reconfigurable logic for very long vectors.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Digital signal processing slice", "@xml:lang": "eng"}, {"$": "Field-programmable gate array", "@xml:lang": "eng"}, {"$": "Hamming weight comparator", "@xml:lang": "eng"}, {"$": "Hamming weight counter", "@xml:lang": "eng"}, {"$": "Hardware accelerator", "@xml:lang": "eng"}, {"$": "On-chip architecture", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Adv. Elec. Comp. Eng.", "website": {"ce:e-address": {"$": "http://www.aece.ro/displaypdf.php?year=2014&number=2&article=11", "@type": "email"}}, "@country": "rou", "translated-sourcetitle": {"$": "Advances in Electrical and Computer Engineering", "@xml:lang": "eng"}, "issn": [{"$": "18447600", "@type": "electronic"}, {"$": "15827445", "@type": "print"}], "volisspag": {"voliss": {"@volume": "14", "@issue": "2"}, "pagerange": {"@first": "63", "@last": "68"}}, "@type": "j", "publicationyear": {"@first": "2014"}, "publisher": {"affiliation": {"address-part": "Universitati 13", "postal-code": "720229", "@country": "rou", "city": "Suceava"}, "publishername": "University of Suceava"}, "sourcetitle": "Advances in Electrical and Computer Engineering", "@srcid": "18000156702", "publicationdate": {"year": "2014", "date-text": "2014"}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1700"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2014 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "SNCPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "10", "@year": "2014", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "373236280", "@idtype": "PUI"}, {"$": "351304657", "@idtype": "CAR-ID"}, {"$": "2014047678", "@idtype": "SNCPX"}, {"$": "84901843912", "@idtype": "SCP"}, {"$": "84901843912", "@idtype": "SGR"}], "ce:doi": "10.4316/AECE.2014.02011"}}, "tail": {"bibliography": {"@refcount": "32", "reference": [{"ref-fulltext": "B. Parhami, \"Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters,\" IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 2, 2009, pp. 167-171.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems II: Express Briefs"}}, {"ref-fulltext": "V. Pedroni, \"Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations,\" in Proc. IEEE Int. Symp. on Circuits and Systems, vol. 2, Canada, 2004, pp. 585-588.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2"}, "pagerange": {"@first": "585", "@last": "588"}}, "ref-text": "in, Canada", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "Proc. IEEE Int. Symp. on Circuits and Systems"}}, {"ref-fulltext": "K. Chen, \"Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions,\" IEEE Transactions on Circuits and Systems, vol. 36, no. 6, 1989, pp. 785-794.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1989"}, "ref-title": {"ref-titletext": "Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions"}, "refd-itemidlist": {"itemid": {"$": "84939764389", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "36", "@issue": "6"}, "pagerange": {"@first": "785", "@last": "794"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen K."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems"}}, {"ref-fulltext": "P.D. Wendt, E.J. Coyle, and N.C. Gallagher, \"Stack filters,\" IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 34, no. 4, 1986, pp. 898-908.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1986"}, "ref-title": {"ref-titletext": "Stack filters"}, "refd-itemidlist": {"itemid": {"$": "84939706148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "4"}, "pagerange": {"@first": "898", "@last": "908"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.D.", "@_fa": "true", "ce:surname": "Wendt", "ce:indexed-name": "Wendt P.D."}, {"@seq": "2", "ce:initials": "E.J.", "@_fa": "true", "ce:surname": "Coyle", "ce:indexed-name": "Coyle E.J."}, {"@seq": "3", "ce:initials": "N.C.", "@_fa": "true", "ce:surname": "Gallagher", "ce:indexed-name": "Gallagher N.C."}]}, "ref-sourcetitle": "IEEE Transactions on Acoustics, Speech and Signal Processing"}}, {"ref-fulltext": "M. Storace and T. Poggi, \"Digital architectures realizing piecewiselinear multivariate functions: two FPGA implementations,\" Int. Journal of Circuit Theory and Applications, vol. 39, no. 1, 2011, pp. 1-15.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Digital architectures realizing piecewiselinear multivariate functions: two FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "78651499977", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Storace", "ce:indexed-name": "Storace M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Poggi", "ce:indexed-name": "Poggi T."}]}, "ref-sourcetitle": "Int. Journal of Circuit Theory and Applications"}}, {"ref-fulltext": "K. Asada, S. Kumatsu, and M. Ikeda, \"Associative memory with minimum Hamming distance detector and its application to bus data encoding,\" in Proc. IEEE Asia-Pacific Application-Specific Integrated Circuits Conf., Korea, 1999, pp. 16-18.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Associative memory with minimum Hamming distance detector and its application to bus data encoding"}, "refd-itemidlist": {"itemid": {"$": "34249044219", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "16", "@last": "18"}}, "ref-text": "in, Korea", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Asada", "ce:indexed-name": "Asada K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kumatsu", "ce:indexed-name": "Kumatsu S."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ikeda", "ce:indexed-name": "Ikeda M."}]}, "ref-sourcetitle": "Proc. IEEE Asia-Pacific Application-Specific Integrated Circuits Conf."}}, {"ref-fulltext": "C. Barral, J.S. Coron, and D. Naccache, \"Externalized fingerprint matching,\" in Proc. Int. Conf. on Biometric Authentication, Hong Kong, 2004, pp. 309-315.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Externalized fingerprint matching"}, "refd-itemidlist": {"itemid": {"$": "34249093015", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "309", "@last": "315"}}, "ref-text": "in, Hong Kong", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Barral", "ce:indexed-name": "Barral C."}, {"@seq": "2", "ce:initials": "J.S.", "@_fa": "true", "ce:surname": "Coron", "ce:indexed-name": "Coron J.S."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Naccache", "ce:indexed-name": "Naccache D."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Biometric Authentication"}}, {"ref-fulltext": "A. Zakrevskij, Y. Pottosin, and L. Cheremisiniva, Combinatorial Algorithms of Discrete Mathematics, TUT Press, 2008.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Combinatorial Algorithms of Discrete Mathematics"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"A Software/reconfigurable hardware SAT solver,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 4, 2004, pp. 408-419.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A Software/reconfigurable hardware SAT solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming, vol. 3: Sorting and Searching, Addison-Wesley, 2011.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "The Art of Computer Programming"}, "refd-itemidlist": {"itemid": {"$": "0003352252", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "Sorting and Searching, Addison-Wesley"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Digital Hamming weight and distance analyzers for binary vectors and matrices,\" Int. Journal of Innovative Computing, Information and Control, vol. 9, no. 12, 2013, pp. 4825-4849.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital Hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Int. Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers,\" in Proc. 45th ACM/IEEE Design Automation Conf., USA, 2008, pp. 780-785.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-text": "in, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conf."}}, {"ref-fulltext": "D. Cullina, A.A. Kulkarni, and N. Kiyavash, \"A coloring approach to constructing deletion correcting codes from constant weight subgraphs,\" in Proc. of IEEE Int. Symp. on Information Theory, UK, 2012.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "A coloring approach to constructing deletion correcting codes from constant weight subgraphs"}, "refd-itemidlist": {"itemid": {"$": "84867566853", "@idtype": "SGR"}}, "ref-text": "in, UK", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Cullina", "ce:indexed-name": "Cullina D."}, {"@seq": "2", "ce:initials": "A.A.", "@_fa": "true", "ce:surname": "Kulkarni", "ce:indexed-name": "Kulkarni A.A."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Kiyavash", "ce:indexed-name": "Kiyavash N."}]}, "ref-sourcetitle": "Proc. of IEEE Int. Symp. on Information Theory"}}, {"ref-fulltext": "Intel, Corp., Intel\u00ae SSE4 Programming Reference, 2007. [Online]. Available: http://home.ustc.edu.cn/~shengjie/REFERENCE/ sse4_instruction_set.pdf", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-website": {"ce:e-address": {"$": "http://home.ustc.edu.cn/~shengjie/REFERENCE/sse4_instruction_set.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901837504", "@idtype": "SGR"}}, "ref-text": "Intel, Corp., Intel\u00ae SSE4 Programming Reference, [Online]. Available"}}, {"ref-fulltext": "ARM, Ltd., NEON\u2122 Version: 1.0 Programmer's Guide, 2013. [Online]. Available: http://infocenter.arm.com/help/index.jsp?topic=/ com.arm.doc.den0018a/index.html", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0018a/index.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901823429", "@idtype": "SGR"}}, "ref-text": "ARM, Ltd., NEON\u2122 Version: 1.0 Programmer's Guide, Online]. Available"}}, {"ref-fulltext": "Dalke Scientific Software, LLC, Faster population counts, 2011. [Online]. Available: http://dalkescientific.com/writings/diary/archive/ 2011/11/02/faster_popcount_update.html", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://dalkescientific.com/writings/diary/archive/2011/11/02/faster_popcount_update.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901849883", "@idtype": "SGR"}}, "ref-text": "Dalke Scientific Software, LLC, Faster population counts, [Online]. Available"}}, {"ref-fulltext": "R. Ramanarayanan, S. Mathew, V. Erraguntla, R. Krishnamurthy, and S. Gueron, \"A 2.1GHz 6.5mW 64-bit Unified PopCount/BitScan Datapath Unit for 65nm,\" in Proc. 21st Int. Conf. on VLSI Design, India, 2008.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A 2.1GHz 6.5mW 64-bit Unified PopCount/BitScan Datapath Unit for 65nm"}, "refd-itemidlist": {"itemid": {"$": "84901834686", "@idtype": "SGR"}}, "ref-text": "in, India", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Ramanarayanan", "ce:indexed-name": "Ramanarayanan R."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Mathew", "ce:indexed-name": "Mathew S."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Erraguntla", "ce:indexed-name": "Erraguntla V."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Krishnamurthy", "ce:indexed-name": "Krishnamurthy R."}, {"@seq": "5", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Gueron", "ce:indexed-name": "Gueron S."}]}, "ref-sourcetitle": "Proc. 21st Int. Conf. on VLSI Design"}}, {"ref-fulltext": "L. Field, T. Barnie, J. Blundy, R.A. Brooker, D. Keir, E. Lewi, and K. Saunders, \"Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale,\" Bulletin of Volcanology, vol. 74, no. 10, 2012, pp. 2251-2271.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale"}, "refd-itemidlist": {"itemid": {"$": "84867495138", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "74", "@issue": "10"}, "pagerange": {"@first": "2251", "@last": "2271"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Field", "ce:indexed-name": "Field L."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Barnie", "ce:indexed-name": "Barnie T."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Blundy", "ce:indexed-name": "Blundy J."}, {"@seq": "4", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Brooker", "ce:indexed-name": "Brooker R.A."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Keir", "ce:indexed-name": "Keir D."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Lewi", "ce:indexed-name": "Lewi E."}, {"@seq": "7", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Saunders", "ce:indexed-name": "Saunders K."}]}, "ref-sourcetitle": "Bulletin of Volcanology"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Fast Regular Circuits for Networkbased Parallel Data Processing,\" Advances in Electrical and Computer Engineering, vol. 13, no. 4, 2013, pp. 47-50.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast Regular Circuits for Networkbased Parallel Data Processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "Digilent, Inc., Nexys4\u2122 FPGA board reference manual, 2013. [Online]. Available: http://www.digilentinc.com/Data/Products/ NEXYS4/Nexys4_RM_VB1_Final_3.pdf", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com/Data/Products/NEXYS4/Nexys4_RM_VB1_Final_3.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901854899", "@idtype": "SGR"}}, "ref-text": "Digilent, Inc., Nexys4\u2122 FPGA board reference manual, [Online]. Available"}}, {"ref-fulltext": "Xilinx, Inc., 7 Series DSP48E1 Slice User Guide, 2013. [Online]. Available: http://www.xilinx.com/support/documentation/ user_guides/ug479_7Series_DSP48E1.pdf", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901848811", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., 7 Series DSP48E1 Slice User Guide, [Online]. Available"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and implementation of counting networks,\" Computing, 2013. [Online]. Available: doi: 10.1007/s00607-013-0360-y", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-text": "[Online]. Available,doi:10.1007/s00607-013-0360-y", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Parallel Processing in FPGA-based Digital Circuits and Systems, TUT Press, 2013.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Parallel Processing in FPGA-based Digital Circuits and Systems"}, "refd-itemidlist": {"itemid": {"$": "84885611286", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}}}, {"ref-fulltext": "S.J. Piestrak, \"Efficient Hamming weight comparators of binary vectors,\" Electronic Letters, vol. 43, no. 11, 2007, pp. 611-612.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "V.A. Pedroni, \"Compact fixed-threshold and two-vector Hamming comparators,\" Electronic Letters, vol. 39, no. 24, 2003, pp. 1705-1706.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Compact fixed-threshold and two-vector Hamming comparators"}, "refd-itemidlist": {"itemid": {"$": "0345134654", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "24"}, "pagerange": {"@first": "1705", "@last": "1706"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V.A."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Sorting Networks on FPGAs,\" The Int. Journal on Very Large Data Bases, vol. 21, no. 1, 2012, pp. 1-23.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting Networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The Int. Journal on Very Large Data Bases"}}, {"ref-fulltext": "Avnet, Inc., ZedBoard (Zynq\u2122 Evaluation and Development) Hardware User's Guide, 2013. [Online]. Available: http://www.zedboard.org/sites/default/files/documentations/ZedBoard _HW_UG_v1_9.pdf", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v1_9.pdf", "@type": "email"}}, "ref-title": {"ref-titletext": "Avnet, Inc., ZedBoard (Zynq\u2122 Evaluation and Development) Hardware User's Guide"}, "refd-itemidlist": {"itemid": {"$": "84901834523", "@idtype": "SGR"}}, "ref-text": "[Online]. Available:"}}, {"ref-fulltext": "Digilent, Inc., ZyBo Reference Manual, 2014. [Online]. Available: http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@type": "email"}}, "ref-title": {"ref-titletext": "Digilent, Inc., ZyBo Reference Manual"}, "refd-itemidlist": {"itemid": {"$": "84901851247", "@idtype": "SGR"}}, "ref-text": "[Online]. Available"}}, {"ref-fulltext": "M. Sadri, C. Weis, N. Wehn, and L. Benini, \"Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ,\" in Proc. 10th FPGAworld Conf., Copenhagen and Stockholm, 2013.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "in", "@type": "email"}}, "ref-title": {"ref-titletext": "Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Wehn", "ce:indexed-name": "Wehn N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "Proc. 10th FPGAworld Conf., Copenhagen and Stockholm"}}, {"ref-fulltext": "Digilent, Inc., PmodKYPD\u2122 Reference Manual, 2011. [Online]. Available: http://digilentinc.com/Products/Detail.cfm?NavPath=2,401,940&Prod =PMODKYPD", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://digilentinc.com/Products/Detail.cfm?NavPath=2,401,940&Prod=PMODKYPD", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901837769", "@idtype": "SGR"}}, "ref-text": "Digilent, Inc., PmodKYPD\u2122 Reference Manual, [Online]. Available"}}, {"ref-fulltext": "S.E. Anderson, Counting bits set, in parallel. [Online]. Available: http://graphics.stanford.edu/~seander/bithacks.html", "@id": "31", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://graphics.stanford.edu/~seander/bithacks.html", "@type": "email"}}, "ref-title": {"ref-titletext": "Counting bits set, in parallel"}, "refd-itemidlist": {"itemid": {"$": "84901841271", "@idtype": "SGR"}}, "ref-text": "[Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.E.", "@_fa": "true", "ce:surname": "Anderson", "ce:indexed-name": "Anderson S.E."}]}}}, {"ref-fulltext": "Xilinx, Inc., OS and Libraries Document Collection, 2010. [Online]. Available: http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_3/oslib_rm.pdf", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_3/oslib_rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84901818983", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., OS and Libraries Document Collection, [Online]. Available"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "eid": "2-s2.0-84901843912", "dc:description": "This paper is dedicated to the design, implementation and evaluation of fast FPGA-based circuits that compute Hamming weights for binary vectors and compare the results with fixed thresholds and variable bounds. It is shown that digital signal processing (DSP) slices that are widely available in contemporary FPGAs may be used efficiently and they frequently provide the fastest and least resource consuming solutions. A thorough analysis and comparison of these with the best known alternatives both in hardware and in software is presented. The results are supported by numerous experiments in recent prototyping boards. A fully synthesizable hardware description language (VHDL) specification for one of the proposed core components is given that is ready to be synthesized, implemented, tested and compared in any FPGA that contains embedded DSP48E1 slices (or alternatively DSP48A1 slices from previous generations). Finally, the results of comparisons are provided that include discussions of designs in an ARM processor combined with reconfigurable logic for very long vectors.", "prism:coverDate": "2014-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84901843912", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84901843912"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84901843912&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84901843912&origin=inward"}], "source-id": "18000156702", "citedby-count": "6", "prism:volume": "14", "subtype": "ar", "dc:title": "Hamming weight counters and comparators based on embedded DSP blocks for implementation in FPGA", "openaccess": "1", "prism:issn": "18447600 15827445", "prism:issueIdentifier": "2", "subtypeDescription": "Article", "prism:publicationName": "Advances in Electrical and Computer Engineering", "prism:pageRange": "63-68", "prism:endingPage": "68", "openaccessFlag": "true", "prism:doi": "10.4316/AECE.2014.02011", "prism:startingPage": "63", "dc:identifier": "SCOPUS_ID:84901843912", "dc:publisher": "University of SuceavaUniversitati 13Suceava720229"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Digital signal processing slice"}, {"@_fa": "true", "$": "Field-programmable gate array"}, {"@_fa": "true", "$": "Hamming weight comparator"}, {"@_fa": "true", "$": "Hamming weight counter"}, {"@_fa": "true", "$": "Hardware accelerator"}, {"@_fa": "true", "$": "On-chip architecture"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}