
TFG_VersionUnificada.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cb0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  08008e50  08008e50  00009e50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093a4  080093a4  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080093a4  080093a4  0000a3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093ac  080093ac  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093ac  080093ac  0000a3ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093b0  080093b0  0000a3b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080093b4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006bc  200001d4  08009588  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000890  08009588  0000b890  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d592  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002633  00000000  00000000  00018796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  0001add0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000092e  00000000  00000000  0001b9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017868  00000000  00000000  0001c2ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001071f  00000000  00000000  00033b36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a9d2  00000000  00000000  00044255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cec27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041ec  00000000  00000000  000cec6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000d2e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008e38 	.word	0x08008e38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08008e38 	.word	0x08008e38

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <ESP_Init>:

#define wifi_uart &huart6


void ESP_Init (char *SSID, char *PASSWD, char *STAIP)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b098      	sub	sp, #96	@ 0x60
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
	char data[80];

	Ringbuf_init();
 8000f90:	f000 f866 	bl	8001060 <Ringbuf_init>

	Uart_sendstring("AT+RST\r\n");
 8000f94:	482b      	ldr	r0, [pc, #172]	@ (8001044 <ESP_Init+0xc0>)
 8000f96:	f000 f94d 	bl	8001234 <Uart_sendstring>
	HAL_Delay(2000);
 8000f9a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f9e:	f001 fb37 	bl	8002610 <HAL_Delay>

	/********* AT **********/
	//Uart_flush();
	Uart_sendstring("AT\r\n");
 8000fa2:	4829      	ldr	r0, [pc, #164]	@ (8001048 <ESP_Init+0xc4>)
 8000fa4:	f000 f946 	bl	8001234 <Uart_sendstring>
	while(!(Wait_for("OK\r\n")));
 8000fa8:	bf00      	nop
 8000faa:	4828      	ldr	r0, [pc, #160]	@ (800104c <ESP_Init+0xc8>)
 8000fac:	f000 f998 	bl	80012e0 <Wait_for>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d0f9      	beq.n	8000faa <ESP_Init+0x26>


	/********* AT+CWMODE=1 **********/
	Uart_flush();
 8000fb6:	f000 f953 	bl	8001260 <Uart_flush>
	Uart_sendstring("AT+CWMODE=1\r\n");
 8000fba:	4825      	ldr	r0, [pc, #148]	@ (8001050 <ESP_Init+0xcc>)
 8000fbc:	f000 f93a 	bl	8001234 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 8000fc0:	bf00      	nop
 8000fc2:	4822      	ldr	r0, [pc, #136]	@ (800104c <ESP_Init+0xc8>)
 8000fc4:	f000 f98c 	bl	80012e0 <Wait_for>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d0f9      	beq.n	8000fc2 <ESP_Init+0x3e>

	/* Set Static IP Address */
	/********* AT+CWSTAIP=IPADDRESS **********/
	Uart_flush();
 8000fce:	f000 f947 	bl	8001260 <Uart_flush>
	sprintf (data, "AT+CIPSTA=\"%s\"\r\n", STAIP);
 8000fd2:	f107 0310 	add.w	r3, r7, #16
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	491e      	ldr	r1, [pc, #120]	@ (8001054 <ESP_Init+0xd0>)
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f005 fdfa 	bl	8006bd4 <siprintf>
	Uart_sendstring(data);
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 f925 	bl	8001234 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 8000fea:	bf00      	nop
 8000fec:	4817      	ldr	r0, [pc, #92]	@ (800104c <ESP_Init+0xc8>)
 8000fee:	f000 f977 	bl	80012e0 <Wait_for>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d0f9      	beq.n	8000fec <ESP_Init+0x68>

	/********* AT+CWJAP="SSID","PASSWD" **********/
	Uart_flush();
 8000ff8:	f000 f932 	bl	8001260 <Uart_flush>
	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 8000ffc:	f107 0010 	add.w	r0, r7, #16
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	4914      	ldr	r1, [pc, #80]	@ (8001058 <ESP_Init+0xd4>)
 8001006:	f005 fde5 	bl	8006bd4 <siprintf>
	Uart_sendstring(data);
 800100a:	f107 0310 	add.w	r3, r7, #16
 800100e:	4618      	mov	r0, r3
 8001010:	f000 f910 	bl	8001234 <Uart_sendstring>
//	while (!(Wait_for("OK\r\n")));

	// Escuchar mltiples posibles respuestas
//	while (!(Wait_for("WIFI CONNECTED")));
//	while (!(Wait_for("WIFI GOT IP")));
	while (!(Wait_for("OK\r\n")));
 8001014:	bf00      	nop
 8001016:	480d      	ldr	r0, [pc, #52]	@ (800104c <ESP_Init+0xc8>)
 8001018:	f000 f962 	bl	80012e0 <Wait_for>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d0f9      	beq.n	8001016 <ESP_Init+0x92>



	  Uart_flush();
 8001022:	f000 f91d 	bl	8001260 <Uart_flush>
	  Uart_sendstring("AT+CWJAP?\r\n");
 8001026:	480d      	ldr	r0, [pc, #52]	@ (800105c <ESP_Init+0xd8>)
 8001028:	f000 f904 	bl	8001234 <Uart_sendstring>
	  while (!(Wait_for("OK\r\n")));
 800102c:	bf00      	nop
 800102e:	4807      	ldr	r0, [pc, #28]	@ (800104c <ESP_Init+0xc8>)
 8001030:	f000 f956 	bl	80012e0 <Wait_for>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d0f9      	beq.n	800102e <ESP_Init+0xaa>

}
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	3760      	adds	r7, #96	@ 0x60
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	08008e50 	.word	0x08008e50
 8001048:	08008e5c 	.word	0x08008e5c
 800104c:	08008e64 	.word	0x08008e64
 8001050:	08008e6c 	.word	0x08008e6c
 8001054:	08008e7c 	.word	0x08008e7c
 8001058:	08008e90 	.word	0x08008e90
 800105c:	08008ea8 	.word	0x08008ea8

08001060 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8001064:	4b1d      	ldr	r3, [pc, #116]	@ (80010dc <Ringbuf_init+0x7c>)
 8001066:	4a1e      	ldr	r2, [pc, #120]	@ (80010e0 <Ringbuf_init+0x80>)
 8001068:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 800106a:	4b1e      	ldr	r3, [pc, #120]	@ (80010e4 <Ringbuf_init+0x84>)
 800106c:	4a1e      	ldr	r2, [pc, #120]	@ (80010e8 <Ringbuf_init+0x88>)
 800106e:	601a      	str	r2, [r3, #0]


  // Inicializa los buffers a cero
  memset(_rx_buffer->buffer, 0, UART_BUFFER_SIZE);
 8001070:	4b1a      	ldr	r3, [pc, #104]	@ (80010dc <Ringbuf_init+0x7c>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f005 fea4 	bl	8006dc8 <memset>
  memset(_tx_buffer->buffer, 0, UART_BUFFER_SIZE);
 8001080:	4b18      	ldr	r3, [pc, #96]	@ (80010e4 <Ringbuf_init+0x84>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f005 fe9c 	bl	8006dc8 <memset>
  _rx_buffer->head = 0;
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <Ringbuf_init+0x7c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2200      	movs	r2, #0
 8001096:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
  _rx_buffer->tail = 0;
 800109a:	4b10      	ldr	r3, [pc, #64]	@ (80010dc <Ringbuf_init+0x7c>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2200      	movs	r2, #0
 80010a0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
  _tx_buffer->head = 0;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <Ringbuf_init+0x84>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2200      	movs	r2, #0
 80010aa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
  _tx_buffer->tail = 0;
 80010ae:	4b0d      	ldr	r3, [pc, #52]	@ (80010e4 <Ringbuf_init+0x84>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2200      	movs	r2, #0
 80010b4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 80010b8:	4b0c      	ldr	r3, [pc, #48]	@ (80010ec <Ringbuf_init+0x8c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	695a      	ldr	r2, [r3, #20]
 80010be:	4b0b      	ldr	r3, [pc, #44]	@ (80010ec <Ringbuf_init+0x8c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f042 0201 	orr.w	r2, r2, #1
 80010c6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 80010c8:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <Ringbuf_init+0x8c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68da      	ldr	r2, [r3, #12]
 80010ce:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <Ringbuf_init+0x8c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f042 0220 	orr.w	r2, r2, #32
 80010d6:	60da      	str	r2, [r3, #12]
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000600 	.word	0x20000600
 80010e0:	200001f0 	.word	0x200001f0
 80010e4:	20000604 	.word	0x20000604
 80010e8:	200003f8 	.word	0x200003f8
 80010ec:	200006b0 	.word	0x200006b0

080010f0 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	6039      	str	r1, [r7, #0]
 80010fa:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001102:	3301      	adds	r3, #1
 8001104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001108:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	429a      	cmp	r2, r3
 8001114:	d009      	beq.n	800112a <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800111c:	683a      	ldr	r2, [r7, #0]
 800111e:	79f9      	ldrb	r1, [r7, #7]
 8001120:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8001122:	68fa      	ldr	r2, [r7, #12]
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
  }
}
 800112a:	bf00      	nop
 800112c:	3714      	adds	r7, #20
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
	...

08001138 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 800113e:	4b13      	ldr	r3, [pc, #76]	@ (800118c <Uart_read+0x54>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <Uart_read+0x54>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800114e:	429a      	cmp	r2, r3
 8001150:	d102      	bne.n	8001158 <Uart_read+0x20>
  {
    return -1;
 8001152:	f04f 33ff 	mov.w	r3, #4294967295
 8001156:	e013      	b.n	8001180 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8001158:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <Uart_read+0x54>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <Uart_read+0x54>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001164:	5cd3      	ldrb	r3, [r2, r3]
 8001166:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <Uart_read+0x54>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001170:	1c5a      	adds	r2, r3, #1
 8001172:	4b06      	ldr	r3, [pc, #24]	@ (800118c <Uart_read+0x54>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800117a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    return c;
 800117e:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8001180:	4618      	mov	r0, r3
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	20000600 	.word	0x20000600

08001190 <Uart_write>:

void Uart_write(int c)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
	if (c>=0)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b00      	cmp	r3, #0
 800119c:	db25      	blt.n	80011ea <Uart_write+0x5a>
	{
		int i = (_tx_buffer->head + 1) % UART_BUFFER_SIZE;
 800119e:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <Uart_write+0x68>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80011a6:	3301      	adds	r3, #1
 80011a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80011ac:	60fb      	str	r3, [r7, #12]

		// If the output buffer is full, there's nothing for it other than to
		// wait for the interrupt handler to empty it a bit
		// ???: return 0 here instead?
		while (i == _tx_buffer->tail);
 80011ae:	bf00      	nop
 80011b0:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <Uart_write+0x68>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d0f8      	beq.n	80011b0 <Uart_write+0x20>

		_tx_buffer->buffer[_tx_buffer->head] = (uint8_t)c;
 80011be:	4b0e      	ldr	r3, [pc, #56]	@ (80011f8 <Uart_write+0x68>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	4b0d      	ldr	r3, [pc, #52]	@ (80011f8 <Uart_write+0x68>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80011ca:	6879      	ldr	r1, [r7, #4]
 80011cc:	b2c9      	uxtb	r1, r1
 80011ce:	54d1      	strb	r1, [r2, r3]
		_tx_buffer->head = i;
 80011d0:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <Uart_write+0x68>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

		__HAL_UART_ENABLE_IT(uart, UART_IT_TXE); // Enable UART transmission interrupt
 80011da:	4b08      	ldr	r3, [pc, #32]	@ (80011fc <Uart_write+0x6c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	68da      	ldr	r2, [r3, #12]
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <Uart_write+0x6c>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80011e8:	60da      	str	r2, [r3, #12]
	}
}
 80011ea:	bf00      	nop
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	20000604 	.word	0x20000604
 80011fc:	200006b0 	.word	0x200006b0

08001200 <IsDataAvailable>:

int IsDataAvailable(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8001204:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <IsDataAvailable+0x30>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800120c:	b29a      	uxth	r2, r3
 800120e:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <IsDataAvailable+0x30>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001216:	b29b      	uxth	r3, r3
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	b29b      	uxth	r3, r3
 800121c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001220:	b29b      	uxth	r3, r3
 8001222:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001226:	4618      	mov	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	20000600 	.word	0x20000600

08001234 <Uart_sendstring>:

void Uart_sendstring (const char *s)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	while(*s) Uart_write(*s++);
 800123c:	e006      	b.n	800124c <Uart_sendstring+0x18>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	1c5a      	adds	r2, r3, #1
 8001242:	607a      	str	r2, [r7, #4]
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ffa2 	bl	8001190 <Uart_write>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1f4      	bne.n	800123e <Uart_sendstring+0xa>
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <Uart_flush>:
		indx++;
	}
}

void Uart_flush (void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	memset(_rx_buffer->buffer,'\0', UART_BUFFER_SIZE);
 8001264:	4b0d      	ldr	r3, [pc, #52]	@ (800129c <Uart_flush+0x3c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800126c:	2100      	movs	r1, #0
 800126e:	4618      	mov	r0, r3
 8001270:	f005 fdaa 	bl	8006dc8 <memset>
	_rx_buffer->head = 0;
 8001274:	4b09      	ldr	r3, [pc, #36]	@ (800129c <Uart_flush+0x3c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2200      	movs	r2, #0
 800127a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

	memset(_tx_buffer->buffer,'\0', UART_BUFFER_SIZE);
 800127e:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <Uart_flush+0x40>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001286:	2100      	movs	r1, #0
 8001288:	4618      	mov	r0, r3
 800128a:	f005 fd9d 	bl	8006dc8 <memset>
	_tx_buffer->head = 0;
 800128e:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <Uart_flush+0x40>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2200      	movs	r2, #0
 8001294:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
//
//    // Limpiar buffer de transmisin
//    memset(_tx_buffer->buffer, '\0', UART_BUFFER_SIZE);
//    _tx_buffer->head = 0;
//    _tx_buffer->tail = 1;
}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000600 	.word	0x20000600
 80012a0:	20000604 	.word	0x20000604

080012a4 <Uart_peek>:

int Uart_peek()
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 80012a8:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <Uart_peek+0x38>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80012b0:	4b0a      	ldr	r3, [pc, #40]	@ (80012dc <Uart_peek+0x38>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d102      	bne.n	80012c2 <Uart_peek+0x1e>
  {
    return -1;
 80012bc:	f04f 33ff 	mov.w	r3, #4294967295
 80012c0:	e006      	b.n	80012d0 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 80012c2:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <Uart_peek+0x38>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4b05      	ldr	r3, [pc, #20]	@ (80012dc <Uart_peek+0x38>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80012ce:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	20000600 	.word	0x20000600

080012e0 <Wait_for>:
	return 1;
}


int Wait_for (char *string)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	int so_far =0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7fe ffc7 	bl	8000280 <strlen>
 80012f2:	4603      	mov	r3, r0
 80012f4:	60bb      	str	r3, [r7, #8]

again:
	while (!IsDataAvailable());
 80012f6:	bf00      	nop
 80012f8:	f7ff ff82 	bl	8001200 <IsDataAvailable>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0fa      	beq.n	80012f8 <Wait_for+0x18>
	while (Uart_peek() != string[so_far]) _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001302:	e00a      	b.n	800131a <Wait_for+0x3a>
 8001304:	4b20      	ldr	r3, [pc, #128]	@ (8001388 <Wait_for+0xa8>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800130c:	1c5a      	adds	r2, r3, #1
 800130e:	4b1e      	ldr	r3, [pc, #120]	@ (8001388 <Wait_for+0xa8>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001316:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800131a:	f7ff ffc3 	bl	80012a4 <Uart_peek>
 800131e:	4601      	mov	r1, r0
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	4299      	cmp	r1, r3
 800132a:	d1eb      	bne.n	8001304 <Wait_for+0x24>
	while (Uart_peek() == string [so_far])
 800132c:	e010      	b.n	8001350 <Wait_for+0x70>
	{
		so_far++;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	3301      	adds	r3, #1
 8001332:	60fb      	str	r3, [r7, #12]
		Uart_read();
 8001334:	f7ff ff00 	bl	8001138 <Uart_read>
		if (so_far == len) return 1;
 8001338:	68fa      	ldr	r2, [r7, #12]
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	429a      	cmp	r2, r3
 800133e:	d101      	bne.n	8001344 <Wait_for+0x64>
 8001340:	2301      	movs	r3, #1
 8001342:	e01d      	b.n	8001380 <Wait_for+0xa0>
		while (!IsDataAvailable());
 8001344:	bf00      	nop
 8001346:	f7ff ff5b 	bl	8001200 <IsDataAvailable>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0fa      	beq.n	8001346 <Wait_for+0x66>
	while (Uart_peek() == string [so_far])
 8001350:	f7ff ffa8 	bl	80012a4 <Uart_peek>
 8001354:	4601      	mov	r1, r0
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	4413      	add	r3, r2
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	4299      	cmp	r1, r3
 8001360:	d0e5      	beq.n	800132e <Wait_for+0x4e>
	}

	if (so_far != len)
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	429a      	cmp	r2, r3
 8001368:	d002      	beq.n	8001370 <Wait_for+0x90>
	{
		so_far = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	60fb      	str	r3, [r7, #12]
		goto again;
 800136e:	e7c2      	b.n	80012f6 <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	429a      	cmp	r2, r3
 8001376:	d101      	bne.n	800137c <Wait_for+0x9c>
 8001378:	2301      	movs	r3, #1
 800137a:	e001      	b.n	8001380 <Wait_for+0xa0>
	else return -1;
 800137c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001380:	4618      	mov	r0, r3
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000600 	.word	0x20000600

0800138c <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	f003 0320 	and.w	r3, r3, #32
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d013      	beq.n	80013d6 <Uart_isr+0x4a>
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	f003 0320 	and.w	r3, r3, #32
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d00e      	beq.n	80013d6 <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 80013c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001440 <Uart_isr+0xb4>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	4611      	mov	r1, r2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fe8e 	bl	80010f0 <store_char>
        return;
 80013d4:	e031      	b.n	800143a <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d02c      	beq.n	800143a <Uart_isr+0xae>
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d027      	beq.n	800143a <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80013ea:	4b16      	ldr	r3, [pc, #88]	@ (8001444 <Uart_isr+0xb8>)
 80013ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80013f0:	4b14      	ldr	r3, [pc, #80]	@ (8001444 <Uart_isr+0xb8>)
 80013f2:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d108      	bne.n	800140c <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	68da      	ldr	r2, [r3, #12]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001408:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 800140a:	e015      	b.n	8001438 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 800140c:	4b0d      	ldr	r3, [pc, #52]	@ (8001444 <Uart_isr+0xb8>)
 800140e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001412:	4a0c      	ldr	r2, [pc, #48]	@ (8001444 <Uart_isr+0xb8>)
 8001414:	5cd3      	ldrb	r3, [r2, r3]
 8001416:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8001418:	4b0a      	ldr	r3, [pc, #40]	@ (8001444 <Uart_isr+0xb8>)
 800141a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800141e:	3301      	adds	r3, #1
 8001420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001424:	4a07      	ldr	r2, [pc, #28]	@ (8001444 <Uart_isr+0xb8>)
 8001426:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    	      huart->Instance->SR;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	7bba      	ldrb	r2, [r7, #14]
 8001436:	605a      	str	r2, [r3, #4]
    	return;
 8001438:	bf00      	nop
    }
}
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000600 	.word	0x20000600
 8001444:	200003f8 	.word	0x200003f8

08001448 <closeConnection>:


void closeConnection(void){
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
 	Uart_flush();		// Error. Cerrar puerto para no bloquar Thingspeak o MQTT
 800144c:	f7ff ff08 	bl	8001260 <Uart_flush>
	Uart_sendstring("AT+CIPCLOSE\r\n");
 8001450:	4802      	ldr	r0, [pc, #8]	@ (800145c <closeConnection+0x14>)
 8001452:	f7ff feef 	bl	8001234 <Uart_sendstring>
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	08008ee8 	.word	0x08008ee8

08001460 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	lastTimeMeasurement = HAL_GetTick();
 8001466:	f001 f8c7 	bl	80025f8 <HAL_GetTick>
 800146a:	4603      	mov	r3, r0
 800146c:	4a8c      	ldr	r2, [pc, #560]	@ (80016a0 <main+0x240>)
 800146e:	6013      	str	r3, [r2, #0]
	lastThingSpeakSend = HAL_GetTick();
 8001470:	f001 f8c2 	bl	80025f8 <HAL_GetTick>
 8001474:	4603      	mov	r3, r0
 8001476:	4a8b      	ldr	r2, [pc, #556]	@ (80016a4 <main+0x244>)
 8001478:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800147a:	f001 f857 	bl	800252c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800147e:	f000 f92f 	bl	80016e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001482:	f000 fa1d 	bl	80018c0 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8001486:	f000 f9f1 	bl	800186c <MX_USART6_UART_Init>
  MX_I2C1_Init();
 800148a:	f000 f993 	bl	80017b4 <MX_I2C1_Init>
  MX_I2C2_Init();
 800148e:	f000 f9bf 	bl	8001810 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  // ----------------- ESP8266 WIFI -----------------
  char text[4] = "AT\r\n";
 8001492:	4b85      	ldr	r3, [pc, #532]	@ (80016a8 <main+0x248>)
 8001494:	613b      	str	r3, [r7, #16]
  char textrc[15] = "";
 8001496:	463b      	mov	r3, r7
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	f8c3 200b 	str.w	r2, [r3, #11]

  HAL_UART_Transmit(&huart6, (uint8_t *) text, 4, HAL_MAX_DELAY);
 80014a4:	f107 0110 	add.w	r1, r7, #16
 80014a8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ac:	2204      	movs	r2, #4
 80014ae:	487f      	ldr	r0, [pc, #508]	@ (80016ac <main+0x24c>)
 80014b0:	f003 fd86 	bl	8004fc0 <HAL_UART_Transmit>
  HAL_UART_Receive(&huart6, (uint8_t *) textrc, 15, 100);
 80014b4:	4639      	mov	r1, r7
 80014b6:	2364      	movs	r3, #100	@ 0x64
 80014b8:	220f      	movs	r2, #15
 80014ba:	487c      	ldr	r0, [pc, #496]	@ (80016ac <main+0x24c>)
 80014bc:	f003 fe0b 	bl	80050d6 <HAL_UART_Receive>

  HAL_UART_Transmit(&huart6, (uint8_t *) text, 4, HAL_MAX_DELAY);
 80014c0:	f107 0110 	add.w	r1, r7, #16
 80014c4:	f04f 33ff 	mov.w	r3, #4294967295
 80014c8:	2204      	movs	r2, #4
 80014ca:	4878      	ldr	r0, [pc, #480]	@ (80016ac <main+0x24c>)
 80014cc:	f003 fd78 	bl	8004fc0 <HAL_UART_Transmit>
  HAL_UART_Receive(&huart6, (uint8_t *) textrc, 15, 100);
 80014d0:	4639      	mov	r1, r7
 80014d2:	2364      	movs	r3, #100	@ 0x64
 80014d4:	220f      	movs	r2, #15
 80014d6:	4875      	ldr	r0, [pc, #468]	@ (80016ac <main+0x24c>)
 80014d8:	f003 fdfd 	bl	80050d6 <HAL_UART_Receive>

  HAL_UART_Transmit(&huart6, (uint8_t *) text, 4, HAL_MAX_DELAY);
 80014dc:	f107 0110 	add.w	r1, r7, #16
 80014e0:	f04f 33ff 	mov.w	r3, #4294967295
 80014e4:	2204      	movs	r2, #4
 80014e6:	4871      	ldr	r0, [pc, #452]	@ (80016ac <main+0x24c>)
 80014e8:	f003 fd6a 	bl	8004fc0 <HAL_UART_Transmit>
  HAL_UART_Receive(&huart6, (uint8_t *) textrc, 15, 100);
 80014ec:	4639      	mov	r1, r7
 80014ee:	2364      	movs	r3, #100	@ 0x64
 80014f0:	220f      	movs	r2, #15
 80014f2:	486e      	ldr	r0, [pc, #440]	@ (80016ac <main+0x24c>)
 80014f4:	f003 fdef 	bl	80050d6 <HAL_UART_Receive>


  ESP_Init("MOVISTAR_1DD2", "55253A2D16DDBF32D47B", "192.168.1.222");
 80014f8:	4a6d      	ldr	r2, [pc, #436]	@ (80016b0 <main+0x250>)
 80014fa:	496e      	ldr	r1, [pc, #440]	@ (80016b4 <main+0x254>)
 80014fc:	486e      	ldr	r0, [pc, #440]	@ (80016b8 <main+0x258>)
 80014fe:	f7ff fd41 	bl	8000f84 <ESP_Init>

  // ----------------- SENSORS -----------------
  SHT85_Init();
 8001502:	f000 fc59 	bl	8001db8 <SHT85_Init>
  HAL_Delay(500);
 8001506:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800150a:	f001 f881 	bl	8002610 <HAL_Delay>
  VEML7700_Init();
 800150e:	f000 ff85 	bl	800241c <VEML7700_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t currentTick = HAL_GetTick();
 8001512:	f001 f871 	bl	80025f8 <HAL_GetTick>
 8001516:	6178      	str	r0, [r7, #20]

	  // ----------------- SENSORS -----------------
	  if (currentTick - lastTimeMeasurement >= MEASUREMENT_INTERVAL) {
 8001518:	4b61      	ldr	r3, [pc, #388]	@ (80016a0 <main+0x240>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001524:	d337      	bcc.n	8001596 <main+0x136>
		  lastTimeMeasurement += MEASUREMENT_INTERVAL; // Incrementar en lugar de reiniciar
 8001526:	4b5e      	ldr	r3, [pc, #376]	@ (80016a0 <main+0x240>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800152e:	4a5c      	ldr	r2, [pc, #368]	@ (80016a0 <main+0x240>)
 8001530:	6013      	str	r3, [r2, #0]
		  SHT85_ReadSingleShot(&temperature, &humidity);
 8001532:	4962      	ldr	r1, [pc, #392]	@ (80016bc <main+0x25c>)
 8001534:	4862      	ldr	r0, [pc, #392]	@ (80016c0 <main+0x260>)
 8001536:	f000 fc7f 	bl	8001e38 <SHT85_ReadSingleShot>
		  SHT85_ErrorReset(&temperature, &humidity);
 800153a:	4960      	ldr	r1, [pc, #384]	@ (80016bc <main+0x25c>)
 800153c:	4860      	ldr	r0, [pc, #384]	@ (80016c0 <main+0x260>)
 800153e:	f000 fd01 	bl	8001f44 <SHT85_ErrorReset>
		  averageTemperature += temperature;
 8001542:	4b60      	ldr	r3, [pc, #384]	@ (80016c4 <main+0x264>)
 8001544:	ed93 7a00 	vldr	s14, [r3]
 8001548:	4b5d      	ldr	r3, [pc, #372]	@ (80016c0 <main+0x260>)
 800154a:	edd3 7a00 	vldr	s15, [r3]
 800154e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001552:	4b5c      	ldr	r3, [pc, #368]	@ (80016c4 <main+0x264>)
 8001554:	edc3 7a00 	vstr	s15, [r3]
		  averageHumidity += humidity;
 8001558:	4b5b      	ldr	r3, [pc, #364]	@ (80016c8 <main+0x268>)
 800155a:	ed93 7a00 	vldr	s14, [r3]
 800155e:	4b57      	ldr	r3, [pc, #348]	@ (80016bc <main+0x25c>)
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001568:	4b57      	ldr	r3, [pc, #348]	@ (80016c8 <main+0x268>)
 800156a:	edc3 7a00 	vstr	s15, [r3]

		  ReadVEML7700(&luminosity);
 800156e:	4857      	ldr	r0, [pc, #348]	@ (80016cc <main+0x26c>)
 8001570:	f000 ff72 	bl	8002458 <ReadVEML7700>
		  averageLuminosity += luminosity;
 8001574:	4b56      	ldr	r3, [pc, #344]	@ (80016d0 <main+0x270>)
 8001576:	ed93 7a00 	vldr	s14, [r3]
 800157a:	4b54      	ldr	r3, [pc, #336]	@ (80016cc <main+0x26c>)
 800157c:	edd3 7a00 	vldr	s15, [r3]
 8001580:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001584:	4b52      	ldr	r3, [pc, #328]	@ (80016d0 <main+0x270>)
 8001586:	edc3 7a00 	vstr	s15, [r3]
		  countAverage++;
 800158a:	4b52      	ldr	r3, [pc, #328]	@ (80016d4 <main+0x274>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	3301      	adds	r3, #1
 8001590:	b2da      	uxtb	r2, r3
 8001592:	4b50      	ldr	r3, [pc, #320]	@ (80016d4 <main+0x274>)
 8001594:	701a      	strb	r2, [r3, #0]
	  }


	  // ----------------- THINGSPEAK + MQTT RASPBERRY -----------------
	  if (activeTask == TASK_IDLE && currentTick - lastThingSpeakSend >= SEND_THINGSPEAK_INTERVAL) {
 8001596:	4b50      	ldr	r3, [pc, #320]	@ (80016d8 <main+0x278>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d16c      	bne.n	8001678 <main+0x218>
 800159e:	4b41      	ldr	r3, [pc, #260]	@ (80016a4 <main+0x244>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d964      	bls.n	8001678 <main+0x218>
	      lastThingSpeakSend += SEND_THINGSPEAK_INTERVAL;
 80015ae:	4b3d      	ldr	r3, [pc, #244]	@ (80016a4 <main+0x244>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f503 439c 	add.w	r3, r3, #19968	@ 0x4e00
 80015b6:	3320      	adds	r3, #32
 80015b8:	4a3a      	ldr	r2, [pc, #232]	@ (80016a4 <main+0x244>)
 80015ba:	6013      	str	r3, [r2, #0]

	      // Calcular promedios
	      if(countAverage == 0) {
 80015bc:	4b45      	ldr	r3, [pc, #276]	@ (80016d4 <main+0x274>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d10c      	bne.n	80015de <main+0x17e>
			  averageTemperature = temperature;
 80015c4:	4b3e      	ldr	r3, [pc, #248]	@ (80016c0 <main+0x260>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a3e      	ldr	r2, [pc, #248]	@ (80016c4 <main+0x264>)
 80015ca:	6013      	str	r3, [r2, #0]
			  averageHumidity = humidity;
 80015cc:	4b3b      	ldr	r3, [pc, #236]	@ (80016bc <main+0x25c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a3d      	ldr	r2, [pc, #244]	@ (80016c8 <main+0x268>)
 80015d2:	6013      	str	r3, [r2, #0]
			  averageLuminosity = luminosity;
 80015d4:	4b3d      	ldr	r3, [pc, #244]	@ (80016cc <main+0x26c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a3d      	ldr	r2, [pc, #244]	@ (80016d0 <main+0x270>)
 80015da:	6013      	str	r3, [r2, #0]
 80015dc:	e029      	b.n	8001632 <main+0x1d2>
		  } else {
			  averageTemperature = averageTemperature/countAverage;
 80015de:	4b39      	ldr	r3, [pc, #228]	@ (80016c4 <main+0x264>)
 80015e0:	edd3 6a00 	vldr	s13, [r3]
 80015e4:	4b3b      	ldr	r3, [pc, #236]	@ (80016d4 <main+0x274>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	ee07 3a90 	vmov	s15, r3
 80015ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015f4:	4b33      	ldr	r3, [pc, #204]	@ (80016c4 <main+0x264>)
 80015f6:	edc3 7a00 	vstr	s15, [r3]
			  averageHumidity = averageHumidity/countAverage;
 80015fa:	4b33      	ldr	r3, [pc, #204]	@ (80016c8 <main+0x268>)
 80015fc:	edd3 6a00 	vldr	s13, [r3]
 8001600:	4b34      	ldr	r3, [pc, #208]	@ (80016d4 <main+0x274>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	ee07 3a90 	vmov	s15, r3
 8001608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800160c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001610:	4b2d      	ldr	r3, [pc, #180]	@ (80016c8 <main+0x268>)
 8001612:	edc3 7a00 	vstr	s15, [r3]
			  averageLuminosity = averageLuminosity/countAverage;
 8001616:	4b2e      	ldr	r3, [pc, #184]	@ (80016d0 <main+0x270>)
 8001618:	edd3 6a00 	vldr	s13, [r3]
 800161c:	4b2d      	ldr	r3, [pc, #180]	@ (80016d4 <main+0x274>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	ee07 3a90 	vmov	s15, r3
 8001624:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001628:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800162c:	4b28      	ldr	r3, [pc, #160]	@ (80016d0 <main+0x270>)
 800162e:	edc3 7a00 	vstr	s15, [r3]
		  }
//	      sendDataToThingSpeak(THINGSPEAK_API_KEY, temperature, humidity, luminosity);
	      sendDataToRpi(temperature, humidity, luminosity);
 8001632:	4b23      	ldr	r3, [pc, #140]	@ (80016c0 <main+0x260>)
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	4b20      	ldr	r3, [pc, #128]	@ (80016bc <main+0x25c>)
 800163a:	ed93 7a00 	vldr	s14, [r3]
 800163e:	4b23      	ldr	r3, [pc, #140]	@ (80016cc <main+0x26c>)
 8001640:	edd3 6a00 	vldr	s13, [r3]
 8001644:	eeb0 1a66 	vmov.f32	s2, s13
 8001648:	eef0 0a47 	vmov.f32	s1, s14
 800164c:	eeb0 0a67 	vmov.f32	s0, s15
 8001650:	f000 f974 	bl	800193c <sendDataToRpi>
		  averageTemperature = 0.0f;
 8001654:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <main+0x264>)
 8001656:	f04f 0200 	mov.w	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
		  averageHumidity = 0.0f;
 800165c:	4b1a      	ldr	r3, [pc, #104]	@ (80016c8 <main+0x268>)
 800165e:	f04f 0200 	mov.w	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
		  averageLuminosity = 0.0f;
 8001664:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <main+0x270>)
 8001666:	f04f 0200 	mov.w	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
		  countAverage = 0;
 800166c:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <main+0x274>)
 800166e:	2200      	movs	r2, #0
 8001670:	701a      	strb	r2, [r3, #0]
		  activeTask = TASK_RPI;
 8001672:	4b19      	ldr	r3, [pc, #100]	@ (80016d8 <main+0x278>)
 8001674:	2202      	movs	r2, #2
 8001676:	701a      	strb	r2, [r3, #0]
	      }
	  }
*/

	  // borrar abajo
	  if (activeTask == TASK_RPI) {
 8001678:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <main+0x278>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b02      	cmp	r3, #2
 800167e:	f47f af48 	bne.w	8001512 <main+0xb2>
	  	      processRpiStateMachine();
 8001682:	f000 fb15 	bl	8001cb0 <processRpiStateMachine>
	  	      if (rpiState == 0) {
 8001686:	4b15      	ldr	r3, [pc, #84]	@ (80016dc <main+0x27c>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	f47f af41 	bne.w	8001512 <main+0xb2>
	  	          activeTask = TASK_IDLE;  // listo para el siguiente ciclo
 8001690:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <main+0x278>)
 8001692:	2200      	movs	r2, #0
 8001694:	701a      	strb	r2, [r3, #0]

	  	    	  activeTask = TASK_IDLE;
 8001696:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <main+0x278>)
 8001698:	2200      	movs	r2, #0
 800169a:	701a      	strb	r2, [r3, #0]
  {
 800169c:	e739      	b.n	8001512 <main+0xb2>
 800169e:	bf00      	nop
 80016a0:	20000714 	.word	0x20000714
 80016a4:	20000718 	.word	0x20000718
 80016a8:	0a0d5441 	.word	0x0a0d5441
 80016ac:	200006b0 	.word	0x200006b0
 80016b0:	08008ef8 	.word	0x08008ef8
 80016b4:	08008f08 	.word	0x08008f08
 80016b8:	08008f20 	.word	0x08008f20
 80016bc:	20000700 	.word	0x20000700
 80016c0:	200006f8 	.word	0x200006f8
 80016c4:	200006fc 	.word	0x200006fc
 80016c8:	20000704 	.word	0x20000704
 80016cc:	20000708 	.word	0x20000708
 80016d0:	2000070c 	.word	0x2000070c
 80016d4:	20000710 	.word	0x20000710
 80016d8:	2000071c 	.word	0x2000071c
 80016dc:	2000071d 	.word	0x2000071d

080016e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b094      	sub	sp, #80	@ 0x50
 80016e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016e6:	f107 0320 	add.w	r3, r7, #32
 80016ea:	2230      	movs	r2, #48	@ 0x30
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f005 fb6a 	bl	8006dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001704:	2300      	movs	r3, #0
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	4b28      	ldr	r3, [pc, #160]	@ (80017ac <SystemClock_Config+0xcc>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170c:	4a27      	ldr	r2, [pc, #156]	@ (80017ac <SystemClock_Config+0xcc>)
 800170e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001712:	6413      	str	r3, [r2, #64]	@ 0x40
 8001714:	4b25      	ldr	r3, [pc, #148]	@ (80017ac <SystemClock_Config+0xcc>)
 8001716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001718:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001720:	2300      	movs	r3, #0
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	4b22      	ldr	r3, [pc, #136]	@ (80017b0 <SystemClock_Config+0xd0>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a21      	ldr	r2, [pc, #132]	@ (80017b0 <SystemClock_Config+0xd0>)
 800172a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800172e:	6013      	str	r3, [r2, #0]
 8001730:	4b1f      	ldr	r3, [pc, #124]	@ (80017b0 <SystemClock_Config+0xd0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001738:	607b      	str	r3, [r7, #4]
 800173a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800173c:	2301      	movs	r3, #1
 800173e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001740:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001746:	2302      	movs	r3, #2
 8001748:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800174a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800174e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001750:	2304      	movs	r3, #4
 8001752:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001754:	2364      	movs	r3, #100	@ 0x64
 8001756:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001758:	2302      	movs	r3, #2
 800175a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800175c:	2308      	movs	r3, #8
 800175e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001760:	f107 0320 	add.w	r3, r7, #32
 8001764:	4618      	mov	r0, r3
 8001766:	f002 ff43 	bl	80045f0 <HAL_RCC_OscConfig>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001770:	f000 f8dc 	bl	800192c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001774:	230f      	movs	r3, #15
 8001776:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001778:	2302      	movs	r3, #2
 800177a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001780:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001784:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001786:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800178a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800178c:	f107 030c 	add.w	r3, r7, #12
 8001790:	2103      	movs	r1, #3
 8001792:	4618      	mov	r0, r3
 8001794:	f003 f9a4 	bl	8004ae0 <HAL_RCC_ClockConfig>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800179e:	f000 f8c5 	bl	800192c <Error_Handler>
  }
}
 80017a2:	bf00      	nop
 80017a4:	3750      	adds	r7, #80	@ 0x50
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40023800 	.word	0x40023800
 80017b0:	40007000 	.word	0x40007000

080017b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017b8:	4b12      	ldr	r3, [pc, #72]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017ba:	4a13      	ldr	r2, [pc, #76]	@ (8001808 <MX_I2C1_Init+0x54>)
 80017bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017be:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017c0:	4a12      	ldr	r2, [pc, #72]	@ (800180c <MX_I2C1_Init+0x58>)
 80017c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017da:	2200      	movs	r2, #0
 80017dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017de:	4b09      	ldr	r3, [pc, #36]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017e4:	4b07      	ldr	r3, [pc, #28]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ea:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017f0:	4804      	ldr	r0, [pc, #16]	@ (8001804 <MX_I2C1_Init+0x50>)
 80017f2:	f001 fa59 	bl	8002ca8 <HAL_I2C_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017fc:	f000 f896 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20000608 	.word	0x20000608
 8001808:	40005400 	.word	0x40005400
 800180c:	000186a0 	.word	0x000186a0

08001810 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001814:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <MX_I2C2_Init+0x50>)
 8001816:	4a13      	ldr	r2, [pc, #76]	@ (8001864 <MX_I2C2_Init+0x54>)
 8001818:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800181a:	4b11      	ldr	r3, [pc, #68]	@ (8001860 <MX_I2C2_Init+0x50>)
 800181c:	4a12      	ldr	r2, [pc, #72]	@ (8001868 <MX_I2C2_Init+0x58>)
 800181e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001820:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <MX_I2C2_Init+0x50>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001826:	4b0e      	ldr	r3, [pc, #56]	@ (8001860 <MX_I2C2_Init+0x50>)
 8001828:	2200      	movs	r2, #0
 800182a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800182c:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <MX_I2C2_Init+0x50>)
 800182e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001832:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001834:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <MX_I2C2_Init+0x50>)
 8001836:	2200      	movs	r2, #0
 8001838:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800183a:	4b09      	ldr	r3, [pc, #36]	@ (8001860 <MX_I2C2_Init+0x50>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001840:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <MX_I2C2_Init+0x50>)
 8001842:	2200      	movs	r2, #0
 8001844:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001846:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <MX_I2C2_Init+0x50>)
 8001848:	2200      	movs	r2, #0
 800184a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800184c:	4804      	ldr	r0, [pc, #16]	@ (8001860 <MX_I2C2_Init+0x50>)
 800184e:	f001 fa2b 	bl	8002ca8 <HAL_I2C_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001858:	f000 f868 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}
 8001860:	2000065c 	.word	0x2000065c
 8001864:	40005800 	.word	0x40005800
 8001868:	000186a0 	.word	0x000186a0

0800186c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001872:	4a12      	ldr	r2, [pc, #72]	@ (80018bc <MX_USART6_UART_Init+0x50>)
 8001874:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001876:	4b10      	ldr	r3, [pc, #64]	@ (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001878:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800187c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800187e:	4b0e      	ldr	r3, [pc, #56]	@ (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001884:	4b0c      	ldr	r3, [pc, #48]	@ (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001886:	2200      	movs	r2, #0
 8001888:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800188a:	4b0b      	ldr	r3, [pc, #44]	@ (80018b8 <MX_USART6_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001890:	4b09      	ldr	r3, [pc, #36]	@ (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001892:	220c      	movs	r2, #12
 8001894:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001896:	4b08      	ldr	r3, [pc, #32]	@ (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001898:	2200      	movs	r2, #0
 800189a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <MX_USART6_UART_Init+0x4c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018a2:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <MX_USART6_UART_Init+0x4c>)
 80018a4:	f003 fb3c 	bl	8004f20 <HAL_UART_Init>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80018ae:	f000 f83d 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200006b0 	.word	0x200006b0
 80018bc:	40011400 	.word	0x40011400

080018c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	4b17      	ldr	r3, [pc, #92]	@ (8001928 <MX_GPIO_Init+0x68>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	4a16      	ldr	r2, [pc, #88]	@ (8001928 <MX_GPIO_Init+0x68>)
 80018d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d6:	4b14      	ldr	r3, [pc, #80]	@ (8001928 <MX_GPIO_Init+0x68>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	4b10      	ldr	r3, [pc, #64]	@ (8001928 <MX_GPIO_Init+0x68>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	4a0f      	ldr	r2, [pc, #60]	@ (8001928 <MX_GPIO_Init+0x68>)
 80018ec:	f043 0302 	orr.w	r3, r3, #2
 80018f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001928 <MX_GPIO_Init+0x68>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	4b09      	ldr	r3, [pc, #36]	@ (8001928 <MX_GPIO_Init+0x68>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	4a08      	ldr	r2, [pc, #32]	@ (8001928 <MX_GPIO_Init+0x68>)
 8001908:	f043 0304 	orr.w	r3, r3, #4
 800190c:	6313      	str	r3, [r2, #48]	@ 0x30
 800190e:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <MX_GPIO_Init+0x68>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f003 0304 	and.w	r3, r3, #4
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800191a:	bf00      	nop
 800191c:	3714      	adds	r7, #20
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	40023800 	.word	0x40023800

0800192c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
	...

0800193c <sendDataToRpi>:
volatile uint8_t err = 0;

static float wifiTemperatureRpi = 0, wifiHumidityRpi = 0, wifiLuminosityRpi = 0;


void sendDataToRpi(float t, float h, float l) {
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	ed87 0a03 	vstr	s0, [r7, #12]
 8001946:	edc7 0a02 	vstr	s1, [r7, #8]
 800194a:	ed87 1a01 	vstr	s2, [r7, #4]
	wifiTemperatureRpi = t;
 800194e:	4a09      	ldr	r2, [pc, #36]	@ (8001974 <sendDataToRpi+0x38>)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	6013      	str	r3, [r2, #0]
	wifiHumidityRpi = h;
 8001954:	4a08      	ldr	r2, [pc, #32]	@ (8001978 <sendDataToRpi+0x3c>)
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	6013      	str	r3, [r2, #0]
	wifiLuminosityRpi = l;
 800195a:	4a08      	ldr	r2, [pc, #32]	@ (800197c <sendDataToRpi+0x40>)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6013      	str	r3, [r2, #0]
    rpiState = 1;	// Iniciar la mquina de estados
 8001960:	4b07      	ldr	r3, [pc, #28]	@ (8001980 <sendDataToRpi+0x44>)
 8001962:	2201      	movs	r2, #1
 8001964:	701a      	strb	r2, [r3, #0]
}
 8001966:	bf00      	nop
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	20000720 	.word	0x20000720
 8001978:	20000724 	.word	0x20000724
 800197c:	20000728 	.word	0x20000728
 8001980:	2000071d 	.word	0x2000071d

08001984 <mqtt_send_connect_packet>:

void mqtt_send_connect_packet(void)
{
 8001984:	b5b0      	push	{r4, r5, r7, lr}
 8001986:	b094      	sub	sp, #80	@ 0x50
 8001988:	af00      	add	r7, sp, #0
    uint8_t packet[] = {
 800198a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a04 <mqtt_send_connect_packet+0x80>)
 800198c:	f107 0420 	add.w	r4, r7, #32
 8001990:	461d      	mov	r5, r3
 8001992:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001994:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001996:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001998:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800199a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800199e:	c407      	stmia	r4!, {r0, r1, r2}
 80019a0:	8023      	strh	r3, [r4, #0]
        't','f','g'
    };

    // 1) AT+CIPSEND con longitud total
    char cmd[32];
    sprintf(cmd, "AT+CIPSEND=%u\r\n", sizeof(packet));
 80019a2:	463b      	mov	r3, r7
 80019a4:	222e      	movs	r2, #46	@ 0x2e
 80019a6:	4918      	ldr	r1, [pc, #96]	@ (8001a08 <mqtt_send_connect_packet+0x84>)
 80019a8:	4618      	mov	r0, r3
 80019aa:	f005 f913 	bl	8006bd4 <siprintf>

    Uart_flush();
 80019ae:	f7ff fc57 	bl	8001260 <Uart_flush>
    Uart_sendstring(cmd);
 80019b2:	463b      	mov	r3, r7
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff fc3d 	bl	8001234 <Uart_sendstring>

    if (!Wait_for(">")) return;
 80019ba:	4814      	ldr	r0, [pc, #80]	@ (8001a0c <mqtt_send_connect_packet+0x88>)
 80019bc:	f7ff fc90 	bl	80012e0 <Wait_for>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d019      	beq.n	80019fa <mqtt_send_connect_packet+0x76>

    // 2) Enviar byte a byte
    for (uint16_t i = 0; i < sizeof(packet); i++) {
 80019c6:	2300      	movs	r3, #0
 80019c8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80019cc:	e00d      	b.n	80019ea <mqtt_send_connect_packet+0x66>
        Uart_write(packet[i]);
 80019ce:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80019d2:	3350      	adds	r3, #80	@ 0x50
 80019d4:	443b      	add	r3, r7
 80019d6:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff fbd8 	bl	8001190 <Uart_write>
    for (uint16_t i = 0; i < sizeof(packet); i++) {
 80019e0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80019e4:	3301      	adds	r3, #1
 80019e6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80019ea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80019ee:	2b2d      	cmp	r3, #45	@ 0x2d
 80019f0:	d9ed      	bls.n	80019ce <mqtt_send_connect_packet+0x4a>
    }

    Wait_for("SEND OK\r\n");
 80019f2:	4807      	ldr	r0, [pc, #28]	@ (8001a10 <mqtt_send_connect_packet+0x8c>)
 80019f4:	f7ff fc74 	bl	80012e0 <Wait_for>
 80019f8:	e000      	b.n	80019fc <mqtt_send_connect_packet+0x78>
    if (!Wait_for(">")) return;
 80019fa:	bf00      	nop
}
 80019fc:	3750      	adds	r7, #80	@ 0x50
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bdb0      	pop	{r4, r5, r7, pc}
 8001a02:	bf00      	nop
 8001a04:	08008f50 	.word	0x08008f50
 8001a08:	08008f30 	.word	0x08008f30
 8001a0c:	08008f40 	.word	0x08008f40
 8001a10:	08008f44 	.word	0x08008f44

08001a14 <mqtt_wait_connack>:
    return false;
}
*/

bool mqtt_wait_connack(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
    const uint8_t expected[] = { 0x20, 0x13, 0x00, 0x00 }; // CONNACK mnimo
 8001a1a:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 8001a1e:	607b      	str	r3, [r7, #4]
    uint8_t received[4];
    int idx = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
    uint32_t start = HAL_GetTick();
 8001a24:	f000 fde8 	bl	80025f8 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]
    const uint32_t timeout = 3000;  // Ms tiempo
 8001a2a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001a2e:	60fb      	str	r3, [r7, #12]

    while ((HAL_GetTick() - start) < timeout)
 8001a30:	e02b      	b.n	8001a8a <mqtt_wait_connack+0x76>
    {
        if (IsDataAvailable())
 8001a32:	f7ff fbe5 	bl	8001200 <IsDataAvailable>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d026      	beq.n	8001a8a <mqtt_wait_connack+0x76>
        {
        	uint8_t c = (uint8_t)Uart_read();
 8001a3c:	f7ff fb7c 	bl	8001138 <Uart_read>
 8001a40:	4603      	mov	r3, r0
 8001a42:	72fb      	strb	r3, [r7, #11]

			// Solo empezar a almacenar si detectamos el primer byte correcto
			if (idx == 0 && c != expected[0])
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d103      	bne.n	8001a52 <mqtt_wait_connack+0x3e>
 8001a4a:	793b      	ldrb	r3, [r7, #4]
 8001a4c:	7afa      	ldrb	r2, [r7, #11]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d11a      	bne.n	8001a88 <mqtt_wait_connack+0x74>
				continue;

			received[idx++] = c;
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	1c5a      	adds	r2, r3, #1
 8001a56:	617a      	str	r2, [r7, #20]
 8001a58:	3318      	adds	r3, #24
 8001a5a:	443b      	add	r3, r7
 8001a5c:	7afa      	ldrb	r2, [r7, #11]
 8001a5e:	f803 2c18 	strb.w	r2, [r3, #-24]

			if (idx == 4)
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	2b04      	cmp	r3, #4
 8001a66:	d110      	bne.n	8001a8a <mqtt_wait_connack+0x76>
				return (received[0] == 0x20 && received[2] == 0x00 && received[3] == 0x00);
 8001a68:	783b      	ldrb	r3, [r7, #0]
 8001a6a:	2b20      	cmp	r3, #32
 8001a6c:	d107      	bne.n	8001a7e <mqtt_wait_connack+0x6a>
 8001a6e:	78bb      	ldrb	r3, [r7, #2]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d104      	bne.n	8001a7e <mqtt_wait_connack+0x6a>
 8001a74:	78fb      	ldrb	r3, [r7, #3]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <mqtt_wait_connack+0x6a>
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e000      	b.n	8001a80 <mqtt_wait_connack+0x6c>
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f003 0301 	and.w	r3, r3, #1
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	e009      	b.n	8001a9c <mqtt_wait_connack+0x88>
				continue;
 8001a88:	bf00      	nop
    while ((HAL_GetTick() - start) < timeout)
 8001a8a:	f000 fdb5 	bl	80025f8 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	68fa      	ldr	r2, [r7, #12]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d8cb      	bhi.n	8001a32 <mqtt_wait_connack+0x1e>
        }
    }

    return false;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3718      	adds	r7, #24
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <mqtt_publish_unified_json>:


void mqtt_publish_unified_json(const char* topic)
{
 8001aa4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001aa8:	b0b8      	sub	sp, #224	@ 0xe0
 8001aaa:	af06      	add	r7, sp, #24
 8001aac:	6078      	str	r0, [r7, #4]
    // 1) Formatear payload JSON
    char payload[128];
    int payloadLen = snprintf(payload, sizeof(payload),
 8001aae:	4b78      	ldr	r3, [pc, #480]	@ (8001c90 <mqtt_publish_unified_json+0x1ec>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7fe fd50 	bl	8000558 <__aeabi_f2d>
 8001ab8:	4604      	mov	r4, r0
 8001aba:	460d      	mov	r5, r1
 8001abc:	4b75      	ldr	r3, [pc, #468]	@ (8001c94 <mqtt_publish_unified_json+0x1f0>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7fe fd49 	bl	8000558 <__aeabi_f2d>
 8001ac6:	4680      	mov	r8, r0
 8001ac8:	4689      	mov	r9, r1
 8001aca:	4b73      	ldr	r3, [pc, #460]	@ (8001c98 <mqtt_publish_unified_json+0x1f4>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7fe fd42 	bl	8000558 <__aeabi_f2d>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001adc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001ae0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001ae4:	e9cd 4500 	strd	r4, r5, [sp]
 8001ae8:	4a6c      	ldr	r2, [pc, #432]	@ (8001c9c <mqtt_publish_unified_json+0x1f8>)
 8001aea:	2180      	movs	r1, #128	@ 0x80
 8001aec:	f005 f83c 	bl	8006b68 <sniprintf>
 8001af0:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
                              "{\"temp\":%.2f,\"hum\":%.2f,\"lux\":%.2f}",
							  wifiTemperatureRpi, wifiHumidityRpi, wifiLuminosityRpi);
    if (payloadLen < 0 || payloadLen >= sizeof(payload)) return;
 8001af4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f2c0 80c3 	blt.w	8001c84 <mqtt_publish_unified_json+0x1e0>
 8001afe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b02:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b04:	f200 80be 	bhi.w	8001c84 <mqtt_publish_unified_json+0x1e0>

    // 2) Longitudes
    uint16_t topicLen = strlen(topic);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f7fe fbb9 	bl	8000280 <strlen>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
    uint16_t msgLen = 2 + topicLen + 1 + payloadLen;  // topic len (2) + topic + props (1) + payload
 8001b14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8001b1e:	4413      	add	r3, r2
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	3303      	adds	r3, #3
 8001b24:	f8a7 30b0 	strh.w	r3, [r7, #176]	@ 0xb0

    // 3) Fixed header MQTT
    uint8_t header[5];
    uint8_t hdrLen = 0;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
    header[hdrLen++] = 0x30;  // PUBLISH QoS 0
 8001b2e:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8001b32:	1c5a      	adds	r2, r3, #1
 8001b34:	f887 20c7 	strb.w	r2, [r7, #199]	@ 0xc7
 8001b38:	33c8      	adds	r3, #200	@ 0xc8
 8001b3a:	443b      	add	r3, r7
 8001b3c:	2230      	movs	r2, #48	@ 0x30
 8001b3e:	f803 2ca0 	strb.w	r2, [r3, #-160]

    // Remaining Length (formato variable)
    uint32_t rem = msgLen;
 8001b42:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	@ 0xb0
 8001b46:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    do {
        uint8_t b = rem & 0x7F;
 8001b4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b54:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
        rem >>= 7;
 8001b58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b5c:	09db      	lsrs	r3, r3, #7
 8001b5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
        if (rem) b |= 0x80;
 8001b62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d005      	beq.n	8001b76 <mqtt_publish_unified_json+0xd2>
 8001b6a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8001b6e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001b72:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
        header[hdrLen++] = b;
 8001b76:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8001b7a:	1c5a      	adds	r2, r3, #1
 8001b7c:	f887 20c7 	strb.w	r2, [r7, #199]	@ 0xc7
 8001b80:	33c8      	adds	r3, #200	@ 0xc8
 8001b82:	443b      	add	r3, r7
 8001b84:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8001b88:	f803 2ca0 	strb.w	r2, [r3, #-160]
    } while (rem);
 8001b8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d1da      	bne.n	8001b4a <mqtt_publish_unified_json+0xa6>

    // 4) Enviar AT+CIPSEND
    char cmd[32];
    sprintf(cmd, "AT+CIPSEND=%u\r\n", hdrLen + msgLen);
 8001b94:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8001b98:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	@ 0xb0
 8001b9c:	441a      	add	r2, r3
 8001b9e:	f107 0308 	add.w	r3, r7, #8
 8001ba2:	493f      	ldr	r1, [pc, #252]	@ (8001ca0 <mqtt_publish_unified_json+0x1fc>)
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f005 f815 	bl	8006bd4 <siprintf>

    Uart_flush();
 8001baa:	f7ff fb59 	bl	8001260 <Uart_flush>
    Uart_sendstring(cmd);
 8001bae:	f107 0308 	add.w	r3, r7, #8
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff fb3e 	bl	8001234 <Uart_sendstring>

    if (!Wait_for(">")) {
 8001bb8:	483a      	ldr	r0, [pc, #232]	@ (8001ca4 <mqtt_publish_unified_json+0x200>)
 8001bba:	f7ff fb91 	bl	80012e0 <Wait_for>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d103      	bne.n	8001bcc <mqtt_publish_unified_json+0x128>
        printf(" No lleg '>' en CIPSEND MQTT\r\n");
 8001bc4:	4838      	ldr	r0, [pc, #224]	@ (8001ca8 <mqtt_publish_unified_json+0x204>)
 8001bc6:	f004 ffc7 	bl	8006b58 <puts>
        return;
 8001bca:	e05c      	b.n	8001c86 <mqtt_publish_unified_json+0x1e2>
    }

    // 5) Enviar el paquete MQTT completo (header + topic + props + payload)

    //  header
    for (uint8_t i = 0; i < hdrLen; i++) {
 8001bcc:	2300      	movs	r3, #0
 8001bce:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe
 8001bd2:	e00d      	b.n	8001bf0 <mqtt_publish_unified_json+0x14c>
        Uart_write(header[i]);
 8001bd4:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001bd8:	33c8      	adds	r3, #200	@ 0xc8
 8001bda:	443b      	add	r3, r7
 8001bdc:	f813 3ca0 	ldrb.w	r3, [r3, #-160]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fad5 	bl	8001190 <Uart_write>
    for (uint8_t i = 0; i < hdrLen; i++) {
 8001be6:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001bea:	3301      	adds	r3, #1
 8001bec:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe
 8001bf0:	f897 20be 	ldrb.w	r2, [r7, #190]	@ 0xbe
 8001bf4:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d3eb      	bcc.n	8001bd4 <mqtt_publish_unified_json+0x130>
    }

    //  topic length (2 bytes)
    Uart_write((uint8_t)(topicLen >> 8));
 8001bfc:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8001c00:	0a1b      	lsrs	r3, r3, #8
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fac2 	bl	8001190 <Uart_write>
    Uart_write((uint8_t)(topicLen & 0xFF));
 8001c0c:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fabc 	bl	8001190 <Uart_write>

    //  topic
    for (uint16_t i = 0; i < topicLen; i++) {
 8001c18:	2300      	movs	r3, #0
 8001c1a:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
 8001c1e:	e00c      	b.n	8001c3a <mqtt_publish_unified_json+0x196>
        Uart_write(topic[i]);
 8001c20:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	4413      	add	r3, r2
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff fab0 	bl	8001190 <Uart_write>
    for (uint16_t i = 0; i < topicLen; i++) {
 8001c30:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 8001c34:	3301      	adds	r3, #1
 8001c36:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
 8001c3a:	f8b7 20bc 	ldrh.w	r2, [r7, #188]	@ 0xbc
 8001c3e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d3ec      	bcc.n	8001c20 <mqtt_publish_unified_json+0x17c>
    }

    //  propiedades (0x00 para MQTT5 sin propiedades)
    Uart_write(0x00);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff faa2 	bl	8001190 <Uart_write>

    //  payload (el JSON)
    for (int i = 0; i < payloadLen; i++) {
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001c52:	e00d      	b.n	8001c70 <mqtt_publish_unified_json+0x1cc>
        Uart_write(payload[i]);
 8001c54:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001c58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001c5c:	4413      	add	r3, r2
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff fa95 	bl	8001190 <Uart_write>
    for (int i = 0; i < payloadLen; i++) {
 8001c66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001c70:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001c74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	dbeb      	blt.n	8001c54 <mqtt_publish_unified_json+0x1b0>
    }

    // 6) (Opcional) esperar "SEND OK"
    Wait_for("SEND OK\r\n");
 8001c7c:	480b      	ldr	r0, [pc, #44]	@ (8001cac <mqtt_publish_unified_json+0x208>)
 8001c7e:	f7ff fb2f 	bl	80012e0 <Wait_for>
 8001c82:	e000      	b.n	8001c86 <mqtt_publish_unified_json+0x1e2>
    if (payloadLen < 0 || payloadLen >= sizeof(payload)) return;
 8001c84:	bf00      	nop
}
 8001c86:	37c8      	adds	r7, #200	@ 0xc8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000720 	.word	0x20000720
 8001c94:	20000724 	.word	0x20000724
 8001c98:	20000728 	.word	0x20000728
 8001c9c:	08008f80 	.word	0x08008f80
 8001ca0:	08008f30 	.word	0x08008f30
 8001ca4:	08008f40 	.word	0x08008f40
 8001ca8:	08008fa4 	.word	0x08008fa4
 8001cac:	08008f44 	.word	0x08008f44

08001cb0 <processRpiStateMachine>:


void processRpiStateMachine(void) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b09a      	sub	sp, #104	@ 0x68
 8001cb4:	af00      	add	r7, sp, #0
    static uint32_t stateTimeout = 0;

    switch (rpiState) {
 8001cb6:	4b3a      	ldr	r3, [pc, #232]	@ (8001da0 <processRpiStateMachine+0xf0>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d864      	bhi.n	8001d8a <processRpiStateMachine+0xda>
 8001cc0:	a201      	add	r2, pc, #4	@ (adr r2, 8001cc8 <processRpiStateMachine+0x18>)
 8001cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cc6:	bf00      	nop
 8001cc8:	08001cdd 	.word	0x08001cdd
 8001ccc:	08001d17 	.word	0x08001d17
 8001cd0:	08001d31 	.word	0x08001d31
 8001cd4:	08001d63 	.word	0x08001d63
 8001cd8:	08001d7f 	.word	0x08001d7f
    case 1: {  // Iniciar conexin TCP
        Uart_flush();
 8001cdc:	f7ff fac0 	bl	8001260 <Uart_flush>
        char cmd[100];
        sprintf(cmd, "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n", MQTT_BROKER_IP, MQTT_BROKER_PORT);
 8001ce0:	1d38      	adds	r0, r7, #4
 8001ce2:	f240 735b 	movw	r3, #1883	@ 0x75b
 8001ce6:	4a2f      	ldr	r2, [pc, #188]	@ (8001da4 <processRpiStateMachine+0xf4>)
 8001ce8:	492f      	ldr	r1, [pc, #188]	@ (8001da8 <processRpiStateMachine+0xf8>)
 8001cea:	f004 ff73 	bl	8006bd4 <siprintf>
        Uart_sendstring(cmd);
 8001cee:	1d3b      	adds	r3, r7, #4
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fa9f 	bl	8001234 <Uart_sendstring>

        if (!Wait_for("OK\r\n")) {
 8001cf6:	482d      	ldr	r0, [pc, #180]	@ (8001dac <processRpiStateMachine+0xfc>)
 8001cf8:	f7ff faf2 	bl	80012e0 <Wait_for>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d105      	bne.n	8001d0e <processRpiStateMachine+0x5e>
        	closeConnection();
 8001d02:	f7ff fba1 	bl	8001448 <closeConnection>
            rpiState = 0;
 8001d06:	4b26      	ldr	r3, [pc, #152]	@ (8001da0 <processRpiStateMachine+0xf0>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]
            break;
 8001d0c:	e044      	b.n	8001d98 <processRpiStateMachine+0xe8>
        }

        rpiState = 2;
 8001d0e:	4b24      	ldr	r3, [pc, #144]	@ (8001da0 <processRpiStateMachine+0xf0>)
 8001d10:	2202      	movs	r2, #2
 8001d12:	701a      	strb	r2, [r3, #0]
        break;
 8001d14:	e040      	b.n	8001d98 <processRpiStateMachine+0xe8>
    }

    case 2: {  // enviar paquete CONNECT (MQTT 5.0)
        Uart_flush();
 8001d16:	f7ff faa3 	bl	8001260 <Uart_flush>
        mqtt_send_connect_packet();
 8001d1a:	f7ff fe33 	bl	8001984 <mqtt_send_connect_packet>

        rpiState = 3;
 8001d1e:	4b20      	ldr	r3, [pc, #128]	@ (8001da0 <processRpiStateMachine+0xf0>)
 8001d20:	2203      	movs	r2, #3
 8001d22:	701a      	strb	r2, [r3, #0]
        stateTimeout = HAL_GetTick();
 8001d24:	f000 fc68 	bl	80025f8 <HAL_GetTick>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	4a21      	ldr	r2, [pc, #132]	@ (8001db0 <processRpiStateMachine+0x100>)
 8001d2c:	6013      	str	r3, [r2, #0]
        break;
 8001d2e:	e033      	b.n	8001d98 <processRpiStateMachine+0xe8>
    }

    case 3: {  // Esperar CONNACK
        if (mqtt_wait_connack()) {
 8001d30:	f7ff fe70 	bl	8001a14 <mqtt_wait_connack>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <processRpiStateMachine+0x92>
            rpiState = 4;
 8001d3a:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <processRpiStateMachine+0xf0>)
 8001d3c:	2204      	movs	r2, #4
 8001d3e:	701a      	strb	r2, [r3, #0]
            break;
 8001d40:	e02a      	b.n	8001d98 <processRpiStateMachine+0xe8>
        } else if (HAL_GetTick() - stateTimeout > 5000) {
 8001d42:	f000 fc59 	bl	80025f8 <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	4b19      	ldr	r3, [pc, #100]	@ (8001db0 <processRpiStateMachine+0x100>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d91f      	bls.n	8001d96 <processRpiStateMachine+0xe6>
        	closeConnection();
 8001d56:	f7ff fb77 	bl	8001448 <closeConnection>
			rpiState = 0;
 8001d5a:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <processRpiStateMachine+0xf0>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	701a      	strb	r2, [r3, #0]
			break;
 8001d60:	e01a      	b.n	8001d98 <processRpiStateMachine+0xe8>
		}
        break;
    }

    case 4: {  // MQTT PUBLISH JSON
        Uart_flush();
 8001d62:	f7ff fa7d 	bl	8001260 <Uart_flush>
        mqtt_publish_unified_json(MQTT_TOPIC_JSON);
 8001d66:	4813      	ldr	r0, [pc, #76]	@ (8001db4 <processRpiStateMachine+0x104>)
 8001d68:	f7ff fe9c 	bl	8001aa4 <mqtt_publish_unified_json>

        rpiState = 5;
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001da0 <processRpiStateMachine+0xf0>)
 8001d6e:	2205      	movs	r2, #5
 8001d70:	701a      	strb	r2, [r3, #0]
        stateTimeout = HAL_GetTick();
 8001d72:	f000 fc41 	bl	80025f8 <HAL_GetTick>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4a0d      	ldr	r2, [pc, #52]	@ (8001db0 <processRpiStateMachine+0x100>)
 8001d7a:	6013      	str	r3, [r2, #0]
        break;
 8001d7c:	e00c      	b.n	8001d98 <processRpiStateMachine+0xe8>
    }

    case 5: {  // Cerrar conexin
        closeConnection();
 8001d7e:	f7ff fb63 	bl	8001448 <closeConnection>
        rpiState = 0;
 8001d82:	4b07      	ldr	r3, [pc, #28]	@ (8001da0 <processRpiStateMachine+0xf0>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	701a      	strb	r2, [r3, #0]
        break;
 8001d88:	e006      	b.n	8001d98 <processRpiStateMachine+0xe8>

	}
    default:{
    	closeConnection();
 8001d8a:	f7ff fb5d 	bl	8001448 <closeConnection>
		rpiState = 0;
 8001d8e:	4b04      	ldr	r3, [pc, #16]	@ (8001da0 <processRpiStateMachine+0xf0>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
		break;
 8001d94:	e000      	b.n	8001d98 <processRpiStateMachine+0xe8>
        break;
 8001d96:	bf00      	nop

    }
    }
}
 8001d98:	bf00      	nop
 8001d9a:	3768      	adds	r7, #104	@ 0x68
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	2000071d 	.word	0x2000071d
 8001da4:	08008fc8 	.word	0x08008fc8
 8001da8:	08008fd8 	.word	0x08008fd8
 8001dac:	08008ff4 	.word	0x08008ff4
 8001db0:	2000072c 	.word	0x2000072c
 8001db4:	08008ffc 	.word	0x08008ffc

08001db8 <SHT85_Init>:
float totalTemperature = 0.0f;
uint8_t sampleCountTemp = 0;
float totalHumidity = 0.0f;
uint8_t sampleCountHum = 0;

void SHT85_Init() {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
    // No se requiere inicializacin en modo single shot, pero puede hacerse un soft reset por seguridad
    ResetSHT85();
 8001dbc:	f000 f8f8 	bl	8001fb0 <ResetSHT85>
}
 8001dc0:	bf00      	nop
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <SHT85_CalculateCRC>:

uint8_t SHT85_CalculateCRC(uint8_t* data, uint8_t len) {
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	460b      	mov	r3, r1
 8001dce:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0xFF;
 8001dd0:	23ff      	movs	r3, #255	@ 0xff
 8001dd2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len; i++) {
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	73bb      	strb	r3, [r7, #14]
 8001dd8:	e022      	b.n	8001e20 <SHT85_CalculateCRC+0x5c>
        crc ^= data[i];
 8001dda:	7bbb      	ldrb	r3, [r7, #14]
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	781a      	ldrb	r2, [r3, #0]
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
 8001de4:	4053      	eors	r3, r2
 8001de6:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 8001de8:	2300      	movs	r3, #0
 8001dea:	737b      	strb	r3, [r7, #13]
 8001dec:	e012      	b.n	8001e14 <SHT85_CalculateCRC+0x50>
            if (crc & 0x80)
 8001dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	da08      	bge.n	8001e08 <SHT85_CalculateCRC+0x44>
                crc = (crc << 1) ^ 0x31;
 8001df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	b25b      	sxtb	r3, r3
 8001dfe:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8001e02:	b25b      	sxtb	r3, r3
 8001e04:	73fb      	strb	r3, [r7, #15]
 8001e06:	e002      	b.n	8001e0e <SHT85_CalculateCRC+0x4a>
            else
                crc <<= 1;
 8001e08:	7bfb      	ldrb	r3, [r7, #15]
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 8001e0e:	7b7b      	ldrb	r3, [r7, #13]
 8001e10:	3301      	adds	r3, #1
 8001e12:	737b      	strb	r3, [r7, #13]
 8001e14:	7b7b      	ldrb	r3, [r7, #13]
 8001e16:	2b07      	cmp	r3, #7
 8001e18:	d9e9      	bls.n	8001dee <SHT85_CalculateCRC+0x2a>
    for (uint8_t i = 0; i < len; i++) {
 8001e1a:	7bbb      	ldrb	r3, [r7, #14]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	73bb      	strb	r3, [r7, #14]
 8001e20:	7bba      	ldrb	r2, [r7, #14]
 8001e22:	78fb      	ldrb	r3, [r7, #3]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d3d8      	bcc.n	8001dda <SHT85_CalculateCRC+0x16>
        }
    }
    return crc;
 8001e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <SHT85_ReadSingleShot>:

void SHT85_ReadSingleShot(float* temperature, float* humidity) {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b088      	sub	sp, #32
 8001e3c:	af02      	add	r7, sp, #8
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
    uint8_t cmd[2] = {0x24, 0x00};  // High repeatability, no clock stretching
 8001e42:	2324      	movs	r3, #36	@ 0x24
 8001e44:	82bb      	strh	r3, [r7, #20]
    uint8_t data[6];

    HAL_I2C_Master_Transmit(&hi2c1, SHT85_I2C_ADDR, cmd, 2, HAL_MAX_DELAY);
 8001e46:	f107 0214 	add.w	r2, r7, #20
 8001e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4e:	9300      	str	r3, [sp, #0]
 8001e50:	2302      	movs	r3, #2
 8001e52:	2188      	movs	r1, #136	@ 0x88
 8001e54:	4834      	ldr	r0, [pc, #208]	@ (8001f28 <SHT85_ReadSingleShot+0xf0>)
 8001e56:	f001 f86b 	bl	8002f30 <HAL_I2C_Master_Transmit>
    HAL_Delay(20);  // Tiempo tpico de conversin (~15 ms para alta repetibilidad)
 8001e5a:	2014      	movs	r0, #20
 8001e5c:	f000 fbd8 	bl	8002610 <HAL_Delay>

    HAL_I2C_Master_Receive(&hi2c1, SHT85_I2C_ADDR, data, 6, HAL_MAX_DELAY);
 8001e60:	f107 020c 	add.w	r2, r7, #12
 8001e64:	f04f 33ff 	mov.w	r3, #4294967295
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	2306      	movs	r3, #6
 8001e6c:	2188      	movs	r1, #136	@ 0x88
 8001e6e:	482e      	ldr	r0, [pc, #184]	@ (8001f28 <SHT85_ReadSingleShot+0xf0>)
 8001e70:	f001 f95c 	bl	800312c <HAL_I2C_Master_Receive>

    // Validar CRC
    if (SHT85_CalculateCRC(&data[0], 2) != data[2]) return;
 8001e74:	f107 030c 	add.w	r3, r7, #12
 8001e78:	2102      	movs	r1, #2
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff ffa2 	bl	8001dc4 <SHT85_CalculateCRC>
 8001e80:	4603      	mov	r3, r0
 8001e82:	461a      	mov	r2, r3
 8001e84:	7bbb      	ldrb	r3, [r7, #14]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d148      	bne.n	8001f1c <SHT85_ReadSingleShot+0xe4>
    if (SHT85_CalculateCRC(&data[3], 2) != data[5]) return;
 8001e8a:	f107 030c 	add.w	r3, r7, #12
 8001e8e:	3303      	adds	r3, #3
 8001e90:	2102      	movs	r1, #2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff ff96 	bl	8001dc4 <SHT85_CalculateCRC>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	7c7b      	ldrb	r3, [r7, #17]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d13e      	bne.n	8001f20 <SHT85_ReadSingleShot+0xe8>

    temp_raw = (data[0] << 8) | data[1];
 8001ea2:	7b3b      	ldrb	r3, [r7, #12]
 8001ea4:	b21b      	sxth	r3, r3
 8001ea6:	021b      	lsls	r3, r3, #8
 8001ea8:	b21a      	sxth	r2, r3
 8001eaa:	7b7b      	ldrb	r3, [r7, #13]
 8001eac:	b21b      	sxth	r3, r3
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	b21b      	sxth	r3, r3
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f2c <SHT85_ReadSingleShot+0xf4>)
 8001eb6:	801a      	strh	r2, [r3, #0]
    hum_raw  = (data[3] << 8) | data[4];
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
 8001eba:	b21b      	sxth	r3, r3
 8001ebc:	021b      	lsls	r3, r3, #8
 8001ebe:	b21a      	sxth	r2, r3
 8001ec0:	7c3b      	ldrb	r3, [r7, #16]
 8001ec2:	b21b      	sxth	r3, r3
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	b21b      	sxth	r3, r3
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <SHT85_ReadSingleShot+0xf8>)
 8001ecc:	801a      	strh	r2, [r3, #0]

    *temperature = -45 + 175 * (float)temp_raw / 65535.0f;
 8001ece:	4b17      	ldr	r3, [pc, #92]	@ (8001f2c <SHT85_ReadSingleShot+0xf4>)
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	ee07 3a90 	vmov	s15, r3
 8001ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eda:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001f34 <SHT85_ReadSingleShot+0xfc>
 8001ede:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ee2:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001f38 <SHT85_ReadSingleShot+0x100>
 8001ee6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eea:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001f3c <SHT85_ReadSingleShot+0x104>
 8001eee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	edc3 7a00 	vstr	s15, [r3]
    *humidity    = 100 * (float)hum_raw / 65535.0f;
 8001ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f30 <SHT85_ReadSingleShot+0xf8>)
 8001efa:	881b      	ldrh	r3, [r3, #0]
 8001efc:	ee07 3a90 	vmov	s15, r3
 8001f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f04:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001f40 <SHT85_ReadSingleShot+0x108>
 8001f08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f0c:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001f38 <SHT85_ReadSingleShot+0x100>
 8001f10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	edc3 7a00 	vstr	s15, [r3]
 8001f1a:	e002      	b.n	8001f22 <SHT85_ReadSingleShot+0xea>
    if (SHT85_CalculateCRC(&data[0], 2) != data[2]) return;
 8001f1c:	bf00      	nop
 8001f1e:	e000      	b.n	8001f22 <SHT85_ReadSingleShot+0xea>
    if (SHT85_CalculateCRC(&data[3], 2) != data[5]) return;
 8001f20:	bf00      	nop
}
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000608 	.word	0x20000608
 8001f2c:	20000730 	.word	0x20000730
 8001f30:	20000732 	.word	0x20000732
 8001f34:	432f0000 	.word	0x432f0000
 8001f38:	477fff00 	.word	0x477fff00
 8001f3c:	42340000 	.word	0x42340000
 8001f40:	42c80000 	.word	0x42c80000

08001f44 <SHT85_ErrorReset>:

void SHT85_ErrorReset(float* temperature, float* humidity) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
    static uint8_t out_of_range_count = 0;

    if (*temperature <= -44.0f || *humidity <= 1) {
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	edd3 7a00 	vldr	s15, [r3]
 8001f54:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001fa8 <SHT85_ErrorReset+0x64>
 8001f58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f60:	d909      	bls.n	8001f76 <SHT85_ErrorReset+0x32>
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	edd3 7a00 	vldr	s15, [r3]
 8001f68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001f6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f74:	d810      	bhi.n	8001f98 <SHT85_ErrorReset+0x54>
        if (out_of_range_count > 5) {
 8001f76:	4b0d      	ldr	r3, [pc, #52]	@ (8001fac <SHT85_ErrorReset+0x68>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b05      	cmp	r3, #5
 8001f7c:	d905      	bls.n	8001f8a <SHT85_ErrorReset+0x46>
            ResetSHT85();
 8001f7e:	f000 f817 	bl	8001fb0 <ResetSHT85>
            out_of_range_count = 0;
 8001f82:	4b0a      	ldr	r3, [pc, #40]	@ (8001fac <SHT85_ErrorReset+0x68>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	701a      	strb	r2, [r3, #0]
        if (out_of_range_count > 5) {
 8001f88:	e00a      	b.n	8001fa0 <SHT85_ErrorReset+0x5c>
        } else {
            out_of_range_count++;
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <SHT85_ErrorReset+0x68>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <SHT85_ErrorReset+0x68>)
 8001f94:	701a      	strb	r2, [r3, #0]
        if (out_of_range_count > 5) {
 8001f96:	e003      	b.n	8001fa0 <SHT85_ErrorReset+0x5c>
        }
    } else {
        out_of_range_count = 0;
 8001f98:	4b04      	ldr	r3, [pc, #16]	@ (8001fac <SHT85_ErrorReset+0x68>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	701a      	strb	r2, [r3, #0]
    }
}
 8001f9e:	bf00      	nop
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	c2300000 	.word	0xc2300000
 8001fac:	20000734 	.word	0x20000734

08001fb0 <ResetSHT85>:

void ResetSHT85() {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af02      	add	r7, sp, #8
    uint8_t reset_command[2] = {0x30, 0xA2};
 8001fb6:	f24a 2330 	movw	r3, #41520	@ 0xa230
 8001fba:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&hi2c1, SHT85_I2C_ADDR, reset_command, 2, HAL_MAX_DELAY);
 8001fbc:	1d3a      	adds	r2, r7, #4
 8001fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	2188      	movs	r1, #136	@ 0x88
 8001fc8:	4804      	ldr	r0, [pc, #16]	@ (8001fdc <ResetSHT85+0x2c>)
 8001fca:	f000 ffb1 	bl	8002f30 <HAL_I2C_Master_Transmit>
    HAL_Delay(50);
 8001fce:	2032      	movs	r0, #50	@ 0x32
 8001fd0:	f000 fb1e 	bl	8002610 <HAL_Delay>
}
 8001fd4:	bf00      	nop
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	20000608 	.word	0x20000608

08001fe0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	607b      	str	r3, [r7, #4]
 8001fea:	4b10      	ldr	r3, [pc, #64]	@ (800202c <HAL_MspInit+0x4c>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fee:	4a0f      	ldr	r2, [pc, #60]	@ (800202c <HAL_MspInit+0x4c>)
 8001ff0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ff4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800202c <HAL_MspInit+0x4c>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ffe:	607b      	str	r3, [r7, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	603b      	str	r3, [r7, #0]
 8002006:	4b09      	ldr	r3, [pc, #36]	@ (800202c <HAL_MspInit+0x4c>)
 8002008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200a:	4a08      	ldr	r2, [pc, #32]	@ (800202c <HAL_MspInit+0x4c>)
 800200c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002010:	6413      	str	r3, [r2, #64]	@ 0x40
 8002012:	4b06      	ldr	r3, [pc, #24]	@ (800202c <HAL_MspInit+0x4c>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800201a:	603b      	str	r3, [r7, #0]
 800201c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800201e:	2007      	movs	r0, #7
 8002020:	f000 fbea 	bl	80027f8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002024:	bf00      	nop
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40023800 	.word	0x40023800

08002030 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	@ 0x30
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002038:	f107 031c 	add.w	r3, r7, #28
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]
 8002046:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a3a      	ldr	r2, [pc, #232]	@ (8002138 <HAL_I2C_MspInit+0x108>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d12c      	bne.n	80020ac <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	61bb      	str	r3, [r7, #24]
 8002056:	4b39      	ldr	r3, [pc, #228]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205a:	4a38      	ldr	r2, [pc, #224]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 800205c:	f043 0302 	orr.w	r3, r3, #2
 8002060:	6313      	str	r3, [r2, #48]	@ 0x30
 8002062:	4b36      	ldr	r3, [pc, #216]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	61bb      	str	r3, [r7, #24]
 800206c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800206e:	23c0      	movs	r3, #192	@ 0xc0
 8002070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002072:	2312      	movs	r3, #18
 8002074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	2300      	movs	r3, #0
 8002078:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800207a:	2303      	movs	r3, #3
 800207c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800207e:	2304      	movs	r3, #4
 8002080:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002082:	f107 031c 	add.w	r3, r7, #28
 8002086:	4619      	mov	r1, r3
 8002088:	482d      	ldr	r0, [pc, #180]	@ (8002140 <HAL_I2C_MspInit+0x110>)
 800208a:	f000 fc89 	bl	80029a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	4b2a      	ldr	r3, [pc, #168]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	4a29      	ldr	r2, [pc, #164]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 8002098:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800209c:	6413      	str	r3, [r2, #64]	@ 0x40
 800209e:	4b27      	ldr	r3, [pc, #156]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80020aa:	e041      	b.n	8002130 <HAL_I2C_MspInit+0x100>
  else if(hi2c->Instance==I2C2)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a24      	ldr	r2, [pc, #144]	@ (8002144 <HAL_I2C_MspInit+0x114>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d13c      	bne.n	8002130 <HAL_I2C_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	4b20      	ldr	r3, [pc, #128]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	4a1f      	ldr	r2, [pc, #124]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 80020c0:	f043 0302 	orr.w	r3, r3, #2
 80020c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c6:	4b1d      	ldr	r3, [pc, #116]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020d8:	2312      	movs	r3, #18
 80020da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e0:	2303      	movs	r3, #3
 80020e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80020e4:	2304      	movs	r3, #4
 80020e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e8:	f107 031c 	add.w	r3, r7, #28
 80020ec:	4619      	mov	r1, r3
 80020ee:	4814      	ldr	r0, [pc, #80]	@ (8002140 <HAL_I2C_MspInit+0x110>)
 80020f0:	f000 fc56 	bl	80029a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80020f4:	2308      	movs	r3, #8
 80020f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f8:	2312      	movs	r3, #18
 80020fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002100:	2303      	movs	r3, #3
 8002102:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002104:	2309      	movs	r3, #9
 8002106:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002108:	f107 031c 	add.w	r3, r7, #28
 800210c:	4619      	mov	r1, r3
 800210e:	480c      	ldr	r0, [pc, #48]	@ (8002140 <HAL_I2C_MspInit+0x110>)
 8002110:	f000 fc46 	bl	80029a0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002114:	2300      	movs	r3, #0
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	4b08      	ldr	r3, [pc, #32]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 800211a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211c:	4a07      	ldr	r2, [pc, #28]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 800211e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002122:	6413      	str	r3, [r2, #64]	@ 0x40
 8002124:	4b05      	ldr	r3, [pc, #20]	@ (800213c <HAL_I2C_MspInit+0x10c>)
 8002126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002128:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	68fb      	ldr	r3, [r7, #12]
}
 8002130:	bf00      	nop
 8002132:	3730      	adds	r7, #48	@ 0x30
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40005400 	.word	0x40005400
 800213c:	40023800 	.word	0x40023800
 8002140:	40020400 	.word	0x40020400
 8002144:	40005800 	.word	0x40005800

08002148 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08a      	sub	sp, #40	@ 0x28
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a1d      	ldr	r2, [pc, #116]	@ (80021dc <HAL_UART_MspInit+0x94>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d133      	bne.n	80021d2 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	4b1c      	ldr	r3, [pc, #112]	@ (80021e0 <HAL_UART_MspInit+0x98>)
 8002170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002172:	4a1b      	ldr	r2, [pc, #108]	@ (80021e0 <HAL_UART_MspInit+0x98>)
 8002174:	f043 0320 	orr.w	r3, r3, #32
 8002178:	6453      	str	r3, [r2, #68]	@ 0x44
 800217a:	4b19      	ldr	r3, [pc, #100]	@ (80021e0 <HAL_UART_MspInit+0x98>)
 800217c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800217e:	f003 0320 	and.w	r3, r3, #32
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	4b15      	ldr	r3, [pc, #84]	@ (80021e0 <HAL_UART_MspInit+0x98>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218e:	4a14      	ldr	r2, [pc, #80]	@ (80021e0 <HAL_UART_MspInit+0x98>)
 8002190:	f043 0304 	orr.w	r3, r3, #4
 8002194:	6313      	str	r3, [r2, #48]	@ 0x30
 8002196:	4b12      	ldr	r3, [pc, #72]	@ (80021e0 <HAL_UART_MspInit+0x98>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219a:	f003 0304 	and.w	r3, r3, #4
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021a2:	23c0      	movs	r3, #192	@ 0xc0
 80021a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a6:	2302      	movs	r3, #2
 80021a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ae:	2303      	movs	r3, #3
 80021b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80021b2:	2308      	movs	r3, #8
 80021b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b6:	f107 0314 	add.w	r3, r7, #20
 80021ba:	4619      	mov	r1, r3
 80021bc:	4809      	ldr	r0, [pc, #36]	@ (80021e4 <HAL_UART_MspInit+0x9c>)
 80021be:	f000 fbef 	bl	80029a0 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80021c2:	2200      	movs	r2, #0
 80021c4:	2100      	movs	r1, #0
 80021c6:	2047      	movs	r0, #71	@ 0x47
 80021c8:	f000 fb21 	bl	800280e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80021cc:	2047      	movs	r0, #71	@ 0x47
 80021ce:	f000 fb3a 	bl	8002846 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 80021d2:	bf00      	nop
 80021d4:	3728      	adds	r7, #40	@ 0x28
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40011400 	.word	0x40011400
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40020800 	.word	0x40020800

080021e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021f6:	b480      	push	{r7}
 80021f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021fa:	bf00      	nop
 80021fc:	e7fd      	b.n	80021fa <HardFault_Handler+0x4>

080021fe <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021fe:	b480      	push	{r7}
 8002200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002202:	bf00      	nop
 8002204:	e7fd      	b.n	8002202 <MemManage_Handler+0x4>

08002206 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002206:	b480      	push	{r7}
 8002208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800220a:	bf00      	nop
 800220c:	e7fd      	b.n	800220a <BusFault_Handler+0x4>

0800220e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800220e:	b480      	push	{r7}
 8002210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002212:	bf00      	nop
 8002214:	e7fd      	b.n	8002212 <UsageFault_Handler+0x4>

08002216 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002216:	b480      	push	{r7}
 8002218:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002232:	b480      	push	{r7}
 8002234:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002236:	bf00      	nop
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002244:	f000 f9c4 	bl	80025d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002248:	bf00      	nop
 800224a:	bd80      	pop	{r7, pc}

0800224c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  Uart_isr(&huart6);
 8002250:	4803      	ldr	r0, [pc, #12]	@ (8002260 <USART6_IRQHandler+0x14>)
 8002252:	f7ff f89b 	bl	800138c <Uart_isr>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002256:	4802      	ldr	r0, [pc, #8]	@ (8002260 <USART6_IRQHandler+0x14>)
 8002258:	f002 ffd4 	bl	8005204 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	200006b0 	.word	0x200006b0

08002264 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
	return 1;
 8002268:	2301      	movs	r3, #1
}
 800226a:	4618      	mov	r0, r3
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <_kill>:

int _kill(int pid, int sig)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800227e:	f004 fdf5 	bl	8006e6c <__errno>
 8002282:	4603      	mov	r3, r0
 8002284:	2216      	movs	r2, #22
 8002286:	601a      	str	r2, [r3, #0]
	return -1;
 8002288:	f04f 33ff 	mov.w	r3, #4294967295
}
 800228c:	4618      	mov	r0, r3
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <_exit>:

void _exit (int status)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800229c:	f04f 31ff 	mov.w	r1, #4294967295
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff ffe7 	bl	8002274 <_kill>
	while (1) {}		/* Make sure we hang here */
 80022a6:	bf00      	nop
 80022a8:	e7fd      	b.n	80022a6 <_exit+0x12>

080022aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b086      	sub	sp, #24
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	60f8      	str	r0, [r7, #12]
 80022b2:	60b9      	str	r1, [r7, #8]
 80022b4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b6:	2300      	movs	r3, #0
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	e00a      	b.n	80022d2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022bc:	f3af 8000 	nop.w
 80022c0:	4601      	mov	r1, r0
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	1c5a      	adds	r2, r3, #1
 80022c6:	60ba      	str	r2, [r7, #8]
 80022c8:	b2ca      	uxtb	r2, r1
 80022ca:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	3301      	adds	r3, #1
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	dbf0      	blt.n	80022bc <_read+0x12>
	}

return len;
 80022da:	687b      	ldr	r3, [r7, #4]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3718      	adds	r7, #24
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	e009      	b.n	800230a <_write+0x26>
	{
		__io_putchar(*ptr++);
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	60ba      	str	r2, [r7, #8]
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	4618      	mov	r0, r3
 8002300:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	3301      	adds	r3, #1
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	429a      	cmp	r2, r3
 8002310:	dbf1      	blt.n	80022f6 <_write+0x12>
	}
	return len;
 8002312:	687b      	ldr	r3, [r7, #4]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <_close>:

int _close(int file)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
	return -1;
 8002324:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002344:	605a      	str	r2, [r3, #4]
	return 0;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <_isatty>:

int _isatty(int file)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
	return 1;
 800235c:	2301      	movs	r3, #1
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800236a:	b480      	push	{r7}
 800236c:	b085      	sub	sp, #20
 800236e:	af00      	add	r7, sp, #0
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
	return 0;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3714      	adds	r7, #20
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800238c:	4a14      	ldr	r2, [pc, #80]	@ (80023e0 <_sbrk+0x5c>)
 800238e:	4b15      	ldr	r3, [pc, #84]	@ (80023e4 <_sbrk+0x60>)
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002398:	4b13      	ldr	r3, [pc, #76]	@ (80023e8 <_sbrk+0x64>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d102      	bne.n	80023a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a0:	4b11      	ldr	r3, [pc, #68]	@ (80023e8 <_sbrk+0x64>)
 80023a2:	4a12      	ldr	r2, [pc, #72]	@ (80023ec <_sbrk+0x68>)
 80023a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023a6:	4b10      	ldr	r3, [pc, #64]	@ (80023e8 <_sbrk+0x64>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4413      	add	r3, r2
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d207      	bcs.n	80023c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b4:	f004 fd5a 	bl	8006e6c <__errno>
 80023b8:	4603      	mov	r3, r0
 80023ba:	220c      	movs	r2, #12
 80023bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023be:	f04f 33ff 	mov.w	r3, #4294967295
 80023c2:	e009      	b.n	80023d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c4:	4b08      	ldr	r3, [pc, #32]	@ (80023e8 <_sbrk+0x64>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ca:	4b07      	ldr	r3, [pc, #28]	@ (80023e8 <_sbrk+0x64>)
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4413      	add	r3, r2
 80023d2:	4a05      	ldr	r2, [pc, #20]	@ (80023e8 <_sbrk+0x64>)
 80023d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023d6:	68fb      	ldr	r3, [r7, #12]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3718      	adds	r7, #24
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	20020000 	.word	0x20020000
 80023e4:	00000400 	.word	0x00000400
 80023e8:	20000738 	.word	0x20000738
 80023ec:	20000890 	.word	0x20000890

080023f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023f4:	4b08      	ldr	r3, [pc, #32]	@ (8002418 <SystemInit+0x28>)
 80023f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023fa:	4a07      	ldr	r2, [pc, #28]	@ (8002418 <SystemInit+0x28>)
 80023fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002400:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002404:	4b04      	ldr	r3, [pc, #16]	@ (8002418 <SystemInit+0x28>)
 8002406:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800240a:	609a      	str	r2, [r3, #8]
#endif
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <VEML7700_Init>:
//float luminosity = 0.0;
float totalLuminosity = 0.0f;
uint8_t sampleCountLight = 0;

// Configuracin del sensor
void VEML7700_Init(void) {
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af04      	add	r7, sp, #16
    uint8_t config[2] = { 0x00, 0x00 };  // GAIN x1, IT 100ms, sensor encendido
 8002422:	2300      	movs	r3, #0
 8002424:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Write(&hi2c2, VEML7700_I2C_ADDR, VEML7700_REG_CONF, I2C_MEMADD_SIZE_8BIT, config, 2, HAL_MAX_DELAY);
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	9302      	str	r3, [sp, #8]
 800242c:	2302      	movs	r3, #2
 800242e:	9301      	str	r3, [sp, #4]
 8002430:	1d3b      	adds	r3, r7, #4
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	2301      	movs	r3, #1
 8002436:	2200      	movs	r2, #0
 8002438:	2120      	movs	r1, #32
 800243a:	4805      	ldr	r0, [pc, #20]	@ (8002450 <VEML7700_Init+0x34>)
 800243c:	f001 f8a8 	bl	8003590 <HAL_I2C_Mem_Write>
    HAL_Delay(5);
 8002440:	2005      	movs	r0, #5
 8002442:	f000 f8e5 	bl	8002610 <HAL_Delay>
}
 8002446:	bf00      	nop
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	2000065c 	.word	0x2000065c
 8002454:	00000000 	.word	0x00000000

08002458 <ReadVEML7700>:

// Lectura de luminosidad
void ReadVEML7700(float *lux) {
 8002458:	b580      	push	{r7, lr}
 800245a:	b088      	sub	sp, #32
 800245c:	af04      	add	r7, sp, #16
 800245e:	6078      	str	r0, [r7, #4]
    uint8_t buffer[2] = { 0x00, 0x00 };
 8002460:	2300      	movs	r3, #0
 8002462:	81bb      	strh	r3, [r7, #12]
    HAL_I2C_Mem_Read(&hi2c2, VEML7700_I2C_ADDR, VEML7700_REG_ALS, I2C_MEMADD_SIZE_8BIT, buffer, 2, HAL_MAX_DELAY);
 8002464:	f04f 33ff 	mov.w	r3, #4294967295
 8002468:	9302      	str	r3, [sp, #8]
 800246a:	2302      	movs	r3, #2
 800246c:	9301      	str	r3, [sp, #4]
 800246e:	f107 030c 	add.w	r3, r7, #12
 8002472:	9300      	str	r3, [sp, #0]
 8002474:	2301      	movs	r3, #1
 8002476:	2204      	movs	r2, #4
 8002478:	2120      	movs	r1, #32
 800247a:	4815      	ldr	r0, [pc, #84]	@ (80024d0 <ReadVEML7700+0x78>)
 800247c:	f001 f982 	bl	8003784 <HAL_I2C_Mem_Read>

    lux_raw = (buffer[1] << 8) | buffer[0]; // Convertir a 16 bits
 8002480:	7b7b      	ldrb	r3, [r7, #13]
 8002482:	b21b      	sxth	r3, r3
 8002484:	021b      	lsls	r3, r3, #8
 8002486:	b21a      	sxth	r2, r3
 8002488:	7b3b      	ldrb	r3, [r7, #12]
 800248a:	b21b      	sxth	r3, r3
 800248c:	4313      	orrs	r3, r2
 800248e:	b21b      	sxth	r3, r3
 8002490:	b29a      	uxth	r2, r3
 8002492:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <ReadVEML7700+0x7c>)
 8002494:	801a      	strh	r2, [r3, #0]
    *lux = lux_raw * 0.0036; // Factor de conversin del datasheet
 8002496:	4b0f      	ldr	r3, [pc, #60]	@ (80024d4 <ReadVEML7700+0x7c>)
 8002498:	881b      	ldrh	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7fe f84a 	bl	8000534 <__aeabi_i2d>
 80024a0:	a309      	add	r3, pc, #36	@ (adr r3, 80024c8 <ReadVEML7700+0x70>)
 80024a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a6:	f7fe f8af 	bl	8000608 <__aeabi_dmul>
 80024aa:	4602      	mov	r2, r0
 80024ac:	460b      	mov	r3, r1
 80024ae:	4610      	mov	r0, r2
 80024b0:	4619      	mov	r1, r3
 80024b2:	f7fe fb81 	bl	8000bb8 <__aeabi_d2f>
 80024b6:	4602      	mov	r2, r0
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	601a      	str	r2, [r3, #0]
}
 80024bc:	bf00      	nop
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	f3af 8000 	nop.w
 80024c8:	487fcb92 	.word	0x487fcb92
 80024cc:	3f6d7dbf 	.word	0x3f6d7dbf
 80024d0:	2000065c 	.word	0x2000065c
 80024d4:	2000073c 	.word	0x2000073c

080024d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80024d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002510 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024dc:	f7ff ff88 	bl	80023f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024e0:	480c      	ldr	r0, [pc, #48]	@ (8002514 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024e2:	490d      	ldr	r1, [pc, #52]	@ (8002518 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024e4:	4a0d      	ldr	r2, [pc, #52]	@ (800251c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024e8:	e002      	b.n	80024f0 <LoopCopyDataInit>

080024ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ee:	3304      	adds	r3, #4

080024f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f4:	d3f9      	bcc.n	80024ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002524 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024fc:	e001      	b.n	8002502 <LoopFillZerobss>

080024fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002500:	3204      	adds	r2, #4

08002502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002504:	d3fb      	bcc.n	80024fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002506:	f004 fcb7 	bl	8006e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800250a:	f7fe ffa9 	bl	8001460 <main>
  bx  lr    
 800250e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002510:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002518:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800251c:	080093b4 	.word	0x080093b4
  ldr r2, =_sbss
 8002520:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002524:	20000890 	.word	0x20000890

08002528 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002528:	e7fe      	b.n	8002528 <ADC_IRQHandler>
	...

0800252c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002530:	4b0e      	ldr	r3, [pc, #56]	@ (800256c <HAL_Init+0x40>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a0d      	ldr	r2, [pc, #52]	@ (800256c <HAL_Init+0x40>)
 8002536:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800253a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800253c:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <HAL_Init+0x40>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a0a      	ldr	r2, [pc, #40]	@ (800256c <HAL_Init+0x40>)
 8002542:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002546:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002548:	4b08      	ldr	r3, [pc, #32]	@ (800256c <HAL_Init+0x40>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a07      	ldr	r2, [pc, #28]	@ (800256c <HAL_Init+0x40>)
 800254e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002552:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002554:	2003      	movs	r0, #3
 8002556:	f000 f94f 	bl	80027f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800255a:	2000      	movs	r0, #0
 800255c:	f000 f808 	bl	8002570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002560:	f7ff fd3e 	bl	8001fe0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023c00 	.word	0x40023c00

08002570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002578:	4b12      	ldr	r3, [pc, #72]	@ (80025c4 <HAL_InitTick+0x54>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <HAL_InitTick+0x58>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	4619      	mov	r1, r3
 8002582:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002586:	fbb3 f3f1 	udiv	r3, r3, r1
 800258a:	fbb2 f3f3 	udiv	r3, r2, r3
 800258e:	4618      	mov	r0, r3
 8002590:	f000 f967 	bl	8002862 <HAL_SYSTICK_Config>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e00e      	b.n	80025bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b0f      	cmp	r3, #15
 80025a2:	d80a      	bhi.n	80025ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a4:	2200      	movs	r2, #0
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ac:	f000 f92f 	bl	800280e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025b0:	4a06      	ldr	r2, [pc, #24]	@ (80025cc <HAL_InitTick+0x5c>)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e000      	b.n	80025bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20000000 	.word	0x20000000
 80025c8:	20000008 	.word	0x20000008
 80025cc:	20000004 	.word	0x20000004

080025d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d4:	4b06      	ldr	r3, [pc, #24]	@ (80025f0 <HAL_IncTick+0x20>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	461a      	mov	r2, r3
 80025da:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <HAL_IncTick+0x24>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4413      	add	r3, r2
 80025e0:	4a04      	ldr	r2, [pc, #16]	@ (80025f4 <HAL_IncTick+0x24>)
 80025e2:	6013      	str	r3, [r2, #0]
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000008 	.word	0x20000008
 80025f4:	20000740 	.word	0x20000740

080025f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return uwTick;
 80025fc:	4b03      	ldr	r3, [pc, #12]	@ (800260c <HAL_GetTick+0x14>)
 80025fe:	681b      	ldr	r3, [r3, #0]
}
 8002600:	4618      	mov	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20000740 	.word	0x20000740

08002610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002618:	f7ff ffee 	bl	80025f8 <HAL_GetTick>
 800261c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002628:	d005      	beq.n	8002636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <HAL_Delay+0x44>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	461a      	mov	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4413      	add	r3, r2
 8002634:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002636:	bf00      	nop
 8002638:	f7ff ffde 	bl	80025f8 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	429a      	cmp	r2, r3
 8002646:	d8f7      	bhi.n	8002638 <HAL_Delay+0x28>
  {
  }
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000008 	.word	0x20000008

08002658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002668:	4b0c      	ldr	r3, [pc, #48]	@ (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002674:	4013      	ands	r3, r2
 8002676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002680:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002684:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800268a:	4a04      	ldr	r2, [pc, #16]	@ (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	60d3      	str	r3, [r2, #12]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	e000ed00 	.word	0xe000ed00

080026a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a4:	4b04      	ldr	r3, [pc, #16]	@ (80026b8 <__NVIC_GetPriorityGrouping+0x18>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	0a1b      	lsrs	r3, r3, #8
 80026aa:	f003 0307 	and.w	r3, r3, #7
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	db0b      	blt.n	80026e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	f003 021f 	and.w	r2, r3, #31
 80026d4:	4907      	ldr	r1, [pc, #28]	@ (80026f4 <__NVIC_EnableIRQ+0x38>)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	095b      	lsrs	r3, r3, #5
 80026dc:	2001      	movs	r0, #1
 80026de:	fa00 f202 	lsl.w	r2, r0, r2
 80026e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000e100 	.word	0xe000e100

080026f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002708:	2b00      	cmp	r3, #0
 800270a:	db0a      	blt.n	8002722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	b2da      	uxtb	r2, r3
 8002710:	490c      	ldr	r1, [pc, #48]	@ (8002744 <__NVIC_SetPriority+0x4c>)
 8002712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002716:	0112      	lsls	r2, r2, #4
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	440b      	add	r3, r1
 800271c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002720:	e00a      	b.n	8002738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4908      	ldr	r1, [pc, #32]	@ (8002748 <__NVIC_SetPriority+0x50>)
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	3b04      	subs	r3, #4
 8002730:	0112      	lsls	r2, r2, #4
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	440b      	add	r3, r1
 8002736:	761a      	strb	r2, [r3, #24]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	e000e100 	.word	0xe000e100
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800274c:	b480      	push	{r7}
 800274e:	b089      	sub	sp, #36	@ 0x24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f1c3 0307 	rsb	r3, r3, #7
 8002766:	2b04      	cmp	r3, #4
 8002768:	bf28      	it	cs
 800276a:	2304      	movcs	r3, #4
 800276c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3304      	adds	r3, #4
 8002772:	2b06      	cmp	r3, #6
 8002774:	d902      	bls.n	800277c <NVIC_EncodePriority+0x30>
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3b03      	subs	r3, #3
 800277a:	e000      	b.n	800277e <NVIC_EncodePriority+0x32>
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002780:	f04f 32ff 	mov.w	r2, #4294967295
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002794:	f04f 31ff 	mov.w	r1, #4294967295
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa01 f303 	lsl.w	r3, r1, r3
 800279e:	43d9      	mvns	r1, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a4:	4313      	orrs	r3, r2
         );
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3724      	adds	r7, #36	@ 0x24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
	...

080027b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3b01      	subs	r3, #1
 80027c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027c4:	d301      	bcc.n	80027ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027c6:	2301      	movs	r3, #1
 80027c8:	e00f      	b.n	80027ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ca:	4a0a      	ldr	r2, [pc, #40]	@ (80027f4 <SysTick_Config+0x40>)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3b01      	subs	r3, #1
 80027d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027d2:	210f      	movs	r1, #15
 80027d4:	f04f 30ff 	mov.w	r0, #4294967295
 80027d8:	f7ff ff8e 	bl	80026f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027dc:	4b05      	ldr	r3, [pc, #20]	@ (80027f4 <SysTick_Config+0x40>)
 80027de:	2200      	movs	r2, #0
 80027e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027e2:	4b04      	ldr	r3, [pc, #16]	@ (80027f4 <SysTick_Config+0x40>)
 80027e4:	2207      	movs	r2, #7
 80027e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	e000e010 	.word	0xe000e010

080027f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f7ff ff29 	bl	8002658 <__NVIC_SetPriorityGrouping>
}
 8002806:	bf00      	nop
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800280e:	b580      	push	{r7, lr}
 8002810:	b086      	sub	sp, #24
 8002812:	af00      	add	r7, sp, #0
 8002814:	4603      	mov	r3, r0
 8002816:	60b9      	str	r1, [r7, #8]
 8002818:	607a      	str	r2, [r7, #4]
 800281a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002820:	f7ff ff3e 	bl	80026a0 <__NVIC_GetPriorityGrouping>
 8002824:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68b9      	ldr	r1, [r7, #8]
 800282a:	6978      	ldr	r0, [r7, #20]
 800282c:	f7ff ff8e 	bl	800274c <NVIC_EncodePriority>
 8002830:	4602      	mov	r2, r0
 8002832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002836:	4611      	mov	r1, r2
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff ff5d 	bl	80026f8 <__NVIC_SetPriority>
}
 800283e:	bf00      	nop
 8002840:	3718      	adds	r7, #24
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
 800284c:	4603      	mov	r3, r0
 800284e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ff31 	bl	80026bc <__NVIC_EnableIRQ>
}
 800285a:	bf00      	nop
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b082      	sub	sp, #8
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff ffa2 	bl	80027b4 <SysTick_Config>
 8002870:	4603      	mov	r3, r0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b084      	sub	sp, #16
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002886:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002888:	f7ff feb6 	bl	80025f8 <HAL_GetTick>
 800288c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d008      	beq.n	80028ac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2280      	movs	r2, #128	@ 0x80
 800289e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e052      	b.n	8002952 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0216 	bic.w	r2, r2, #22
 80028ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	695a      	ldr	r2, [r3, #20]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028ca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d103      	bne.n	80028dc <HAL_DMA_Abort+0x62>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d007      	beq.n	80028ec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 0208 	bic.w	r2, r2, #8
 80028ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0201 	bic.w	r2, r2, #1
 80028fa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028fc:	e013      	b.n	8002926 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028fe:	f7ff fe7b 	bl	80025f8 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b05      	cmp	r3, #5
 800290a:	d90c      	bls.n	8002926 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2220      	movs	r2, #32
 8002910:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2203      	movs	r2, #3
 8002916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e015      	b.n	8002952 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1e4      	bne.n	80028fe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002938:	223f      	movs	r2, #63	@ 0x3f
 800293a:	409a      	lsls	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d004      	beq.n	8002978 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2280      	movs	r2, #128	@ 0x80
 8002972:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e00c      	b.n	8002992 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2205      	movs	r2, #5
 800297c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 0201 	bic.w	r2, r2, #1
 800298e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
	...

080029a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b089      	sub	sp, #36	@ 0x24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029aa:	2300      	movs	r3, #0
 80029ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029b6:	2300      	movs	r3, #0
 80029b8:	61fb      	str	r3, [r7, #28]
 80029ba:	e159      	b.n	8002c70 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029bc:	2201      	movs	r2, #1
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	4013      	ands	r3, r2
 80029ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	f040 8148 	bne.w	8002c6a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 0303 	and.w	r3, r3, #3
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d005      	beq.n	80029f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d130      	bne.n	8002a54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	2203      	movs	r2, #3
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	4013      	ands	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a28:	2201      	movs	r2, #1
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	091b      	lsrs	r3, r3, #4
 8002a3e:	f003 0201 	and.w	r2, r3, #1
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f003 0303 	and.w	r3, r3, #3
 8002a5c:	2b03      	cmp	r3, #3
 8002a5e:	d017      	beq.n	8002a90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4013      	ands	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0303 	and.w	r3, r3, #3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d123      	bne.n	8002ae4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	08da      	lsrs	r2, r3, #3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3208      	adds	r2, #8
 8002aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	f003 0307 	and.w	r3, r3, #7
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4013      	ands	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	691a      	ldr	r2, [r3, #16]
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	08da      	lsrs	r2, r3, #3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	3208      	adds	r2, #8
 8002ade:	69b9      	ldr	r1, [r7, #24]
 8002ae0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	2203      	movs	r2, #3
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	43db      	mvns	r3, r3
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	4013      	ands	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0203 	and.w	r2, r3, #3
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 80a2 	beq.w	8002c6a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	4b57      	ldr	r3, [pc, #348]	@ (8002c88 <HAL_GPIO_Init+0x2e8>)
 8002b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2e:	4a56      	ldr	r2, [pc, #344]	@ (8002c88 <HAL_GPIO_Init+0x2e8>)
 8002b30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b36:	4b54      	ldr	r3, [pc, #336]	@ (8002c88 <HAL_GPIO_Init+0x2e8>)
 8002b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b42:	4a52      	ldr	r2, [pc, #328]	@ (8002c8c <HAL_GPIO_Init+0x2ec>)
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	089b      	lsrs	r3, r3, #2
 8002b48:	3302      	adds	r3, #2
 8002b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	f003 0303 	and.w	r3, r3, #3
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	220f      	movs	r2, #15
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4013      	ands	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a49      	ldr	r2, [pc, #292]	@ (8002c90 <HAL_GPIO_Init+0x2f0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d019      	beq.n	8002ba2 <HAL_GPIO_Init+0x202>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a48      	ldr	r2, [pc, #288]	@ (8002c94 <HAL_GPIO_Init+0x2f4>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d013      	beq.n	8002b9e <HAL_GPIO_Init+0x1fe>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a47      	ldr	r2, [pc, #284]	@ (8002c98 <HAL_GPIO_Init+0x2f8>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d00d      	beq.n	8002b9a <HAL_GPIO_Init+0x1fa>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a46      	ldr	r2, [pc, #280]	@ (8002c9c <HAL_GPIO_Init+0x2fc>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d007      	beq.n	8002b96 <HAL_GPIO_Init+0x1f6>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a45      	ldr	r2, [pc, #276]	@ (8002ca0 <HAL_GPIO_Init+0x300>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d101      	bne.n	8002b92 <HAL_GPIO_Init+0x1f2>
 8002b8e:	2304      	movs	r3, #4
 8002b90:	e008      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002b92:	2307      	movs	r3, #7
 8002b94:	e006      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002b96:	2303      	movs	r3, #3
 8002b98:	e004      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	e002      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e000      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	69fa      	ldr	r2, [r7, #28]
 8002ba6:	f002 0203 	and.w	r2, r2, #3
 8002baa:	0092      	lsls	r2, r2, #2
 8002bac:	4093      	lsls	r3, r2
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bb4:	4935      	ldr	r1, [pc, #212]	@ (8002c8c <HAL_GPIO_Init+0x2ec>)
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	089b      	lsrs	r3, r3, #2
 8002bba:	3302      	adds	r3, #2
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bc2:	4b38      	ldr	r3, [pc, #224]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002be6:	4a2f      	ldr	r2, [pc, #188]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bec:	4b2d      	ldr	r3, [pc, #180]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	69ba      	ldr	r2, [r7, #24]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c10:	4a24      	ldr	r2, [pc, #144]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c16:	4b23      	ldr	r3, [pc, #140]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	4013      	ands	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c3a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c40:	4b18      	ldr	r3, [pc, #96]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	69ba      	ldr	r2, [r7, #24]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d003      	beq.n	8002c64 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c64:	4a0f      	ldr	r2, [pc, #60]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	61fb      	str	r3, [r7, #28]
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	2b0f      	cmp	r3, #15
 8002c74:	f67f aea2 	bls.w	80029bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c78:	bf00      	nop
 8002c7a:	bf00      	nop
 8002c7c:	3724      	adds	r7, #36	@ 0x24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	40023800 	.word	0x40023800
 8002c8c:	40013800 	.word	0x40013800
 8002c90:	40020000 	.word	0x40020000
 8002c94:	40020400 	.word	0x40020400
 8002c98:	40020800 	.word	0x40020800
 8002c9c:	40020c00 	.word	0x40020c00
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	40013c00 	.word	0x40013c00

08002ca8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e12b      	b.n	8002f12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d106      	bne.n	8002cd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7ff f9ae 	bl	8002030 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2224      	movs	r2, #36	@ 0x24
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 0201 	bic.w	r2, r2, #1
 8002cea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d0c:	f002 f8e0 	bl	8004ed0 <HAL_RCC_GetPCLK1Freq>
 8002d10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	4a81      	ldr	r2, [pc, #516]	@ (8002f1c <HAL_I2C_Init+0x274>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d807      	bhi.n	8002d2c <HAL_I2C_Init+0x84>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4a80      	ldr	r2, [pc, #512]	@ (8002f20 <HAL_I2C_Init+0x278>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	bf94      	ite	ls
 8002d24:	2301      	movls	r3, #1
 8002d26:	2300      	movhi	r3, #0
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	e006      	b.n	8002d3a <HAL_I2C_Init+0x92>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4a7d      	ldr	r2, [pc, #500]	@ (8002f24 <HAL_I2C_Init+0x27c>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	bf94      	ite	ls
 8002d34:	2301      	movls	r3, #1
 8002d36:	2300      	movhi	r3, #0
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e0e7      	b.n	8002f12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	4a78      	ldr	r2, [pc, #480]	@ (8002f28 <HAL_I2C_Init+0x280>)
 8002d46:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4a:	0c9b      	lsrs	r3, r3, #18
 8002d4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68ba      	ldr	r2, [r7, #8]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	4a6a      	ldr	r2, [pc, #424]	@ (8002f1c <HAL_I2C_Init+0x274>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d802      	bhi.n	8002d7c <HAL_I2C_Init+0xd4>
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	e009      	b.n	8002d90 <HAL_I2C_Init+0xe8>
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d82:	fb02 f303 	mul.w	r3, r2, r3
 8002d86:	4a69      	ldr	r2, [pc, #420]	@ (8002f2c <HAL_I2C_Init+0x284>)
 8002d88:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8c:	099b      	lsrs	r3, r3, #6
 8002d8e:	3301      	adds	r3, #1
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	430b      	orrs	r3, r1
 8002d96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002da2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	495c      	ldr	r1, [pc, #368]	@ (8002f1c <HAL_I2C_Init+0x274>)
 8002dac:	428b      	cmp	r3, r1
 8002dae:	d819      	bhi.n	8002de4 <HAL_I2C_Init+0x13c>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	1e59      	subs	r1, r3, #1
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dbe:	1c59      	adds	r1, r3, #1
 8002dc0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002dc4:	400b      	ands	r3, r1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00a      	beq.n	8002de0 <HAL_I2C_Init+0x138>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	1e59      	subs	r1, r3, #1
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dd8:	3301      	adds	r3, #1
 8002dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dde:	e051      	b.n	8002e84 <HAL_I2C_Init+0x1dc>
 8002de0:	2304      	movs	r3, #4
 8002de2:	e04f      	b.n	8002e84 <HAL_I2C_Init+0x1dc>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d111      	bne.n	8002e10 <HAL_I2C_Init+0x168>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	1e58      	subs	r0, r3, #1
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6859      	ldr	r1, [r3, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	440b      	add	r3, r1
 8002dfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dfe:	3301      	adds	r3, #1
 8002e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	bf0c      	ite	eq
 8002e08:	2301      	moveq	r3, #1
 8002e0a:	2300      	movne	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	e012      	b.n	8002e36 <HAL_I2C_Init+0x18e>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	1e58      	subs	r0, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6859      	ldr	r1, [r3, #4]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	0099      	lsls	r1, r3, #2
 8002e20:	440b      	add	r3, r1
 8002e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e26:	3301      	adds	r3, #1
 8002e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	bf0c      	ite	eq
 8002e30:	2301      	moveq	r3, #1
 8002e32:	2300      	movne	r3, #0
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <HAL_I2C_Init+0x196>
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e022      	b.n	8002e84 <HAL_I2C_Init+0x1dc>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10e      	bne.n	8002e64 <HAL_I2C_Init+0x1bc>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1e58      	subs	r0, r3, #1
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6859      	ldr	r1, [r3, #4]
 8002e4e:	460b      	mov	r3, r1
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	440b      	add	r3, r1
 8002e54:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e58:	3301      	adds	r3, #1
 8002e5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e62:	e00f      	b.n	8002e84 <HAL_I2C_Init+0x1dc>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	1e58      	subs	r0, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	0099      	lsls	r1, r3, #2
 8002e74:	440b      	add	r3, r1
 8002e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e84:	6879      	ldr	r1, [r7, #4]
 8002e86:	6809      	ldr	r1, [r1, #0]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69da      	ldr	r2, [r3, #28]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002eb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6911      	ldr	r1, [r2, #16]
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	68d2      	ldr	r2, [r2, #12]
 8002ebe:	4311      	orrs	r1, r2
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6812      	ldr	r2, [r2, #0]
 8002ec4:	430b      	orrs	r3, r1
 8002ec6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	695a      	ldr	r2, [r3, #20]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0201 	orr.w	r2, r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2220      	movs	r2, #32
 8002efe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	000186a0 	.word	0x000186a0
 8002f20:	001e847f 	.word	0x001e847f
 8002f24:	003d08ff 	.word	0x003d08ff
 8002f28:	431bde83 	.word	0x431bde83
 8002f2c:	10624dd3 	.word	0x10624dd3

08002f30 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b088      	sub	sp, #32
 8002f34:	af02      	add	r7, sp, #8
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	607a      	str	r2, [r7, #4]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	817b      	strh	r3, [r7, #10]
 8002f40:	4613      	mov	r3, r2
 8002f42:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f44:	f7ff fb58 	bl	80025f8 <HAL_GetTick>
 8002f48:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b20      	cmp	r3, #32
 8002f54:	f040 80e0 	bne.w	8003118 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	2319      	movs	r3, #25
 8002f5e:	2201      	movs	r2, #1
 8002f60:	4970      	ldr	r1, [pc, #448]	@ (8003124 <HAL_I2C_Master_Transmit+0x1f4>)
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f001 f90e 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002f6e:	2302      	movs	r3, #2
 8002f70:	e0d3      	b.n	800311a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d101      	bne.n	8002f80 <HAL_I2C_Master_Transmit+0x50>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e0cc      	b.n	800311a <HAL_I2C_Master_Transmit+0x1ea>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d007      	beq.n	8002fa6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f042 0201 	orr.w	r2, r2, #1
 8002fa4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fb4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2221      	movs	r2, #33	@ 0x21
 8002fba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2210      	movs	r2, #16
 8002fc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	893a      	ldrh	r2, [r7, #8]
 8002fd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	4a50      	ldr	r2, [pc, #320]	@ (8003128 <HAL_I2C_Master_Transmit+0x1f8>)
 8002fe6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002fe8:	8979      	ldrh	r1, [r7, #10]
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	6a3a      	ldr	r2, [r7, #32]
 8002fee:	68f8      	ldr	r0, [r7, #12]
 8002ff0:	f000 fdfa 	bl	8003be8 <I2C_MasterRequestWrite>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e08d      	b.n	800311a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	613b      	str	r3, [r7, #16]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	613b      	str	r3, [r7, #16]
 8003012:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003014:	e066      	b.n	80030e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	6a39      	ldr	r1, [r7, #32]
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f001 f9cc 	bl	80043b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00d      	beq.n	8003042 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	2b04      	cmp	r3, #4
 800302c:	d107      	bne.n	800303e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800303c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e06b      	b.n	800311a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003046:	781a      	ldrb	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003052:	1c5a      	adds	r2, r3, #1
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800305c:	b29b      	uxth	r3, r3
 800305e:	3b01      	subs	r3, #1
 8003060:	b29a      	uxth	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800306a:	3b01      	subs	r3, #1
 800306c:	b29a      	uxth	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b04      	cmp	r3, #4
 800307e:	d11b      	bne.n	80030b8 <HAL_I2C_Master_Transmit+0x188>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003084:	2b00      	cmp	r3, #0
 8003086:	d017      	beq.n	80030b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308c:	781a      	ldrb	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003098:	1c5a      	adds	r2, r3, #1
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	3b01      	subs	r3, #1
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030b8:	697a      	ldr	r2, [r7, #20]
 80030ba:	6a39      	ldr	r1, [r7, #32]
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f001 f9c3 	bl	8004448 <I2C_WaitOnBTFFlagUntilTimeout>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00d      	beq.n	80030e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030cc:	2b04      	cmp	r3, #4
 80030ce:	d107      	bne.n	80030e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e01a      	b.n	800311a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d194      	bne.n	8003016 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003114:	2300      	movs	r3, #0
 8003116:	e000      	b.n	800311a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003118:	2302      	movs	r3, #2
  }
}
 800311a:	4618      	mov	r0, r3
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	00100002 	.word	0x00100002
 8003128:	ffff0000 	.word	0xffff0000

0800312c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b08c      	sub	sp, #48	@ 0x30
 8003130:	af02      	add	r7, sp, #8
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	607a      	str	r2, [r7, #4]
 8003136:	461a      	mov	r2, r3
 8003138:	460b      	mov	r3, r1
 800313a:	817b      	strh	r3, [r7, #10]
 800313c:	4613      	mov	r3, r2
 800313e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003140:	f7ff fa5a 	bl	80025f8 <HAL_GetTick>
 8003144:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b20      	cmp	r3, #32
 8003150:	f040 8217 	bne.w	8003582 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003156:	9300      	str	r3, [sp, #0]
 8003158:	2319      	movs	r3, #25
 800315a:	2201      	movs	r2, #1
 800315c:	497c      	ldr	r1, [pc, #496]	@ (8003350 <HAL_I2C_Master_Receive+0x224>)
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f001 f810 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800316a:	2302      	movs	r3, #2
 800316c:	e20a      	b.n	8003584 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003174:	2b01      	cmp	r3, #1
 8003176:	d101      	bne.n	800317c <HAL_I2C_Master_Receive+0x50>
 8003178:	2302      	movs	r3, #2
 800317a:	e203      	b.n	8003584 <HAL_I2C_Master_Receive+0x458>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b01      	cmp	r3, #1
 8003190:	d007      	beq.n	80031a2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f042 0201 	orr.w	r2, r2, #1
 80031a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031b0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2222      	movs	r2, #34	@ 0x22
 80031b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2210      	movs	r2, #16
 80031be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	893a      	ldrh	r2, [r7, #8]
 80031d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d8:	b29a      	uxth	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	4a5c      	ldr	r2, [pc, #368]	@ (8003354 <HAL_I2C_Master_Receive+0x228>)
 80031e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031e4:	8979      	ldrh	r1, [r7, #10]
 80031e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 fd7e 	bl	8003cec <I2C_MasterRequestRead>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e1c4      	b.n	8003584 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d113      	bne.n	800322a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003202:	2300      	movs	r3, #0
 8003204:	623b      	str	r3, [r7, #32]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	623b      	str	r3, [r7, #32]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	623b      	str	r3, [r7, #32]
 8003216:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	e198      	b.n	800355c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800322e:	2b01      	cmp	r3, #1
 8003230:	d11b      	bne.n	800326a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003240:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003242:	2300      	movs	r3, #0
 8003244:	61fb      	str	r3, [r7, #28]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	61fb      	str	r3, [r7, #28]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	61fb      	str	r3, [r7, #28]
 8003256:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	e178      	b.n	800355c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800326e:	2b02      	cmp	r3, #2
 8003270:	d11b      	bne.n	80032aa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003280:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003290:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003292:	2300      	movs	r3, #0
 8003294:	61bb      	str	r3, [r7, #24]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	61bb      	str	r3, [r7, #24]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	61bb      	str	r3, [r7, #24]
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	e158      	b.n	800355c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80032b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ba:	2300      	movs	r3, #0
 80032bc:	617b      	str	r3, [r7, #20]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	617b      	str	r3, [r7, #20]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	617b      	str	r3, [r7, #20]
 80032ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80032d0:	e144      	b.n	800355c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d6:	2b03      	cmp	r3, #3
 80032d8:	f200 80f1 	bhi.w	80034be <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d123      	bne.n	800332c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f001 f8f5 	bl	80044d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e145      	b.n	8003584 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	691a      	ldr	r2, [r3, #16]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003302:	b2d2      	uxtb	r2, r2
 8003304:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330a:	1c5a      	adds	r2, r3, #1
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003314:	3b01      	subs	r3, #1
 8003316:	b29a      	uxth	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003320:	b29b      	uxth	r3, r3
 8003322:	3b01      	subs	r3, #1
 8003324:	b29a      	uxth	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800332a:	e117      	b.n	800355c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003330:	2b02      	cmp	r3, #2
 8003332:	d14e      	bne.n	80033d2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800333a:	2200      	movs	r2, #0
 800333c:	4906      	ldr	r1, [pc, #24]	@ (8003358 <HAL_I2C_Master_Receive+0x22c>)
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f000 ff20 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d008      	beq.n	800335c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e11a      	b.n	8003584 <HAL_I2C_Master_Receive+0x458>
 800334e:	bf00      	nop
 8003350:	00100002 	.word	0x00100002
 8003354:	ffff0000 	.word	0xffff0000
 8003358:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800336a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691a      	ldr	r2, [r3, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337e:	1c5a      	adds	r2, r3, #1
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003388:	3b01      	subs	r3, #1
 800338a:	b29a      	uxth	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003394:	b29b      	uxth	r3, r3
 8003396:	3b01      	subs	r3, #1
 8003398:	b29a      	uxth	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	b2d2      	uxtb	r2, r2
 80033aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b0:	1c5a      	adds	r2, r3, #1
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ba:	3b01      	subs	r3, #1
 80033bc:	b29a      	uxth	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	3b01      	subs	r3, #1
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033d0:	e0c4      	b.n	800355c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d4:	9300      	str	r3, [sp, #0]
 80033d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d8:	2200      	movs	r2, #0
 80033da:	496c      	ldr	r1, [pc, #432]	@ (800358c <HAL_I2C_Master_Receive+0x460>)
 80033dc:	68f8      	ldr	r0, [r7, #12]
 80033de:	f000 fed1 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0cb      	b.n	8003584 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	691a      	ldr	r2, [r3, #16]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003406:	b2d2      	uxtb	r2, r2
 8003408:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340e:	1c5a      	adds	r2, r3, #1
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800342e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003434:	2200      	movs	r2, #0
 8003436:	4955      	ldr	r1, [pc, #340]	@ (800358c <HAL_I2C_Master_Receive+0x460>)
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 fea3 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e09d      	b.n	8003584 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003456:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	691a      	ldr	r2, [r3, #16]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003462:	b2d2      	uxtb	r2, r2
 8003464:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346a:	1c5a      	adds	r2, r3, #1
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003474:	3b01      	subs	r3, #1
 8003476:	b29a      	uxth	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003480:	b29b      	uxth	r3, r3
 8003482:	3b01      	subs	r3, #1
 8003484:	b29a      	uxth	r2, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	691a      	ldr	r2, [r3, #16]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003494:	b2d2      	uxtb	r2, r2
 8003496:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349c:	1c5a      	adds	r2, r3, #1
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	3b01      	subs	r3, #1
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034bc:	e04e      	b.n	800355c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80034c2:	68f8      	ldr	r0, [r7, #12]
 80034c4:	f001 f808 	bl	80044d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e058      	b.n	8003584 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	691a      	ldr	r2, [r3, #16]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034dc:	b2d2      	uxtb	r2, r2
 80034de:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e4:	1c5a      	adds	r2, r3, #1
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ee:	3b01      	subs	r3, #1
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	3b01      	subs	r3, #1
 80034fe:	b29a      	uxth	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	f003 0304 	and.w	r3, r3, #4
 800350e:	2b04      	cmp	r3, #4
 8003510:	d124      	bne.n	800355c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003516:	2b03      	cmp	r3, #3
 8003518:	d107      	bne.n	800352a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003528:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	691a      	ldr	r2, [r3, #16]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	b2d2      	uxtb	r2, r2
 8003536:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353c:	1c5a      	adds	r2, r3, #1
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003546:	3b01      	subs	r3, #1
 8003548:	b29a      	uxth	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003552:	b29b      	uxth	r3, r3
 8003554:	3b01      	subs	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003560:	2b00      	cmp	r3, #0
 8003562:	f47f aeb6 	bne.w	80032d2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2220      	movs	r2, #32
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	e000      	b.n	8003584 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003582:	2302      	movs	r3, #2
  }
}
 8003584:	4618      	mov	r0, r3
 8003586:	3728      	adds	r7, #40	@ 0x28
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	00010004 	.word	0x00010004

08003590 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b088      	sub	sp, #32
 8003594:	af02      	add	r7, sp, #8
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	4608      	mov	r0, r1
 800359a:	4611      	mov	r1, r2
 800359c:	461a      	mov	r2, r3
 800359e:	4603      	mov	r3, r0
 80035a0:	817b      	strh	r3, [r7, #10]
 80035a2:	460b      	mov	r3, r1
 80035a4:	813b      	strh	r3, [r7, #8]
 80035a6:	4613      	mov	r3, r2
 80035a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035aa:	f7ff f825 	bl	80025f8 <HAL_GetTick>
 80035ae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b20      	cmp	r3, #32
 80035ba:	f040 80d9 	bne.w	8003770 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	9300      	str	r3, [sp, #0]
 80035c2:	2319      	movs	r3, #25
 80035c4:	2201      	movs	r2, #1
 80035c6:	496d      	ldr	r1, [pc, #436]	@ (800377c <HAL_I2C_Mem_Write+0x1ec>)
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 fddb 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d001      	beq.n	80035d8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80035d4:	2302      	movs	r3, #2
 80035d6:	e0cc      	b.n	8003772 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d101      	bne.n	80035e6 <HAL_I2C_Mem_Write+0x56>
 80035e2:	2302      	movs	r3, #2
 80035e4:	e0c5      	b.n	8003772 <HAL_I2C_Mem_Write+0x1e2>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d007      	beq.n	800360c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f042 0201 	orr.w	r2, r2, #1
 800360a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800361a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2221      	movs	r2, #33	@ 0x21
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2240      	movs	r2, #64	@ 0x40
 8003628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6a3a      	ldr	r2, [r7, #32]
 8003636:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800363c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003642:	b29a      	uxth	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4a4d      	ldr	r2, [pc, #308]	@ (8003780 <HAL_I2C_Mem_Write+0x1f0>)
 800364c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800364e:	88f8      	ldrh	r0, [r7, #6]
 8003650:	893a      	ldrh	r2, [r7, #8]
 8003652:	8979      	ldrh	r1, [r7, #10]
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	9301      	str	r3, [sp, #4]
 8003658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	4603      	mov	r3, r0
 800365e:	68f8      	ldr	r0, [r7, #12]
 8003660:	f000 fc12 	bl	8003e88 <I2C_RequestMemoryWrite>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d052      	beq.n	8003710 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e081      	b.n	8003772 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f000 fea0 	bl	80043b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00d      	beq.n	800369a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	2b04      	cmp	r3, #4
 8003684:	d107      	bne.n	8003696 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003694:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e06b      	b.n	8003772 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369e:	781a      	ldrb	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036aa:	1c5a      	adds	r2, r3, #1
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	3b01      	subs	r3, #1
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	2b04      	cmp	r3, #4
 80036d6:	d11b      	bne.n	8003710 <HAL_I2C_Mem_Write+0x180>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d017      	beq.n	8003710 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e4:	781a      	ldrb	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f0:	1c5a      	adds	r2, r3, #1
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fa:	3b01      	subs	r3, #1
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003706:	b29b      	uxth	r3, r3
 8003708:	3b01      	subs	r3, #1
 800370a:	b29a      	uxth	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1aa      	bne.n	800366e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003718:	697a      	ldr	r2, [r7, #20]
 800371a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 fe93 	bl	8004448 <I2C_WaitOnBTFFlagUntilTimeout>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00d      	beq.n	8003744 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372c:	2b04      	cmp	r3, #4
 800372e:	d107      	bne.n	8003740 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800373e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e016      	b.n	8003772 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003752:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2220      	movs	r2, #32
 8003758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	e000      	b.n	8003772 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003770:	2302      	movs	r3, #2
  }
}
 8003772:	4618      	mov	r0, r3
 8003774:	3718      	adds	r7, #24
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	00100002 	.word	0x00100002
 8003780:	ffff0000 	.word	0xffff0000

08003784 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08c      	sub	sp, #48	@ 0x30
 8003788:	af02      	add	r7, sp, #8
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	4608      	mov	r0, r1
 800378e:	4611      	mov	r1, r2
 8003790:	461a      	mov	r2, r3
 8003792:	4603      	mov	r3, r0
 8003794:	817b      	strh	r3, [r7, #10]
 8003796:	460b      	mov	r3, r1
 8003798:	813b      	strh	r3, [r7, #8]
 800379a:	4613      	mov	r3, r2
 800379c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800379e:	f7fe ff2b 	bl	80025f8 <HAL_GetTick>
 80037a2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b20      	cmp	r3, #32
 80037ae:	f040 8214 	bne.w	8003bda <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	2319      	movs	r3, #25
 80037b8:	2201      	movs	r2, #1
 80037ba:	497b      	ldr	r1, [pc, #492]	@ (80039a8 <HAL_I2C_Mem_Read+0x224>)
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 fce1 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80037c8:	2302      	movs	r3, #2
 80037ca:	e207      	b.n	8003bdc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d101      	bne.n	80037da <HAL_I2C_Mem_Read+0x56>
 80037d6:	2302      	movs	r3, #2
 80037d8:	e200      	b.n	8003bdc <HAL_I2C_Mem_Read+0x458>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d007      	beq.n	8003800 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0201 	orr.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800380e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2222      	movs	r2, #34	@ 0x22
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2240      	movs	r2, #64	@ 0x40
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800382a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003830:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003836:	b29a      	uxth	r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	4a5b      	ldr	r2, [pc, #364]	@ (80039ac <HAL_I2C_Mem_Read+0x228>)
 8003840:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003842:	88f8      	ldrh	r0, [r7, #6]
 8003844:	893a      	ldrh	r2, [r7, #8]
 8003846:	8979      	ldrh	r1, [r7, #10]
 8003848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384a:	9301      	str	r3, [sp, #4]
 800384c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	4603      	mov	r3, r0
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 fbae 	bl	8003fb4 <I2C_RequestMemoryRead>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e1bc      	b.n	8003bdc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003866:	2b00      	cmp	r3, #0
 8003868:	d113      	bne.n	8003892 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800386a:	2300      	movs	r3, #0
 800386c:	623b      	str	r3, [r7, #32]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	623b      	str	r3, [r7, #32]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	623b      	str	r3, [r7, #32]
 800387e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	e190      	b.n	8003bb4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003896:	2b01      	cmp	r3, #1
 8003898:	d11b      	bne.n	80038d2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038aa:	2300      	movs	r3, #0
 80038ac:	61fb      	str	r3, [r7, #28]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	61fb      	str	r3, [r7, #28]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	61fb      	str	r3, [r7, #28]
 80038be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	e170      	b.n	8003bb4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d11b      	bne.n	8003912 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038fa:	2300      	movs	r3, #0
 80038fc:	61bb      	str	r3, [r7, #24]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	695b      	ldr	r3, [r3, #20]
 8003904:	61bb      	str	r3, [r7, #24]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	61bb      	str	r3, [r7, #24]
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	e150      	b.n	8003bb4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003912:	2300      	movs	r3, #0
 8003914:	617b      	str	r3, [r7, #20]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	617b      	str	r3, [r7, #20]
 8003926:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003928:	e144      	b.n	8003bb4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800392e:	2b03      	cmp	r3, #3
 8003930:	f200 80f1 	bhi.w	8003b16 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003938:	2b01      	cmp	r3, #1
 800393a:	d123      	bne.n	8003984 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800393c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800393e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 fdc9 	bl	80044d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e145      	b.n	8003bdc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	691a      	ldr	r2, [r3, #16]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	1c5a      	adds	r2, r3, #1
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800396c:	3b01      	subs	r3, #1
 800396e:	b29a      	uxth	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003978:	b29b      	uxth	r3, r3
 800397a:	3b01      	subs	r3, #1
 800397c:	b29a      	uxth	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003982:	e117      	b.n	8003bb4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003988:	2b02      	cmp	r3, #2
 800398a:	d14e      	bne.n	8003a2a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800398c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003992:	2200      	movs	r2, #0
 8003994:	4906      	ldr	r1, [pc, #24]	@ (80039b0 <HAL_I2C_Mem_Read+0x22c>)
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f000 fbf4 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d008      	beq.n	80039b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e11a      	b.n	8003bdc <HAL_I2C_Mem_Read+0x458>
 80039a6:	bf00      	nop
 80039a8:	00100002 	.word	0x00100002
 80039ac:	ffff0000 	.word	0xffff0000
 80039b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	691a      	ldr	r2, [r3, #16]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d6:	1c5a      	adds	r2, r3, #1
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	3b01      	subs	r3, #1
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	691a      	ldr	r2, [r3, #16]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a08:	1c5a      	adds	r2, r3, #1
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a12:	3b01      	subs	r3, #1
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	3b01      	subs	r3, #1
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a28:	e0c4      	b.n	8003bb4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2c:	9300      	str	r3, [sp, #0]
 8003a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a30:	2200      	movs	r2, #0
 8003a32:	496c      	ldr	r1, [pc, #432]	@ (8003be4 <HAL_I2C_Mem_Read+0x460>)
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f000 fba5 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d001      	beq.n	8003a44 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e0cb      	b.n	8003bdc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	691a      	ldr	r2, [r3, #16]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5e:	b2d2      	uxtb	r2, r2
 8003a60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a66:	1c5a      	adds	r2, r3, #1
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a70:	3b01      	subs	r3, #1
 8003a72:	b29a      	uxth	r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a88:	9300      	str	r3, [sp, #0]
 8003a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	4955      	ldr	r1, [pc, #340]	@ (8003be4 <HAL_I2C_Mem_Read+0x460>)
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 fb77 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e09d      	b.n	8003bdc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	691a      	ldr	r2, [r3, #16]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aba:	b2d2      	uxtb	r2, r2
 8003abc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac2:	1c5a      	adds	r2, r3, #1
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	3b01      	subs	r3, #1
 8003adc:	b29a      	uxth	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	691a      	ldr	r2, [r3, #16]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	b2d2      	uxtb	r2, r2
 8003aee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af4:	1c5a      	adds	r2, r3, #1
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003afe:	3b01      	subs	r3, #1
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b14:	e04e      	b.n	8003bb4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b18:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	f000 fcdc 	bl	80044d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e058      	b.n	8003bdc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	691a      	ldr	r2, [r3, #16]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b34:	b2d2      	uxtb	r2, r2
 8003b36:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b46:	3b01      	subs	r3, #1
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b04      	cmp	r3, #4
 8003b68:	d124      	bne.n	8003bb4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6e:	2b03      	cmp	r3, #3
 8003b70:	d107      	bne.n	8003b82 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b80:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	691a      	ldr	r2, [r3, #16]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8c:	b2d2      	uxtb	r2, r2
 8003b8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b94:	1c5a      	adds	r2, r3, #1
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	3b01      	subs	r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f47f aeb6 	bne.w	800392a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e000      	b.n	8003bdc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003bda:	2302      	movs	r3, #2
  }
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3728      	adds	r7, #40	@ 0x28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	00010004 	.word	0x00010004

08003be8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b088      	sub	sp, #32
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	607a      	str	r2, [r7, #4]
 8003bf2:	603b      	str	r3, [r7, #0]
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	d006      	beq.n	8003c12 <I2C_MasterRequestWrite+0x2a>
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d003      	beq.n	8003c12 <I2C_MasterRequestWrite+0x2a>
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c10:	d108      	bne.n	8003c24 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c20:	601a      	str	r2, [r3, #0]
 8003c22:	e00b      	b.n	8003c3c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c28:	2b12      	cmp	r3, #18
 8003c2a:	d107      	bne.n	8003c3c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c3a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f000 fa9b 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00d      	beq.n	8003c70 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c62:	d103      	bne.n	8003c6c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c6a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e035      	b.n	8003cdc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c78:	d108      	bne.n	8003c8c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c7a:	897b      	ldrh	r3, [r7, #10]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	461a      	mov	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c88:	611a      	str	r2, [r3, #16]
 8003c8a:	e01b      	b.n	8003cc4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c8c:	897b      	ldrh	r3, [r7, #10]
 8003c8e:	11db      	asrs	r3, r3, #7
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	f003 0306 	and.w	r3, r3, #6
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	f063 030f 	orn	r3, r3, #15
 8003c9c:	b2da      	uxtb	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	490e      	ldr	r1, [pc, #56]	@ (8003ce4 <I2C_MasterRequestWrite+0xfc>)
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 fae4 	bl	8004278 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d001      	beq.n	8003cba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e010      	b.n	8003cdc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003cba:	897b      	ldrh	r3, [r7, #10]
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	4907      	ldr	r1, [pc, #28]	@ (8003ce8 <I2C_MasterRequestWrite+0x100>)
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 fad4 	bl	8004278 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e000      	b.n	8003cdc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3718      	adds	r7, #24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	00010008 	.word	0x00010008
 8003ce8:	00010002 	.word	0x00010002

08003cec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b088      	sub	sp, #32
 8003cf0:	af02      	add	r7, sp, #8
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	607a      	str	r2, [r7, #4]
 8003cf6:	603b      	str	r3, [r7, #0]
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d00:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d10:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	2b08      	cmp	r3, #8
 8003d16:	d006      	beq.n	8003d26 <I2C_MasterRequestRead+0x3a>
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d003      	beq.n	8003d26 <I2C_MasterRequestRead+0x3a>
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d24:	d108      	bne.n	8003d38 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	e00b      	b.n	8003d50 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d3c:	2b11      	cmp	r3, #17
 8003d3e:	d107      	bne.n	8003d50 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 fa11 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00d      	beq.n	8003d84 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d76:	d103      	bne.n	8003d80 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e079      	b.n	8003e78 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d8c:	d108      	bne.n	8003da0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d8e:	897b      	ldrh	r3, [r7, #10]
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	f043 0301 	orr.w	r3, r3, #1
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	611a      	str	r2, [r3, #16]
 8003d9e:	e05f      	b.n	8003e60 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003da0:	897b      	ldrh	r3, [r7, #10]
 8003da2:	11db      	asrs	r3, r3, #7
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	f003 0306 	and.w	r3, r3, #6
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	f063 030f 	orn	r3, r3, #15
 8003db0:	b2da      	uxtb	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	4930      	ldr	r1, [pc, #192]	@ (8003e80 <I2C_MasterRequestRead+0x194>)
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 fa5a 	bl	8004278 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e054      	b.n	8003e78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003dce:	897b      	ldrh	r3, [r7, #10]
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	4929      	ldr	r1, [pc, #164]	@ (8003e84 <I2C_MasterRequestRead+0x198>)
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 fa4a 	bl	8004278 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e044      	b.n	8003e78 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dee:	2300      	movs	r3, #0
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	613b      	str	r3, [r7, #16]
 8003e02:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e12:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 f9af 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00d      	beq.n	8003e48 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e3a:	d103      	bne.n	8003e44 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e42:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e017      	b.n	8003e78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003e48:	897b      	ldrh	r3, [r7, #10]
 8003e4a:	11db      	asrs	r3, r3, #7
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	f003 0306 	and.w	r3, r3, #6
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	f063 030e 	orn	r3, r3, #14
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	4907      	ldr	r1, [pc, #28]	@ (8003e84 <I2C_MasterRequestRead+0x198>)
 8003e66:	68f8      	ldr	r0, [r7, #12]
 8003e68:	f000 fa06 	bl	8004278 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e000      	b.n	8003e78 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	00010008 	.word	0x00010008
 8003e84:	00010002 	.word	0x00010002

08003e88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b088      	sub	sp, #32
 8003e8c:	af02      	add	r7, sp, #8
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	4608      	mov	r0, r1
 8003e92:	4611      	mov	r1, r2
 8003e94:	461a      	mov	r2, r3
 8003e96:	4603      	mov	r3, r0
 8003e98:	817b      	strh	r3, [r7, #10]
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	813b      	strh	r3, [r7, #8]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003eb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb4:	9300      	str	r3, [sp, #0]
 8003eb6:	6a3b      	ldr	r3, [r7, #32]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f000 f960 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00d      	beq.n	8003ee6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ed8:	d103      	bne.n	8003ee2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ee0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e05f      	b.n	8003fa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ee6:	897b      	ldrh	r3, [r7, #10]
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	461a      	mov	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ef4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	6a3a      	ldr	r2, [r7, #32]
 8003efa:	492d      	ldr	r1, [pc, #180]	@ (8003fb0 <I2C_RequestMemoryWrite+0x128>)
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f000 f9bb 	bl	8004278 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e04c      	b.n	8003fa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	617b      	str	r3, [r7, #20]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	617b      	str	r3, [r7, #20]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	617b      	str	r3, [r7, #20]
 8003f20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f24:	6a39      	ldr	r1, [r7, #32]
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 fa46 	bl	80043b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00d      	beq.n	8003f4e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	2b04      	cmp	r3, #4
 8003f38:	d107      	bne.n	8003f4a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e02b      	b.n	8003fa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f4e:	88fb      	ldrh	r3, [r7, #6]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d105      	bne.n	8003f60 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f54:	893b      	ldrh	r3, [r7, #8]
 8003f56:	b2da      	uxtb	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	611a      	str	r2, [r3, #16]
 8003f5e:	e021      	b.n	8003fa4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f60:	893b      	ldrh	r3, [r7, #8]
 8003f62:	0a1b      	lsrs	r3, r3, #8
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	b2da      	uxtb	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f70:	6a39      	ldr	r1, [r7, #32]
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 fa20 	bl	80043b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00d      	beq.n	8003f9a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f82:	2b04      	cmp	r3, #4
 8003f84:	d107      	bne.n	8003f96 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e005      	b.n	8003fa6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f9a:	893b      	ldrh	r3, [r7, #8]
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	00010002 	.word	0x00010002

08003fb4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b088      	sub	sp, #32
 8003fb8:	af02      	add	r7, sp, #8
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	4608      	mov	r0, r1
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	817b      	strh	r3, [r7, #10]
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	813b      	strh	r3, [r7, #8]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fdc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f000 f8c2 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00d      	beq.n	8004022 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004010:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004014:	d103      	bne.n	800401e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800401c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e0aa      	b.n	8004178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004022:	897b      	ldrh	r3, [r7, #10]
 8004024:	b2db      	uxtb	r3, r3
 8004026:	461a      	mov	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004030:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004034:	6a3a      	ldr	r2, [r7, #32]
 8004036:	4952      	ldr	r1, [pc, #328]	@ (8004180 <I2C_RequestMemoryRead+0x1cc>)
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	f000 f91d 	bl	8004278 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d001      	beq.n	8004048 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e097      	b.n	8004178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004048:	2300      	movs	r3, #0
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	617b      	str	r3, [r7, #20]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	617b      	str	r3, [r7, #20]
 800405c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800405e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004060:	6a39      	ldr	r1, [r7, #32]
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 f9a8 	bl	80043b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00d      	beq.n	800408a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004072:	2b04      	cmp	r3, #4
 8004074:	d107      	bne.n	8004086 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004084:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e076      	b.n	8004178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800408a:	88fb      	ldrh	r3, [r7, #6]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d105      	bne.n	800409c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004090:	893b      	ldrh	r3, [r7, #8]
 8004092:	b2da      	uxtb	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	611a      	str	r2, [r3, #16]
 800409a:	e021      	b.n	80040e0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800409c:	893b      	ldrh	r3, [r7, #8]
 800409e:	0a1b      	lsrs	r3, r3, #8
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	b2da      	uxtb	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ac:	6a39      	ldr	r1, [r7, #32]
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 f982 	bl	80043b8 <I2C_WaitOnTXEFlagUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00d      	beq.n	80040d6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040be:	2b04      	cmp	r3, #4
 80040c0:	d107      	bne.n	80040d2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e050      	b.n	8004178 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040d6:	893b      	ldrh	r3, [r7, #8]
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040e2:	6a39      	ldr	r1, [r7, #32]
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 f967 	bl	80043b8 <I2C_WaitOnTXEFlagUntilTimeout>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00d      	beq.n	800410c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f4:	2b04      	cmp	r3, #4
 80040f6:	d107      	bne.n	8004108 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004106:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e035      	b.n	8004178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800411a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800411c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	6a3b      	ldr	r3, [r7, #32]
 8004122:	2200      	movs	r2, #0
 8004124:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 f82b 	bl	8004184 <I2C_WaitOnFlagUntilTimeout>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00d      	beq.n	8004150 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800413e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004142:	d103      	bne.n	800414c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800414a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e013      	b.n	8004178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004150:	897b      	ldrh	r3, [r7, #10]
 8004152:	b2db      	uxtb	r3, r3
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	b2da      	uxtb	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004162:	6a3a      	ldr	r2, [r7, #32]
 8004164:	4906      	ldr	r1, [pc, #24]	@ (8004180 <I2C_RequestMemoryRead+0x1cc>)
 8004166:	68f8      	ldr	r0, [r7, #12]
 8004168:	f000 f886 	bl	8004278 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e000      	b.n	8004178 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3718      	adds	r7, #24
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	00010002 	.word	0x00010002

08004184 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	603b      	str	r3, [r7, #0]
 8004190:	4613      	mov	r3, r2
 8004192:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004194:	e048      	b.n	8004228 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800419c:	d044      	beq.n	8004228 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800419e:	f7fe fa2b 	bl	80025f8 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	69bb      	ldr	r3, [r7, #24]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d302      	bcc.n	80041b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d139      	bne.n	8004228 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	0c1b      	lsrs	r3, r3, #16
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d10d      	bne.n	80041da <I2C_WaitOnFlagUntilTimeout+0x56>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	43da      	mvns	r2, r3
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	4013      	ands	r3, r2
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	bf0c      	ite	eq
 80041d0:	2301      	moveq	r3, #1
 80041d2:	2300      	movne	r3, #0
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	461a      	mov	r2, r3
 80041d8:	e00c      	b.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	43da      	mvns	r2, r3
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	4013      	ands	r3, r2
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	bf0c      	ite	eq
 80041ec:	2301      	moveq	r3, #1
 80041ee:	2300      	movne	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	461a      	mov	r2, r3
 80041f4:	79fb      	ldrb	r3, [r7, #7]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d116      	bne.n	8004228 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2220      	movs	r2, #32
 8004204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004214:	f043 0220 	orr.w	r2, r3, #32
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e023      	b.n	8004270 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	0c1b      	lsrs	r3, r3, #16
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b01      	cmp	r3, #1
 8004230:	d10d      	bne.n	800424e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	43da      	mvns	r2, r3
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	4013      	ands	r3, r2
 800423e:	b29b      	uxth	r3, r3
 8004240:	2b00      	cmp	r3, #0
 8004242:	bf0c      	ite	eq
 8004244:	2301      	moveq	r3, #1
 8004246:	2300      	movne	r3, #0
 8004248:	b2db      	uxtb	r3, r3
 800424a:	461a      	mov	r2, r3
 800424c:	e00c      	b.n	8004268 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	43da      	mvns	r2, r3
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	4013      	ands	r3, r2
 800425a:	b29b      	uxth	r3, r3
 800425c:	2b00      	cmp	r3, #0
 800425e:	bf0c      	ite	eq
 8004260:	2301      	moveq	r3, #1
 8004262:	2300      	movne	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	461a      	mov	r2, r3
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	429a      	cmp	r2, r3
 800426c:	d093      	beq.n	8004196 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
 8004284:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004286:	e071      	b.n	800436c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004292:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004296:	d123      	bne.n	80042e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042a6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2200      	movs	r2, #0
 80042b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2220      	movs	r2, #32
 80042bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042cc:	f043 0204 	orr.w	r2, r3, #4
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e067      	b.n	80043b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e6:	d041      	beq.n	800436c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042e8:	f7fe f986 	bl	80025f8 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d302      	bcc.n	80042fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d136      	bne.n	800436c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	0c1b      	lsrs	r3, r3, #16
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b01      	cmp	r3, #1
 8004306:	d10c      	bne.n	8004322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	43da      	mvns	r2, r3
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	4013      	ands	r3, r2
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	bf14      	ite	ne
 800431a:	2301      	movne	r3, #1
 800431c:	2300      	moveq	r3, #0
 800431e:	b2db      	uxtb	r3, r3
 8004320:	e00b      	b.n	800433a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	43da      	mvns	r2, r3
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	4013      	ands	r3, r2
 800432e:	b29b      	uxth	r3, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	bf14      	ite	ne
 8004334:	2301      	movne	r3, #1
 8004336:	2300      	moveq	r3, #0
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d016      	beq.n	800436c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2220      	movs	r2, #32
 8004348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004358:	f043 0220 	orr.w	r2, r3, #32
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e021      	b.n	80043b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	0c1b      	lsrs	r3, r3, #16
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b01      	cmp	r3, #1
 8004374:	d10c      	bne.n	8004390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	43da      	mvns	r2, r3
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	4013      	ands	r3, r2
 8004382:	b29b      	uxth	r3, r3
 8004384:	2b00      	cmp	r3, #0
 8004386:	bf14      	ite	ne
 8004388:	2301      	movne	r3, #1
 800438a:	2300      	moveq	r3, #0
 800438c:	b2db      	uxtb	r3, r3
 800438e:	e00b      	b.n	80043a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	43da      	mvns	r2, r3
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	4013      	ands	r3, r2
 800439c:	b29b      	uxth	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	bf14      	ite	ne
 80043a2:	2301      	movne	r3, #1
 80043a4:	2300      	moveq	r3, #0
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f47f af6d 	bne.w	8004288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3710      	adds	r7, #16
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043c4:	e034      	b.n	8004430 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043c6:	68f8      	ldr	r0, [r7, #12]
 80043c8:	f000 f8e3 	bl	8004592 <I2C_IsAcknowledgeFailed>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e034      	b.n	8004440 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043dc:	d028      	beq.n	8004430 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043de:	f7fe f90b 	bl	80025f8 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	68ba      	ldr	r2, [r7, #8]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d302      	bcc.n	80043f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d11d      	bne.n	8004430 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043fe:	2b80      	cmp	r3, #128	@ 0x80
 8004400:	d016      	beq.n	8004430 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2220      	movs	r2, #32
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800441c:	f043 0220 	orr.w	r2, r3, #32
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e007      	b.n	8004440 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800443a:	2b80      	cmp	r3, #128	@ 0x80
 800443c:	d1c3      	bne.n	80043c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800443e:	2300      	movs	r3, #0
}
 8004440:	4618      	mov	r0, r3
 8004442:	3710      	adds	r7, #16
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004454:	e034      	b.n	80044c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f000 f89b 	bl	8004592 <I2C_IsAcknowledgeFailed>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e034      	b.n	80044d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800446c:	d028      	beq.n	80044c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800446e:	f7fe f8c3 	bl	80025f8 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	68ba      	ldr	r2, [r7, #8]
 800447a:	429a      	cmp	r2, r3
 800447c:	d302      	bcc.n	8004484 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d11d      	bne.n	80044c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b04      	cmp	r3, #4
 8004490:	d016      	beq.n	80044c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2220      	movs	r2, #32
 800449c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ac:	f043 0220 	orr.w	r2, r3, #32
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e007      	b.n	80044d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	f003 0304 	and.w	r3, r3, #4
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d1c3      	bne.n	8004456 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3710      	adds	r7, #16
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044e4:	e049      	b.n	800457a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	f003 0310 	and.w	r3, r3, #16
 80044f0:	2b10      	cmp	r3, #16
 80044f2:	d119      	bne.n	8004528 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0210 	mvn.w	r2, #16
 80044fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2220      	movs	r2, #32
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e030      	b.n	800458a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004528:	f7fe f866 	bl	80025f8 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	68ba      	ldr	r2, [r7, #8]
 8004534:	429a      	cmp	r2, r3
 8004536:	d302      	bcc.n	800453e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d11d      	bne.n	800457a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004548:	2b40      	cmp	r3, #64	@ 0x40
 800454a:	d016      	beq.n	800457a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2200      	movs	r2, #0
 8004550:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2220      	movs	r2, #32
 8004556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	f043 0220 	orr.w	r2, r3, #32
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e007      	b.n	800458a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	695b      	ldr	r3, [r3, #20]
 8004580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004584:	2b40      	cmp	r3, #64	@ 0x40
 8004586:	d1ae      	bne.n	80044e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004592:	b480      	push	{r7}
 8004594:	b083      	sub	sp, #12
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	695b      	ldr	r3, [r3, #20]
 80045a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045a8:	d11b      	bne.n	80045e2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045b2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2220      	movs	r2, #32
 80045be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ce:	f043 0204 	orr.w	r2, r3, #4
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e000      	b.n	80045e4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b086      	sub	sp, #24
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e267      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d075      	beq.n	80046fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800460e:	4b88      	ldr	r3, [pc, #544]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f003 030c 	and.w	r3, r3, #12
 8004616:	2b04      	cmp	r3, #4
 8004618:	d00c      	beq.n	8004634 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800461a:	4b85      	ldr	r3, [pc, #532]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004622:	2b08      	cmp	r3, #8
 8004624:	d112      	bne.n	800464c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004626:	4b82      	ldr	r3, [pc, #520]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800462e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004632:	d10b      	bne.n	800464c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004634:	4b7e      	ldr	r3, [pc, #504]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d05b      	beq.n	80046f8 <HAL_RCC_OscConfig+0x108>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d157      	bne.n	80046f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e242      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004654:	d106      	bne.n	8004664 <HAL_RCC_OscConfig+0x74>
 8004656:	4b76      	ldr	r3, [pc, #472]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a75      	ldr	r2, [pc, #468]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 800465c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004660:	6013      	str	r3, [r2, #0]
 8004662:	e01d      	b.n	80046a0 <HAL_RCC_OscConfig+0xb0>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800466c:	d10c      	bne.n	8004688 <HAL_RCC_OscConfig+0x98>
 800466e:	4b70      	ldr	r3, [pc, #448]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a6f      	ldr	r2, [pc, #444]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004674:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	4b6d      	ldr	r3, [pc, #436]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a6c      	ldr	r2, [pc, #432]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004684:	6013      	str	r3, [r2, #0]
 8004686:	e00b      	b.n	80046a0 <HAL_RCC_OscConfig+0xb0>
 8004688:	4b69      	ldr	r3, [pc, #420]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a68      	ldr	r2, [pc, #416]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 800468e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004692:	6013      	str	r3, [r2, #0]
 8004694:	4b66      	ldr	r3, [pc, #408]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a65      	ldr	r2, [pc, #404]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 800469a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800469e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d013      	beq.n	80046d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a8:	f7fd ffa6 	bl	80025f8 <HAL_GetTick>
 80046ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046ae:	e008      	b.n	80046c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046b0:	f7fd ffa2 	bl	80025f8 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b64      	cmp	r3, #100	@ 0x64
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e207      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d0f0      	beq.n	80046b0 <HAL_RCC_OscConfig+0xc0>
 80046ce:	e014      	b.n	80046fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d0:	f7fd ff92 	bl	80025f8 <HAL_GetTick>
 80046d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046d6:	e008      	b.n	80046ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046d8:	f7fd ff8e 	bl	80025f8 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b64      	cmp	r3, #100	@ 0x64
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e1f3      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ea:	4b51      	ldr	r3, [pc, #324]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1f0      	bne.n	80046d8 <HAL_RCC_OscConfig+0xe8>
 80046f6:	e000      	b.n	80046fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d063      	beq.n	80047ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004706:	4b4a      	ldr	r3, [pc, #296]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 030c 	and.w	r3, r3, #12
 800470e:	2b00      	cmp	r3, #0
 8004710:	d00b      	beq.n	800472a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004712:	4b47      	ldr	r3, [pc, #284]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800471a:	2b08      	cmp	r3, #8
 800471c:	d11c      	bne.n	8004758 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800471e:	4b44      	ldr	r3, [pc, #272]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d116      	bne.n	8004758 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800472a:	4b41      	ldr	r3, [pc, #260]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d005      	beq.n	8004742 <HAL_RCC_OscConfig+0x152>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d001      	beq.n	8004742 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e1c7      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004742:	4b3b      	ldr	r3, [pc, #236]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	00db      	lsls	r3, r3, #3
 8004750:	4937      	ldr	r1, [pc, #220]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004752:	4313      	orrs	r3, r2
 8004754:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004756:	e03a      	b.n	80047ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d020      	beq.n	80047a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004760:	4b34      	ldr	r3, [pc, #208]	@ (8004834 <HAL_RCC_OscConfig+0x244>)
 8004762:	2201      	movs	r2, #1
 8004764:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004766:	f7fd ff47 	bl	80025f8 <HAL_GetTick>
 800476a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800476c:	e008      	b.n	8004780 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800476e:	f7fd ff43 	bl	80025f8 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	2b02      	cmp	r3, #2
 800477a:	d901      	bls.n	8004780 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e1a8      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004780:	4b2b      	ldr	r3, [pc, #172]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0302 	and.w	r3, r3, #2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d0f0      	beq.n	800476e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800478c:	4b28      	ldr	r3, [pc, #160]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	00db      	lsls	r3, r3, #3
 800479a:	4925      	ldr	r1, [pc, #148]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 800479c:	4313      	orrs	r3, r2
 800479e:	600b      	str	r3, [r1, #0]
 80047a0:	e015      	b.n	80047ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047a2:	4b24      	ldr	r3, [pc, #144]	@ (8004834 <HAL_RCC_OscConfig+0x244>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a8:	f7fd ff26 	bl	80025f8 <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047b0:	f7fd ff22 	bl	80025f8 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e187      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047c2:	4b1b      	ldr	r3, [pc, #108]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1f0      	bne.n	80047b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0308 	and.w	r3, r3, #8
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d036      	beq.n	8004848 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d016      	beq.n	8004810 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047e2:	4b15      	ldr	r3, [pc, #84]	@ (8004838 <HAL_RCC_OscConfig+0x248>)
 80047e4:	2201      	movs	r2, #1
 80047e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e8:	f7fd ff06 	bl	80025f8 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047f0:	f7fd ff02 	bl	80025f8 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e167      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004802:	4b0b      	ldr	r3, [pc, #44]	@ (8004830 <HAL_RCC_OscConfig+0x240>)
 8004804:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d0f0      	beq.n	80047f0 <HAL_RCC_OscConfig+0x200>
 800480e:	e01b      	b.n	8004848 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004810:	4b09      	ldr	r3, [pc, #36]	@ (8004838 <HAL_RCC_OscConfig+0x248>)
 8004812:	2200      	movs	r2, #0
 8004814:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004816:	f7fd feef 	bl	80025f8 <HAL_GetTick>
 800481a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800481c:	e00e      	b.n	800483c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800481e:	f7fd feeb 	bl	80025f8 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	2b02      	cmp	r3, #2
 800482a:	d907      	bls.n	800483c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e150      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
 8004830:	40023800 	.word	0x40023800
 8004834:	42470000 	.word	0x42470000
 8004838:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800483c:	4b88      	ldr	r3, [pc, #544]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 800483e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004840:	f003 0302 	and.w	r3, r3, #2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1ea      	bne.n	800481e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	f000 8097 	beq.w	8004984 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004856:	2300      	movs	r3, #0
 8004858:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800485a:	4b81      	ldr	r3, [pc, #516]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 800485c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10f      	bne.n	8004886 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004866:	2300      	movs	r3, #0
 8004868:	60bb      	str	r3, [r7, #8]
 800486a:	4b7d      	ldr	r3, [pc, #500]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 800486c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486e:	4a7c      	ldr	r2, [pc, #496]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 8004870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004874:	6413      	str	r3, [r2, #64]	@ 0x40
 8004876:	4b7a      	ldr	r3, [pc, #488]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 8004878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800487e:	60bb      	str	r3, [r7, #8]
 8004880:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004882:	2301      	movs	r3, #1
 8004884:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004886:	4b77      	ldr	r3, [pc, #476]	@ (8004a64 <HAL_RCC_OscConfig+0x474>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800488e:	2b00      	cmp	r3, #0
 8004890:	d118      	bne.n	80048c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004892:	4b74      	ldr	r3, [pc, #464]	@ (8004a64 <HAL_RCC_OscConfig+0x474>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a73      	ldr	r2, [pc, #460]	@ (8004a64 <HAL_RCC_OscConfig+0x474>)
 8004898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800489c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800489e:	f7fd feab 	bl	80025f8 <HAL_GetTick>
 80048a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048a4:	e008      	b.n	80048b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048a6:	f7fd fea7 	bl	80025f8 <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d901      	bls.n	80048b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e10c      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048b8:	4b6a      	ldr	r3, [pc, #424]	@ (8004a64 <HAL_RCC_OscConfig+0x474>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d0f0      	beq.n	80048a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d106      	bne.n	80048da <HAL_RCC_OscConfig+0x2ea>
 80048cc:	4b64      	ldr	r3, [pc, #400]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 80048ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048d0:	4a63      	ldr	r2, [pc, #396]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 80048d2:	f043 0301 	orr.w	r3, r3, #1
 80048d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80048d8:	e01c      	b.n	8004914 <HAL_RCC_OscConfig+0x324>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	2b05      	cmp	r3, #5
 80048e0:	d10c      	bne.n	80048fc <HAL_RCC_OscConfig+0x30c>
 80048e2:	4b5f      	ldr	r3, [pc, #380]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 80048e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048e6:	4a5e      	ldr	r2, [pc, #376]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 80048e8:	f043 0304 	orr.w	r3, r3, #4
 80048ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80048ee:	4b5c      	ldr	r3, [pc, #368]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 80048f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f2:	4a5b      	ldr	r2, [pc, #364]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 80048f4:	f043 0301 	orr.w	r3, r3, #1
 80048f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80048fa:	e00b      	b.n	8004914 <HAL_RCC_OscConfig+0x324>
 80048fc:	4b58      	ldr	r3, [pc, #352]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 80048fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004900:	4a57      	ldr	r2, [pc, #348]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 8004902:	f023 0301 	bic.w	r3, r3, #1
 8004906:	6713      	str	r3, [r2, #112]	@ 0x70
 8004908:	4b55      	ldr	r3, [pc, #340]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 800490a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800490c:	4a54      	ldr	r2, [pc, #336]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 800490e:	f023 0304 	bic.w	r3, r3, #4
 8004912:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d015      	beq.n	8004948 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800491c:	f7fd fe6c 	bl	80025f8 <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004922:	e00a      	b.n	800493a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004924:	f7fd fe68 	bl	80025f8 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004932:	4293      	cmp	r3, r2
 8004934:	d901      	bls.n	800493a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e0cb      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800493a:	4b49      	ldr	r3, [pc, #292]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 800493c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d0ee      	beq.n	8004924 <HAL_RCC_OscConfig+0x334>
 8004946:	e014      	b.n	8004972 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004948:	f7fd fe56 	bl	80025f8 <HAL_GetTick>
 800494c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800494e:	e00a      	b.n	8004966 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004950:	f7fd fe52 	bl	80025f8 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800495e:	4293      	cmp	r3, r2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e0b5      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004966:	4b3e      	ldr	r3, [pc, #248]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 8004968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1ee      	bne.n	8004950 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004972:	7dfb      	ldrb	r3, [r7, #23]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d105      	bne.n	8004984 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004978:	4b39      	ldr	r3, [pc, #228]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 800497a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497c:	4a38      	ldr	r2, [pc, #224]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 800497e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004982:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	2b00      	cmp	r3, #0
 800498a:	f000 80a1 	beq.w	8004ad0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800498e:	4b34      	ldr	r3, [pc, #208]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f003 030c 	and.w	r3, r3, #12
 8004996:	2b08      	cmp	r3, #8
 8004998:	d05c      	beq.n	8004a54 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d141      	bne.n	8004a26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049a2:	4b31      	ldr	r3, [pc, #196]	@ (8004a68 <HAL_RCC_OscConfig+0x478>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a8:	f7fd fe26 	bl	80025f8 <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049b0:	f7fd fe22 	bl	80025f8 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e087      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049c2:	4b27      	ldr	r3, [pc, #156]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1f0      	bne.n	80049b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	69da      	ldr	r2, [r3, #28]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	431a      	orrs	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049dc:	019b      	lsls	r3, r3, #6
 80049de:	431a      	orrs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e4:	085b      	lsrs	r3, r3, #1
 80049e6:	3b01      	subs	r3, #1
 80049e8:	041b      	lsls	r3, r3, #16
 80049ea:	431a      	orrs	r2, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f0:	061b      	lsls	r3, r3, #24
 80049f2:	491b      	ldr	r1, [pc, #108]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004a68 <HAL_RCC_OscConfig+0x478>)
 80049fa:	2201      	movs	r2, #1
 80049fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049fe:	f7fd fdfb 	bl	80025f8 <HAL_GetTick>
 8004a02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a04:	e008      	b.n	8004a18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a06:	f7fd fdf7 	bl	80025f8 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d901      	bls.n	8004a18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e05c      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a18:	4b11      	ldr	r3, [pc, #68]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d0f0      	beq.n	8004a06 <HAL_RCC_OscConfig+0x416>
 8004a24:	e054      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a26:	4b10      	ldr	r3, [pc, #64]	@ (8004a68 <HAL_RCC_OscConfig+0x478>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a2c:	f7fd fde4 	bl	80025f8 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a32:	e008      	b.n	8004a46 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a34:	f7fd fde0 	bl	80025f8 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e045      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a46:	4b06      	ldr	r3, [pc, #24]	@ (8004a60 <HAL_RCC_OscConfig+0x470>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1f0      	bne.n	8004a34 <HAL_RCC_OscConfig+0x444>
 8004a52:	e03d      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d107      	bne.n	8004a6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e038      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
 8004a60:	40023800 	.word	0x40023800
 8004a64:	40007000 	.word	0x40007000
 8004a68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8004adc <HAL_RCC_OscConfig+0x4ec>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d028      	beq.n	8004acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d121      	bne.n	8004acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d11a      	bne.n	8004acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004aa2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d111      	bne.n	8004acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab2:	085b      	lsrs	r3, r3, #1
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d107      	bne.n	8004acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d001      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e000      	b.n	8004ad2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3718      	adds	r7, #24
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	40023800 	.word	0x40023800

08004ae0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e0cc      	b.n	8004c8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004af4:	4b68      	ldr	r3, [pc, #416]	@ (8004c98 <HAL_RCC_ClockConfig+0x1b8>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0307 	and.w	r3, r3, #7
 8004afc:	683a      	ldr	r2, [r7, #0]
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d90c      	bls.n	8004b1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b02:	4b65      	ldr	r3, [pc, #404]	@ (8004c98 <HAL_RCC_ClockConfig+0x1b8>)
 8004b04:	683a      	ldr	r2, [r7, #0]
 8004b06:	b2d2      	uxtb	r2, r2
 8004b08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0a:	4b63      	ldr	r3, [pc, #396]	@ (8004c98 <HAL_RCC_ClockConfig+0x1b8>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	683a      	ldr	r2, [r7, #0]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d001      	beq.n	8004b1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e0b8      	b.n	8004c8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0302 	and.w	r3, r3, #2
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d020      	beq.n	8004b6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0304 	and.w	r3, r3, #4
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d005      	beq.n	8004b40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b34:	4b59      	ldr	r3, [pc, #356]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	4a58      	ldr	r2, [pc, #352]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004b3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0308 	and.w	r3, r3, #8
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d005      	beq.n	8004b58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b4c:	4b53      	ldr	r3, [pc, #332]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	4a52      	ldr	r2, [pc, #328]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004b56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b58:	4b50      	ldr	r3, [pc, #320]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	494d      	ldr	r1, [pc, #308]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d044      	beq.n	8004c00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d107      	bne.n	8004b8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b7e:	4b47      	ldr	r3, [pc, #284]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d119      	bne.n	8004bbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e07f      	b.n	8004c8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d003      	beq.n	8004b9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b9a:	2b03      	cmp	r3, #3
 8004b9c:	d107      	bne.n	8004bae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b9e:	4b3f      	ldr	r3, [pc, #252]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d109      	bne.n	8004bbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e06f      	b.n	8004c8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bae:	4b3b      	ldr	r3, [pc, #236]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e067      	b.n	8004c8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bbe:	4b37      	ldr	r3, [pc, #220]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f023 0203 	bic.w	r2, r3, #3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	4934      	ldr	r1, [pc, #208]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bd0:	f7fd fd12 	bl	80025f8 <HAL_GetTick>
 8004bd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bd6:	e00a      	b.n	8004bee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bd8:	f7fd fd0e 	bl	80025f8 <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e04f      	b.n	8004c8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bee:	4b2b      	ldr	r3, [pc, #172]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	f003 020c 	and.w	r2, r3, #12
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d1eb      	bne.n	8004bd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c00:	4b25      	ldr	r3, [pc, #148]	@ (8004c98 <HAL_RCC_ClockConfig+0x1b8>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0307 	and.w	r3, r3, #7
 8004c08:	683a      	ldr	r2, [r7, #0]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d20c      	bcs.n	8004c28 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c0e:	4b22      	ldr	r3, [pc, #136]	@ (8004c98 <HAL_RCC_ClockConfig+0x1b8>)
 8004c10:	683a      	ldr	r2, [r7, #0]
 8004c12:	b2d2      	uxtb	r2, r2
 8004c14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c16:	4b20      	ldr	r3, [pc, #128]	@ (8004c98 <HAL_RCC_ClockConfig+0x1b8>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0307 	and.w	r3, r3, #7
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d001      	beq.n	8004c28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e032      	b.n	8004c8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d008      	beq.n	8004c46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c34:	4b19      	ldr	r3, [pc, #100]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	4916      	ldr	r1, [pc, #88]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0308 	and.w	r3, r3, #8
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d009      	beq.n	8004c66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c52:	4b12      	ldr	r3, [pc, #72]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	00db      	lsls	r3, r3, #3
 8004c60:	490e      	ldr	r1, [pc, #56]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c66:	f000 f821 	bl	8004cac <HAL_RCC_GetSysClockFreq>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c9c <HAL_RCC_ClockConfig+0x1bc>)
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	091b      	lsrs	r3, r3, #4
 8004c72:	f003 030f 	and.w	r3, r3, #15
 8004c76:	490a      	ldr	r1, [pc, #40]	@ (8004ca0 <HAL_RCC_ClockConfig+0x1c0>)
 8004c78:	5ccb      	ldrb	r3, [r1, r3]
 8004c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c7e:	4a09      	ldr	r2, [pc, #36]	@ (8004ca4 <HAL_RCC_ClockConfig+0x1c4>)
 8004c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004c82:	4b09      	ldr	r3, [pc, #36]	@ (8004ca8 <HAL_RCC_ClockConfig+0x1c8>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7fd fc72 	bl	8002570 <HAL_InitTick>

  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3710      	adds	r7, #16
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	40023c00 	.word	0x40023c00
 8004c9c:	40023800 	.word	0x40023800
 8004ca0:	08009014 	.word	0x08009014
 8004ca4:	20000000 	.word	0x20000000
 8004ca8:	20000004 	.word	0x20000004

08004cac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cb0:	b094      	sub	sp, #80	@ 0x50
 8004cb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cc4:	4b79      	ldr	r3, [pc, #484]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f003 030c 	and.w	r3, r3, #12
 8004ccc:	2b08      	cmp	r3, #8
 8004cce:	d00d      	beq.n	8004cec <HAL_RCC_GetSysClockFreq+0x40>
 8004cd0:	2b08      	cmp	r3, #8
 8004cd2:	f200 80e1 	bhi.w	8004e98 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d002      	beq.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x34>
 8004cda:	2b04      	cmp	r3, #4
 8004cdc:	d003      	beq.n	8004ce6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004cde:	e0db      	b.n	8004e98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ce0:	4b73      	ldr	r3, [pc, #460]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ce2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ce4:	e0db      	b.n	8004e9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ce6:	4b73      	ldr	r3, [pc, #460]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ce8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cea:	e0d8      	b.n	8004e9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004cec:	4b6f      	ldr	r3, [pc, #444]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cf4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cf6:	4b6d      	ldr	r3, [pc, #436]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d063      	beq.n	8004dca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d02:	4b6a      	ldr	r3, [pc, #424]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	099b      	lsrs	r3, r3, #6
 8004d08:	2200      	movs	r2, #0
 8004d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d14:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d16:	2300      	movs	r3, #0
 8004d18:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004d1e:	4622      	mov	r2, r4
 8004d20:	462b      	mov	r3, r5
 8004d22:	f04f 0000 	mov.w	r0, #0
 8004d26:	f04f 0100 	mov.w	r1, #0
 8004d2a:	0159      	lsls	r1, r3, #5
 8004d2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d30:	0150      	lsls	r0, r2, #5
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4621      	mov	r1, r4
 8004d38:	1a51      	subs	r1, r2, r1
 8004d3a:	6139      	str	r1, [r7, #16]
 8004d3c:	4629      	mov	r1, r5
 8004d3e:	eb63 0301 	sbc.w	r3, r3, r1
 8004d42:	617b      	str	r3, [r7, #20]
 8004d44:	f04f 0200 	mov.w	r2, #0
 8004d48:	f04f 0300 	mov.w	r3, #0
 8004d4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d50:	4659      	mov	r1, fp
 8004d52:	018b      	lsls	r3, r1, #6
 8004d54:	4651      	mov	r1, sl
 8004d56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d5a:	4651      	mov	r1, sl
 8004d5c:	018a      	lsls	r2, r1, #6
 8004d5e:	4651      	mov	r1, sl
 8004d60:	ebb2 0801 	subs.w	r8, r2, r1
 8004d64:	4659      	mov	r1, fp
 8004d66:	eb63 0901 	sbc.w	r9, r3, r1
 8004d6a:	f04f 0200 	mov.w	r2, #0
 8004d6e:	f04f 0300 	mov.w	r3, #0
 8004d72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d7e:	4690      	mov	r8, r2
 8004d80:	4699      	mov	r9, r3
 8004d82:	4623      	mov	r3, r4
 8004d84:	eb18 0303 	adds.w	r3, r8, r3
 8004d88:	60bb      	str	r3, [r7, #8]
 8004d8a:	462b      	mov	r3, r5
 8004d8c:	eb49 0303 	adc.w	r3, r9, r3
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	f04f 0200 	mov.w	r2, #0
 8004d96:	f04f 0300 	mov.w	r3, #0
 8004d9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d9e:	4629      	mov	r1, r5
 8004da0:	024b      	lsls	r3, r1, #9
 8004da2:	4621      	mov	r1, r4
 8004da4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004da8:	4621      	mov	r1, r4
 8004daa:	024a      	lsls	r2, r1, #9
 8004dac:	4610      	mov	r0, r2
 8004dae:	4619      	mov	r1, r3
 8004db0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004db2:	2200      	movs	r2, #0
 8004db4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004db6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004db8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004dbc:	f7fb ff4c 	bl	8000c58 <__aeabi_uldivmod>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dc8:	e058      	b.n	8004e7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dca:	4b38      	ldr	r3, [pc, #224]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	099b      	lsrs	r3, r3, #6
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	4611      	mov	r1, r2
 8004dd6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004dda:	623b      	str	r3, [r7, #32]
 8004ddc:	2300      	movs	r3, #0
 8004dde:	627b      	str	r3, [r7, #36]	@ 0x24
 8004de0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004de4:	4642      	mov	r2, r8
 8004de6:	464b      	mov	r3, r9
 8004de8:	f04f 0000 	mov.w	r0, #0
 8004dec:	f04f 0100 	mov.w	r1, #0
 8004df0:	0159      	lsls	r1, r3, #5
 8004df2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004df6:	0150      	lsls	r0, r2, #5
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4641      	mov	r1, r8
 8004dfe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e02:	4649      	mov	r1, r9
 8004e04:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e08:	f04f 0200 	mov.w	r2, #0
 8004e0c:	f04f 0300 	mov.w	r3, #0
 8004e10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004e14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004e18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004e1c:	ebb2 040a 	subs.w	r4, r2, sl
 8004e20:	eb63 050b 	sbc.w	r5, r3, fp
 8004e24:	f04f 0200 	mov.w	r2, #0
 8004e28:	f04f 0300 	mov.w	r3, #0
 8004e2c:	00eb      	lsls	r3, r5, #3
 8004e2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e32:	00e2      	lsls	r2, r4, #3
 8004e34:	4614      	mov	r4, r2
 8004e36:	461d      	mov	r5, r3
 8004e38:	4643      	mov	r3, r8
 8004e3a:	18e3      	adds	r3, r4, r3
 8004e3c:	603b      	str	r3, [r7, #0]
 8004e3e:	464b      	mov	r3, r9
 8004e40:	eb45 0303 	adc.w	r3, r5, r3
 8004e44:	607b      	str	r3, [r7, #4]
 8004e46:	f04f 0200 	mov.w	r2, #0
 8004e4a:	f04f 0300 	mov.w	r3, #0
 8004e4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e52:	4629      	mov	r1, r5
 8004e54:	028b      	lsls	r3, r1, #10
 8004e56:	4621      	mov	r1, r4
 8004e58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e5c:	4621      	mov	r1, r4
 8004e5e:	028a      	lsls	r2, r1, #10
 8004e60:	4610      	mov	r0, r2
 8004e62:	4619      	mov	r1, r3
 8004e64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e66:	2200      	movs	r2, #0
 8004e68:	61bb      	str	r3, [r7, #24]
 8004e6a:	61fa      	str	r2, [r7, #28]
 8004e6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e70:	f7fb fef2 	bl	8000c58 <__aeabi_uldivmod>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4613      	mov	r3, r2
 8004e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	0c1b      	lsrs	r3, r3, #16
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	3301      	adds	r3, #1
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004e8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e96:	e002      	b.n	8004e9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e98:	4b05      	ldr	r3, [pc, #20]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3750      	adds	r7, #80	@ 0x50
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004eaa:	bf00      	nop
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	00f42400 	.word	0x00f42400
 8004eb4:	007a1200 	.word	0x007a1200

08004eb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ebc:	4b03      	ldr	r3, [pc, #12]	@ (8004ecc <HAL_RCC_GetHCLKFreq+0x14>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	20000000 	.word	0x20000000

08004ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ed4:	f7ff fff0 	bl	8004eb8 <HAL_RCC_GetHCLKFreq>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	4b05      	ldr	r3, [pc, #20]	@ (8004ef0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	0a9b      	lsrs	r3, r3, #10
 8004ee0:	f003 0307 	and.w	r3, r3, #7
 8004ee4:	4903      	ldr	r1, [pc, #12]	@ (8004ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ee6:	5ccb      	ldrb	r3, [r1, r3]
 8004ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40023800 	.word	0x40023800
 8004ef4:	08009024 	.word	0x08009024

08004ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004efc:	f7ff ffdc 	bl	8004eb8 <HAL_RCC_GetHCLKFreq>
 8004f00:	4602      	mov	r2, r0
 8004f02:	4b05      	ldr	r3, [pc, #20]	@ (8004f18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	0b5b      	lsrs	r3, r3, #13
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	4903      	ldr	r1, [pc, #12]	@ (8004f1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f0e:	5ccb      	ldrb	r3, [r1, r3]
 8004f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	40023800 	.word	0x40023800
 8004f1c:	08009024 	.word	0x08009024

08004f20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e042      	b.n	8004fb8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d106      	bne.n	8004f4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f7fd f8fe 	bl	8002148 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2224      	movs	r2, #36	@ 0x24
 8004f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68da      	ldr	r2, [r3, #12]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 fe15 	bl	8005b94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	691a      	ldr	r2, [r3, #16]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	695a      	ldr	r2, [r3, #20]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2220      	movs	r2, #32
 8004fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3708      	adds	r7, #8
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b08a      	sub	sp, #40	@ 0x28
 8004fc4:	af02      	add	r7, sp, #8
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	603b      	str	r3, [r7, #0]
 8004fcc:	4613      	mov	r3, r2
 8004fce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b20      	cmp	r3, #32
 8004fde:	d175      	bne.n	80050cc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d002      	beq.n	8004fec <HAL_UART_Transmit+0x2c>
 8004fe6:	88fb      	ldrh	r3, [r7, #6]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e06e      	b.n	80050ce <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2221      	movs	r2, #33	@ 0x21
 8004ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ffe:	f7fd fafb 	bl	80025f8 <HAL_GetTick>
 8005002:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	88fa      	ldrh	r2, [r7, #6]
 8005008:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	88fa      	ldrh	r2, [r7, #6]
 800500e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005018:	d108      	bne.n	800502c <HAL_UART_Transmit+0x6c>
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d104      	bne.n	800502c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005022:	2300      	movs	r3, #0
 8005024:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	61bb      	str	r3, [r7, #24]
 800502a:	e003      	b.n	8005034 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005030:	2300      	movs	r3, #0
 8005032:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005034:	e02e      	b.n	8005094 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2200      	movs	r2, #0
 800503e:	2180      	movs	r1, #128	@ 0x80
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f000 fbb3 	bl	80057ac <UART_WaitOnFlagUntilTimeout>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d005      	beq.n	8005058 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2220      	movs	r2, #32
 8005050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e03a      	b.n	80050ce <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d10b      	bne.n	8005076 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	881b      	ldrh	r3, [r3, #0]
 8005062:	461a      	mov	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800506c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	3302      	adds	r3, #2
 8005072:	61bb      	str	r3, [r7, #24]
 8005074:	e007      	b.n	8005086 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	781a      	ldrb	r2, [r3, #0]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	3301      	adds	r3, #1
 8005084:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800508a:	b29b      	uxth	r3, r3
 800508c:	3b01      	subs	r3, #1
 800508e:	b29a      	uxth	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005098:	b29b      	uxth	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1cb      	bne.n	8005036 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	9300      	str	r3, [sp, #0]
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	2200      	movs	r2, #0
 80050a6:	2140      	movs	r1, #64	@ 0x40
 80050a8:	68f8      	ldr	r0, [r7, #12]
 80050aa:	f000 fb7f 	bl	80057ac <UART_WaitOnFlagUntilTimeout>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d005      	beq.n	80050c0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e006      	b.n	80050ce <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	e000      	b.n	80050ce <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80050cc:	2302      	movs	r3, #2
  }
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3720      	adds	r7, #32
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b08a      	sub	sp, #40	@ 0x28
 80050da:	af02      	add	r7, sp, #8
 80050dc:	60f8      	str	r0, [r7, #12]
 80050de:	60b9      	str	r1, [r7, #8]
 80050e0:	603b      	str	r3, [r7, #0]
 80050e2:	4613      	mov	r3, r2
 80050e4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050e6:	2300      	movs	r3, #0
 80050e8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b20      	cmp	r3, #32
 80050f4:	f040 8081 	bne.w	80051fa <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <HAL_UART_Receive+0x2e>
 80050fe:	88fb      	ldrh	r3, [r7, #6]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e079      	b.n	80051fc <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2222      	movs	r2, #34	@ 0x22
 8005112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800511c:	f7fd fa6c 	bl	80025f8 <HAL_GetTick>
 8005120:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	88fa      	ldrh	r2, [r7, #6]
 8005126:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	88fa      	ldrh	r2, [r7, #6]
 800512c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005136:	d108      	bne.n	800514a <HAL_UART_Receive+0x74>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d104      	bne.n	800514a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005140:	2300      	movs	r3, #0
 8005142:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	61bb      	str	r3, [r7, #24]
 8005148:	e003      	b.n	8005152 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800514e:	2300      	movs	r3, #0
 8005150:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005152:	e047      	b.n	80051e4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	9300      	str	r3, [sp, #0]
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	2200      	movs	r2, #0
 800515c:	2120      	movs	r1, #32
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f000 fb24 	bl	80057ac <UART_WaitOnFlagUntilTimeout>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d005      	beq.n	8005176 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2220      	movs	r2, #32
 800516e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e042      	b.n	80051fc <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d10c      	bne.n	8005196 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	b29b      	uxth	r3, r3
 8005184:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005188:	b29a      	uxth	r2, r3
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800518e:	69bb      	ldr	r3, [r7, #24]
 8005190:	3302      	adds	r3, #2
 8005192:	61bb      	str	r3, [r7, #24]
 8005194:	e01f      	b.n	80051d6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800519e:	d007      	beq.n	80051b0 <HAL_UART_Receive+0xda>
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d10a      	bne.n	80051be <HAL_UART_Receive+0xe8>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d106      	bne.n	80051be <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	b2da      	uxtb	r2, r3
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	701a      	strb	r2, [r3, #0]
 80051bc:	e008      	b.n	80051d0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051ca:	b2da      	uxtb	r2, r3
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	3301      	adds	r3, #1
 80051d4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051da:	b29b      	uxth	r3, r3
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29a      	uxth	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d1b2      	bne.n	8005154 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2220      	movs	r2, #32
 80051f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80051f6:	2300      	movs	r3, #0
 80051f8:	e000      	b.n	80051fc <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80051fa:	2302      	movs	r3, #2
  }
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3720      	adds	r7, #32
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b0ba      	sub	sp, #232	@ 0xe8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	695b      	ldr	r3, [r3, #20]
 8005226:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800522a:	2300      	movs	r3, #0
 800522c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005230:	2300      	movs	r3, #0
 8005232:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800523a:	f003 030f 	and.w	r3, r3, #15
 800523e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005242:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005246:	2b00      	cmp	r3, #0
 8005248:	d10f      	bne.n	800526a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800524a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800524e:	f003 0320 	and.w	r3, r3, #32
 8005252:	2b00      	cmp	r3, #0
 8005254:	d009      	beq.n	800526a <HAL_UART_IRQHandler+0x66>
 8005256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800525a:	f003 0320 	and.w	r3, r3, #32
 800525e:	2b00      	cmp	r3, #0
 8005260:	d003      	beq.n	800526a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 fbd7 	bl	8005a16 <UART_Receive_IT>
      return;
 8005268:	e273      	b.n	8005752 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800526a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800526e:	2b00      	cmp	r3, #0
 8005270:	f000 80de 	beq.w	8005430 <HAL_UART_IRQHandler+0x22c>
 8005274:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005278:	f003 0301 	and.w	r3, r3, #1
 800527c:	2b00      	cmp	r3, #0
 800527e:	d106      	bne.n	800528e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005284:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005288:	2b00      	cmp	r3, #0
 800528a:	f000 80d1 	beq.w	8005430 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800528e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005292:	f003 0301 	and.w	r3, r3, #1
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00b      	beq.n	80052b2 <HAL_UART_IRQHandler+0xae>
 800529a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800529e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d005      	beq.n	80052b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052aa:	f043 0201 	orr.w	r2, r3, #1
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052b6:	f003 0304 	and.w	r3, r3, #4
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00b      	beq.n	80052d6 <HAL_UART_IRQHandler+0xd2>
 80052be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d005      	beq.n	80052d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ce:	f043 0202 	orr.w	r2, r3, #2
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00b      	beq.n	80052fa <HAL_UART_IRQHandler+0xf6>
 80052e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d005      	beq.n	80052fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f2:	f043 0204 	orr.w	r2, r3, #4
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80052fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b00      	cmp	r3, #0
 8005304:	d011      	beq.n	800532a <HAL_UART_IRQHandler+0x126>
 8005306:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800530a:	f003 0320 	and.w	r3, r3, #32
 800530e:	2b00      	cmp	r3, #0
 8005310:	d105      	bne.n	800531e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005312:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d005      	beq.n	800532a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005322:	f043 0208 	orr.w	r2, r3, #8
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 820a 	beq.w	8005748 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005338:	f003 0320 	and.w	r3, r3, #32
 800533c:	2b00      	cmp	r3, #0
 800533e:	d008      	beq.n	8005352 <HAL_UART_IRQHandler+0x14e>
 8005340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005344:	f003 0320 	and.w	r3, r3, #32
 8005348:	2b00      	cmp	r3, #0
 800534a:	d002      	beq.n	8005352 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 fb62 	bl	8005a16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	695b      	ldr	r3, [r3, #20]
 8005358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800535c:	2b40      	cmp	r3, #64	@ 0x40
 800535e:	bf0c      	ite	eq
 8005360:	2301      	moveq	r3, #1
 8005362:	2300      	movne	r3, #0
 8005364:	b2db      	uxtb	r3, r3
 8005366:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800536e:	f003 0308 	and.w	r3, r3, #8
 8005372:	2b00      	cmp	r3, #0
 8005374:	d103      	bne.n	800537e <HAL_UART_IRQHandler+0x17a>
 8005376:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800537a:	2b00      	cmp	r3, #0
 800537c:	d04f      	beq.n	800541e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 fa6d 	bl	800585e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800538e:	2b40      	cmp	r3, #64	@ 0x40
 8005390:	d141      	bne.n	8005416 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	3314      	adds	r3, #20
 8005398:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053a0:	e853 3f00 	ldrex	r3, [r3]
 80053a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80053a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	3314      	adds	r3, #20
 80053ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80053be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80053c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80053ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80053ce:	e841 2300 	strex	r3, r2, [r1]
 80053d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80053d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1d9      	bne.n	8005392 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d013      	beq.n	800540e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ea:	4a8a      	ldr	r2, [pc, #552]	@ (8005614 <HAL_UART_IRQHandler+0x410>)
 80053ec:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7fd fab1 	bl	800295a <HAL_DMA_Abort_IT>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d016      	beq.n	800542c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005402:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005408:	4610      	mov	r0, r2
 800540a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800540c:	e00e      	b.n	800542c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f9b6 	bl	8005780 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005414:	e00a      	b.n	800542c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f9b2 	bl	8005780 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800541c:	e006      	b.n	800542c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f9ae 	bl	8005780 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800542a:	e18d      	b.n	8005748 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800542c:	bf00      	nop
    return;
 800542e:	e18b      	b.n	8005748 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005434:	2b01      	cmp	r3, #1
 8005436:	f040 8167 	bne.w	8005708 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800543a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800543e:	f003 0310 	and.w	r3, r3, #16
 8005442:	2b00      	cmp	r3, #0
 8005444:	f000 8160 	beq.w	8005708 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800544c:	f003 0310 	and.w	r3, r3, #16
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 8159 	beq.w	8005708 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005456:	2300      	movs	r3, #0
 8005458:	60bb      	str	r3, [r7, #8]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	60bb      	str	r3, [r7, #8]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	60bb      	str	r3, [r7, #8]
 800546a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005476:	2b40      	cmp	r3, #64	@ 0x40
 8005478:	f040 80ce 	bne.w	8005618 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005488:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800548c:	2b00      	cmp	r3, #0
 800548e:	f000 80a9 	beq.w	80055e4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005496:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800549a:	429a      	cmp	r2, r3
 800549c:	f080 80a2 	bcs.w	80055e4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054b2:	f000 8088 	beq.w	80055c6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	330c      	adds	r3, #12
 80054bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054c4:	e853 3f00 	ldrex	r3, [r3]
 80054c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80054cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80054d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	330c      	adds	r3, #12
 80054de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80054e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80054e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80054ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80054f2:	e841 2300 	strex	r3, r2, [r1]
 80054f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80054fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1d9      	bne.n	80054b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	3314      	adds	r3, #20
 8005508:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800550c:	e853 3f00 	ldrex	r3, [r3]
 8005510:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005512:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005514:	f023 0301 	bic.w	r3, r3, #1
 8005518:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	3314      	adds	r3, #20
 8005522:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005526:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800552a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800552e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005532:	e841 2300 	strex	r3, r2, [r1]
 8005536:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005538:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1e1      	bne.n	8005502 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	3314      	adds	r3, #20
 8005544:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005546:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005548:	e853 3f00 	ldrex	r3, [r3]
 800554c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800554e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005550:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005554:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	3314      	adds	r3, #20
 800555e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005562:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005564:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005566:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005568:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800556a:	e841 2300 	strex	r3, r2, [r1]
 800556e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005570:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1e3      	bne.n	800553e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2220      	movs	r2, #32
 800557a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800558e:	e853 3f00 	ldrex	r3, [r3]
 8005592:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005594:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005596:	f023 0310 	bic.w	r3, r3, #16
 800559a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	330c      	adds	r3, #12
 80055a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80055a8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80055aa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055b0:	e841 2300 	strex	r3, r2, [r1]
 80055b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1e3      	bne.n	8005584 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7fd f95a 	bl	800287a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2202      	movs	r2, #2
 80055ca:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	b29b      	uxth	r3, r3
 80055da:	4619      	mov	r1, r3
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 f8d9 	bl	8005794 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80055e2:	e0b3      	b.n	800574c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055ec:	429a      	cmp	r2, r3
 80055ee:	f040 80ad 	bne.w	800574c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f6:	69db      	ldr	r3, [r3, #28]
 80055f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055fc:	f040 80a6 	bne.w	800574c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800560a:	4619      	mov	r1, r3
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 f8c1 	bl	8005794 <HAL_UARTEx_RxEventCallback>
      return;
 8005612:	e09b      	b.n	800574c <HAL_UART_IRQHandler+0x548>
 8005614:	08005925 	.word	0x08005925
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005620:	b29b      	uxth	r3, r3
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800562c:	b29b      	uxth	r3, r3
 800562e:	2b00      	cmp	r3, #0
 8005630:	f000 808e 	beq.w	8005750 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005634:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005638:	2b00      	cmp	r3, #0
 800563a:	f000 8089 	beq.w	8005750 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	330c      	adds	r3, #12
 8005644:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005648:	e853 3f00 	ldrex	r3, [r3]
 800564c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800564e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005650:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005654:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	330c      	adds	r3, #12
 800565e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005662:	647a      	str	r2, [r7, #68]	@ 0x44
 8005664:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005668:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e3      	bne.n	800563e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3314      	adds	r3, #20
 800567c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005680:	e853 3f00 	ldrex	r3, [r3]
 8005684:	623b      	str	r3, [r7, #32]
   return(result);
 8005686:	6a3b      	ldr	r3, [r7, #32]
 8005688:	f023 0301 	bic.w	r3, r3, #1
 800568c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3314      	adds	r3, #20
 8005696:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800569a:	633a      	str	r2, [r7, #48]	@ 0x30
 800569c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056a2:	e841 2300 	strex	r3, r2, [r1]
 80056a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1e3      	bne.n	8005676 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2220      	movs	r2, #32
 80056b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	330c      	adds	r3, #12
 80056c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	e853 3f00 	ldrex	r3, [r3]
 80056ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f023 0310 	bic.w	r3, r3, #16
 80056d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	330c      	adds	r3, #12
 80056dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80056e0:	61fa      	str	r2, [r7, #28]
 80056e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e4:	69b9      	ldr	r1, [r7, #24]
 80056e6:	69fa      	ldr	r2, [r7, #28]
 80056e8:	e841 2300 	strex	r3, r2, [r1]
 80056ec:	617b      	str	r3, [r7, #20]
   return(result);
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1e3      	bne.n	80056bc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2202      	movs	r2, #2
 80056f8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80056fe:	4619      	mov	r1, r3
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 f847 	bl	8005794 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005706:	e023      	b.n	8005750 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800570c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005710:	2b00      	cmp	r3, #0
 8005712:	d009      	beq.n	8005728 <HAL_UART_IRQHandler+0x524>
 8005714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800571c:	2b00      	cmp	r3, #0
 800571e:	d003      	beq.n	8005728 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 f910 	bl	8005946 <UART_Transmit_IT>
    return;
 8005726:	e014      	b.n	8005752 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800572c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00e      	beq.n	8005752 <HAL_UART_IRQHandler+0x54e>
 8005734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800573c:	2b00      	cmp	r3, #0
 800573e:	d008      	beq.n	8005752 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f000 f950 	bl	80059e6 <UART_EndTransmit_IT>
    return;
 8005746:	e004      	b.n	8005752 <HAL_UART_IRQHandler+0x54e>
    return;
 8005748:	bf00      	nop
 800574a:	e002      	b.n	8005752 <HAL_UART_IRQHandler+0x54e>
      return;
 800574c:	bf00      	nop
 800574e:	e000      	b.n	8005752 <HAL_UART_IRQHandler+0x54e>
      return;
 8005750:	bf00      	nop
  }
}
 8005752:	37e8      	adds	r7, #232	@ 0xe8
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	460b      	mov	r3, r1
 800579e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	603b      	str	r3, [r7, #0]
 80057b8:	4613      	mov	r3, r2
 80057ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057bc:	e03b      	b.n	8005836 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c4:	d037      	beq.n	8005836 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057c6:	f7fc ff17 	bl	80025f8 <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	6a3a      	ldr	r2, [r7, #32]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d302      	bcc.n	80057dc <UART_WaitOnFlagUntilTimeout+0x30>
 80057d6:	6a3b      	ldr	r3, [r7, #32]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80057dc:	2303      	movs	r3, #3
 80057de:	e03a      	b.n	8005856 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	f003 0304 	and.w	r3, r3, #4
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d023      	beq.n	8005836 <UART_WaitOnFlagUntilTimeout+0x8a>
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	2b80      	cmp	r3, #128	@ 0x80
 80057f2:	d020      	beq.n	8005836 <UART_WaitOnFlagUntilTimeout+0x8a>
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	2b40      	cmp	r3, #64	@ 0x40
 80057f8:	d01d      	beq.n	8005836 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b08      	cmp	r3, #8
 8005806:	d116      	bne.n	8005836 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005808:	2300      	movs	r3, #0
 800580a:	617b      	str	r3, [r7, #20]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	617b      	str	r3, [r7, #20]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	617b      	str	r3, [r7, #20]
 800581c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800581e:	68f8      	ldr	r0, [r7, #12]
 8005820:	f000 f81d 	bl	800585e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2208      	movs	r2, #8
 8005828:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e00f      	b.n	8005856 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	4013      	ands	r3, r2
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	429a      	cmp	r2, r3
 8005844:	bf0c      	ite	eq
 8005846:	2301      	moveq	r3, #1
 8005848:	2300      	movne	r3, #0
 800584a:	b2db      	uxtb	r3, r3
 800584c:	461a      	mov	r2, r3
 800584e:	79fb      	ldrb	r3, [r7, #7]
 8005850:	429a      	cmp	r2, r3
 8005852:	d0b4      	beq.n	80057be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3718      	adds	r7, #24
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800585e:	b480      	push	{r7}
 8005860:	b095      	sub	sp, #84	@ 0x54
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	330c      	adds	r3, #12
 800586c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005870:	e853 3f00 	ldrex	r3, [r3]
 8005874:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005878:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800587c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	330c      	adds	r3, #12
 8005884:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005886:	643a      	str	r2, [r7, #64]	@ 0x40
 8005888:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800588c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800588e:	e841 2300 	strex	r3, r2, [r1]
 8005892:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1e5      	bne.n	8005866 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3314      	adds	r3, #20
 80058a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a2:	6a3b      	ldr	r3, [r7, #32]
 80058a4:	e853 3f00 	ldrex	r3, [r3]
 80058a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	f023 0301 	bic.w	r3, r3, #1
 80058b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3314      	adds	r3, #20
 80058b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1e5      	bne.n	800589a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d119      	bne.n	800590a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	330c      	adds	r3, #12
 80058dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	e853 3f00 	ldrex	r3, [r3]
 80058e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	f023 0310 	bic.w	r3, r3, #16
 80058ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	330c      	adds	r3, #12
 80058f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058f6:	61ba      	str	r2, [r7, #24]
 80058f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fa:	6979      	ldr	r1, [r7, #20]
 80058fc:	69ba      	ldr	r2, [r7, #24]
 80058fe:	e841 2300 	strex	r3, r2, [r1]
 8005902:	613b      	str	r3, [r7, #16]
   return(result);
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1e5      	bne.n	80058d6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2220      	movs	r2, #32
 800590e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005918:	bf00      	nop
 800591a:	3754      	adds	r7, #84	@ 0x54
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005930:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f7ff ff21 	bl	8005780 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800593e:	bf00      	nop
 8005940:	3710      	adds	r7, #16
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}

08005946 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005946:	b480      	push	{r7}
 8005948:	b085      	sub	sp, #20
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b21      	cmp	r3, #33	@ 0x21
 8005958:	d13e      	bne.n	80059d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005962:	d114      	bne.n	800598e <UART_Transmit_IT+0x48>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d110      	bne.n	800598e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a1b      	ldr	r3, [r3, #32]
 8005970:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	881b      	ldrh	r3, [r3, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005980:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	1c9a      	adds	r2, r3, #2
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	621a      	str	r2, [r3, #32]
 800598c:	e008      	b.n	80059a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	1c59      	adds	r1, r3, #1
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	6211      	str	r1, [r2, #32]
 8005998:	781a      	ldrb	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	3b01      	subs	r3, #1
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	4619      	mov	r1, r3
 80059ae:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d10f      	bne.n	80059d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68da      	ldr	r2, [r3, #12]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059d4:	2300      	movs	r3, #0
 80059d6:	e000      	b.n	80059da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80059d8:	2302      	movs	r3, #2
  }
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3714      	adds	r7, #20
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr

080059e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b082      	sub	sp, #8
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	68da      	ldr	r2, [r3, #12]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2220      	movs	r2, #32
 8005a02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f7ff fea6 	bl	8005758 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3708      	adds	r7, #8
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b08c      	sub	sp, #48	@ 0x30
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005a22:	2300      	movs	r3, #0
 8005a24:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	2b22      	cmp	r3, #34	@ 0x22
 8005a30:	f040 80aa 	bne.w	8005b88 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a3c:	d115      	bne.n	8005a6a <UART_Receive_IT+0x54>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	691b      	ldr	r3, [r3, #16]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d111      	bne.n	8005a6a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a5c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a62:	1c9a      	adds	r2, r3, #2
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a68:	e024      	b.n	8005ab4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a78:	d007      	beq.n	8005a8a <UART_Receive_IT+0x74>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10a      	bne.n	8005a98 <UART_Receive_IT+0x82>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d106      	bne.n	8005a98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	b2da      	uxtb	r2, r3
 8005a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a94:	701a      	strb	r2, [r3, #0]
 8005a96:	e008      	b.n	8005aaa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005aa4:	b2da      	uxtb	r2, r3
 8005aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aae:	1c5a      	adds	r2, r3, #1
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	3b01      	subs	r3, #1
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d15d      	bne.n	8005b84 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f022 0220 	bic.w	r2, r2, #32
 8005ad6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68da      	ldr	r2, [r3, #12]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ae6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	695a      	ldr	r2, [r3, #20]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f022 0201 	bic.w	r2, r2, #1
 8005af6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2220      	movs	r2, #32
 8005afc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2200      	movs	r2, #0
 8005b04:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d135      	bne.n	8005b7a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	330c      	adds	r3, #12
 8005b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	e853 3f00 	ldrex	r3, [r3]
 8005b22:	613b      	str	r3, [r7, #16]
   return(result);
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	f023 0310 	bic.w	r3, r3, #16
 8005b2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	330c      	adds	r3, #12
 8005b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b34:	623a      	str	r2, [r7, #32]
 8005b36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b38:	69f9      	ldr	r1, [r7, #28]
 8005b3a:	6a3a      	ldr	r2, [r7, #32]
 8005b3c:	e841 2300 	strex	r3, r2, [r1]
 8005b40:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d1e5      	bne.n	8005b14 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0310 	and.w	r3, r3, #16
 8005b52:	2b10      	cmp	r3, #16
 8005b54:	d10a      	bne.n	8005b6c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b56:	2300      	movs	r3, #0
 8005b58:	60fb      	str	r3, [r7, #12]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	60fb      	str	r3, [r7, #12]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b70:	4619      	mov	r1, r3
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7ff fe0e 	bl	8005794 <HAL_UARTEx_RxEventCallback>
 8005b78:	e002      	b.n	8005b80 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f7ff fdf6 	bl	800576c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b80:	2300      	movs	r3, #0
 8005b82:	e002      	b.n	8005b8a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b84:	2300      	movs	r3, #0
 8005b86:	e000      	b.n	8005b8a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b88:	2302      	movs	r3, #2
  }
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3730      	adds	r7, #48	@ 0x30
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
	...

08005b94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b98:	b0c0      	sub	sp, #256	@ 0x100
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb0:	68d9      	ldr	r1, [r3, #12]
 8005bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	ea40 0301 	orr.w	r3, r0, r1
 8005bbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc2:	689a      	ldr	r2, [r3, #8]
 8005bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	431a      	orrs	r2, r3
 8005bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd8:	69db      	ldr	r3, [r3, #28]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005bec:	f021 010c 	bic.w	r1, r1, #12
 8005bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005bfa:	430b      	orrs	r3, r1
 8005bfc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0e:	6999      	ldr	r1, [r3, #24]
 8005c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	ea40 0301 	orr.w	r3, r0, r1
 8005c1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	4b8f      	ldr	r3, [pc, #572]	@ (8005e60 <UART_SetConfig+0x2cc>)
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d005      	beq.n	8005c34 <UART_SetConfig+0xa0>
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	4b8d      	ldr	r3, [pc, #564]	@ (8005e64 <UART_SetConfig+0x2d0>)
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d104      	bne.n	8005c3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c34:	f7ff f960 	bl	8004ef8 <HAL_RCC_GetPCLK2Freq>
 8005c38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c3c:	e003      	b.n	8005c46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c3e:	f7ff f947 	bl	8004ed0 <HAL_RCC_GetPCLK1Freq>
 8005c42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c4a:	69db      	ldr	r3, [r3, #28]
 8005c4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c50:	f040 810c 	bne.w	8005e6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c66:	4622      	mov	r2, r4
 8005c68:	462b      	mov	r3, r5
 8005c6a:	1891      	adds	r1, r2, r2
 8005c6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c6e:	415b      	adcs	r3, r3
 8005c70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c76:	4621      	mov	r1, r4
 8005c78:	eb12 0801 	adds.w	r8, r2, r1
 8005c7c:	4629      	mov	r1, r5
 8005c7e:	eb43 0901 	adc.w	r9, r3, r1
 8005c82:	f04f 0200 	mov.w	r2, #0
 8005c86:	f04f 0300 	mov.w	r3, #0
 8005c8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c96:	4690      	mov	r8, r2
 8005c98:	4699      	mov	r9, r3
 8005c9a:	4623      	mov	r3, r4
 8005c9c:	eb18 0303 	adds.w	r3, r8, r3
 8005ca0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ca4:	462b      	mov	r3, r5
 8005ca6:	eb49 0303 	adc.w	r3, r9, r3
 8005caa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005cba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005cbe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005cc2:	460b      	mov	r3, r1
 8005cc4:	18db      	adds	r3, r3, r3
 8005cc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cc8:	4613      	mov	r3, r2
 8005cca:	eb42 0303 	adc.w	r3, r2, r3
 8005cce:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cd0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005cd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005cd8:	f7fa ffbe 	bl	8000c58 <__aeabi_uldivmod>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	460b      	mov	r3, r1
 8005ce0:	4b61      	ldr	r3, [pc, #388]	@ (8005e68 <UART_SetConfig+0x2d4>)
 8005ce2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ce6:	095b      	lsrs	r3, r3, #5
 8005ce8:	011c      	lsls	r4, r3, #4
 8005cea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cf4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005cf8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005cfc:	4642      	mov	r2, r8
 8005cfe:	464b      	mov	r3, r9
 8005d00:	1891      	adds	r1, r2, r2
 8005d02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005d04:	415b      	adcs	r3, r3
 8005d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d0c:	4641      	mov	r1, r8
 8005d0e:	eb12 0a01 	adds.w	sl, r2, r1
 8005d12:	4649      	mov	r1, r9
 8005d14:	eb43 0b01 	adc.w	fp, r3, r1
 8005d18:	f04f 0200 	mov.w	r2, #0
 8005d1c:	f04f 0300 	mov.w	r3, #0
 8005d20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d2c:	4692      	mov	sl, r2
 8005d2e:	469b      	mov	fp, r3
 8005d30:	4643      	mov	r3, r8
 8005d32:	eb1a 0303 	adds.w	r3, sl, r3
 8005d36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d3a:	464b      	mov	r3, r9
 8005d3c:	eb4b 0303 	adc.w	r3, fp, r3
 8005d40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d58:	460b      	mov	r3, r1
 8005d5a:	18db      	adds	r3, r3, r3
 8005d5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d5e:	4613      	mov	r3, r2
 8005d60:	eb42 0303 	adc.w	r3, r2, r3
 8005d64:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d6e:	f7fa ff73 	bl	8000c58 <__aeabi_uldivmod>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	4611      	mov	r1, r2
 8005d78:	4b3b      	ldr	r3, [pc, #236]	@ (8005e68 <UART_SetConfig+0x2d4>)
 8005d7a:	fba3 2301 	umull	r2, r3, r3, r1
 8005d7e:	095b      	lsrs	r3, r3, #5
 8005d80:	2264      	movs	r2, #100	@ 0x64
 8005d82:	fb02 f303 	mul.w	r3, r2, r3
 8005d86:	1acb      	subs	r3, r1, r3
 8005d88:	00db      	lsls	r3, r3, #3
 8005d8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d8e:	4b36      	ldr	r3, [pc, #216]	@ (8005e68 <UART_SetConfig+0x2d4>)
 8005d90:	fba3 2302 	umull	r2, r3, r3, r2
 8005d94:	095b      	lsrs	r3, r3, #5
 8005d96:	005b      	lsls	r3, r3, #1
 8005d98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d9c:	441c      	add	r4, r3
 8005d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005da2:	2200      	movs	r2, #0
 8005da4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005da8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005dac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005db0:	4642      	mov	r2, r8
 8005db2:	464b      	mov	r3, r9
 8005db4:	1891      	adds	r1, r2, r2
 8005db6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005db8:	415b      	adcs	r3, r3
 8005dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005dc0:	4641      	mov	r1, r8
 8005dc2:	1851      	adds	r1, r2, r1
 8005dc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005dc6:	4649      	mov	r1, r9
 8005dc8:	414b      	adcs	r3, r1
 8005dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dcc:	f04f 0200 	mov.w	r2, #0
 8005dd0:	f04f 0300 	mov.w	r3, #0
 8005dd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005dd8:	4659      	mov	r1, fp
 8005dda:	00cb      	lsls	r3, r1, #3
 8005ddc:	4651      	mov	r1, sl
 8005dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005de2:	4651      	mov	r1, sl
 8005de4:	00ca      	lsls	r2, r1, #3
 8005de6:	4610      	mov	r0, r2
 8005de8:	4619      	mov	r1, r3
 8005dea:	4603      	mov	r3, r0
 8005dec:	4642      	mov	r2, r8
 8005dee:	189b      	adds	r3, r3, r2
 8005df0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005df4:	464b      	mov	r3, r9
 8005df6:	460a      	mov	r2, r1
 8005df8:	eb42 0303 	adc.w	r3, r2, r3
 8005dfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e14:	460b      	mov	r3, r1
 8005e16:	18db      	adds	r3, r3, r3
 8005e18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	eb42 0303 	adc.w	r3, r2, r3
 8005e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e2a:	f7fa ff15 	bl	8000c58 <__aeabi_uldivmod>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	460b      	mov	r3, r1
 8005e32:	4b0d      	ldr	r3, [pc, #52]	@ (8005e68 <UART_SetConfig+0x2d4>)
 8005e34:	fba3 1302 	umull	r1, r3, r3, r2
 8005e38:	095b      	lsrs	r3, r3, #5
 8005e3a:	2164      	movs	r1, #100	@ 0x64
 8005e3c:	fb01 f303 	mul.w	r3, r1, r3
 8005e40:	1ad3      	subs	r3, r2, r3
 8005e42:	00db      	lsls	r3, r3, #3
 8005e44:	3332      	adds	r3, #50	@ 0x32
 8005e46:	4a08      	ldr	r2, [pc, #32]	@ (8005e68 <UART_SetConfig+0x2d4>)
 8005e48:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4c:	095b      	lsrs	r3, r3, #5
 8005e4e:	f003 0207 	and.w	r2, r3, #7
 8005e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4422      	add	r2, r4
 8005e5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e5c:	e106      	b.n	800606c <UART_SetConfig+0x4d8>
 8005e5e:	bf00      	nop
 8005e60:	40011000 	.word	0x40011000
 8005e64:	40011400 	.word	0x40011400
 8005e68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e70:	2200      	movs	r2, #0
 8005e72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e7e:	4642      	mov	r2, r8
 8005e80:	464b      	mov	r3, r9
 8005e82:	1891      	adds	r1, r2, r2
 8005e84:	6239      	str	r1, [r7, #32]
 8005e86:	415b      	adcs	r3, r3
 8005e88:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e8e:	4641      	mov	r1, r8
 8005e90:	1854      	adds	r4, r2, r1
 8005e92:	4649      	mov	r1, r9
 8005e94:	eb43 0501 	adc.w	r5, r3, r1
 8005e98:	f04f 0200 	mov.w	r2, #0
 8005e9c:	f04f 0300 	mov.w	r3, #0
 8005ea0:	00eb      	lsls	r3, r5, #3
 8005ea2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ea6:	00e2      	lsls	r2, r4, #3
 8005ea8:	4614      	mov	r4, r2
 8005eaa:	461d      	mov	r5, r3
 8005eac:	4643      	mov	r3, r8
 8005eae:	18e3      	adds	r3, r4, r3
 8005eb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005eb4:	464b      	mov	r3, r9
 8005eb6:	eb45 0303 	adc.w	r3, r5, r3
 8005eba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005eca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005ece:	f04f 0200 	mov.w	r2, #0
 8005ed2:	f04f 0300 	mov.w	r3, #0
 8005ed6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005eda:	4629      	mov	r1, r5
 8005edc:	008b      	lsls	r3, r1, #2
 8005ede:	4621      	mov	r1, r4
 8005ee0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ee4:	4621      	mov	r1, r4
 8005ee6:	008a      	lsls	r2, r1, #2
 8005ee8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005eec:	f7fa feb4 	bl	8000c58 <__aeabi_uldivmod>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	4b60      	ldr	r3, [pc, #384]	@ (8006078 <UART_SetConfig+0x4e4>)
 8005ef6:	fba3 2302 	umull	r2, r3, r3, r2
 8005efa:	095b      	lsrs	r3, r3, #5
 8005efc:	011c      	lsls	r4, r3, #4
 8005efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f02:	2200      	movs	r2, #0
 8005f04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f10:	4642      	mov	r2, r8
 8005f12:	464b      	mov	r3, r9
 8005f14:	1891      	adds	r1, r2, r2
 8005f16:	61b9      	str	r1, [r7, #24]
 8005f18:	415b      	adcs	r3, r3
 8005f1a:	61fb      	str	r3, [r7, #28]
 8005f1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f20:	4641      	mov	r1, r8
 8005f22:	1851      	adds	r1, r2, r1
 8005f24:	6139      	str	r1, [r7, #16]
 8005f26:	4649      	mov	r1, r9
 8005f28:	414b      	adcs	r3, r1
 8005f2a:	617b      	str	r3, [r7, #20]
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	f04f 0300 	mov.w	r3, #0
 8005f34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f38:	4659      	mov	r1, fp
 8005f3a:	00cb      	lsls	r3, r1, #3
 8005f3c:	4651      	mov	r1, sl
 8005f3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f42:	4651      	mov	r1, sl
 8005f44:	00ca      	lsls	r2, r1, #3
 8005f46:	4610      	mov	r0, r2
 8005f48:	4619      	mov	r1, r3
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	4642      	mov	r2, r8
 8005f4e:	189b      	adds	r3, r3, r2
 8005f50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f54:	464b      	mov	r3, r9
 8005f56:	460a      	mov	r2, r1
 8005f58:	eb42 0303 	adc.w	r3, r2, r3
 8005f5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f6c:	f04f 0200 	mov.w	r2, #0
 8005f70:	f04f 0300 	mov.w	r3, #0
 8005f74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f78:	4649      	mov	r1, r9
 8005f7a:	008b      	lsls	r3, r1, #2
 8005f7c:	4641      	mov	r1, r8
 8005f7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f82:	4641      	mov	r1, r8
 8005f84:	008a      	lsls	r2, r1, #2
 8005f86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f8a:	f7fa fe65 	bl	8000c58 <__aeabi_uldivmod>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	460b      	mov	r3, r1
 8005f92:	4611      	mov	r1, r2
 8005f94:	4b38      	ldr	r3, [pc, #224]	@ (8006078 <UART_SetConfig+0x4e4>)
 8005f96:	fba3 2301 	umull	r2, r3, r3, r1
 8005f9a:	095b      	lsrs	r3, r3, #5
 8005f9c:	2264      	movs	r2, #100	@ 0x64
 8005f9e:	fb02 f303 	mul.w	r3, r2, r3
 8005fa2:	1acb      	subs	r3, r1, r3
 8005fa4:	011b      	lsls	r3, r3, #4
 8005fa6:	3332      	adds	r3, #50	@ 0x32
 8005fa8:	4a33      	ldr	r2, [pc, #204]	@ (8006078 <UART_SetConfig+0x4e4>)
 8005faa:	fba2 2303 	umull	r2, r3, r2, r3
 8005fae:	095b      	lsrs	r3, r3, #5
 8005fb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fb4:	441c      	add	r4, r3
 8005fb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fba:	2200      	movs	r2, #0
 8005fbc:	673b      	str	r3, [r7, #112]	@ 0x70
 8005fbe:	677a      	str	r2, [r7, #116]	@ 0x74
 8005fc0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005fc4:	4642      	mov	r2, r8
 8005fc6:	464b      	mov	r3, r9
 8005fc8:	1891      	adds	r1, r2, r2
 8005fca:	60b9      	str	r1, [r7, #8]
 8005fcc:	415b      	adcs	r3, r3
 8005fce:	60fb      	str	r3, [r7, #12]
 8005fd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fd4:	4641      	mov	r1, r8
 8005fd6:	1851      	adds	r1, r2, r1
 8005fd8:	6039      	str	r1, [r7, #0]
 8005fda:	4649      	mov	r1, r9
 8005fdc:	414b      	adcs	r3, r1
 8005fde:	607b      	str	r3, [r7, #4]
 8005fe0:	f04f 0200 	mov.w	r2, #0
 8005fe4:	f04f 0300 	mov.w	r3, #0
 8005fe8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005fec:	4659      	mov	r1, fp
 8005fee:	00cb      	lsls	r3, r1, #3
 8005ff0:	4651      	mov	r1, sl
 8005ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ff6:	4651      	mov	r1, sl
 8005ff8:	00ca      	lsls	r2, r1, #3
 8005ffa:	4610      	mov	r0, r2
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	4603      	mov	r3, r0
 8006000:	4642      	mov	r2, r8
 8006002:	189b      	adds	r3, r3, r2
 8006004:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006006:	464b      	mov	r3, r9
 8006008:	460a      	mov	r2, r1
 800600a:	eb42 0303 	adc.w	r3, r2, r3
 800600e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	663b      	str	r3, [r7, #96]	@ 0x60
 800601a:	667a      	str	r2, [r7, #100]	@ 0x64
 800601c:	f04f 0200 	mov.w	r2, #0
 8006020:	f04f 0300 	mov.w	r3, #0
 8006024:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006028:	4649      	mov	r1, r9
 800602a:	008b      	lsls	r3, r1, #2
 800602c:	4641      	mov	r1, r8
 800602e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006032:	4641      	mov	r1, r8
 8006034:	008a      	lsls	r2, r1, #2
 8006036:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800603a:	f7fa fe0d 	bl	8000c58 <__aeabi_uldivmod>
 800603e:	4602      	mov	r2, r0
 8006040:	460b      	mov	r3, r1
 8006042:	4b0d      	ldr	r3, [pc, #52]	@ (8006078 <UART_SetConfig+0x4e4>)
 8006044:	fba3 1302 	umull	r1, r3, r3, r2
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	2164      	movs	r1, #100	@ 0x64
 800604c:	fb01 f303 	mul.w	r3, r1, r3
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	011b      	lsls	r3, r3, #4
 8006054:	3332      	adds	r3, #50	@ 0x32
 8006056:	4a08      	ldr	r2, [pc, #32]	@ (8006078 <UART_SetConfig+0x4e4>)
 8006058:	fba2 2303 	umull	r2, r3, r2, r3
 800605c:	095b      	lsrs	r3, r3, #5
 800605e:	f003 020f 	and.w	r2, r3, #15
 8006062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4422      	add	r2, r4
 800606a:	609a      	str	r2, [r3, #8]
}
 800606c:	bf00      	nop
 800606e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006072:	46bd      	mov	sp, r7
 8006074:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006078:	51eb851f 	.word	0x51eb851f

0800607c <__cvt>:
 800607c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006080:	ec57 6b10 	vmov	r6, r7, d0
 8006084:	2f00      	cmp	r7, #0
 8006086:	460c      	mov	r4, r1
 8006088:	4619      	mov	r1, r3
 800608a:	463b      	mov	r3, r7
 800608c:	bfbb      	ittet	lt
 800608e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006092:	461f      	movlt	r7, r3
 8006094:	2300      	movge	r3, #0
 8006096:	232d      	movlt	r3, #45	@ 0x2d
 8006098:	700b      	strb	r3, [r1, #0]
 800609a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800609c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80060a0:	4691      	mov	r9, r2
 80060a2:	f023 0820 	bic.w	r8, r3, #32
 80060a6:	bfbc      	itt	lt
 80060a8:	4632      	movlt	r2, r6
 80060aa:	4616      	movlt	r6, r2
 80060ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80060b0:	d005      	beq.n	80060be <__cvt+0x42>
 80060b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80060b6:	d100      	bne.n	80060ba <__cvt+0x3e>
 80060b8:	3401      	adds	r4, #1
 80060ba:	2102      	movs	r1, #2
 80060bc:	e000      	b.n	80060c0 <__cvt+0x44>
 80060be:	2103      	movs	r1, #3
 80060c0:	ab03      	add	r3, sp, #12
 80060c2:	9301      	str	r3, [sp, #4]
 80060c4:	ab02      	add	r3, sp, #8
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	ec47 6b10 	vmov	d0, r6, r7
 80060cc:	4653      	mov	r3, sl
 80060ce:	4622      	mov	r2, r4
 80060d0:	f000 ff82 	bl	8006fd8 <_dtoa_r>
 80060d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80060d8:	4605      	mov	r5, r0
 80060da:	d119      	bne.n	8006110 <__cvt+0x94>
 80060dc:	f019 0f01 	tst.w	r9, #1
 80060e0:	d00e      	beq.n	8006100 <__cvt+0x84>
 80060e2:	eb00 0904 	add.w	r9, r0, r4
 80060e6:	2200      	movs	r2, #0
 80060e8:	2300      	movs	r3, #0
 80060ea:	4630      	mov	r0, r6
 80060ec:	4639      	mov	r1, r7
 80060ee:	f7fa fcf3 	bl	8000ad8 <__aeabi_dcmpeq>
 80060f2:	b108      	cbz	r0, 80060f8 <__cvt+0x7c>
 80060f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80060f8:	2230      	movs	r2, #48	@ 0x30
 80060fa:	9b03      	ldr	r3, [sp, #12]
 80060fc:	454b      	cmp	r3, r9
 80060fe:	d31e      	bcc.n	800613e <__cvt+0xc2>
 8006100:	9b03      	ldr	r3, [sp, #12]
 8006102:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006104:	1b5b      	subs	r3, r3, r5
 8006106:	4628      	mov	r0, r5
 8006108:	6013      	str	r3, [r2, #0]
 800610a:	b004      	add	sp, #16
 800610c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006110:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006114:	eb00 0904 	add.w	r9, r0, r4
 8006118:	d1e5      	bne.n	80060e6 <__cvt+0x6a>
 800611a:	7803      	ldrb	r3, [r0, #0]
 800611c:	2b30      	cmp	r3, #48	@ 0x30
 800611e:	d10a      	bne.n	8006136 <__cvt+0xba>
 8006120:	2200      	movs	r2, #0
 8006122:	2300      	movs	r3, #0
 8006124:	4630      	mov	r0, r6
 8006126:	4639      	mov	r1, r7
 8006128:	f7fa fcd6 	bl	8000ad8 <__aeabi_dcmpeq>
 800612c:	b918      	cbnz	r0, 8006136 <__cvt+0xba>
 800612e:	f1c4 0401 	rsb	r4, r4, #1
 8006132:	f8ca 4000 	str.w	r4, [sl]
 8006136:	f8da 3000 	ldr.w	r3, [sl]
 800613a:	4499      	add	r9, r3
 800613c:	e7d3      	b.n	80060e6 <__cvt+0x6a>
 800613e:	1c59      	adds	r1, r3, #1
 8006140:	9103      	str	r1, [sp, #12]
 8006142:	701a      	strb	r2, [r3, #0]
 8006144:	e7d9      	b.n	80060fa <__cvt+0x7e>

08006146 <__exponent>:
 8006146:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006148:	2900      	cmp	r1, #0
 800614a:	bfba      	itte	lt
 800614c:	4249      	neglt	r1, r1
 800614e:	232d      	movlt	r3, #45	@ 0x2d
 8006150:	232b      	movge	r3, #43	@ 0x2b
 8006152:	2909      	cmp	r1, #9
 8006154:	7002      	strb	r2, [r0, #0]
 8006156:	7043      	strb	r3, [r0, #1]
 8006158:	dd29      	ble.n	80061ae <__exponent+0x68>
 800615a:	f10d 0307 	add.w	r3, sp, #7
 800615e:	461d      	mov	r5, r3
 8006160:	270a      	movs	r7, #10
 8006162:	461a      	mov	r2, r3
 8006164:	fbb1 f6f7 	udiv	r6, r1, r7
 8006168:	fb07 1416 	mls	r4, r7, r6, r1
 800616c:	3430      	adds	r4, #48	@ 0x30
 800616e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006172:	460c      	mov	r4, r1
 8006174:	2c63      	cmp	r4, #99	@ 0x63
 8006176:	f103 33ff 	add.w	r3, r3, #4294967295
 800617a:	4631      	mov	r1, r6
 800617c:	dcf1      	bgt.n	8006162 <__exponent+0x1c>
 800617e:	3130      	adds	r1, #48	@ 0x30
 8006180:	1e94      	subs	r4, r2, #2
 8006182:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006186:	1c41      	adds	r1, r0, #1
 8006188:	4623      	mov	r3, r4
 800618a:	42ab      	cmp	r3, r5
 800618c:	d30a      	bcc.n	80061a4 <__exponent+0x5e>
 800618e:	f10d 0309 	add.w	r3, sp, #9
 8006192:	1a9b      	subs	r3, r3, r2
 8006194:	42ac      	cmp	r4, r5
 8006196:	bf88      	it	hi
 8006198:	2300      	movhi	r3, #0
 800619a:	3302      	adds	r3, #2
 800619c:	4403      	add	r3, r0
 800619e:	1a18      	subs	r0, r3, r0
 80061a0:	b003      	add	sp, #12
 80061a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80061a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80061ac:	e7ed      	b.n	800618a <__exponent+0x44>
 80061ae:	2330      	movs	r3, #48	@ 0x30
 80061b0:	3130      	adds	r1, #48	@ 0x30
 80061b2:	7083      	strb	r3, [r0, #2]
 80061b4:	70c1      	strb	r1, [r0, #3]
 80061b6:	1d03      	adds	r3, r0, #4
 80061b8:	e7f1      	b.n	800619e <__exponent+0x58>
	...

080061bc <_printf_float>:
 80061bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c0:	b08d      	sub	sp, #52	@ 0x34
 80061c2:	460c      	mov	r4, r1
 80061c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80061c8:	4616      	mov	r6, r2
 80061ca:	461f      	mov	r7, r3
 80061cc:	4605      	mov	r5, r0
 80061ce:	f000 fe03 	bl	8006dd8 <_localeconv_r>
 80061d2:	6803      	ldr	r3, [r0, #0]
 80061d4:	9304      	str	r3, [sp, #16]
 80061d6:	4618      	mov	r0, r3
 80061d8:	f7fa f852 	bl	8000280 <strlen>
 80061dc:	2300      	movs	r3, #0
 80061de:	930a      	str	r3, [sp, #40]	@ 0x28
 80061e0:	f8d8 3000 	ldr.w	r3, [r8]
 80061e4:	9005      	str	r0, [sp, #20]
 80061e6:	3307      	adds	r3, #7
 80061e8:	f023 0307 	bic.w	r3, r3, #7
 80061ec:	f103 0208 	add.w	r2, r3, #8
 80061f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80061f4:	f8d4 b000 	ldr.w	fp, [r4]
 80061f8:	f8c8 2000 	str.w	r2, [r8]
 80061fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006200:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006204:	9307      	str	r3, [sp, #28]
 8006206:	f8cd 8018 	str.w	r8, [sp, #24]
 800620a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800620e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006212:	4b9c      	ldr	r3, [pc, #624]	@ (8006484 <_printf_float+0x2c8>)
 8006214:	f04f 32ff 	mov.w	r2, #4294967295
 8006218:	f7fa fc90 	bl	8000b3c <__aeabi_dcmpun>
 800621c:	bb70      	cbnz	r0, 800627c <_printf_float+0xc0>
 800621e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006222:	4b98      	ldr	r3, [pc, #608]	@ (8006484 <_printf_float+0x2c8>)
 8006224:	f04f 32ff 	mov.w	r2, #4294967295
 8006228:	f7fa fc6a 	bl	8000b00 <__aeabi_dcmple>
 800622c:	bb30      	cbnz	r0, 800627c <_printf_float+0xc0>
 800622e:	2200      	movs	r2, #0
 8006230:	2300      	movs	r3, #0
 8006232:	4640      	mov	r0, r8
 8006234:	4649      	mov	r1, r9
 8006236:	f7fa fc59 	bl	8000aec <__aeabi_dcmplt>
 800623a:	b110      	cbz	r0, 8006242 <_printf_float+0x86>
 800623c:	232d      	movs	r3, #45	@ 0x2d
 800623e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006242:	4a91      	ldr	r2, [pc, #580]	@ (8006488 <_printf_float+0x2cc>)
 8006244:	4b91      	ldr	r3, [pc, #580]	@ (800648c <_printf_float+0x2d0>)
 8006246:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800624a:	bf8c      	ite	hi
 800624c:	4690      	movhi	r8, r2
 800624e:	4698      	movls	r8, r3
 8006250:	2303      	movs	r3, #3
 8006252:	6123      	str	r3, [r4, #16]
 8006254:	f02b 0304 	bic.w	r3, fp, #4
 8006258:	6023      	str	r3, [r4, #0]
 800625a:	f04f 0900 	mov.w	r9, #0
 800625e:	9700      	str	r7, [sp, #0]
 8006260:	4633      	mov	r3, r6
 8006262:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006264:	4621      	mov	r1, r4
 8006266:	4628      	mov	r0, r5
 8006268:	f000 f9d2 	bl	8006610 <_printf_common>
 800626c:	3001      	adds	r0, #1
 800626e:	f040 808d 	bne.w	800638c <_printf_float+0x1d0>
 8006272:	f04f 30ff 	mov.w	r0, #4294967295
 8006276:	b00d      	add	sp, #52	@ 0x34
 8006278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800627c:	4642      	mov	r2, r8
 800627e:	464b      	mov	r3, r9
 8006280:	4640      	mov	r0, r8
 8006282:	4649      	mov	r1, r9
 8006284:	f7fa fc5a 	bl	8000b3c <__aeabi_dcmpun>
 8006288:	b140      	cbz	r0, 800629c <_printf_float+0xe0>
 800628a:	464b      	mov	r3, r9
 800628c:	2b00      	cmp	r3, #0
 800628e:	bfbc      	itt	lt
 8006290:	232d      	movlt	r3, #45	@ 0x2d
 8006292:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006296:	4a7e      	ldr	r2, [pc, #504]	@ (8006490 <_printf_float+0x2d4>)
 8006298:	4b7e      	ldr	r3, [pc, #504]	@ (8006494 <_printf_float+0x2d8>)
 800629a:	e7d4      	b.n	8006246 <_printf_float+0x8a>
 800629c:	6863      	ldr	r3, [r4, #4]
 800629e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80062a2:	9206      	str	r2, [sp, #24]
 80062a4:	1c5a      	adds	r2, r3, #1
 80062a6:	d13b      	bne.n	8006320 <_printf_float+0x164>
 80062a8:	2306      	movs	r3, #6
 80062aa:	6063      	str	r3, [r4, #4]
 80062ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80062b0:	2300      	movs	r3, #0
 80062b2:	6022      	str	r2, [r4, #0]
 80062b4:	9303      	str	r3, [sp, #12]
 80062b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80062b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80062bc:	ab09      	add	r3, sp, #36	@ 0x24
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	6861      	ldr	r1, [r4, #4]
 80062c2:	ec49 8b10 	vmov	d0, r8, r9
 80062c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80062ca:	4628      	mov	r0, r5
 80062cc:	f7ff fed6 	bl	800607c <__cvt>
 80062d0:	9b06      	ldr	r3, [sp, #24]
 80062d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80062d4:	2b47      	cmp	r3, #71	@ 0x47
 80062d6:	4680      	mov	r8, r0
 80062d8:	d129      	bne.n	800632e <_printf_float+0x172>
 80062da:	1cc8      	adds	r0, r1, #3
 80062dc:	db02      	blt.n	80062e4 <_printf_float+0x128>
 80062de:	6863      	ldr	r3, [r4, #4]
 80062e0:	4299      	cmp	r1, r3
 80062e2:	dd41      	ble.n	8006368 <_printf_float+0x1ac>
 80062e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80062e8:	fa5f fa8a 	uxtb.w	sl, sl
 80062ec:	3901      	subs	r1, #1
 80062ee:	4652      	mov	r2, sl
 80062f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80062f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80062f6:	f7ff ff26 	bl	8006146 <__exponent>
 80062fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80062fc:	1813      	adds	r3, r2, r0
 80062fe:	2a01      	cmp	r2, #1
 8006300:	4681      	mov	r9, r0
 8006302:	6123      	str	r3, [r4, #16]
 8006304:	dc02      	bgt.n	800630c <_printf_float+0x150>
 8006306:	6822      	ldr	r2, [r4, #0]
 8006308:	07d2      	lsls	r2, r2, #31
 800630a:	d501      	bpl.n	8006310 <_printf_float+0x154>
 800630c:	3301      	adds	r3, #1
 800630e:	6123      	str	r3, [r4, #16]
 8006310:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006314:	2b00      	cmp	r3, #0
 8006316:	d0a2      	beq.n	800625e <_printf_float+0xa2>
 8006318:	232d      	movs	r3, #45	@ 0x2d
 800631a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800631e:	e79e      	b.n	800625e <_printf_float+0xa2>
 8006320:	9a06      	ldr	r2, [sp, #24]
 8006322:	2a47      	cmp	r2, #71	@ 0x47
 8006324:	d1c2      	bne.n	80062ac <_printf_float+0xf0>
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1c0      	bne.n	80062ac <_printf_float+0xf0>
 800632a:	2301      	movs	r3, #1
 800632c:	e7bd      	b.n	80062aa <_printf_float+0xee>
 800632e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006332:	d9db      	bls.n	80062ec <_printf_float+0x130>
 8006334:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006338:	d118      	bne.n	800636c <_printf_float+0x1b0>
 800633a:	2900      	cmp	r1, #0
 800633c:	6863      	ldr	r3, [r4, #4]
 800633e:	dd0b      	ble.n	8006358 <_printf_float+0x19c>
 8006340:	6121      	str	r1, [r4, #16]
 8006342:	b913      	cbnz	r3, 800634a <_printf_float+0x18e>
 8006344:	6822      	ldr	r2, [r4, #0]
 8006346:	07d0      	lsls	r0, r2, #31
 8006348:	d502      	bpl.n	8006350 <_printf_float+0x194>
 800634a:	3301      	adds	r3, #1
 800634c:	440b      	add	r3, r1
 800634e:	6123      	str	r3, [r4, #16]
 8006350:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006352:	f04f 0900 	mov.w	r9, #0
 8006356:	e7db      	b.n	8006310 <_printf_float+0x154>
 8006358:	b913      	cbnz	r3, 8006360 <_printf_float+0x1a4>
 800635a:	6822      	ldr	r2, [r4, #0]
 800635c:	07d2      	lsls	r2, r2, #31
 800635e:	d501      	bpl.n	8006364 <_printf_float+0x1a8>
 8006360:	3302      	adds	r3, #2
 8006362:	e7f4      	b.n	800634e <_printf_float+0x192>
 8006364:	2301      	movs	r3, #1
 8006366:	e7f2      	b.n	800634e <_printf_float+0x192>
 8006368:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800636c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800636e:	4299      	cmp	r1, r3
 8006370:	db05      	blt.n	800637e <_printf_float+0x1c2>
 8006372:	6823      	ldr	r3, [r4, #0]
 8006374:	6121      	str	r1, [r4, #16]
 8006376:	07d8      	lsls	r0, r3, #31
 8006378:	d5ea      	bpl.n	8006350 <_printf_float+0x194>
 800637a:	1c4b      	adds	r3, r1, #1
 800637c:	e7e7      	b.n	800634e <_printf_float+0x192>
 800637e:	2900      	cmp	r1, #0
 8006380:	bfd4      	ite	le
 8006382:	f1c1 0202 	rsble	r2, r1, #2
 8006386:	2201      	movgt	r2, #1
 8006388:	4413      	add	r3, r2
 800638a:	e7e0      	b.n	800634e <_printf_float+0x192>
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	055a      	lsls	r2, r3, #21
 8006390:	d407      	bmi.n	80063a2 <_printf_float+0x1e6>
 8006392:	6923      	ldr	r3, [r4, #16]
 8006394:	4642      	mov	r2, r8
 8006396:	4631      	mov	r1, r6
 8006398:	4628      	mov	r0, r5
 800639a:	47b8      	blx	r7
 800639c:	3001      	adds	r0, #1
 800639e:	d12b      	bne.n	80063f8 <_printf_float+0x23c>
 80063a0:	e767      	b.n	8006272 <_printf_float+0xb6>
 80063a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80063a6:	f240 80dd 	bls.w	8006564 <_printf_float+0x3a8>
 80063aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80063ae:	2200      	movs	r2, #0
 80063b0:	2300      	movs	r3, #0
 80063b2:	f7fa fb91 	bl	8000ad8 <__aeabi_dcmpeq>
 80063b6:	2800      	cmp	r0, #0
 80063b8:	d033      	beq.n	8006422 <_printf_float+0x266>
 80063ba:	4a37      	ldr	r2, [pc, #220]	@ (8006498 <_printf_float+0x2dc>)
 80063bc:	2301      	movs	r3, #1
 80063be:	4631      	mov	r1, r6
 80063c0:	4628      	mov	r0, r5
 80063c2:	47b8      	blx	r7
 80063c4:	3001      	adds	r0, #1
 80063c6:	f43f af54 	beq.w	8006272 <_printf_float+0xb6>
 80063ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80063ce:	4543      	cmp	r3, r8
 80063d0:	db02      	blt.n	80063d8 <_printf_float+0x21c>
 80063d2:	6823      	ldr	r3, [r4, #0]
 80063d4:	07d8      	lsls	r0, r3, #31
 80063d6:	d50f      	bpl.n	80063f8 <_printf_float+0x23c>
 80063d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063dc:	4631      	mov	r1, r6
 80063de:	4628      	mov	r0, r5
 80063e0:	47b8      	blx	r7
 80063e2:	3001      	adds	r0, #1
 80063e4:	f43f af45 	beq.w	8006272 <_printf_float+0xb6>
 80063e8:	f04f 0900 	mov.w	r9, #0
 80063ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80063f0:	f104 0a1a 	add.w	sl, r4, #26
 80063f4:	45c8      	cmp	r8, r9
 80063f6:	dc09      	bgt.n	800640c <_printf_float+0x250>
 80063f8:	6823      	ldr	r3, [r4, #0]
 80063fa:	079b      	lsls	r3, r3, #30
 80063fc:	f100 8103 	bmi.w	8006606 <_printf_float+0x44a>
 8006400:	68e0      	ldr	r0, [r4, #12]
 8006402:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006404:	4298      	cmp	r0, r3
 8006406:	bfb8      	it	lt
 8006408:	4618      	movlt	r0, r3
 800640a:	e734      	b.n	8006276 <_printf_float+0xba>
 800640c:	2301      	movs	r3, #1
 800640e:	4652      	mov	r2, sl
 8006410:	4631      	mov	r1, r6
 8006412:	4628      	mov	r0, r5
 8006414:	47b8      	blx	r7
 8006416:	3001      	adds	r0, #1
 8006418:	f43f af2b 	beq.w	8006272 <_printf_float+0xb6>
 800641c:	f109 0901 	add.w	r9, r9, #1
 8006420:	e7e8      	b.n	80063f4 <_printf_float+0x238>
 8006422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006424:	2b00      	cmp	r3, #0
 8006426:	dc39      	bgt.n	800649c <_printf_float+0x2e0>
 8006428:	4a1b      	ldr	r2, [pc, #108]	@ (8006498 <_printf_float+0x2dc>)
 800642a:	2301      	movs	r3, #1
 800642c:	4631      	mov	r1, r6
 800642e:	4628      	mov	r0, r5
 8006430:	47b8      	blx	r7
 8006432:	3001      	adds	r0, #1
 8006434:	f43f af1d 	beq.w	8006272 <_printf_float+0xb6>
 8006438:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800643c:	ea59 0303 	orrs.w	r3, r9, r3
 8006440:	d102      	bne.n	8006448 <_printf_float+0x28c>
 8006442:	6823      	ldr	r3, [r4, #0]
 8006444:	07d9      	lsls	r1, r3, #31
 8006446:	d5d7      	bpl.n	80063f8 <_printf_float+0x23c>
 8006448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800644c:	4631      	mov	r1, r6
 800644e:	4628      	mov	r0, r5
 8006450:	47b8      	blx	r7
 8006452:	3001      	adds	r0, #1
 8006454:	f43f af0d 	beq.w	8006272 <_printf_float+0xb6>
 8006458:	f04f 0a00 	mov.w	sl, #0
 800645c:	f104 0b1a 	add.w	fp, r4, #26
 8006460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006462:	425b      	negs	r3, r3
 8006464:	4553      	cmp	r3, sl
 8006466:	dc01      	bgt.n	800646c <_printf_float+0x2b0>
 8006468:	464b      	mov	r3, r9
 800646a:	e793      	b.n	8006394 <_printf_float+0x1d8>
 800646c:	2301      	movs	r3, #1
 800646e:	465a      	mov	r2, fp
 8006470:	4631      	mov	r1, r6
 8006472:	4628      	mov	r0, r5
 8006474:	47b8      	blx	r7
 8006476:	3001      	adds	r0, #1
 8006478:	f43f aefb 	beq.w	8006272 <_printf_float+0xb6>
 800647c:	f10a 0a01 	add.w	sl, sl, #1
 8006480:	e7ee      	b.n	8006460 <_printf_float+0x2a4>
 8006482:	bf00      	nop
 8006484:	7fefffff 	.word	0x7fefffff
 8006488:	08009030 	.word	0x08009030
 800648c:	0800902c 	.word	0x0800902c
 8006490:	08009038 	.word	0x08009038
 8006494:	08009034 	.word	0x08009034
 8006498:	0800903c 	.word	0x0800903c
 800649c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800649e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80064a2:	4553      	cmp	r3, sl
 80064a4:	bfa8      	it	ge
 80064a6:	4653      	movge	r3, sl
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	4699      	mov	r9, r3
 80064ac:	dc36      	bgt.n	800651c <_printf_float+0x360>
 80064ae:	f04f 0b00 	mov.w	fp, #0
 80064b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064b6:	f104 021a 	add.w	r2, r4, #26
 80064ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80064bc:	9306      	str	r3, [sp, #24]
 80064be:	eba3 0309 	sub.w	r3, r3, r9
 80064c2:	455b      	cmp	r3, fp
 80064c4:	dc31      	bgt.n	800652a <_printf_float+0x36e>
 80064c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064c8:	459a      	cmp	sl, r3
 80064ca:	dc3a      	bgt.n	8006542 <_printf_float+0x386>
 80064cc:	6823      	ldr	r3, [r4, #0]
 80064ce:	07da      	lsls	r2, r3, #31
 80064d0:	d437      	bmi.n	8006542 <_printf_float+0x386>
 80064d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064d4:	ebaa 0903 	sub.w	r9, sl, r3
 80064d8:	9b06      	ldr	r3, [sp, #24]
 80064da:	ebaa 0303 	sub.w	r3, sl, r3
 80064de:	4599      	cmp	r9, r3
 80064e0:	bfa8      	it	ge
 80064e2:	4699      	movge	r9, r3
 80064e4:	f1b9 0f00 	cmp.w	r9, #0
 80064e8:	dc33      	bgt.n	8006552 <_printf_float+0x396>
 80064ea:	f04f 0800 	mov.w	r8, #0
 80064ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064f2:	f104 0b1a 	add.w	fp, r4, #26
 80064f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064f8:	ebaa 0303 	sub.w	r3, sl, r3
 80064fc:	eba3 0309 	sub.w	r3, r3, r9
 8006500:	4543      	cmp	r3, r8
 8006502:	f77f af79 	ble.w	80063f8 <_printf_float+0x23c>
 8006506:	2301      	movs	r3, #1
 8006508:	465a      	mov	r2, fp
 800650a:	4631      	mov	r1, r6
 800650c:	4628      	mov	r0, r5
 800650e:	47b8      	blx	r7
 8006510:	3001      	adds	r0, #1
 8006512:	f43f aeae 	beq.w	8006272 <_printf_float+0xb6>
 8006516:	f108 0801 	add.w	r8, r8, #1
 800651a:	e7ec      	b.n	80064f6 <_printf_float+0x33a>
 800651c:	4642      	mov	r2, r8
 800651e:	4631      	mov	r1, r6
 8006520:	4628      	mov	r0, r5
 8006522:	47b8      	blx	r7
 8006524:	3001      	adds	r0, #1
 8006526:	d1c2      	bne.n	80064ae <_printf_float+0x2f2>
 8006528:	e6a3      	b.n	8006272 <_printf_float+0xb6>
 800652a:	2301      	movs	r3, #1
 800652c:	4631      	mov	r1, r6
 800652e:	4628      	mov	r0, r5
 8006530:	9206      	str	r2, [sp, #24]
 8006532:	47b8      	blx	r7
 8006534:	3001      	adds	r0, #1
 8006536:	f43f ae9c 	beq.w	8006272 <_printf_float+0xb6>
 800653a:	9a06      	ldr	r2, [sp, #24]
 800653c:	f10b 0b01 	add.w	fp, fp, #1
 8006540:	e7bb      	b.n	80064ba <_printf_float+0x2fe>
 8006542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006546:	4631      	mov	r1, r6
 8006548:	4628      	mov	r0, r5
 800654a:	47b8      	blx	r7
 800654c:	3001      	adds	r0, #1
 800654e:	d1c0      	bne.n	80064d2 <_printf_float+0x316>
 8006550:	e68f      	b.n	8006272 <_printf_float+0xb6>
 8006552:	9a06      	ldr	r2, [sp, #24]
 8006554:	464b      	mov	r3, r9
 8006556:	4442      	add	r2, r8
 8006558:	4631      	mov	r1, r6
 800655a:	4628      	mov	r0, r5
 800655c:	47b8      	blx	r7
 800655e:	3001      	adds	r0, #1
 8006560:	d1c3      	bne.n	80064ea <_printf_float+0x32e>
 8006562:	e686      	b.n	8006272 <_printf_float+0xb6>
 8006564:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006568:	f1ba 0f01 	cmp.w	sl, #1
 800656c:	dc01      	bgt.n	8006572 <_printf_float+0x3b6>
 800656e:	07db      	lsls	r3, r3, #31
 8006570:	d536      	bpl.n	80065e0 <_printf_float+0x424>
 8006572:	2301      	movs	r3, #1
 8006574:	4642      	mov	r2, r8
 8006576:	4631      	mov	r1, r6
 8006578:	4628      	mov	r0, r5
 800657a:	47b8      	blx	r7
 800657c:	3001      	adds	r0, #1
 800657e:	f43f ae78 	beq.w	8006272 <_printf_float+0xb6>
 8006582:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006586:	4631      	mov	r1, r6
 8006588:	4628      	mov	r0, r5
 800658a:	47b8      	blx	r7
 800658c:	3001      	adds	r0, #1
 800658e:	f43f ae70 	beq.w	8006272 <_printf_float+0xb6>
 8006592:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006596:	2200      	movs	r2, #0
 8006598:	2300      	movs	r3, #0
 800659a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800659e:	f7fa fa9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80065a2:	b9c0      	cbnz	r0, 80065d6 <_printf_float+0x41a>
 80065a4:	4653      	mov	r3, sl
 80065a6:	f108 0201 	add.w	r2, r8, #1
 80065aa:	4631      	mov	r1, r6
 80065ac:	4628      	mov	r0, r5
 80065ae:	47b8      	blx	r7
 80065b0:	3001      	adds	r0, #1
 80065b2:	d10c      	bne.n	80065ce <_printf_float+0x412>
 80065b4:	e65d      	b.n	8006272 <_printf_float+0xb6>
 80065b6:	2301      	movs	r3, #1
 80065b8:	465a      	mov	r2, fp
 80065ba:	4631      	mov	r1, r6
 80065bc:	4628      	mov	r0, r5
 80065be:	47b8      	blx	r7
 80065c0:	3001      	adds	r0, #1
 80065c2:	f43f ae56 	beq.w	8006272 <_printf_float+0xb6>
 80065c6:	f108 0801 	add.w	r8, r8, #1
 80065ca:	45d0      	cmp	r8, sl
 80065cc:	dbf3      	blt.n	80065b6 <_printf_float+0x3fa>
 80065ce:	464b      	mov	r3, r9
 80065d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80065d4:	e6df      	b.n	8006396 <_printf_float+0x1da>
 80065d6:	f04f 0800 	mov.w	r8, #0
 80065da:	f104 0b1a 	add.w	fp, r4, #26
 80065de:	e7f4      	b.n	80065ca <_printf_float+0x40e>
 80065e0:	2301      	movs	r3, #1
 80065e2:	4642      	mov	r2, r8
 80065e4:	e7e1      	b.n	80065aa <_printf_float+0x3ee>
 80065e6:	2301      	movs	r3, #1
 80065e8:	464a      	mov	r2, r9
 80065ea:	4631      	mov	r1, r6
 80065ec:	4628      	mov	r0, r5
 80065ee:	47b8      	blx	r7
 80065f0:	3001      	adds	r0, #1
 80065f2:	f43f ae3e 	beq.w	8006272 <_printf_float+0xb6>
 80065f6:	f108 0801 	add.w	r8, r8, #1
 80065fa:	68e3      	ldr	r3, [r4, #12]
 80065fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80065fe:	1a5b      	subs	r3, r3, r1
 8006600:	4543      	cmp	r3, r8
 8006602:	dcf0      	bgt.n	80065e6 <_printf_float+0x42a>
 8006604:	e6fc      	b.n	8006400 <_printf_float+0x244>
 8006606:	f04f 0800 	mov.w	r8, #0
 800660a:	f104 0919 	add.w	r9, r4, #25
 800660e:	e7f4      	b.n	80065fa <_printf_float+0x43e>

08006610 <_printf_common>:
 8006610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006614:	4616      	mov	r6, r2
 8006616:	4698      	mov	r8, r3
 8006618:	688a      	ldr	r2, [r1, #8]
 800661a:	690b      	ldr	r3, [r1, #16]
 800661c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006620:	4293      	cmp	r3, r2
 8006622:	bfb8      	it	lt
 8006624:	4613      	movlt	r3, r2
 8006626:	6033      	str	r3, [r6, #0]
 8006628:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800662c:	4607      	mov	r7, r0
 800662e:	460c      	mov	r4, r1
 8006630:	b10a      	cbz	r2, 8006636 <_printf_common+0x26>
 8006632:	3301      	adds	r3, #1
 8006634:	6033      	str	r3, [r6, #0]
 8006636:	6823      	ldr	r3, [r4, #0]
 8006638:	0699      	lsls	r1, r3, #26
 800663a:	bf42      	ittt	mi
 800663c:	6833      	ldrmi	r3, [r6, #0]
 800663e:	3302      	addmi	r3, #2
 8006640:	6033      	strmi	r3, [r6, #0]
 8006642:	6825      	ldr	r5, [r4, #0]
 8006644:	f015 0506 	ands.w	r5, r5, #6
 8006648:	d106      	bne.n	8006658 <_printf_common+0x48>
 800664a:	f104 0a19 	add.w	sl, r4, #25
 800664e:	68e3      	ldr	r3, [r4, #12]
 8006650:	6832      	ldr	r2, [r6, #0]
 8006652:	1a9b      	subs	r3, r3, r2
 8006654:	42ab      	cmp	r3, r5
 8006656:	dc26      	bgt.n	80066a6 <_printf_common+0x96>
 8006658:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800665c:	6822      	ldr	r2, [r4, #0]
 800665e:	3b00      	subs	r3, #0
 8006660:	bf18      	it	ne
 8006662:	2301      	movne	r3, #1
 8006664:	0692      	lsls	r2, r2, #26
 8006666:	d42b      	bmi.n	80066c0 <_printf_common+0xb0>
 8006668:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800666c:	4641      	mov	r1, r8
 800666e:	4638      	mov	r0, r7
 8006670:	47c8      	blx	r9
 8006672:	3001      	adds	r0, #1
 8006674:	d01e      	beq.n	80066b4 <_printf_common+0xa4>
 8006676:	6823      	ldr	r3, [r4, #0]
 8006678:	6922      	ldr	r2, [r4, #16]
 800667a:	f003 0306 	and.w	r3, r3, #6
 800667e:	2b04      	cmp	r3, #4
 8006680:	bf02      	ittt	eq
 8006682:	68e5      	ldreq	r5, [r4, #12]
 8006684:	6833      	ldreq	r3, [r6, #0]
 8006686:	1aed      	subeq	r5, r5, r3
 8006688:	68a3      	ldr	r3, [r4, #8]
 800668a:	bf0c      	ite	eq
 800668c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006690:	2500      	movne	r5, #0
 8006692:	4293      	cmp	r3, r2
 8006694:	bfc4      	itt	gt
 8006696:	1a9b      	subgt	r3, r3, r2
 8006698:	18ed      	addgt	r5, r5, r3
 800669a:	2600      	movs	r6, #0
 800669c:	341a      	adds	r4, #26
 800669e:	42b5      	cmp	r5, r6
 80066a0:	d11a      	bne.n	80066d8 <_printf_common+0xc8>
 80066a2:	2000      	movs	r0, #0
 80066a4:	e008      	b.n	80066b8 <_printf_common+0xa8>
 80066a6:	2301      	movs	r3, #1
 80066a8:	4652      	mov	r2, sl
 80066aa:	4641      	mov	r1, r8
 80066ac:	4638      	mov	r0, r7
 80066ae:	47c8      	blx	r9
 80066b0:	3001      	adds	r0, #1
 80066b2:	d103      	bne.n	80066bc <_printf_common+0xac>
 80066b4:	f04f 30ff 	mov.w	r0, #4294967295
 80066b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066bc:	3501      	adds	r5, #1
 80066be:	e7c6      	b.n	800664e <_printf_common+0x3e>
 80066c0:	18e1      	adds	r1, r4, r3
 80066c2:	1c5a      	adds	r2, r3, #1
 80066c4:	2030      	movs	r0, #48	@ 0x30
 80066c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80066ca:	4422      	add	r2, r4
 80066cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80066d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80066d4:	3302      	adds	r3, #2
 80066d6:	e7c7      	b.n	8006668 <_printf_common+0x58>
 80066d8:	2301      	movs	r3, #1
 80066da:	4622      	mov	r2, r4
 80066dc:	4641      	mov	r1, r8
 80066de:	4638      	mov	r0, r7
 80066e0:	47c8      	blx	r9
 80066e2:	3001      	adds	r0, #1
 80066e4:	d0e6      	beq.n	80066b4 <_printf_common+0xa4>
 80066e6:	3601      	adds	r6, #1
 80066e8:	e7d9      	b.n	800669e <_printf_common+0x8e>
	...

080066ec <_printf_i>:
 80066ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066f0:	7e0f      	ldrb	r7, [r1, #24]
 80066f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80066f4:	2f78      	cmp	r7, #120	@ 0x78
 80066f6:	4691      	mov	r9, r2
 80066f8:	4680      	mov	r8, r0
 80066fa:	460c      	mov	r4, r1
 80066fc:	469a      	mov	sl, r3
 80066fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006702:	d807      	bhi.n	8006714 <_printf_i+0x28>
 8006704:	2f62      	cmp	r7, #98	@ 0x62
 8006706:	d80a      	bhi.n	800671e <_printf_i+0x32>
 8006708:	2f00      	cmp	r7, #0
 800670a:	f000 80d1 	beq.w	80068b0 <_printf_i+0x1c4>
 800670e:	2f58      	cmp	r7, #88	@ 0x58
 8006710:	f000 80b8 	beq.w	8006884 <_printf_i+0x198>
 8006714:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006718:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800671c:	e03a      	b.n	8006794 <_printf_i+0xa8>
 800671e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006722:	2b15      	cmp	r3, #21
 8006724:	d8f6      	bhi.n	8006714 <_printf_i+0x28>
 8006726:	a101      	add	r1, pc, #4	@ (adr r1, 800672c <_printf_i+0x40>)
 8006728:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800672c:	08006785 	.word	0x08006785
 8006730:	08006799 	.word	0x08006799
 8006734:	08006715 	.word	0x08006715
 8006738:	08006715 	.word	0x08006715
 800673c:	08006715 	.word	0x08006715
 8006740:	08006715 	.word	0x08006715
 8006744:	08006799 	.word	0x08006799
 8006748:	08006715 	.word	0x08006715
 800674c:	08006715 	.word	0x08006715
 8006750:	08006715 	.word	0x08006715
 8006754:	08006715 	.word	0x08006715
 8006758:	08006897 	.word	0x08006897
 800675c:	080067c3 	.word	0x080067c3
 8006760:	08006851 	.word	0x08006851
 8006764:	08006715 	.word	0x08006715
 8006768:	08006715 	.word	0x08006715
 800676c:	080068b9 	.word	0x080068b9
 8006770:	08006715 	.word	0x08006715
 8006774:	080067c3 	.word	0x080067c3
 8006778:	08006715 	.word	0x08006715
 800677c:	08006715 	.word	0x08006715
 8006780:	08006859 	.word	0x08006859
 8006784:	6833      	ldr	r3, [r6, #0]
 8006786:	1d1a      	adds	r2, r3, #4
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6032      	str	r2, [r6, #0]
 800678c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006790:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006794:	2301      	movs	r3, #1
 8006796:	e09c      	b.n	80068d2 <_printf_i+0x1e6>
 8006798:	6833      	ldr	r3, [r6, #0]
 800679a:	6820      	ldr	r0, [r4, #0]
 800679c:	1d19      	adds	r1, r3, #4
 800679e:	6031      	str	r1, [r6, #0]
 80067a0:	0606      	lsls	r6, r0, #24
 80067a2:	d501      	bpl.n	80067a8 <_printf_i+0xbc>
 80067a4:	681d      	ldr	r5, [r3, #0]
 80067a6:	e003      	b.n	80067b0 <_printf_i+0xc4>
 80067a8:	0645      	lsls	r5, r0, #25
 80067aa:	d5fb      	bpl.n	80067a4 <_printf_i+0xb8>
 80067ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80067b0:	2d00      	cmp	r5, #0
 80067b2:	da03      	bge.n	80067bc <_printf_i+0xd0>
 80067b4:	232d      	movs	r3, #45	@ 0x2d
 80067b6:	426d      	negs	r5, r5
 80067b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067bc:	4858      	ldr	r0, [pc, #352]	@ (8006920 <_printf_i+0x234>)
 80067be:	230a      	movs	r3, #10
 80067c0:	e011      	b.n	80067e6 <_printf_i+0xfa>
 80067c2:	6821      	ldr	r1, [r4, #0]
 80067c4:	6833      	ldr	r3, [r6, #0]
 80067c6:	0608      	lsls	r0, r1, #24
 80067c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80067cc:	d402      	bmi.n	80067d4 <_printf_i+0xe8>
 80067ce:	0649      	lsls	r1, r1, #25
 80067d0:	bf48      	it	mi
 80067d2:	b2ad      	uxthmi	r5, r5
 80067d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80067d6:	4852      	ldr	r0, [pc, #328]	@ (8006920 <_printf_i+0x234>)
 80067d8:	6033      	str	r3, [r6, #0]
 80067da:	bf14      	ite	ne
 80067dc:	230a      	movne	r3, #10
 80067de:	2308      	moveq	r3, #8
 80067e0:	2100      	movs	r1, #0
 80067e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80067e6:	6866      	ldr	r6, [r4, #4]
 80067e8:	60a6      	str	r6, [r4, #8]
 80067ea:	2e00      	cmp	r6, #0
 80067ec:	db05      	blt.n	80067fa <_printf_i+0x10e>
 80067ee:	6821      	ldr	r1, [r4, #0]
 80067f0:	432e      	orrs	r6, r5
 80067f2:	f021 0104 	bic.w	r1, r1, #4
 80067f6:	6021      	str	r1, [r4, #0]
 80067f8:	d04b      	beq.n	8006892 <_printf_i+0x1a6>
 80067fa:	4616      	mov	r6, r2
 80067fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8006800:	fb03 5711 	mls	r7, r3, r1, r5
 8006804:	5dc7      	ldrb	r7, [r0, r7]
 8006806:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800680a:	462f      	mov	r7, r5
 800680c:	42bb      	cmp	r3, r7
 800680e:	460d      	mov	r5, r1
 8006810:	d9f4      	bls.n	80067fc <_printf_i+0x110>
 8006812:	2b08      	cmp	r3, #8
 8006814:	d10b      	bne.n	800682e <_printf_i+0x142>
 8006816:	6823      	ldr	r3, [r4, #0]
 8006818:	07df      	lsls	r7, r3, #31
 800681a:	d508      	bpl.n	800682e <_printf_i+0x142>
 800681c:	6923      	ldr	r3, [r4, #16]
 800681e:	6861      	ldr	r1, [r4, #4]
 8006820:	4299      	cmp	r1, r3
 8006822:	bfde      	ittt	le
 8006824:	2330      	movle	r3, #48	@ 0x30
 8006826:	f806 3c01 	strble.w	r3, [r6, #-1]
 800682a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800682e:	1b92      	subs	r2, r2, r6
 8006830:	6122      	str	r2, [r4, #16]
 8006832:	f8cd a000 	str.w	sl, [sp]
 8006836:	464b      	mov	r3, r9
 8006838:	aa03      	add	r2, sp, #12
 800683a:	4621      	mov	r1, r4
 800683c:	4640      	mov	r0, r8
 800683e:	f7ff fee7 	bl	8006610 <_printf_common>
 8006842:	3001      	adds	r0, #1
 8006844:	d14a      	bne.n	80068dc <_printf_i+0x1f0>
 8006846:	f04f 30ff 	mov.w	r0, #4294967295
 800684a:	b004      	add	sp, #16
 800684c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	f043 0320 	orr.w	r3, r3, #32
 8006856:	6023      	str	r3, [r4, #0]
 8006858:	4832      	ldr	r0, [pc, #200]	@ (8006924 <_printf_i+0x238>)
 800685a:	2778      	movs	r7, #120	@ 0x78
 800685c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006860:	6823      	ldr	r3, [r4, #0]
 8006862:	6831      	ldr	r1, [r6, #0]
 8006864:	061f      	lsls	r7, r3, #24
 8006866:	f851 5b04 	ldr.w	r5, [r1], #4
 800686a:	d402      	bmi.n	8006872 <_printf_i+0x186>
 800686c:	065f      	lsls	r7, r3, #25
 800686e:	bf48      	it	mi
 8006870:	b2ad      	uxthmi	r5, r5
 8006872:	6031      	str	r1, [r6, #0]
 8006874:	07d9      	lsls	r1, r3, #31
 8006876:	bf44      	itt	mi
 8006878:	f043 0320 	orrmi.w	r3, r3, #32
 800687c:	6023      	strmi	r3, [r4, #0]
 800687e:	b11d      	cbz	r5, 8006888 <_printf_i+0x19c>
 8006880:	2310      	movs	r3, #16
 8006882:	e7ad      	b.n	80067e0 <_printf_i+0xf4>
 8006884:	4826      	ldr	r0, [pc, #152]	@ (8006920 <_printf_i+0x234>)
 8006886:	e7e9      	b.n	800685c <_printf_i+0x170>
 8006888:	6823      	ldr	r3, [r4, #0]
 800688a:	f023 0320 	bic.w	r3, r3, #32
 800688e:	6023      	str	r3, [r4, #0]
 8006890:	e7f6      	b.n	8006880 <_printf_i+0x194>
 8006892:	4616      	mov	r6, r2
 8006894:	e7bd      	b.n	8006812 <_printf_i+0x126>
 8006896:	6833      	ldr	r3, [r6, #0]
 8006898:	6825      	ldr	r5, [r4, #0]
 800689a:	6961      	ldr	r1, [r4, #20]
 800689c:	1d18      	adds	r0, r3, #4
 800689e:	6030      	str	r0, [r6, #0]
 80068a0:	062e      	lsls	r6, r5, #24
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	d501      	bpl.n	80068aa <_printf_i+0x1be>
 80068a6:	6019      	str	r1, [r3, #0]
 80068a8:	e002      	b.n	80068b0 <_printf_i+0x1c4>
 80068aa:	0668      	lsls	r0, r5, #25
 80068ac:	d5fb      	bpl.n	80068a6 <_printf_i+0x1ba>
 80068ae:	8019      	strh	r1, [r3, #0]
 80068b0:	2300      	movs	r3, #0
 80068b2:	6123      	str	r3, [r4, #16]
 80068b4:	4616      	mov	r6, r2
 80068b6:	e7bc      	b.n	8006832 <_printf_i+0x146>
 80068b8:	6833      	ldr	r3, [r6, #0]
 80068ba:	1d1a      	adds	r2, r3, #4
 80068bc:	6032      	str	r2, [r6, #0]
 80068be:	681e      	ldr	r6, [r3, #0]
 80068c0:	6862      	ldr	r2, [r4, #4]
 80068c2:	2100      	movs	r1, #0
 80068c4:	4630      	mov	r0, r6
 80068c6:	f7f9 fc8b 	bl	80001e0 <memchr>
 80068ca:	b108      	cbz	r0, 80068d0 <_printf_i+0x1e4>
 80068cc:	1b80      	subs	r0, r0, r6
 80068ce:	6060      	str	r0, [r4, #4]
 80068d0:	6863      	ldr	r3, [r4, #4]
 80068d2:	6123      	str	r3, [r4, #16]
 80068d4:	2300      	movs	r3, #0
 80068d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068da:	e7aa      	b.n	8006832 <_printf_i+0x146>
 80068dc:	6923      	ldr	r3, [r4, #16]
 80068de:	4632      	mov	r2, r6
 80068e0:	4649      	mov	r1, r9
 80068e2:	4640      	mov	r0, r8
 80068e4:	47d0      	blx	sl
 80068e6:	3001      	adds	r0, #1
 80068e8:	d0ad      	beq.n	8006846 <_printf_i+0x15a>
 80068ea:	6823      	ldr	r3, [r4, #0]
 80068ec:	079b      	lsls	r3, r3, #30
 80068ee:	d413      	bmi.n	8006918 <_printf_i+0x22c>
 80068f0:	68e0      	ldr	r0, [r4, #12]
 80068f2:	9b03      	ldr	r3, [sp, #12]
 80068f4:	4298      	cmp	r0, r3
 80068f6:	bfb8      	it	lt
 80068f8:	4618      	movlt	r0, r3
 80068fa:	e7a6      	b.n	800684a <_printf_i+0x15e>
 80068fc:	2301      	movs	r3, #1
 80068fe:	4632      	mov	r2, r6
 8006900:	4649      	mov	r1, r9
 8006902:	4640      	mov	r0, r8
 8006904:	47d0      	blx	sl
 8006906:	3001      	adds	r0, #1
 8006908:	d09d      	beq.n	8006846 <_printf_i+0x15a>
 800690a:	3501      	adds	r5, #1
 800690c:	68e3      	ldr	r3, [r4, #12]
 800690e:	9903      	ldr	r1, [sp, #12]
 8006910:	1a5b      	subs	r3, r3, r1
 8006912:	42ab      	cmp	r3, r5
 8006914:	dcf2      	bgt.n	80068fc <_printf_i+0x210>
 8006916:	e7eb      	b.n	80068f0 <_printf_i+0x204>
 8006918:	2500      	movs	r5, #0
 800691a:	f104 0619 	add.w	r6, r4, #25
 800691e:	e7f5      	b.n	800690c <_printf_i+0x220>
 8006920:	0800903e 	.word	0x0800903e
 8006924:	0800904f 	.word	0x0800904f

08006928 <std>:
 8006928:	2300      	movs	r3, #0
 800692a:	b510      	push	{r4, lr}
 800692c:	4604      	mov	r4, r0
 800692e:	e9c0 3300 	strd	r3, r3, [r0]
 8006932:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006936:	6083      	str	r3, [r0, #8]
 8006938:	8181      	strh	r1, [r0, #12]
 800693a:	6643      	str	r3, [r0, #100]	@ 0x64
 800693c:	81c2      	strh	r2, [r0, #14]
 800693e:	6183      	str	r3, [r0, #24]
 8006940:	4619      	mov	r1, r3
 8006942:	2208      	movs	r2, #8
 8006944:	305c      	adds	r0, #92	@ 0x5c
 8006946:	f000 fa3f 	bl	8006dc8 <memset>
 800694a:	4b0d      	ldr	r3, [pc, #52]	@ (8006980 <std+0x58>)
 800694c:	6263      	str	r3, [r4, #36]	@ 0x24
 800694e:	4b0d      	ldr	r3, [pc, #52]	@ (8006984 <std+0x5c>)
 8006950:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006952:	4b0d      	ldr	r3, [pc, #52]	@ (8006988 <std+0x60>)
 8006954:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006956:	4b0d      	ldr	r3, [pc, #52]	@ (800698c <std+0x64>)
 8006958:	6323      	str	r3, [r4, #48]	@ 0x30
 800695a:	4b0d      	ldr	r3, [pc, #52]	@ (8006990 <std+0x68>)
 800695c:	6224      	str	r4, [r4, #32]
 800695e:	429c      	cmp	r4, r3
 8006960:	d006      	beq.n	8006970 <std+0x48>
 8006962:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006966:	4294      	cmp	r4, r2
 8006968:	d002      	beq.n	8006970 <std+0x48>
 800696a:	33d0      	adds	r3, #208	@ 0xd0
 800696c:	429c      	cmp	r4, r3
 800696e:	d105      	bne.n	800697c <std+0x54>
 8006970:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006978:	f000 baa2 	b.w	8006ec0 <__retarget_lock_init_recursive>
 800697c:	bd10      	pop	{r4, pc}
 800697e:	bf00      	nop
 8006980:	08006c19 	.word	0x08006c19
 8006984:	08006c3b 	.word	0x08006c3b
 8006988:	08006c73 	.word	0x08006c73
 800698c:	08006c97 	.word	0x08006c97
 8006990:	20000744 	.word	0x20000744

08006994 <stdio_exit_handler>:
 8006994:	4a02      	ldr	r2, [pc, #8]	@ (80069a0 <stdio_exit_handler+0xc>)
 8006996:	4903      	ldr	r1, [pc, #12]	@ (80069a4 <stdio_exit_handler+0x10>)
 8006998:	4803      	ldr	r0, [pc, #12]	@ (80069a8 <stdio_exit_handler+0x14>)
 800699a:	f000 b869 	b.w	8006a70 <_fwalk_sglue>
 800699e:	bf00      	nop
 80069a0:	2000000c 	.word	0x2000000c
 80069a4:	08008825 	.word	0x08008825
 80069a8:	2000001c 	.word	0x2000001c

080069ac <cleanup_stdio>:
 80069ac:	6841      	ldr	r1, [r0, #4]
 80069ae:	4b0c      	ldr	r3, [pc, #48]	@ (80069e0 <cleanup_stdio+0x34>)
 80069b0:	4299      	cmp	r1, r3
 80069b2:	b510      	push	{r4, lr}
 80069b4:	4604      	mov	r4, r0
 80069b6:	d001      	beq.n	80069bc <cleanup_stdio+0x10>
 80069b8:	f001 ff34 	bl	8008824 <_fflush_r>
 80069bc:	68a1      	ldr	r1, [r4, #8]
 80069be:	4b09      	ldr	r3, [pc, #36]	@ (80069e4 <cleanup_stdio+0x38>)
 80069c0:	4299      	cmp	r1, r3
 80069c2:	d002      	beq.n	80069ca <cleanup_stdio+0x1e>
 80069c4:	4620      	mov	r0, r4
 80069c6:	f001 ff2d 	bl	8008824 <_fflush_r>
 80069ca:	68e1      	ldr	r1, [r4, #12]
 80069cc:	4b06      	ldr	r3, [pc, #24]	@ (80069e8 <cleanup_stdio+0x3c>)
 80069ce:	4299      	cmp	r1, r3
 80069d0:	d004      	beq.n	80069dc <cleanup_stdio+0x30>
 80069d2:	4620      	mov	r0, r4
 80069d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069d8:	f001 bf24 	b.w	8008824 <_fflush_r>
 80069dc:	bd10      	pop	{r4, pc}
 80069de:	bf00      	nop
 80069e0:	20000744 	.word	0x20000744
 80069e4:	200007ac 	.word	0x200007ac
 80069e8:	20000814 	.word	0x20000814

080069ec <global_stdio_init.part.0>:
 80069ec:	b510      	push	{r4, lr}
 80069ee:	4b0b      	ldr	r3, [pc, #44]	@ (8006a1c <global_stdio_init.part.0+0x30>)
 80069f0:	4c0b      	ldr	r4, [pc, #44]	@ (8006a20 <global_stdio_init.part.0+0x34>)
 80069f2:	4a0c      	ldr	r2, [pc, #48]	@ (8006a24 <global_stdio_init.part.0+0x38>)
 80069f4:	601a      	str	r2, [r3, #0]
 80069f6:	4620      	mov	r0, r4
 80069f8:	2200      	movs	r2, #0
 80069fa:	2104      	movs	r1, #4
 80069fc:	f7ff ff94 	bl	8006928 <std>
 8006a00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a04:	2201      	movs	r2, #1
 8006a06:	2109      	movs	r1, #9
 8006a08:	f7ff ff8e 	bl	8006928 <std>
 8006a0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a10:	2202      	movs	r2, #2
 8006a12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a16:	2112      	movs	r1, #18
 8006a18:	f7ff bf86 	b.w	8006928 <std>
 8006a1c:	2000087c 	.word	0x2000087c
 8006a20:	20000744 	.word	0x20000744
 8006a24:	08006995 	.word	0x08006995

08006a28 <__sfp_lock_acquire>:
 8006a28:	4801      	ldr	r0, [pc, #4]	@ (8006a30 <__sfp_lock_acquire+0x8>)
 8006a2a:	f000 ba4a 	b.w	8006ec2 <__retarget_lock_acquire_recursive>
 8006a2e:	bf00      	nop
 8006a30:	20000885 	.word	0x20000885

08006a34 <__sfp_lock_release>:
 8006a34:	4801      	ldr	r0, [pc, #4]	@ (8006a3c <__sfp_lock_release+0x8>)
 8006a36:	f000 ba45 	b.w	8006ec4 <__retarget_lock_release_recursive>
 8006a3a:	bf00      	nop
 8006a3c:	20000885 	.word	0x20000885

08006a40 <__sinit>:
 8006a40:	b510      	push	{r4, lr}
 8006a42:	4604      	mov	r4, r0
 8006a44:	f7ff fff0 	bl	8006a28 <__sfp_lock_acquire>
 8006a48:	6a23      	ldr	r3, [r4, #32]
 8006a4a:	b11b      	cbz	r3, 8006a54 <__sinit+0x14>
 8006a4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a50:	f7ff bff0 	b.w	8006a34 <__sfp_lock_release>
 8006a54:	4b04      	ldr	r3, [pc, #16]	@ (8006a68 <__sinit+0x28>)
 8006a56:	6223      	str	r3, [r4, #32]
 8006a58:	4b04      	ldr	r3, [pc, #16]	@ (8006a6c <__sinit+0x2c>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d1f5      	bne.n	8006a4c <__sinit+0xc>
 8006a60:	f7ff ffc4 	bl	80069ec <global_stdio_init.part.0>
 8006a64:	e7f2      	b.n	8006a4c <__sinit+0xc>
 8006a66:	bf00      	nop
 8006a68:	080069ad 	.word	0x080069ad
 8006a6c:	2000087c 	.word	0x2000087c

08006a70 <_fwalk_sglue>:
 8006a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a74:	4607      	mov	r7, r0
 8006a76:	4688      	mov	r8, r1
 8006a78:	4614      	mov	r4, r2
 8006a7a:	2600      	movs	r6, #0
 8006a7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a80:	f1b9 0901 	subs.w	r9, r9, #1
 8006a84:	d505      	bpl.n	8006a92 <_fwalk_sglue+0x22>
 8006a86:	6824      	ldr	r4, [r4, #0]
 8006a88:	2c00      	cmp	r4, #0
 8006a8a:	d1f7      	bne.n	8006a7c <_fwalk_sglue+0xc>
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a92:	89ab      	ldrh	r3, [r5, #12]
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d907      	bls.n	8006aa8 <_fwalk_sglue+0x38>
 8006a98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	d003      	beq.n	8006aa8 <_fwalk_sglue+0x38>
 8006aa0:	4629      	mov	r1, r5
 8006aa2:	4638      	mov	r0, r7
 8006aa4:	47c0      	blx	r8
 8006aa6:	4306      	orrs	r6, r0
 8006aa8:	3568      	adds	r5, #104	@ 0x68
 8006aaa:	e7e9      	b.n	8006a80 <_fwalk_sglue+0x10>

08006aac <_puts_r>:
 8006aac:	6a03      	ldr	r3, [r0, #32]
 8006aae:	b570      	push	{r4, r5, r6, lr}
 8006ab0:	6884      	ldr	r4, [r0, #8]
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	460e      	mov	r6, r1
 8006ab6:	b90b      	cbnz	r3, 8006abc <_puts_r+0x10>
 8006ab8:	f7ff ffc2 	bl	8006a40 <__sinit>
 8006abc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006abe:	07db      	lsls	r3, r3, #31
 8006ac0:	d405      	bmi.n	8006ace <_puts_r+0x22>
 8006ac2:	89a3      	ldrh	r3, [r4, #12]
 8006ac4:	0598      	lsls	r0, r3, #22
 8006ac6:	d402      	bmi.n	8006ace <_puts_r+0x22>
 8006ac8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006aca:	f000 f9fa 	bl	8006ec2 <__retarget_lock_acquire_recursive>
 8006ace:	89a3      	ldrh	r3, [r4, #12]
 8006ad0:	0719      	lsls	r1, r3, #28
 8006ad2:	d502      	bpl.n	8006ada <_puts_r+0x2e>
 8006ad4:	6923      	ldr	r3, [r4, #16]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d135      	bne.n	8006b46 <_puts_r+0x9a>
 8006ada:	4621      	mov	r1, r4
 8006adc:	4628      	mov	r0, r5
 8006ade:	f000 f91d 	bl	8006d1c <__swsetup_r>
 8006ae2:	b380      	cbz	r0, 8006b46 <_puts_r+0x9a>
 8006ae4:	f04f 35ff 	mov.w	r5, #4294967295
 8006ae8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006aea:	07da      	lsls	r2, r3, #31
 8006aec:	d405      	bmi.n	8006afa <_puts_r+0x4e>
 8006aee:	89a3      	ldrh	r3, [r4, #12]
 8006af0:	059b      	lsls	r3, r3, #22
 8006af2:	d402      	bmi.n	8006afa <_puts_r+0x4e>
 8006af4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006af6:	f000 f9e5 	bl	8006ec4 <__retarget_lock_release_recursive>
 8006afa:	4628      	mov	r0, r5
 8006afc:	bd70      	pop	{r4, r5, r6, pc}
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	da04      	bge.n	8006b0c <_puts_r+0x60>
 8006b02:	69a2      	ldr	r2, [r4, #24]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	dc17      	bgt.n	8006b38 <_puts_r+0x8c>
 8006b08:	290a      	cmp	r1, #10
 8006b0a:	d015      	beq.n	8006b38 <_puts_r+0x8c>
 8006b0c:	6823      	ldr	r3, [r4, #0]
 8006b0e:	1c5a      	adds	r2, r3, #1
 8006b10:	6022      	str	r2, [r4, #0]
 8006b12:	7019      	strb	r1, [r3, #0]
 8006b14:	68a3      	ldr	r3, [r4, #8]
 8006b16:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	60a3      	str	r3, [r4, #8]
 8006b1e:	2900      	cmp	r1, #0
 8006b20:	d1ed      	bne.n	8006afe <_puts_r+0x52>
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	da11      	bge.n	8006b4a <_puts_r+0x9e>
 8006b26:	4622      	mov	r2, r4
 8006b28:	210a      	movs	r1, #10
 8006b2a:	4628      	mov	r0, r5
 8006b2c:	f000 f8b7 	bl	8006c9e <__swbuf_r>
 8006b30:	3001      	adds	r0, #1
 8006b32:	d0d7      	beq.n	8006ae4 <_puts_r+0x38>
 8006b34:	250a      	movs	r5, #10
 8006b36:	e7d7      	b.n	8006ae8 <_puts_r+0x3c>
 8006b38:	4622      	mov	r2, r4
 8006b3a:	4628      	mov	r0, r5
 8006b3c:	f000 f8af 	bl	8006c9e <__swbuf_r>
 8006b40:	3001      	adds	r0, #1
 8006b42:	d1e7      	bne.n	8006b14 <_puts_r+0x68>
 8006b44:	e7ce      	b.n	8006ae4 <_puts_r+0x38>
 8006b46:	3e01      	subs	r6, #1
 8006b48:	e7e4      	b.n	8006b14 <_puts_r+0x68>
 8006b4a:	6823      	ldr	r3, [r4, #0]
 8006b4c:	1c5a      	adds	r2, r3, #1
 8006b4e:	6022      	str	r2, [r4, #0]
 8006b50:	220a      	movs	r2, #10
 8006b52:	701a      	strb	r2, [r3, #0]
 8006b54:	e7ee      	b.n	8006b34 <_puts_r+0x88>
	...

08006b58 <puts>:
 8006b58:	4b02      	ldr	r3, [pc, #8]	@ (8006b64 <puts+0xc>)
 8006b5a:	4601      	mov	r1, r0
 8006b5c:	6818      	ldr	r0, [r3, #0]
 8006b5e:	f7ff bfa5 	b.w	8006aac <_puts_r>
 8006b62:	bf00      	nop
 8006b64:	20000018 	.word	0x20000018

08006b68 <sniprintf>:
 8006b68:	b40c      	push	{r2, r3}
 8006b6a:	b530      	push	{r4, r5, lr}
 8006b6c:	4b18      	ldr	r3, [pc, #96]	@ (8006bd0 <sniprintf+0x68>)
 8006b6e:	1e0c      	subs	r4, r1, #0
 8006b70:	681d      	ldr	r5, [r3, #0]
 8006b72:	b09d      	sub	sp, #116	@ 0x74
 8006b74:	da08      	bge.n	8006b88 <sniprintf+0x20>
 8006b76:	238b      	movs	r3, #139	@ 0x8b
 8006b78:	602b      	str	r3, [r5, #0]
 8006b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b7e:	b01d      	add	sp, #116	@ 0x74
 8006b80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b84:	b002      	add	sp, #8
 8006b86:	4770      	bx	lr
 8006b88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006b8c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006b90:	f04f 0300 	mov.w	r3, #0
 8006b94:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006b96:	bf14      	ite	ne
 8006b98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006b9c:	4623      	moveq	r3, r4
 8006b9e:	9304      	str	r3, [sp, #16]
 8006ba0:	9307      	str	r3, [sp, #28]
 8006ba2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006ba6:	9002      	str	r0, [sp, #8]
 8006ba8:	9006      	str	r0, [sp, #24]
 8006baa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006bae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006bb0:	ab21      	add	r3, sp, #132	@ 0x84
 8006bb2:	a902      	add	r1, sp, #8
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	9301      	str	r3, [sp, #4]
 8006bb8:	f001 fcb4 	bl	8008524 <_svfiprintf_r>
 8006bbc:	1c43      	adds	r3, r0, #1
 8006bbe:	bfbc      	itt	lt
 8006bc0:	238b      	movlt	r3, #139	@ 0x8b
 8006bc2:	602b      	strlt	r3, [r5, #0]
 8006bc4:	2c00      	cmp	r4, #0
 8006bc6:	d0da      	beq.n	8006b7e <sniprintf+0x16>
 8006bc8:	9b02      	ldr	r3, [sp, #8]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	701a      	strb	r2, [r3, #0]
 8006bce:	e7d6      	b.n	8006b7e <sniprintf+0x16>
 8006bd0:	20000018 	.word	0x20000018

08006bd4 <siprintf>:
 8006bd4:	b40e      	push	{r1, r2, r3}
 8006bd6:	b510      	push	{r4, lr}
 8006bd8:	b09d      	sub	sp, #116	@ 0x74
 8006bda:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006bdc:	9002      	str	r0, [sp, #8]
 8006bde:	9006      	str	r0, [sp, #24]
 8006be0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006be4:	480a      	ldr	r0, [pc, #40]	@ (8006c10 <siprintf+0x3c>)
 8006be6:	9107      	str	r1, [sp, #28]
 8006be8:	9104      	str	r1, [sp, #16]
 8006bea:	490a      	ldr	r1, [pc, #40]	@ (8006c14 <siprintf+0x40>)
 8006bec:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bf0:	9105      	str	r1, [sp, #20]
 8006bf2:	2400      	movs	r4, #0
 8006bf4:	a902      	add	r1, sp, #8
 8006bf6:	6800      	ldr	r0, [r0, #0]
 8006bf8:	9301      	str	r3, [sp, #4]
 8006bfa:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006bfc:	f001 fc92 	bl	8008524 <_svfiprintf_r>
 8006c00:	9b02      	ldr	r3, [sp, #8]
 8006c02:	701c      	strb	r4, [r3, #0]
 8006c04:	b01d      	add	sp, #116	@ 0x74
 8006c06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c0a:	b003      	add	sp, #12
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	20000018 	.word	0x20000018
 8006c14:	ffff0208 	.word	0xffff0208

08006c18 <__sread>:
 8006c18:	b510      	push	{r4, lr}
 8006c1a:	460c      	mov	r4, r1
 8006c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c20:	f000 f900 	bl	8006e24 <_read_r>
 8006c24:	2800      	cmp	r0, #0
 8006c26:	bfab      	itete	ge
 8006c28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006c2a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c2c:	181b      	addge	r3, r3, r0
 8006c2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006c32:	bfac      	ite	ge
 8006c34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c36:	81a3      	strhlt	r3, [r4, #12]
 8006c38:	bd10      	pop	{r4, pc}

08006c3a <__swrite>:
 8006c3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c3e:	461f      	mov	r7, r3
 8006c40:	898b      	ldrh	r3, [r1, #12]
 8006c42:	05db      	lsls	r3, r3, #23
 8006c44:	4605      	mov	r5, r0
 8006c46:	460c      	mov	r4, r1
 8006c48:	4616      	mov	r6, r2
 8006c4a:	d505      	bpl.n	8006c58 <__swrite+0x1e>
 8006c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c50:	2302      	movs	r3, #2
 8006c52:	2200      	movs	r2, #0
 8006c54:	f000 f8d4 	bl	8006e00 <_lseek_r>
 8006c58:	89a3      	ldrh	r3, [r4, #12]
 8006c5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c62:	81a3      	strh	r3, [r4, #12]
 8006c64:	4632      	mov	r2, r6
 8006c66:	463b      	mov	r3, r7
 8006c68:	4628      	mov	r0, r5
 8006c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c6e:	f000 b8eb 	b.w	8006e48 <_write_r>

08006c72 <__sseek>:
 8006c72:	b510      	push	{r4, lr}
 8006c74:	460c      	mov	r4, r1
 8006c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c7a:	f000 f8c1 	bl	8006e00 <_lseek_r>
 8006c7e:	1c43      	adds	r3, r0, #1
 8006c80:	89a3      	ldrh	r3, [r4, #12]
 8006c82:	bf15      	itete	ne
 8006c84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006c86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006c8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006c8e:	81a3      	strheq	r3, [r4, #12]
 8006c90:	bf18      	it	ne
 8006c92:	81a3      	strhne	r3, [r4, #12]
 8006c94:	bd10      	pop	{r4, pc}

08006c96 <__sclose>:
 8006c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c9a:	f000 b8a1 	b.w	8006de0 <_close_r>

08006c9e <__swbuf_r>:
 8006c9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ca0:	460e      	mov	r6, r1
 8006ca2:	4614      	mov	r4, r2
 8006ca4:	4605      	mov	r5, r0
 8006ca6:	b118      	cbz	r0, 8006cb0 <__swbuf_r+0x12>
 8006ca8:	6a03      	ldr	r3, [r0, #32]
 8006caa:	b90b      	cbnz	r3, 8006cb0 <__swbuf_r+0x12>
 8006cac:	f7ff fec8 	bl	8006a40 <__sinit>
 8006cb0:	69a3      	ldr	r3, [r4, #24]
 8006cb2:	60a3      	str	r3, [r4, #8]
 8006cb4:	89a3      	ldrh	r3, [r4, #12]
 8006cb6:	071a      	lsls	r2, r3, #28
 8006cb8:	d501      	bpl.n	8006cbe <__swbuf_r+0x20>
 8006cba:	6923      	ldr	r3, [r4, #16]
 8006cbc:	b943      	cbnz	r3, 8006cd0 <__swbuf_r+0x32>
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	f000 f82b 	bl	8006d1c <__swsetup_r>
 8006cc6:	b118      	cbz	r0, 8006cd0 <__swbuf_r+0x32>
 8006cc8:	f04f 37ff 	mov.w	r7, #4294967295
 8006ccc:	4638      	mov	r0, r7
 8006cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cd0:	6823      	ldr	r3, [r4, #0]
 8006cd2:	6922      	ldr	r2, [r4, #16]
 8006cd4:	1a98      	subs	r0, r3, r2
 8006cd6:	6963      	ldr	r3, [r4, #20]
 8006cd8:	b2f6      	uxtb	r6, r6
 8006cda:	4283      	cmp	r3, r0
 8006cdc:	4637      	mov	r7, r6
 8006cde:	dc05      	bgt.n	8006cec <__swbuf_r+0x4e>
 8006ce0:	4621      	mov	r1, r4
 8006ce2:	4628      	mov	r0, r5
 8006ce4:	f001 fd9e 	bl	8008824 <_fflush_r>
 8006ce8:	2800      	cmp	r0, #0
 8006cea:	d1ed      	bne.n	8006cc8 <__swbuf_r+0x2a>
 8006cec:	68a3      	ldr	r3, [r4, #8]
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	60a3      	str	r3, [r4, #8]
 8006cf2:	6823      	ldr	r3, [r4, #0]
 8006cf4:	1c5a      	adds	r2, r3, #1
 8006cf6:	6022      	str	r2, [r4, #0]
 8006cf8:	701e      	strb	r6, [r3, #0]
 8006cfa:	6962      	ldr	r2, [r4, #20]
 8006cfc:	1c43      	adds	r3, r0, #1
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d004      	beq.n	8006d0c <__swbuf_r+0x6e>
 8006d02:	89a3      	ldrh	r3, [r4, #12]
 8006d04:	07db      	lsls	r3, r3, #31
 8006d06:	d5e1      	bpl.n	8006ccc <__swbuf_r+0x2e>
 8006d08:	2e0a      	cmp	r6, #10
 8006d0a:	d1df      	bne.n	8006ccc <__swbuf_r+0x2e>
 8006d0c:	4621      	mov	r1, r4
 8006d0e:	4628      	mov	r0, r5
 8006d10:	f001 fd88 	bl	8008824 <_fflush_r>
 8006d14:	2800      	cmp	r0, #0
 8006d16:	d0d9      	beq.n	8006ccc <__swbuf_r+0x2e>
 8006d18:	e7d6      	b.n	8006cc8 <__swbuf_r+0x2a>
	...

08006d1c <__swsetup_r>:
 8006d1c:	b538      	push	{r3, r4, r5, lr}
 8006d1e:	4b29      	ldr	r3, [pc, #164]	@ (8006dc4 <__swsetup_r+0xa8>)
 8006d20:	4605      	mov	r5, r0
 8006d22:	6818      	ldr	r0, [r3, #0]
 8006d24:	460c      	mov	r4, r1
 8006d26:	b118      	cbz	r0, 8006d30 <__swsetup_r+0x14>
 8006d28:	6a03      	ldr	r3, [r0, #32]
 8006d2a:	b90b      	cbnz	r3, 8006d30 <__swsetup_r+0x14>
 8006d2c:	f7ff fe88 	bl	8006a40 <__sinit>
 8006d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d34:	0719      	lsls	r1, r3, #28
 8006d36:	d422      	bmi.n	8006d7e <__swsetup_r+0x62>
 8006d38:	06da      	lsls	r2, r3, #27
 8006d3a:	d407      	bmi.n	8006d4c <__swsetup_r+0x30>
 8006d3c:	2209      	movs	r2, #9
 8006d3e:	602a      	str	r2, [r5, #0]
 8006d40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d44:	81a3      	strh	r3, [r4, #12]
 8006d46:	f04f 30ff 	mov.w	r0, #4294967295
 8006d4a:	e033      	b.n	8006db4 <__swsetup_r+0x98>
 8006d4c:	0758      	lsls	r0, r3, #29
 8006d4e:	d512      	bpl.n	8006d76 <__swsetup_r+0x5a>
 8006d50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d52:	b141      	cbz	r1, 8006d66 <__swsetup_r+0x4a>
 8006d54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d58:	4299      	cmp	r1, r3
 8006d5a:	d002      	beq.n	8006d62 <__swsetup_r+0x46>
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	f000 ff0b 	bl	8007b78 <_free_r>
 8006d62:	2300      	movs	r3, #0
 8006d64:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d66:	89a3      	ldrh	r3, [r4, #12]
 8006d68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006d6c:	81a3      	strh	r3, [r4, #12]
 8006d6e:	2300      	movs	r3, #0
 8006d70:	6063      	str	r3, [r4, #4]
 8006d72:	6923      	ldr	r3, [r4, #16]
 8006d74:	6023      	str	r3, [r4, #0]
 8006d76:	89a3      	ldrh	r3, [r4, #12]
 8006d78:	f043 0308 	orr.w	r3, r3, #8
 8006d7c:	81a3      	strh	r3, [r4, #12]
 8006d7e:	6923      	ldr	r3, [r4, #16]
 8006d80:	b94b      	cbnz	r3, 8006d96 <__swsetup_r+0x7a>
 8006d82:	89a3      	ldrh	r3, [r4, #12]
 8006d84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d8c:	d003      	beq.n	8006d96 <__swsetup_r+0x7a>
 8006d8e:	4621      	mov	r1, r4
 8006d90:	4628      	mov	r0, r5
 8006d92:	f001 fd95 	bl	80088c0 <__smakebuf_r>
 8006d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d9a:	f013 0201 	ands.w	r2, r3, #1
 8006d9e:	d00a      	beq.n	8006db6 <__swsetup_r+0x9a>
 8006da0:	2200      	movs	r2, #0
 8006da2:	60a2      	str	r2, [r4, #8]
 8006da4:	6962      	ldr	r2, [r4, #20]
 8006da6:	4252      	negs	r2, r2
 8006da8:	61a2      	str	r2, [r4, #24]
 8006daa:	6922      	ldr	r2, [r4, #16]
 8006dac:	b942      	cbnz	r2, 8006dc0 <__swsetup_r+0xa4>
 8006dae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006db2:	d1c5      	bne.n	8006d40 <__swsetup_r+0x24>
 8006db4:	bd38      	pop	{r3, r4, r5, pc}
 8006db6:	0799      	lsls	r1, r3, #30
 8006db8:	bf58      	it	pl
 8006dba:	6962      	ldrpl	r2, [r4, #20]
 8006dbc:	60a2      	str	r2, [r4, #8]
 8006dbe:	e7f4      	b.n	8006daa <__swsetup_r+0x8e>
 8006dc0:	2000      	movs	r0, #0
 8006dc2:	e7f7      	b.n	8006db4 <__swsetup_r+0x98>
 8006dc4:	20000018 	.word	0x20000018

08006dc8 <memset>:
 8006dc8:	4402      	add	r2, r0
 8006dca:	4603      	mov	r3, r0
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d100      	bne.n	8006dd2 <memset+0xa>
 8006dd0:	4770      	bx	lr
 8006dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8006dd6:	e7f9      	b.n	8006dcc <memset+0x4>

08006dd8 <_localeconv_r>:
 8006dd8:	4800      	ldr	r0, [pc, #0]	@ (8006ddc <_localeconv_r+0x4>)
 8006dda:	4770      	bx	lr
 8006ddc:	20000158 	.word	0x20000158

08006de0 <_close_r>:
 8006de0:	b538      	push	{r3, r4, r5, lr}
 8006de2:	4d06      	ldr	r5, [pc, #24]	@ (8006dfc <_close_r+0x1c>)
 8006de4:	2300      	movs	r3, #0
 8006de6:	4604      	mov	r4, r0
 8006de8:	4608      	mov	r0, r1
 8006dea:	602b      	str	r3, [r5, #0]
 8006dec:	f7fb fa96 	bl	800231c <_close>
 8006df0:	1c43      	adds	r3, r0, #1
 8006df2:	d102      	bne.n	8006dfa <_close_r+0x1a>
 8006df4:	682b      	ldr	r3, [r5, #0]
 8006df6:	b103      	cbz	r3, 8006dfa <_close_r+0x1a>
 8006df8:	6023      	str	r3, [r4, #0]
 8006dfa:	bd38      	pop	{r3, r4, r5, pc}
 8006dfc:	20000880 	.word	0x20000880

08006e00 <_lseek_r>:
 8006e00:	b538      	push	{r3, r4, r5, lr}
 8006e02:	4d07      	ldr	r5, [pc, #28]	@ (8006e20 <_lseek_r+0x20>)
 8006e04:	4604      	mov	r4, r0
 8006e06:	4608      	mov	r0, r1
 8006e08:	4611      	mov	r1, r2
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	602a      	str	r2, [r5, #0]
 8006e0e:	461a      	mov	r2, r3
 8006e10:	f7fb faab 	bl	800236a <_lseek>
 8006e14:	1c43      	adds	r3, r0, #1
 8006e16:	d102      	bne.n	8006e1e <_lseek_r+0x1e>
 8006e18:	682b      	ldr	r3, [r5, #0]
 8006e1a:	b103      	cbz	r3, 8006e1e <_lseek_r+0x1e>
 8006e1c:	6023      	str	r3, [r4, #0]
 8006e1e:	bd38      	pop	{r3, r4, r5, pc}
 8006e20:	20000880 	.word	0x20000880

08006e24 <_read_r>:
 8006e24:	b538      	push	{r3, r4, r5, lr}
 8006e26:	4d07      	ldr	r5, [pc, #28]	@ (8006e44 <_read_r+0x20>)
 8006e28:	4604      	mov	r4, r0
 8006e2a:	4608      	mov	r0, r1
 8006e2c:	4611      	mov	r1, r2
 8006e2e:	2200      	movs	r2, #0
 8006e30:	602a      	str	r2, [r5, #0]
 8006e32:	461a      	mov	r2, r3
 8006e34:	f7fb fa39 	bl	80022aa <_read>
 8006e38:	1c43      	adds	r3, r0, #1
 8006e3a:	d102      	bne.n	8006e42 <_read_r+0x1e>
 8006e3c:	682b      	ldr	r3, [r5, #0]
 8006e3e:	b103      	cbz	r3, 8006e42 <_read_r+0x1e>
 8006e40:	6023      	str	r3, [r4, #0]
 8006e42:	bd38      	pop	{r3, r4, r5, pc}
 8006e44:	20000880 	.word	0x20000880

08006e48 <_write_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	4d07      	ldr	r5, [pc, #28]	@ (8006e68 <_write_r+0x20>)
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	4608      	mov	r0, r1
 8006e50:	4611      	mov	r1, r2
 8006e52:	2200      	movs	r2, #0
 8006e54:	602a      	str	r2, [r5, #0]
 8006e56:	461a      	mov	r2, r3
 8006e58:	f7fb fa44 	bl	80022e4 <_write>
 8006e5c:	1c43      	adds	r3, r0, #1
 8006e5e:	d102      	bne.n	8006e66 <_write_r+0x1e>
 8006e60:	682b      	ldr	r3, [r5, #0]
 8006e62:	b103      	cbz	r3, 8006e66 <_write_r+0x1e>
 8006e64:	6023      	str	r3, [r4, #0]
 8006e66:	bd38      	pop	{r3, r4, r5, pc}
 8006e68:	20000880 	.word	0x20000880

08006e6c <__errno>:
 8006e6c:	4b01      	ldr	r3, [pc, #4]	@ (8006e74 <__errno+0x8>)
 8006e6e:	6818      	ldr	r0, [r3, #0]
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	20000018 	.word	0x20000018

08006e78 <__libc_init_array>:
 8006e78:	b570      	push	{r4, r5, r6, lr}
 8006e7a:	4d0d      	ldr	r5, [pc, #52]	@ (8006eb0 <__libc_init_array+0x38>)
 8006e7c:	4c0d      	ldr	r4, [pc, #52]	@ (8006eb4 <__libc_init_array+0x3c>)
 8006e7e:	1b64      	subs	r4, r4, r5
 8006e80:	10a4      	asrs	r4, r4, #2
 8006e82:	2600      	movs	r6, #0
 8006e84:	42a6      	cmp	r6, r4
 8006e86:	d109      	bne.n	8006e9c <__libc_init_array+0x24>
 8006e88:	4d0b      	ldr	r5, [pc, #44]	@ (8006eb8 <__libc_init_array+0x40>)
 8006e8a:	4c0c      	ldr	r4, [pc, #48]	@ (8006ebc <__libc_init_array+0x44>)
 8006e8c:	f001 ffd4 	bl	8008e38 <_init>
 8006e90:	1b64      	subs	r4, r4, r5
 8006e92:	10a4      	asrs	r4, r4, #2
 8006e94:	2600      	movs	r6, #0
 8006e96:	42a6      	cmp	r6, r4
 8006e98:	d105      	bne.n	8006ea6 <__libc_init_array+0x2e>
 8006e9a:	bd70      	pop	{r4, r5, r6, pc}
 8006e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ea0:	4798      	blx	r3
 8006ea2:	3601      	adds	r6, #1
 8006ea4:	e7ee      	b.n	8006e84 <__libc_init_array+0xc>
 8006ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006eaa:	4798      	blx	r3
 8006eac:	3601      	adds	r6, #1
 8006eae:	e7f2      	b.n	8006e96 <__libc_init_array+0x1e>
 8006eb0:	080093ac 	.word	0x080093ac
 8006eb4:	080093ac 	.word	0x080093ac
 8006eb8:	080093ac 	.word	0x080093ac
 8006ebc:	080093b0 	.word	0x080093b0

08006ec0 <__retarget_lock_init_recursive>:
 8006ec0:	4770      	bx	lr

08006ec2 <__retarget_lock_acquire_recursive>:
 8006ec2:	4770      	bx	lr

08006ec4 <__retarget_lock_release_recursive>:
 8006ec4:	4770      	bx	lr

08006ec6 <quorem>:
 8006ec6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eca:	6903      	ldr	r3, [r0, #16]
 8006ecc:	690c      	ldr	r4, [r1, #16]
 8006ece:	42a3      	cmp	r3, r4
 8006ed0:	4607      	mov	r7, r0
 8006ed2:	db7e      	blt.n	8006fd2 <quorem+0x10c>
 8006ed4:	3c01      	subs	r4, #1
 8006ed6:	f101 0814 	add.w	r8, r1, #20
 8006eda:	00a3      	lsls	r3, r4, #2
 8006edc:	f100 0514 	add.w	r5, r0, #20
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ee6:	9301      	str	r3, [sp, #4]
 8006ee8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006eec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ef8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006efc:	d32e      	bcc.n	8006f5c <quorem+0x96>
 8006efe:	f04f 0a00 	mov.w	sl, #0
 8006f02:	46c4      	mov	ip, r8
 8006f04:	46ae      	mov	lr, r5
 8006f06:	46d3      	mov	fp, sl
 8006f08:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006f0c:	b298      	uxth	r0, r3
 8006f0e:	fb06 a000 	mla	r0, r6, r0, sl
 8006f12:	0c02      	lsrs	r2, r0, #16
 8006f14:	0c1b      	lsrs	r3, r3, #16
 8006f16:	fb06 2303 	mla	r3, r6, r3, r2
 8006f1a:	f8de 2000 	ldr.w	r2, [lr]
 8006f1e:	b280      	uxth	r0, r0
 8006f20:	b292      	uxth	r2, r2
 8006f22:	1a12      	subs	r2, r2, r0
 8006f24:	445a      	add	r2, fp
 8006f26:	f8de 0000 	ldr.w	r0, [lr]
 8006f2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006f34:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006f38:	b292      	uxth	r2, r2
 8006f3a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006f3e:	45e1      	cmp	r9, ip
 8006f40:	f84e 2b04 	str.w	r2, [lr], #4
 8006f44:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006f48:	d2de      	bcs.n	8006f08 <quorem+0x42>
 8006f4a:	9b00      	ldr	r3, [sp, #0]
 8006f4c:	58eb      	ldr	r3, [r5, r3]
 8006f4e:	b92b      	cbnz	r3, 8006f5c <quorem+0x96>
 8006f50:	9b01      	ldr	r3, [sp, #4]
 8006f52:	3b04      	subs	r3, #4
 8006f54:	429d      	cmp	r5, r3
 8006f56:	461a      	mov	r2, r3
 8006f58:	d32f      	bcc.n	8006fba <quorem+0xf4>
 8006f5a:	613c      	str	r4, [r7, #16]
 8006f5c:	4638      	mov	r0, r7
 8006f5e:	f001 f97d 	bl	800825c <__mcmp>
 8006f62:	2800      	cmp	r0, #0
 8006f64:	db25      	blt.n	8006fb2 <quorem+0xec>
 8006f66:	4629      	mov	r1, r5
 8006f68:	2000      	movs	r0, #0
 8006f6a:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f6e:	f8d1 c000 	ldr.w	ip, [r1]
 8006f72:	fa1f fe82 	uxth.w	lr, r2
 8006f76:	fa1f f38c 	uxth.w	r3, ip
 8006f7a:	eba3 030e 	sub.w	r3, r3, lr
 8006f7e:	4403      	add	r3, r0
 8006f80:	0c12      	lsrs	r2, r2, #16
 8006f82:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006f86:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f90:	45c1      	cmp	r9, r8
 8006f92:	f841 3b04 	str.w	r3, [r1], #4
 8006f96:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f9a:	d2e6      	bcs.n	8006f6a <quorem+0xa4>
 8006f9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fa0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fa4:	b922      	cbnz	r2, 8006fb0 <quorem+0xea>
 8006fa6:	3b04      	subs	r3, #4
 8006fa8:	429d      	cmp	r5, r3
 8006faa:	461a      	mov	r2, r3
 8006fac:	d30b      	bcc.n	8006fc6 <quorem+0x100>
 8006fae:	613c      	str	r4, [r7, #16]
 8006fb0:	3601      	adds	r6, #1
 8006fb2:	4630      	mov	r0, r6
 8006fb4:	b003      	add	sp, #12
 8006fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fba:	6812      	ldr	r2, [r2, #0]
 8006fbc:	3b04      	subs	r3, #4
 8006fbe:	2a00      	cmp	r2, #0
 8006fc0:	d1cb      	bne.n	8006f5a <quorem+0x94>
 8006fc2:	3c01      	subs	r4, #1
 8006fc4:	e7c6      	b.n	8006f54 <quorem+0x8e>
 8006fc6:	6812      	ldr	r2, [r2, #0]
 8006fc8:	3b04      	subs	r3, #4
 8006fca:	2a00      	cmp	r2, #0
 8006fcc:	d1ef      	bne.n	8006fae <quorem+0xe8>
 8006fce:	3c01      	subs	r4, #1
 8006fd0:	e7ea      	b.n	8006fa8 <quorem+0xe2>
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	e7ee      	b.n	8006fb4 <quorem+0xee>
	...

08006fd8 <_dtoa_r>:
 8006fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fdc:	69c7      	ldr	r7, [r0, #28]
 8006fde:	b097      	sub	sp, #92	@ 0x5c
 8006fe0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006fe4:	ec55 4b10 	vmov	r4, r5, d0
 8006fe8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006fea:	9107      	str	r1, [sp, #28]
 8006fec:	4681      	mov	r9, r0
 8006fee:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ff0:	9311      	str	r3, [sp, #68]	@ 0x44
 8006ff2:	b97f      	cbnz	r7, 8007014 <_dtoa_r+0x3c>
 8006ff4:	2010      	movs	r0, #16
 8006ff6:	f000 fe09 	bl	8007c0c <malloc>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	f8c9 001c 	str.w	r0, [r9, #28]
 8007000:	b920      	cbnz	r0, 800700c <_dtoa_r+0x34>
 8007002:	4ba9      	ldr	r3, [pc, #676]	@ (80072a8 <_dtoa_r+0x2d0>)
 8007004:	21ef      	movs	r1, #239	@ 0xef
 8007006:	48a9      	ldr	r0, [pc, #676]	@ (80072ac <_dtoa_r+0x2d4>)
 8007008:	f001 fcf0 	bl	80089ec <__assert_func>
 800700c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007010:	6007      	str	r7, [r0, #0]
 8007012:	60c7      	str	r7, [r0, #12]
 8007014:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007018:	6819      	ldr	r1, [r3, #0]
 800701a:	b159      	cbz	r1, 8007034 <_dtoa_r+0x5c>
 800701c:	685a      	ldr	r2, [r3, #4]
 800701e:	604a      	str	r2, [r1, #4]
 8007020:	2301      	movs	r3, #1
 8007022:	4093      	lsls	r3, r2
 8007024:	608b      	str	r3, [r1, #8]
 8007026:	4648      	mov	r0, r9
 8007028:	f000 fee6 	bl	8007df8 <_Bfree>
 800702c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007030:	2200      	movs	r2, #0
 8007032:	601a      	str	r2, [r3, #0]
 8007034:	1e2b      	subs	r3, r5, #0
 8007036:	bfb9      	ittee	lt
 8007038:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800703c:	9305      	strlt	r3, [sp, #20]
 800703e:	2300      	movge	r3, #0
 8007040:	6033      	strge	r3, [r6, #0]
 8007042:	9f05      	ldr	r7, [sp, #20]
 8007044:	4b9a      	ldr	r3, [pc, #616]	@ (80072b0 <_dtoa_r+0x2d8>)
 8007046:	bfbc      	itt	lt
 8007048:	2201      	movlt	r2, #1
 800704a:	6032      	strlt	r2, [r6, #0]
 800704c:	43bb      	bics	r3, r7
 800704e:	d112      	bne.n	8007076 <_dtoa_r+0x9e>
 8007050:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007052:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007056:	6013      	str	r3, [r2, #0]
 8007058:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800705c:	4323      	orrs	r3, r4
 800705e:	f000 855a 	beq.w	8007b16 <_dtoa_r+0xb3e>
 8007062:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007064:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80072c4 <_dtoa_r+0x2ec>
 8007068:	2b00      	cmp	r3, #0
 800706a:	f000 855c 	beq.w	8007b26 <_dtoa_r+0xb4e>
 800706e:	f10a 0303 	add.w	r3, sl, #3
 8007072:	f000 bd56 	b.w	8007b22 <_dtoa_r+0xb4a>
 8007076:	ed9d 7b04 	vldr	d7, [sp, #16]
 800707a:	2200      	movs	r2, #0
 800707c:	ec51 0b17 	vmov	r0, r1, d7
 8007080:	2300      	movs	r3, #0
 8007082:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007086:	f7f9 fd27 	bl	8000ad8 <__aeabi_dcmpeq>
 800708a:	4680      	mov	r8, r0
 800708c:	b158      	cbz	r0, 80070a6 <_dtoa_r+0xce>
 800708e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007090:	2301      	movs	r3, #1
 8007092:	6013      	str	r3, [r2, #0]
 8007094:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007096:	b113      	cbz	r3, 800709e <_dtoa_r+0xc6>
 8007098:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800709a:	4b86      	ldr	r3, [pc, #536]	@ (80072b4 <_dtoa_r+0x2dc>)
 800709c:	6013      	str	r3, [r2, #0]
 800709e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80072c8 <_dtoa_r+0x2f0>
 80070a2:	f000 bd40 	b.w	8007b26 <_dtoa_r+0xb4e>
 80070a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80070aa:	aa14      	add	r2, sp, #80	@ 0x50
 80070ac:	a915      	add	r1, sp, #84	@ 0x54
 80070ae:	4648      	mov	r0, r9
 80070b0:	f001 f984 	bl	80083bc <__d2b>
 80070b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80070b8:	9002      	str	r0, [sp, #8]
 80070ba:	2e00      	cmp	r6, #0
 80070bc:	d078      	beq.n	80071b0 <_dtoa_r+0x1d8>
 80070be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070c0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80070c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80070cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80070d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80070d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80070d8:	4619      	mov	r1, r3
 80070da:	2200      	movs	r2, #0
 80070dc:	4b76      	ldr	r3, [pc, #472]	@ (80072b8 <_dtoa_r+0x2e0>)
 80070de:	f7f9 f8db 	bl	8000298 <__aeabi_dsub>
 80070e2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007290 <_dtoa_r+0x2b8>)
 80070e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e8:	f7f9 fa8e 	bl	8000608 <__aeabi_dmul>
 80070ec:	a36a      	add	r3, pc, #424	@ (adr r3, 8007298 <_dtoa_r+0x2c0>)
 80070ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f2:	f7f9 f8d3 	bl	800029c <__adddf3>
 80070f6:	4604      	mov	r4, r0
 80070f8:	4630      	mov	r0, r6
 80070fa:	460d      	mov	r5, r1
 80070fc:	f7f9 fa1a 	bl	8000534 <__aeabi_i2d>
 8007100:	a367      	add	r3, pc, #412	@ (adr r3, 80072a0 <_dtoa_r+0x2c8>)
 8007102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007106:	f7f9 fa7f 	bl	8000608 <__aeabi_dmul>
 800710a:	4602      	mov	r2, r0
 800710c:	460b      	mov	r3, r1
 800710e:	4620      	mov	r0, r4
 8007110:	4629      	mov	r1, r5
 8007112:	f7f9 f8c3 	bl	800029c <__adddf3>
 8007116:	4604      	mov	r4, r0
 8007118:	460d      	mov	r5, r1
 800711a:	f7f9 fd25 	bl	8000b68 <__aeabi_d2iz>
 800711e:	2200      	movs	r2, #0
 8007120:	4607      	mov	r7, r0
 8007122:	2300      	movs	r3, #0
 8007124:	4620      	mov	r0, r4
 8007126:	4629      	mov	r1, r5
 8007128:	f7f9 fce0 	bl	8000aec <__aeabi_dcmplt>
 800712c:	b140      	cbz	r0, 8007140 <_dtoa_r+0x168>
 800712e:	4638      	mov	r0, r7
 8007130:	f7f9 fa00 	bl	8000534 <__aeabi_i2d>
 8007134:	4622      	mov	r2, r4
 8007136:	462b      	mov	r3, r5
 8007138:	f7f9 fcce 	bl	8000ad8 <__aeabi_dcmpeq>
 800713c:	b900      	cbnz	r0, 8007140 <_dtoa_r+0x168>
 800713e:	3f01      	subs	r7, #1
 8007140:	2f16      	cmp	r7, #22
 8007142:	d852      	bhi.n	80071ea <_dtoa_r+0x212>
 8007144:	4b5d      	ldr	r3, [pc, #372]	@ (80072bc <_dtoa_r+0x2e4>)
 8007146:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800714a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007152:	f7f9 fccb 	bl	8000aec <__aeabi_dcmplt>
 8007156:	2800      	cmp	r0, #0
 8007158:	d049      	beq.n	80071ee <_dtoa_r+0x216>
 800715a:	3f01      	subs	r7, #1
 800715c:	2300      	movs	r3, #0
 800715e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007160:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007162:	1b9b      	subs	r3, r3, r6
 8007164:	1e5a      	subs	r2, r3, #1
 8007166:	bf45      	ittet	mi
 8007168:	f1c3 0301 	rsbmi	r3, r3, #1
 800716c:	9300      	strmi	r3, [sp, #0]
 800716e:	2300      	movpl	r3, #0
 8007170:	2300      	movmi	r3, #0
 8007172:	9206      	str	r2, [sp, #24]
 8007174:	bf54      	ite	pl
 8007176:	9300      	strpl	r3, [sp, #0]
 8007178:	9306      	strmi	r3, [sp, #24]
 800717a:	2f00      	cmp	r7, #0
 800717c:	db39      	blt.n	80071f2 <_dtoa_r+0x21a>
 800717e:	9b06      	ldr	r3, [sp, #24]
 8007180:	970d      	str	r7, [sp, #52]	@ 0x34
 8007182:	443b      	add	r3, r7
 8007184:	9306      	str	r3, [sp, #24]
 8007186:	2300      	movs	r3, #0
 8007188:	9308      	str	r3, [sp, #32]
 800718a:	9b07      	ldr	r3, [sp, #28]
 800718c:	2b09      	cmp	r3, #9
 800718e:	d863      	bhi.n	8007258 <_dtoa_r+0x280>
 8007190:	2b05      	cmp	r3, #5
 8007192:	bfc4      	itt	gt
 8007194:	3b04      	subgt	r3, #4
 8007196:	9307      	strgt	r3, [sp, #28]
 8007198:	9b07      	ldr	r3, [sp, #28]
 800719a:	f1a3 0302 	sub.w	r3, r3, #2
 800719e:	bfcc      	ite	gt
 80071a0:	2400      	movgt	r4, #0
 80071a2:	2401      	movle	r4, #1
 80071a4:	2b03      	cmp	r3, #3
 80071a6:	d863      	bhi.n	8007270 <_dtoa_r+0x298>
 80071a8:	e8df f003 	tbb	[pc, r3]
 80071ac:	2b375452 	.word	0x2b375452
 80071b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80071b4:	441e      	add	r6, r3
 80071b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80071ba:	2b20      	cmp	r3, #32
 80071bc:	bfc1      	itttt	gt
 80071be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80071c2:	409f      	lslgt	r7, r3
 80071c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80071c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80071cc:	bfd6      	itet	le
 80071ce:	f1c3 0320 	rsble	r3, r3, #32
 80071d2:	ea47 0003 	orrgt.w	r0, r7, r3
 80071d6:	fa04 f003 	lslle.w	r0, r4, r3
 80071da:	f7f9 f99b 	bl	8000514 <__aeabi_ui2d>
 80071de:	2201      	movs	r2, #1
 80071e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80071e4:	3e01      	subs	r6, #1
 80071e6:	9212      	str	r2, [sp, #72]	@ 0x48
 80071e8:	e776      	b.n	80070d8 <_dtoa_r+0x100>
 80071ea:	2301      	movs	r3, #1
 80071ec:	e7b7      	b.n	800715e <_dtoa_r+0x186>
 80071ee:	9010      	str	r0, [sp, #64]	@ 0x40
 80071f0:	e7b6      	b.n	8007160 <_dtoa_r+0x188>
 80071f2:	9b00      	ldr	r3, [sp, #0]
 80071f4:	1bdb      	subs	r3, r3, r7
 80071f6:	9300      	str	r3, [sp, #0]
 80071f8:	427b      	negs	r3, r7
 80071fa:	9308      	str	r3, [sp, #32]
 80071fc:	2300      	movs	r3, #0
 80071fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8007200:	e7c3      	b.n	800718a <_dtoa_r+0x1b2>
 8007202:	2301      	movs	r3, #1
 8007204:	9309      	str	r3, [sp, #36]	@ 0x24
 8007206:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007208:	eb07 0b03 	add.w	fp, r7, r3
 800720c:	f10b 0301 	add.w	r3, fp, #1
 8007210:	2b01      	cmp	r3, #1
 8007212:	9303      	str	r3, [sp, #12]
 8007214:	bfb8      	it	lt
 8007216:	2301      	movlt	r3, #1
 8007218:	e006      	b.n	8007228 <_dtoa_r+0x250>
 800721a:	2301      	movs	r3, #1
 800721c:	9309      	str	r3, [sp, #36]	@ 0x24
 800721e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007220:	2b00      	cmp	r3, #0
 8007222:	dd28      	ble.n	8007276 <_dtoa_r+0x29e>
 8007224:	469b      	mov	fp, r3
 8007226:	9303      	str	r3, [sp, #12]
 8007228:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800722c:	2100      	movs	r1, #0
 800722e:	2204      	movs	r2, #4
 8007230:	f102 0514 	add.w	r5, r2, #20
 8007234:	429d      	cmp	r5, r3
 8007236:	d926      	bls.n	8007286 <_dtoa_r+0x2ae>
 8007238:	6041      	str	r1, [r0, #4]
 800723a:	4648      	mov	r0, r9
 800723c:	f000 fd9c 	bl	8007d78 <_Balloc>
 8007240:	4682      	mov	sl, r0
 8007242:	2800      	cmp	r0, #0
 8007244:	d142      	bne.n	80072cc <_dtoa_r+0x2f4>
 8007246:	4b1e      	ldr	r3, [pc, #120]	@ (80072c0 <_dtoa_r+0x2e8>)
 8007248:	4602      	mov	r2, r0
 800724a:	f240 11af 	movw	r1, #431	@ 0x1af
 800724e:	e6da      	b.n	8007006 <_dtoa_r+0x2e>
 8007250:	2300      	movs	r3, #0
 8007252:	e7e3      	b.n	800721c <_dtoa_r+0x244>
 8007254:	2300      	movs	r3, #0
 8007256:	e7d5      	b.n	8007204 <_dtoa_r+0x22c>
 8007258:	2401      	movs	r4, #1
 800725a:	2300      	movs	r3, #0
 800725c:	9307      	str	r3, [sp, #28]
 800725e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007260:	f04f 3bff 	mov.w	fp, #4294967295
 8007264:	2200      	movs	r2, #0
 8007266:	f8cd b00c 	str.w	fp, [sp, #12]
 800726a:	2312      	movs	r3, #18
 800726c:	920c      	str	r2, [sp, #48]	@ 0x30
 800726e:	e7db      	b.n	8007228 <_dtoa_r+0x250>
 8007270:	2301      	movs	r3, #1
 8007272:	9309      	str	r3, [sp, #36]	@ 0x24
 8007274:	e7f4      	b.n	8007260 <_dtoa_r+0x288>
 8007276:	f04f 0b01 	mov.w	fp, #1
 800727a:	f8cd b00c 	str.w	fp, [sp, #12]
 800727e:	465b      	mov	r3, fp
 8007280:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007284:	e7d0      	b.n	8007228 <_dtoa_r+0x250>
 8007286:	3101      	adds	r1, #1
 8007288:	0052      	lsls	r2, r2, #1
 800728a:	e7d1      	b.n	8007230 <_dtoa_r+0x258>
 800728c:	f3af 8000 	nop.w
 8007290:	636f4361 	.word	0x636f4361
 8007294:	3fd287a7 	.word	0x3fd287a7
 8007298:	8b60c8b3 	.word	0x8b60c8b3
 800729c:	3fc68a28 	.word	0x3fc68a28
 80072a0:	509f79fb 	.word	0x509f79fb
 80072a4:	3fd34413 	.word	0x3fd34413
 80072a8:	0800906d 	.word	0x0800906d
 80072ac:	08009084 	.word	0x08009084
 80072b0:	7ff00000 	.word	0x7ff00000
 80072b4:	0800903d 	.word	0x0800903d
 80072b8:	3ff80000 	.word	0x3ff80000
 80072bc:	080091d8 	.word	0x080091d8
 80072c0:	080090dc 	.word	0x080090dc
 80072c4:	08009069 	.word	0x08009069
 80072c8:	0800903c 	.word	0x0800903c
 80072cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80072d0:	6018      	str	r0, [r3, #0]
 80072d2:	9b03      	ldr	r3, [sp, #12]
 80072d4:	2b0e      	cmp	r3, #14
 80072d6:	f200 80a1 	bhi.w	800741c <_dtoa_r+0x444>
 80072da:	2c00      	cmp	r4, #0
 80072dc:	f000 809e 	beq.w	800741c <_dtoa_r+0x444>
 80072e0:	2f00      	cmp	r7, #0
 80072e2:	dd33      	ble.n	800734c <_dtoa_r+0x374>
 80072e4:	4b9c      	ldr	r3, [pc, #624]	@ (8007558 <_dtoa_r+0x580>)
 80072e6:	f007 020f 	and.w	r2, r7, #15
 80072ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072ee:	ed93 7b00 	vldr	d7, [r3]
 80072f2:	05f8      	lsls	r0, r7, #23
 80072f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80072f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80072fc:	d516      	bpl.n	800732c <_dtoa_r+0x354>
 80072fe:	4b97      	ldr	r3, [pc, #604]	@ (800755c <_dtoa_r+0x584>)
 8007300:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007304:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007308:	f7f9 faa8 	bl	800085c <__aeabi_ddiv>
 800730c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007310:	f004 040f 	and.w	r4, r4, #15
 8007314:	2603      	movs	r6, #3
 8007316:	4d91      	ldr	r5, [pc, #580]	@ (800755c <_dtoa_r+0x584>)
 8007318:	b954      	cbnz	r4, 8007330 <_dtoa_r+0x358>
 800731a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800731e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007322:	f7f9 fa9b 	bl	800085c <__aeabi_ddiv>
 8007326:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800732a:	e028      	b.n	800737e <_dtoa_r+0x3a6>
 800732c:	2602      	movs	r6, #2
 800732e:	e7f2      	b.n	8007316 <_dtoa_r+0x33e>
 8007330:	07e1      	lsls	r1, r4, #31
 8007332:	d508      	bpl.n	8007346 <_dtoa_r+0x36e>
 8007334:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007338:	e9d5 2300 	ldrd	r2, r3, [r5]
 800733c:	f7f9 f964 	bl	8000608 <__aeabi_dmul>
 8007340:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007344:	3601      	adds	r6, #1
 8007346:	1064      	asrs	r4, r4, #1
 8007348:	3508      	adds	r5, #8
 800734a:	e7e5      	b.n	8007318 <_dtoa_r+0x340>
 800734c:	f000 80af 	beq.w	80074ae <_dtoa_r+0x4d6>
 8007350:	427c      	negs	r4, r7
 8007352:	4b81      	ldr	r3, [pc, #516]	@ (8007558 <_dtoa_r+0x580>)
 8007354:	4d81      	ldr	r5, [pc, #516]	@ (800755c <_dtoa_r+0x584>)
 8007356:	f004 020f 	and.w	r2, r4, #15
 800735a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800735e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007362:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007366:	f7f9 f94f 	bl	8000608 <__aeabi_dmul>
 800736a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800736e:	1124      	asrs	r4, r4, #4
 8007370:	2300      	movs	r3, #0
 8007372:	2602      	movs	r6, #2
 8007374:	2c00      	cmp	r4, #0
 8007376:	f040 808f 	bne.w	8007498 <_dtoa_r+0x4c0>
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1d3      	bne.n	8007326 <_dtoa_r+0x34e>
 800737e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007380:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007384:	2b00      	cmp	r3, #0
 8007386:	f000 8094 	beq.w	80074b2 <_dtoa_r+0x4da>
 800738a:	4b75      	ldr	r3, [pc, #468]	@ (8007560 <_dtoa_r+0x588>)
 800738c:	2200      	movs	r2, #0
 800738e:	4620      	mov	r0, r4
 8007390:	4629      	mov	r1, r5
 8007392:	f7f9 fbab 	bl	8000aec <__aeabi_dcmplt>
 8007396:	2800      	cmp	r0, #0
 8007398:	f000 808b 	beq.w	80074b2 <_dtoa_r+0x4da>
 800739c:	9b03      	ldr	r3, [sp, #12]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	f000 8087 	beq.w	80074b2 <_dtoa_r+0x4da>
 80073a4:	f1bb 0f00 	cmp.w	fp, #0
 80073a8:	dd34      	ble.n	8007414 <_dtoa_r+0x43c>
 80073aa:	4620      	mov	r0, r4
 80073ac:	4b6d      	ldr	r3, [pc, #436]	@ (8007564 <_dtoa_r+0x58c>)
 80073ae:	2200      	movs	r2, #0
 80073b0:	4629      	mov	r1, r5
 80073b2:	f7f9 f929 	bl	8000608 <__aeabi_dmul>
 80073b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073ba:	f107 38ff 	add.w	r8, r7, #4294967295
 80073be:	3601      	adds	r6, #1
 80073c0:	465c      	mov	r4, fp
 80073c2:	4630      	mov	r0, r6
 80073c4:	f7f9 f8b6 	bl	8000534 <__aeabi_i2d>
 80073c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073cc:	f7f9 f91c 	bl	8000608 <__aeabi_dmul>
 80073d0:	4b65      	ldr	r3, [pc, #404]	@ (8007568 <_dtoa_r+0x590>)
 80073d2:	2200      	movs	r2, #0
 80073d4:	f7f8 ff62 	bl	800029c <__adddf3>
 80073d8:	4605      	mov	r5, r0
 80073da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80073de:	2c00      	cmp	r4, #0
 80073e0:	d16a      	bne.n	80074b8 <_dtoa_r+0x4e0>
 80073e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073e6:	4b61      	ldr	r3, [pc, #388]	@ (800756c <_dtoa_r+0x594>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	f7f8 ff55 	bl	8000298 <__aeabi_dsub>
 80073ee:	4602      	mov	r2, r0
 80073f0:	460b      	mov	r3, r1
 80073f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80073f6:	462a      	mov	r2, r5
 80073f8:	4633      	mov	r3, r6
 80073fa:	f7f9 fb95 	bl	8000b28 <__aeabi_dcmpgt>
 80073fe:	2800      	cmp	r0, #0
 8007400:	f040 8298 	bne.w	8007934 <_dtoa_r+0x95c>
 8007404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007408:	462a      	mov	r2, r5
 800740a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800740e:	f7f9 fb6d 	bl	8000aec <__aeabi_dcmplt>
 8007412:	bb38      	cbnz	r0, 8007464 <_dtoa_r+0x48c>
 8007414:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007418:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800741c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800741e:	2b00      	cmp	r3, #0
 8007420:	f2c0 8157 	blt.w	80076d2 <_dtoa_r+0x6fa>
 8007424:	2f0e      	cmp	r7, #14
 8007426:	f300 8154 	bgt.w	80076d2 <_dtoa_r+0x6fa>
 800742a:	4b4b      	ldr	r3, [pc, #300]	@ (8007558 <_dtoa_r+0x580>)
 800742c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007430:	ed93 7b00 	vldr	d7, [r3]
 8007434:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007436:	2b00      	cmp	r3, #0
 8007438:	ed8d 7b00 	vstr	d7, [sp]
 800743c:	f280 80e5 	bge.w	800760a <_dtoa_r+0x632>
 8007440:	9b03      	ldr	r3, [sp, #12]
 8007442:	2b00      	cmp	r3, #0
 8007444:	f300 80e1 	bgt.w	800760a <_dtoa_r+0x632>
 8007448:	d10c      	bne.n	8007464 <_dtoa_r+0x48c>
 800744a:	4b48      	ldr	r3, [pc, #288]	@ (800756c <_dtoa_r+0x594>)
 800744c:	2200      	movs	r2, #0
 800744e:	ec51 0b17 	vmov	r0, r1, d7
 8007452:	f7f9 f8d9 	bl	8000608 <__aeabi_dmul>
 8007456:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800745a:	f7f9 fb5b 	bl	8000b14 <__aeabi_dcmpge>
 800745e:	2800      	cmp	r0, #0
 8007460:	f000 8266 	beq.w	8007930 <_dtoa_r+0x958>
 8007464:	2400      	movs	r4, #0
 8007466:	4625      	mov	r5, r4
 8007468:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800746a:	4656      	mov	r6, sl
 800746c:	ea6f 0803 	mvn.w	r8, r3
 8007470:	2700      	movs	r7, #0
 8007472:	4621      	mov	r1, r4
 8007474:	4648      	mov	r0, r9
 8007476:	f000 fcbf 	bl	8007df8 <_Bfree>
 800747a:	2d00      	cmp	r5, #0
 800747c:	f000 80bd 	beq.w	80075fa <_dtoa_r+0x622>
 8007480:	b12f      	cbz	r7, 800748e <_dtoa_r+0x4b6>
 8007482:	42af      	cmp	r7, r5
 8007484:	d003      	beq.n	800748e <_dtoa_r+0x4b6>
 8007486:	4639      	mov	r1, r7
 8007488:	4648      	mov	r0, r9
 800748a:	f000 fcb5 	bl	8007df8 <_Bfree>
 800748e:	4629      	mov	r1, r5
 8007490:	4648      	mov	r0, r9
 8007492:	f000 fcb1 	bl	8007df8 <_Bfree>
 8007496:	e0b0      	b.n	80075fa <_dtoa_r+0x622>
 8007498:	07e2      	lsls	r2, r4, #31
 800749a:	d505      	bpl.n	80074a8 <_dtoa_r+0x4d0>
 800749c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074a0:	f7f9 f8b2 	bl	8000608 <__aeabi_dmul>
 80074a4:	3601      	adds	r6, #1
 80074a6:	2301      	movs	r3, #1
 80074a8:	1064      	asrs	r4, r4, #1
 80074aa:	3508      	adds	r5, #8
 80074ac:	e762      	b.n	8007374 <_dtoa_r+0x39c>
 80074ae:	2602      	movs	r6, #2
 80074b0:	e765      	b.n	800737e <_dtoa_r+0x3a6>
 80074b2:	9c03      	ldr	r4, [sp, #12]
 80074b4:	46b8      	mov	r8, r7
 80074b6:	e784      	b.n	80073c2 <_dtoa_r+0x3ea>
 80074b8:	4b27      	ldr	r3, [pc, #156]	@ (8007558 <_dtoa_r+0x580>)
 80074ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074c4:	4454      	add	r4, sl
 80074c6:	2900      	cmp	r1, #0
 80074c8:	d054      	beq.n	8007574 <_dtoa_r+0x59c>
 80074ca:	4929      	ldr	r1, [pc, #164]	@ (8007570 <_dtoa_r+0x598>)
 80074cc:	2000      	movs	r0, #0
 80074ce:	f7f9 f9c5 	bl	800085c <__aeabi_ddiv>
 80074d2:	4633      	mov	r3, r6
 80074d4:	462a      	mov	r2, r5
 80074d6:	f7f8 fedf 	bl	8000298 <__aeabi_dsub>
 80074da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80074de:	4656      	mov	r6, sl
 80074e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074e4:	f7f9 fb40 	bl	8000b68 <__aeabi_d2iz>
 80074e8:	4605      	mov	r5, r0
 80074ea:	f7f9 f823 	bl	8000534 <__aeabi_i2d>
 80074ee:	4602      	mov	r2, r0
 80074f0:	460b      	mov	r3, r1
 80074f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074f6:	f7f8 fecf 	bl	8000298 <__aeabi_dsub>
 80074fa:	3530      	adds	r5, #48	@ 0x30
 80074fc:	4602      	mov	r2, r0
 80074fe:	460b      	mov	r3, r1
 8007500:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007504:	f806 5b01 	strb.w	r5, [r6], #1
 8007508:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800750c:	f7f9 faee 	bl	8000aec <__aeabi_dcmplt>
 8007510:	2800      	cmp	r0, #0
 8007512:	d172      	bne.n	80075fa <_dtoa_r+0x622>
 8007514:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007518:	4911      	ldr	r1, [pc, #68]	@ (8007560 <_dtoa_r+0x588>)
 800751a:	2000      	movs	r0, #0
 800751c:	f7f8 febc 	bl	8000298 <__aeabi_dsub>
 8007520:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007524:	f7f9 fae2 	bl	8000aec <__aeabi_dcmplt>
 8007528:	2800      	cmp	r0, #0
 800752a:	f040 80b4 	bne.w	8007696 <_dtoa_r+0x6be>
 800752e:	42a6      	cmp	r6, r4
 8007530:	f43f af70 	beq.w	8007414 <_dtoa_r+0x43c>
 8007534:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007538:	4b0a      	ldr	r3, [pc, #40]	@ (8007564 <_dtoa_r+0x58c>)
 800753a:	2200      	movs	r2, #0
 800753c:	f7f9 f864 	bl	8000608 <__aeabi_dmul>
 8007540:	4b08      	ldr	r3, [pc, #32]	@ (8007564 <_dtoa_r+0x58c>)
 8007542:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007546:	2200      	movs	r2, #0
 8007548:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800754c:	f7f9 f85c 	bl	8000608 <__aeabi_dmul>
 8007550:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007554:	e7c4      	b.n	80074e0 <_dtoa_r+0x508>
 8007556:	bf00      	nop
 8007558:	080091d8 	.word	0x080091d8
 800755c:	080091b0 	.word	0x080091b0
 8007560:	3ff00000 	.word	0x3ff00000
 8007564:	40240000 	.word	0x40240000
 8007568:	401c0000 	.word	0x401c0000
 800756c:	40140000 	.word	0x40140000
 8007570:	3fe00000 	.word	0x3fe00000
 8007574:	4631      	mov	r1, r6
 8007576:	4628      	mov	r0, r5
 8007578:	f7f9 f846 	bl	8000608 <__aeabi_dmul>
 800757c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007580:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007582:	4656      	mov	r6, sl
 8007584:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007588:	f7f9 faee 	bl	8000b68 <__aeabi_d2iz>
 800758c:	4605      	mov	r5, r0
 800758e:	f7f8 ffd1 	bl	8000534 <__aeabi_i2d>
 8007592:	4602      	mov	r2, r0
 8007594:	460b      	mov	r3, r1
 8007596:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800759a:	f7f8 fe7d 	bl	8000298 <__aeabi_dsub>
 800759e:	3530      	adds	r5, #48	@ 0x30
 80075a0:	f806 5b01 	strb.w	r5, [r6], #1
 80075a4:	4602      	mov	r2, r0
 80075a6:	460b      	mov	r3, r1
 80075a8:	42a6      	cmp	r6, r4
 80075aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80075ae:	f04f 0200 	mov.w	r2, #0
 80075b2:	d124      	bne.n	80075fe <_dtoa_r+0x626>
 80075b4:	4baf      	ldr	r3, [pc, #700]	@ (8007874 <_dtoa_r+0x89c>)
 80075b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80075ba:	f7f8 fe6f 	bl	800029c <__adddf3>
 80075be:	4602      	mov	r2, r0
 80075c0:	460b      	mov	r3, r1
 80075c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075c6:	f7f9 faaf 	bl	8000b28 <__aeabi_dcmpgt>
 80075ca:	2800      	cmp	r0, #0
 80075cc:	d163      	bne.n	8007696 <_dtoa_r+0x6be>
 80075ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80075d2:	49a8      	ldr	r1, [pc, #672]	@ (8007874 <_dtoa_r+0x89c>)
 80075d4:	2000      	movs	r0, #0
 80075d6:	f7f8 fe5f 	bl	8000298 <__aeabi_dsub>
 80075da:	4602      	mov	r2, r0
 80075dc:	460b      	mov	r3, r1
 80075de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075e2:	f7f9 fa83 	bl	8000aec <__aeabi_dcmplt>
 80075e6:	2800      	cmp	r0, #0
 80075e8:	f43f af14 	beq.w	8007414 <_dtoa_r+0x43c>
 80075ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80075ee:	1e73      	subs	r3, r6, #1
 80075f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80075f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80075f6:	2b30      	cmp	r3, #48	@ 0x30
 80075f8:	d0f8      	beq.n	80075ec <_dtoa_r+0x614>
 80075fa:	4647      	mov	r7, r8
 80075fc:	e03b      	b.n	8007676 <_dtoa_r+0x69e>
 80075fe:	4b9e      	ldr	r3, [pc, #632]	@ (8007878 <_dtoa_r+0x8a0>)
 8007600:	f7f9 f802 	bl	8000608 <__aeabi_dmul>
 8007604:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007608:	e7bc      	b.n	8007584 <_dtoa_r+0x5ac>
 800760a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800760e:	4656      	mov	r6, sl
 8007610:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007614:	4620      	mov	r0, r4
 8007616:	4629      	mov	r1, r5
 8007618:	f7f9 f920 	bl	800085c <__aeabi_ddiv>
 800761c:	f7f9 faa4 	bl	8000b68 <__aeabi_d2iz>
 8007620:	4680      	mov	r8, r0
 8007622:	f7f8 ff87 	bl	8000534 <__aeabi_i2d>
 8007626:	e9dd 2300 	ldrd	r2, r3, [sp]
 800762a:	f7f8 ffed 	bl	8000608 <__aeabi_dmul>
 800762e:	4602      	mov	r2, r0
 8007630:	460b      	mov	r3, r1
 8007632:	4620      	mov	r0, r4
 8007634:	4629      	mov	r1, r5
 8007636:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800763a:	f7f8 fe2d 	bl	8000298 <__aeabi_dsub>
 800763e:	f806 4b01 	strb.w	r4, [r6], #1
 8007642:	9d03      	ldr	r5, [sp, #12]
 8007644:	eba6 040a 	sub.w	r4, r6, sl
 8007648:	42a5      	cmp	r5, r4
 800764a:	4602      	mov	r2, r0
 800764c:	460b      	mov	r3, r1
 800764e:	d133      	bne.n	80076b8 <_dtoa_r+0x6e0>
 8007650:	f7f8 fe24 	bl	800029c <__adddf3>
 8007654:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007658:	4604      	mov	r4, r0
 800765a:	460d      	mov	r5, r1
 800765c:	f7f9 fa64 	bl	8000b28 <__aeabi_dcmpgt>
 8007660:	b9c0      	cbnz	r0, 8007694 <_dtoa_r+0x6bc>
 8007662:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007666:	4620      	mov	r0, r4
 8007668:	4629      	mov	r1, r5
 800766a:	f7f9 fa35 	bl	8000ad8 <__aeabi_dcmpeq>
 800766e:	b110      	cbz	r0, 8007676 <_dtoa_r+0x69e>
 8007670:	f018 0f01 	tst.w	r8, #1
 8007674:	d10e      	bne.n	8007694 <_dtoa_r+0x6bc>
 8007676:	9902      	ldr	r1, [sp, #8]
 8007678:	4648      	mov	r0, r9
 800767a:	f000 fbbd 	bl	8007df8 <_Bfree>
 800767e:	2300      	movs	r3, #0
 8007680:	7033      	strb	r3, [r6, #0]
 8007682:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007684:	3701      	adds	r7, #1
 8007686:	601f      	str	r7, [r3, #0]
 8007688:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800768a:	2b00      	cmp	r3, #0
 800768c:	f000 824b 	beq.w	8007b26 <_dtoa_r+0xb4e>
 8007690:	601e      	str	r6, [r3, #0]
 8007692:	e248      	b.n	8007b26 <_dtoa_r+0xb4e>
 8007694:	46b8      	mov	r8, r7
 8007696:	4633      	mov	r3, r6
 8007698:	461e      	mov	r6, r3
 800769a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800769e:	2a39      	cmp	r2, #57	@ 0x39
 80076a0:	d106      	bne.n	80076b0 <_dtoa_r+0x6d8>
 80076a2:	459a      	cmp	sl, r3
 80076a4:	d1f8      	bne.n	8007698 <_dtoa_r+0x6c0>
 80076a6:	2230      	movs	r2, #48	@ 0x30
 80076a8:	f108 0801 	add.w	r8, r8, #1
 80076ac:	f88a 2000 	strb.w	r2, [sl]
 80076b0:	781a      	ldrb	r2, [r3, #0]
 80076b2:	3201      	adds	r2, #1
 80076b4:	701a      	strb	r2, [r3, #0]
 80076b6:	e7a0      	b.n	80075fa <_dtoa_r+0x622>
 80076b8:	4b6f      	ldr	r3, [pc, #444]	@ (8007878 <_dtoa_r+0x8a0>)
 80076ba:	2200      	movs	r2, #0
 80076bc:	f7f8 ffa4 	bl	8000608 <__aeabi_dmul>
 80076c0:	2200      	movs	r2, #0
 80076c2:	2300      	movs	r3, #0
 80076c4:	4604      	mov	r4, r0
 80076c6:	460d      	mov	r5, r1
 80076c8:	f7f9 fa06 	bl	8000ad8 <__aeabi_dcmpeq>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	d09f      	beq.n	8007610 <_dtoa_r+0x638>
 80076d0:	e7d1      	b.n	8007676 <_dtoa_r+0x69e>
 80076d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076d4:	2a00      	cmp	r2, #0
 80076d6:	f000 80ea 	beq.w	80078ae <_dtoa_r+0x8d6>
 80076da:	9a07      	ldr	r2, [sp, #28]
 80076dc:	2a01      	cmp	r2, #1
 80076de:	f300 80cd 	bgt.w	800787c <_dtoa_r+0x8a4>
 80076e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80076e4:	2a00      	cmp	r2, #0
 80076e6:	f000 80c1 	beq.w	800786c <_dtoa_r+0x894>
 80076ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80076ee:	9c08      	ldr	r4, [sp, #32]
 80076f0:	9e00      	ldr	r6, [sp, #0]
 80076f2:	9a00      	ldr	r2, [sp, #0]
 80076f4:	441a      	add	r2, r3
 80076f6:	9200      	str	r2, [sp, #0]
 80076f8:	9a06      	ldr	r2, [sp, #24]
 80076fa:	2101      	movs	r1, #1
 80076fc:	441a      	add	r2, r3
 80076fe:	4648      	mov	r0, r9
 8007700:	9206      	str	r2, [sp, #24]
 8007702:	f000 fc2d 	bl	8007f60 <__i2b>
 8007706:	4605      	mov	r5, r0
 8007708:	b166      	cbz	r6, 8007724 <_dtoa_r+0x74c>
 800770a:	9b06      	ldr	r3, [sp, #24]
 800770c:	2b00      	cmp	r3, #0
 800770e:	dd09      	ble.n	8007724 <_dtoa_r+0x74c>
 8007710:	42b3      	cmp	r3, r6
 8007712:	9a00      	ldr	r2, [sp, #0]
 8007714:	bfa8      	it	ge
 8007716:	4633      	movge	r3, r6
 8007718:	1ad2      	subs	r2, r2, r3
 800771a:	9200      	str	r2, [sp, #0]
 800771c:	9a06      	ldr	r2, [sp, #24]
 800771e:	1af6      	subs	r6, r6, r3
 8007720:	1ad3      	subs	r3, r2, r3
 8007722:	9306      	str	r3, [sp, #24]
 8007724:	9b08      	ldr	r3, [sp, #32]
 8007726:	b30b      	cbz	r3, 800776c <_dtoa_r+0x794>
 8007728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800772a:	2b00      	cmp	r3, #0
 800772c:	f000 80c6 	beq.w	80078bc <_dtoa_r+0x8e4>
 8007730:	2c00      	cmp	r4, #0
 8007732:	f000 80c0 	beq.w	80078b6 <_dtoa_r+0x8de>
 8007736:	4629      	mov	r1, r5
 8007738:	4622      	mov	r2, r4
 800773a:	4648      	mov	r0, r9
 800773c:	f000 fcc8 	bl	80080d0 <__pow5mult>
 8007740:	9a02      	ldr	r2, [sp, #8]
 8007742:	4601      	mov	r1, r0
 8007744:	4605      	mov	r5, r0
 8007746:	4648      	mov	r0, r9
 8007748:	f000 fc20 	bl	8007f8c <__multiply>
 800774c:	9902      	ldr	r1, [sp, #8]
 800774e:	4680      	mov	r8, r0
 8007750:	4648      	mov	r0, r9
 8007752:	f000 fb51 	bl	8007df8 <_Bfree>
 8007756:	9b08      	ldr	r3, [sp, #32]
 8007758:	1b1b      	subs	r3, r3, r4
 800775a:	9308      	str	r3, [sp, #32]
 800775c:	f000 80b1 	beq.w	80078c2 <_dtoa_r+0x8ea>
 8007760:	9a08      	ldr	r2, [sp, #32]
 8007762:	4641      	mov	r1, r8
 8007764:	4648      	mov	r0, r9
 8007766:	f000 fcb3 	bl	80080d0 <__pow5mult>
 800776a:	9002      	str	r0, [sp, #8]
 800776c:	2101      	movs	r1, #1
 800776e:	4648      	mov	r0, r9
 8007770:	f000 fbf6 	bl	8007f60 <__i2b>
 8007774:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007776:	4604      	mov	r4, r0
 8007778:	2b00      	cmp	r3, #0
 800777a:	f000 81d8 	beq.w	8007b2e <_dtoa_r+0xb56>
 800777e:	461a      	mov	r2, r3
 8007780:	4601      	mov	r1, r0
 8007782:	4648      	mov	r0, r9
 8007784:	f000 fca4 	bl	80080d0 <__pow5mult>
 8007788:	9b07      	ldr	r3, [sp, #28]
 800778a:	2b01      	cmp	r3, #1
 800778c:	4604      	mov	r4, r0
 800778e:	f300 809f 	bgt.w	80078d0 <_dtoa_r+0x8f8>
 8007792:	9b04      	ldr	r3, [sp, #16]
 8007794:	2b00      	cmp	r3, #0
 8007796:	f040 8097 	bne.w	80078c8 <_dtoa_r+0x8f0>
 800779a:	9b05      	ldr	r3, [sp, #20]
 800779c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	f040 8093 	bne.w	80078cc <_dtoa_r+0x8f4>
 80077a6:	9b05      	ldr	r3, [sp, #20]
 80077a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80077ac:	0d1b      	lsrs	r3, r3, #20
 80077ae:	051b      	lsls	r3, r3, #20
 80077b0:	b133      	cbz	r3, 80077c0 <_dtoa_r+0x7e8>
 80077b2:	9b00      	ldr	r3, [sp, #0]
 80077b4:	3301      	adds	r3, #1
 80077b6:	9300      	str	r3, [sp, #0]
 80077b8:	9b06      	ldr	r3, [sp, #24]
 80077ba:	3301      	adds	r3, #1
 80077bc:	9306      	str	r3, [sp, #24]
 80077be:	2301      	movs	r3, #1
 80077c0:	9308      	str	r3, [sp, #32]
 80077c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f000 81b8 	beq.w	8007b3a <_dtoa_r+0xb62>
 80077ca:	6923      	ldr	r3, [r4, #16]
 80077cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80077d0:	6918      	ldr	r0, [r3, #16]
 80077d2:	f000 fb79 	bl	8007ec8 <__hi0bits>
 80077d6:	f1c0 0020 	rsb	r0, r0, #32
 80077da:	9b06      	ldr	r3, [sp, #24]
 80077dc:	4418      	add	r0, r3
 80077de:	f010 001f 	ands.w	r0, r0, #31
 80077e2:	f000 8082 	beq.w	80078ea <_dtoa_r+0x912>
 80077e6:	f1c0 0320 	rsb	r3, r0, #32
 80077ea:	2b04      	cmp	r3, #4
 80077ec:	dd73      	ble.n	80078d6 <_dtoa_r+0x8fe>
 80077ee:	9b00      	ldr	r3, [sp, #0]
 80077f0:	f1c0 001c 	rsb	r0, r0, #28
 80077f4:	4403      	add	r3, r0
 80077f6:	9300      	str	r3, [sp, #0]
 80077f8:	9b06      	ldr	r3, [sp, #24]
 80077fa:	4403      	add	r3, r0
 80077fc:	4406      	add	r6, r0
 80077fe:	9306      	str	r3, [sp, #24]
 8007800:	9b00      	ldr	r3, [sp, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	dd05      	ble.n	8007812 <_dtoa_r+0x83a>
 8007806:	9902      	ldr	r1, [sp, #8]
 8007808:	461a      	mov	r2, r3
 800780a:	4648      	mov	r0, r9
 800780c:	f000 fcba 	bl	8008184 <__lshift>
 8007810:	9002      	str	r0, [sp, #8]
 8007812:	9b06      	ldr	r3, [sp, #24]
 8007814:	2b00      	cmp	r3, #0
 8007816:	dd05      	ble.n	8007824 <_dtoa_r+0x84c>
 8007818:	4621      	mov	r1, r4
 800781a:	461a      	mov	r2, r3
 800781c:	4648      	mov	r0, r9
 800781e:	f000 fcb1 	bl	8008184 <__lshift>
 8007822:	4604      	mov	r4, r0
 8007824:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007826:	2b00      	cmp	r3, #0
 8007828:	d061      	beq.n	80078ee <_dtoa_r+0x916>
 800782a:	9802      	ldr	r0, [sp, #8]
 800782c:	4621      	mov	r1, r4
 800782e:	f000 fd15 	bl	800825c <__mcmp>
 8007832:	2800      	cmp	r0, #0
 8007834:	da5b      	bge.n	80078ee <_dtoa_r+0x916>
 8007836:	2300      	movs	r3, #0
 8007838:	9902      	ldr	r1, [sp, #8]
 800783a:	220a      	movs	r2, #10
 800783c:	4648      	mov	r0, r9
 800783e:	f000 fafd 	bl	8007e3c <__multadd>
 8007842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007844:	9002      	str	r0, [sp, #8]
 8007846:	f107 38ff 	add.w	r8, r7, #4294967295
 800784a:	2b00      	cmp	r3, #0
 800784c:	f000 8177 	beq.w	8007b3e <_dtoa_r+0xb66>
 8007850:	4629      	mov	r1, r5
 8007852:	2300      	movs	r3, #0
 8007854:	220a      	movs	r2, #10
 8007856:	4648      	mov	r0, r9
 8007858:	f000 faf0 	bl	8007e3c <__multadd>
 800785c:	f1bb 0f00 	cmp.w	fp, #0
 8007860:	4605      	mov	r5, r0
 8007862:	dc6f      	bgt.n	8007944 <_dtoa_r+0x96c>
 8007864:	9b07      	ldr	r3, [sp, #28]
 8007866:	2b02      	cmp	r3, #2
 8007868:	dc49      	bgt.n	80078fe <_dtoa_r+0x926>
 800786a:	e06b      	b.n	8007944 <_dtoa_r+0x96c>
 800786c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800786e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007872:	e73c      	b.n	80076ee <_dtoa_r+0x716>
 8007874:	3fe00000 	.word	0x3fe00000
 8007878:	40240000 	.word	0x40240000
 800787c:	9b03      	ldr	r3, [sp, #12]
 800787e:	1e5c      	subs	r4, r3, #1
 8007880:	9b08      	ldr	r3, [sp, #32]
 8007882:	42a3      	cmp	r3, r4
 8007884:	db09      	blt.n	800789a <_dtoa_r+0x8c2>
 8007886:	1b1c      	subs	r4, r3, r4
 8007888:	9b03      	ldr	r3, [sp, #12]
 800788a:	2b00      	cmp	r3, #0
 800788c:	f6bf af30 	bge.w	80076f0 <_dtoa_r+0x718>
 8007890:	9b00      	ldr	r3, [sp, #0]
 8007892:	9a03      	ldr	r2, [sp, #12]
 8007894:	1a9e      	subs	r6, r3, r2
 8007896:	2300      	movs	r3, #0
 8007898:	e72b      	b.n	80076f2 <_dtoa_r+0x71a>
 800789a:	9b08      	ldr	r3, [sp, #32]
 800789c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800789e:	9408      	str	r4, [sp, #32]
 80078a0:	1ae3      	subs	r3, r4, r3
 80078a2:	441a      	add	r2, r3
 80078a4:	9e00      	ldr	r6, [sp, #0]
 80078a6:	9b03      	ldr	r3, [sp, #12]
 80078a8:	920d      	str	r2, [sp, #52]	@ 0x34
 80078aa:	2400      	movs	r4, #0
 80078ac:	e721      	b.n	80076f2 <_dtoa_r+0x71a>
 80078ae:	9c08      	ldr	r4, [sp, #32]
 80078b0:	9e00      	ldr	r6, [sp, #0]
 80078b2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80078b4:	e728      	b.n	8007708 <_dtoa_r+0x730>
 80078b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80078ba:	e751      	b.n	8007760 <_dtoa_r+0x788>
 80078bc:	9a08      	ldr	r2, [sp, #32]
 80078be:	9902      	ldr	r1, [sp, #8]
 80078c0:	e750      	b.n	8007764 <_dtoa_r+0x78c>
 80078c2:	f8cd 8008 	str.w	r8, [sp, #8]
 80078c6:	e751      	b.n	800776c <_dtoa_r+0x794>
 80078c8:	2300      	movs	r3, #0
 80078ca:	e779      	b.n	80077c0 <_dtoa_r+0x7e8>
 80078cc:	9b04      	ldr	r3, [sp, #16]
 80078ce:	e777      	b.n	80077c0 <_dtoa_r+0x7e8>
 80078d0:	2300      	movs	r3, #0
 80078d2:	9308      	str	r3, [sp, #32]
 80078d4:	e779      	b.n	80077ca <_dtoa_r+0x7f2>
 80078d6:	d093      	beq.n	8007800 <_dtoa_r+0x828>
 80078d8:	9a00      	ldr	r2, [sp, #0]
 80078da:	331c      	adds	r3, #28
 80078dc:	441a      	add	r2, r3
 80078de:	9200      	str	r2, [sp, #0]
 80078e0:	9a06      	ldr	r2, [sp, #24]
 80078e2:	441a      	add	r2, r3
 80078e4:	441e      	add	r6, r3
 80078e6:	9206      	str	r2, [sp, #24]
 80078e8:	e78a      	b.n	8007800 <_dtoa_r+0x828>
 80078ea:	4603      	mov	r3, r0
 80078ec:	e7f4      	b.n	80078d8 <_dtoa_r+0x900>
 80078ee:	9b03      	ldr	r3, [sp, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	46b8      	mov	r8, r7
 80078f4:	dc20      	bgt.n	8007938 <_dtoa_r+0x960>
 80078f6:	469b      	mov	fp, r3
 80078f8:	9b07      	ldr	r3, [sp, #28]
 80078fa:	2b02      	cmp	r3, #2
 80078fc:	dd1e      	ble.n	800793c <_dtoa_r+0x964>
 80078fe:	f1bb 0f00 	cmp.w	fp, #0
 8007902:	f47f adb1 	bne.w	8007468 <_dtoa_r+0x490>
 8007906:	4621      	mov	r1, r4
 8007908:	465b      	mov	r3, fp
 800790a:	2205      	movs	r2, #5
 800790c:	4648      	mov	r0, r9
 800790e:	f000 fa95 	bl	8007e3c <__multadd>
 8007912:	4601      	mov	r1, r0
 8007914:	4604      	mov	r4, r0
 8007916:	9802      	ldr	r0, [sp, #8]
 8007918:	f000 fca0 	bl	800825c <__mcmp>
 800791c:	2800      	cmp	r0, #0
 800791e:	f77f ada3 	ble.w	8007468 <_dtoa_r+0x490>
 8007922:	4656      	mov	r6, sl
 8007924:	2331      	movs	r3, #49	@ 0x31
 8007926:	f806 3b01 	strb.w	r3, [r6], #1
 800792a:	f108 0801 	add.w	r8, r8, #1
 800792e:	e59f      	b.n	8007470 <_dtoa_r+0x498>
 8007930:	9c03      	ldr	r4, [sp, #12]
 8007932:	46b8      	mov	r8, r7
 8007934:	4625      	mov	r5, r4
 8007936:	e7f4      	b.n	8007922 <_dtoa_r+0x94a>
 8007938:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800793c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800793e:	2b00      	cmp	r3, #0
 8007940:	f000 8101 	beq.w	8007b46 <_dtoa_r+0xb6e>
 8007944:	2e00      	cmp	r6, #0
 8007946:	dd05      	ble.n	8007954 <_dtoa_r+0x97c>
 8007948:	4629      	mov	r1, r5
 800794a:	4632      	mov	r2, r6
 800794c:	4648      	mov	r0, r9
 800794e:	f000 fc19 	bl	8008184 <__lshift>
 8007952:	4605      	mov	r5, r0
 8007954:	9b08      	ldr	r3, [sp, #32]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d05c      	beq.n	8007a14 <_dtoa_r+0xa3c>
 800795a:	6869      	ldr	r1, [r5, #4]
 800795c:	4648      	mov	r0, r9
 800795e:	f000 fa0b 	bl	8007d78 <_Balloc>
 8007962:	4606      	mov	r6, r0
 8007964:	b928      	cbnz	r0, 8007972 <_dtoa_r+0x99a>
 8007966:	4b82      	ldr	r3, [pc, #520]	@ (8007b70 <_dtoa_r+0xb98>)
 8007968:	4602      	mov	r2, r0
 800796a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800796e:	f7ff bb4a 	b.w	8007006 <_dtoa_r+0x2e>
 8007972:	692a      	ldr	r2, [r5, #16]
 8007974:	3202      	adds	r2, #2
 8007976:	0092      	lsls	r2, r2, #2
 8007978:	f105 010c 	add.w	r1, r5, #12
 800797c:	300c      	adds	r0, #12
 800797e:	f001 f827 	bl	80089d0 <memcpy>
 8007982:	2201      	movs	r2, #1
 8007984:	4631      	mov	r1, r6
 8007986:	4648      	mov	r0, r9
 8007988:	f000 fbfc 	bl	8008184 <__lshift>
 800798c:	f10a 0301 	add.w	r3, sl, #1
 8007990:	9300      	str	r3, [sp, #0]
 8007992:	eb0a 030b 	add.w	r3, sl, fp
 8007996:	9308      	str	r3, [sp, #32]
 8007998:	9b04      	ldr	r3, [sp, #16]
 800799a:	f003 0301 	and.w	r3, r3, #1
 800799e:	462f      	mov	r7, r5
 80079a0:	9306      	str	r3, [sp, #24]
 80079a2:	4605      	mov	r5, r0
 80079a4:	9b00      	ldr	r3, [sp, #0]
 80079a6:	9802      	ldr	r0, [sp, #8]
 80079a8:	4621      	mov	r1, r4
 80079aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80079ae:	f7ff fa8a 	bl	8006ec6 <quorem>
 80079b2:	4603      	mov	r3, r0
 80079b4:	3330      	adds	r3, #48	@ 0x30
 80079b6:	9003      	str	r0, [sp, #12]
 80079b8:	4639      	mov	r1, r7
 80079ba:	9802      	ldr	r0, [sp, #8]
 80079bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80079be:	f000 fc4d 	bl	800825c <__mcmp>
 80079c2:	462a      	mov	r2, r5
 80079c4:	9004      	str	r0, [sp, #16]
 80079c6:	4621      	mov	r1, r4
 80079c8:	4648      	mov	r0, r9
 80079ca:	f000 fc63 	bl	8008294 <__mdiff>
 80079ce:	68c2      	ldr	r2, [r0, #12]
 80079d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079d2:	4606      	mov	r6, r0
 80079d4:	bb02      	cbnz	r2, 8007a18 <_dtoa_r+0xa40>
 80079d6:	4601      	mov	r1, r0
 80079d8:	9802      	ldr	r0, [sp, #8]
 80079da:	f000 fc3f 	bl	800825c <__mcmp>
 80079de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079e0:	4602      	mov	r2, r0
 80079e2:	4631      	mov	r1, r6
 80079e4:	4648      	mov	r0, r9
 80079e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80079e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80079ea:	f000 fa05 	bl	8007df8 <_Bfree>
 80079ee:	9b07      	ldr	r3, [sp, #28]
 80079f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80079f2:	9e00      	ldr	r6, [sp, #0]
 80079f4:	ea42 0103 	orr.w	r1, r2, r3
 80079f8:	9b06      	ldr	r3, [sp, #24]
 80079fa:	4319      	orrs	r1, r3
 80079fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079fe:	d10d      	bne.n	8007a1c <_dtoa_r+0xa44>
 8007a00:	2b39      	cmp	r3, #57	@ 0x39
 8007a02:	d027      	beq.n	8007a54 <_dtoa_r+0xa7c>
 8007a04:	9a04      	ldr	r2, [sp, #16]
 8007a06:	2a00      	cmp	r2, #0
 8007a08:	dd01      	ble.n	8007a0e <_dtoa_r+0xa36>
 8007a0a:	9b03      	ldr	r3, [sp, #12]
 8007a0c:	3331      	adds	r3, #49	@ 0x31
 8007a0e:	f88b 3000 	strb.w	r3, [fp]
 8007a12:	e52e      	b.n	8007472 <_dtoa_r+0x49a>
 8007a14:	4628      	mov	r0, r5
 8007a16:	e7b9      	b.n	800798c <_dtoa_r+0x9b4>
 8007a18:	2201      	movs	r2, #1
 8007a1a:	e7e2      	b.n	80079e2 <_dtoa_r+0xa0a>
 8007a1c:	9904      	ldr	r1, [sp, #16]
 8007a1e:	2900      	cmp	r1, #0
 8007a20:	db04      	blt.n	8007a2c <_dtoa_r+0xa54>
 8007a22:	9807      	ldr	r0, [sp, #28]
 8007a24:	4301      	orrs	r1, r0
 8007a26:	9806      	ldr	r0, [sp, #24]
 8007a28:	4301      	orrs	r1, r0
 8007a2a:	d120      	bne.n	8007a6e <_dtoa_r+0xa96>
 8007a2c:	2a00      	cmp	r2, #0
 8007a2e:	ddee      	ble.n	8007a0e <_dtoa_r+0xa36>
 8007a30:	9902      	ldr	r1, [sp, #8]
 8007a32:	9300      	str	r3, [sp, #0]
 8007a34:	2201      	movs	r2, #1
 8007a36:	4648      	mov	r0, r9
 8007a38:	f000 fba4 	bl	8008184 <__lshift>
 8007a3c:	4621      	mov	r1, r4
 8007a3e:	9002      	str	r0, [sp, #8]
 8007a40:	f000 fc0c 	bl	800825c <__mcmp>
 8007a44:	2800      	cmp	r0, #0
 8007a46:	9b00      	ldr	r3, [sp, #0]
 8007a48:	dc02      	bgt.n	8007a50 <_dtoa_r+0xa78>
 8007a4a:	d1e0      	bne.n	8007a0e <_dtoa_r+0xa36>
 8007a4c:	07da      	lsls	r2, r3, #31
 8007a4e:	d5de      	bpl.n	8007a0e <_dtoa_r+0xa36>
 8007a50:	2b39      	cmp	r3, #57	@ 0x39
 8007a52:	d1da      	bne.n	8007a0a <_dtoa_r+0xa32>
 8007a54:	2339      	movs	r3, #57	@ 0x39
 8007a56:	f88b 3000 	strb.w	r3, [fp]
 8007a5a:	4633      	mov	r3, r6
 8007a5c:	461e      	mov	r6, r3
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007a64:	2a39      	cmp	r2, #57	@ 0x39
 8007a66:	d04e      	beq.n	8007b06 <_dtoa_r+0xb2e>
 8007a68:	3201      	adds	r2, #1
 8007a6a:	701a      	strb	r2, [r3, #0]
 8007a6c:	e501      	b.n	8007472 <_dtoa_r+0x49a>
 8007a6e:	2a00      	cmp	r2, #0
 8007a70:	dd03      	ble.n	8007a7a <_dtoa_r+0xaa2>
 8007a72:	2b39      	cmp	r3, #57	@ 0x39
 8007a74:	d0ee      	beq.n	8007a54 <_dtoa_r+0xa7c>
 8007a76:	3301      	adds	r3, #1
 8007a78:	e7c9      	b.n	8007a0e <_dtoa_r+0xa36>
 8007a7a:	9a00      	ldr	r2, [sp, #0]
 8007a7c:	9908      	ldr	r1, [sp, #32]
 8007a7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007a82:	428a      	cmp	r2, r1
 8007a84:	d028      	beq.n	8007ad8 <_dtoa_r+0xb00>
 8007a86:	9902      	ldr	r1, [sp, #8]
 8007a88:	2300      	movs	r3, #0
 8007a8a:	220a      	movs	r2, #10
 8007a8c:	4648      	mov	r0, r9
 8007a8e:	f000 f9d5 	bl	8007e3c <__multadd>
 8007a92:	42af      	cmp	r7, r5
 8007a94:	9002      	str	r0, [sp, #8]
 8007a96:	f04f 0300 	mov.w	r3, #0
 8007a9a:	f04f 020a 	mov.w	r2, #10
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	4648      	mov	r0, r9
 8007aa2:	d107      	bne.n	8007ab4 <_dtoa_r+0xadc>
 8007aa4:	f000 f9ca 	bl	8007e3c <__multadd>
 8007aa8:	4607      	mov	r7, r0
 8007aaa:	4605      	mov	r5, r0
 8007aac:	9b00      	ldr	r3, [sp, #0]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	9300      	str	r3, [sp, #0]
 8007ab2:	e777      	b.n	80079a4 <_dtoa_r+0x9cc>
 8007ab4:	f000 f9c2 	bl	8007e3c <__multadd>
 8007ab8:	4629      	mov	r1, r5
 8007aba:	4607      	mov	r7, r0
 8007abc:	2300      	movs	r3, #0
 8007abe:	220a      	movs	r2, #10
 8007ac0:	4648      	mov	r0, r9
 8007ac2:	f000 f9bb 	bl	8007e3c <__multadd>
 8007ac6:	4605      	mov	r5, r0
 8007ac8:	e7f0      	b.n	8007aac <_dtoa_r+0xad4>
 8007aca:	f1bb 0f00 	cmp.w	fp, #0
 8007ace:	bfcc      	ite	gt
 8007ad0:	465e      	movgt	r6, fp
 8007ad2:	2601      	movle	r6, #1
 8007ad4:	4456      	add	r6, sl
 8007ad6:	2700      	movs	r7, #0
 8007ad8:	9902      	ldr	r1, [sp, #8]
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	2201      	movs	r2, #1
 8007ade:	4648      	mov	r0, r9
 8007ae0:	f000 fb50 	bl	8008184 <__lshift>
 8007ae4:	4621      	mov	r1, r4
 8007ae6:	9002      	str	r0, [sp, #8]
 8007ae8:	f000 fbb8 	bl	800825c <__mcmp>
 8007aec:	2800      	cmp	r0, #0
 8007aee:	dcb4      	bgt.n	8007a5a <_dtoa_r+0xa82>
 8007af0:	d102      	bne.n	8007af8 <_dtoa_r+0xb20>
 8007af2:	9b00      	ldr	r3, [sp, #0]
 8007af4:	07db      	lsls	r3, r3, #31
 8007af6:	d4b0      	bmi.n	8007a5a <_dtoa_r+0xa82>
 8007af8:	4633      	mov	r3, r6
 8007afa:	461e      	mov	r6, r3
 8007afc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b00:	2a30      	cmp	r2, #48	@ 0x30
 8007b02:	d0fa      	beq.n	8007afa <_dtoa_r+0xb22>
 8007b04:	e4b5      	b.n	8007472 <_dtoa_r+0x49a>
 8007b06:	459a      	cmp	sl, r3
 8007b08:	d1a8      	bne.n	8007a5c <_dtoa_r+0xa84>
 8007b0a:	2331      	movs	r3, #49	@ 0x31
 8007b0c:	f108 0801 	add.w	r8, r8, #1
 8007b10:	f88a 3000 	strb.w	r3, [sl]
 8007b14:	e4ad      	b.n	8007472 <_dtoa_r+0x49a>
 8007b16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b18:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007b74 <_dtoa_r+0xb9c>
 8007b1c:	b11b      	cbz	r3, 8007b26 <_dtoa_r+0xb4e>
 8007b1e:	f10a 0308 	add.w	r3, sl, #8
 8007b22:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007b24:	6013      	str	r3, [r2, #0]
 8007b26:	4650      	mov	r0, sl
 8007b28:	b017      	add	sp, #92	@ 0x5c
 8007b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b2e:	9b07      	ldr	r3, [sp, #28]
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	f77f ae2e 	ble.w	8007792 <_dtoa_r+0x7ba>
 8007b36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b38:	9308      	str	r3, [sp, #32]
 8007b3a:	2001      	movs	r0, #1
 8007b3c:	e64d      	b.n	80077da <_dtoa_r+0x802>
 8007b3e:	f1bb 0f00 	cmp.w	fp, #0
 8007b42:	f77f aed9 	ble.w	80078f8 <_dtoa_r+0x920>
 8007b46:	4656      	mov	r6, sl
 8007b48:	9802      	ldr	r0, [sp, #8]
 8007b4a:	4621      	mov	r1, r4
 8007b4c:	f7ff f9bb 	bl	8006ec6 <quorem>
 8007b50:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007b54:	f806 3b01 	strb.w	r3, [r6], #1
 8007b58:	eba6 020a 	sub.w	r2, r6, sl
 8007b5c:	4593      	cmp	fp, r2
 8007b5e:	ddb4      	ble.n	8007aca <_dtoa_r+0xaf2>
 8007b60:	9902      	ldr	r1, [sp, #8]
 8007b62:	2300      	movs	r3, #0
 8007b64:	220a      	movs	r2, #10
 8007b66:	4648      	mov	r0, r9
 8007b68:	f000 f968 	bl	8007e3c <__multadd>
 8007b6c:	9002      	str	r0, [sp, #8]
 8007b6e:	e7eb      	b.n	8007b48 <_dtoa_r+0xb70>
 8007b70:	080090dc 	.word	0x080090dc
 8007b74:	08009060 	.word	0x08009060

08007b78 <_free_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	4605      	mov	r5, r0
 8007b7c:	2900      	cmp	r1, #0
 8007b7e:	d041      	beq.n	8007c04 <_free_r+0x8c>
 8007b80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b84:	1f0c      	subs	r4, r1, #4
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	bfb8      	it	lt
 8007b8a:	18e4      	addlt	r4, r4, r3
 8007b8c:	f000 f8e8 	bl	8007d60 <__malloc_lock>
 8007b90:	4a1d      	ldr	r2, [pc, #116]	@ (8007c08 <_free_r+0x90>)
 8007b92:	6813      	ldr	r3, [r2, #0]
 8007b94:	b933      	cbnz	r3, 8007ba4 <_free_r+0x2c>
 8007b96:	6063      	str	r3, [r4, #4]
 8007b98:	6014      	str	r4, [r2, #0]
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ba0:	f000 b8e4 	b.w	8007d6c <__malloc_unlock>
 8007ba4:	42a3      	cmp	r3, r4
 8007ba6:	d908      	bls.n	8007bba <_free_r+0x42>
 8007ba8:	6820      	ldr	r0, [r4, #0]
 8007baa:	1821      	adds	r1, r4, r0
 8007bac:	428b      	cmp	r3, r1
 8007bae:	bf01      	itttt	eq
 8007bb0:	6819      	ldreq	r1, [r3, #0]
 8007bb2:	685b      	ldreq	r3, [r3, #4]
 8007bb4:	1809      	addeq	r1, r1, r0
 8007bb6:	6021      	streq	r1, [r4, #0]
 8007bb8:	e7ed      	b.n	8007b96 <_free_r+0x1e>
 8007bba:	461a      	mov	r2, r3
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	b10b      	cbz	r3, 8007bc4 <_free_r+0x4c>
 8007bc0:	42a3      	cmp	r3, r4
 8007bc2:	d9fa      	bls.n	8007bba <_free_r+0x42>
 8007bc4:	6811      	ldr	r1, [r2, #0]
 8007bc6:	1850      	adds	r0, r2, r1
 8007bc8:	42a0      	cmp	r0, r4
 8007bca:	d10b      	bne.n	8007be4 <_free_r+0x6c>
 8007bcc:	6820      	ldr	r0, [r4, #0]
 8007bce:	4401      	add	r1, r0
 8007bd0:	1850      	adds	r0, r2, r1
 8007bd2:	4283      	cmp	r3, r0
 8007bd4:	6011      	str	r1, [r2, #0]
 8007bd6:	d1e0      	bne.n	8007b9a <_free_r+0x22>
 8007bd8:	6818      	ldr	r0, [r3, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	6053      	str	r3, [r2, #4]
 8007bde:	4408      	add	r0, r1
 8007be0:	6010      	str	r0, [r2, #0]
 8007be2:	e7da      	b.n	8007b9a <_free_r+0x22>
 8007be4:	d902      	bls.n	8007bec <_free_r+0x74>
 8007be6:	230c      	movs	r3, #12
 8007be8:	602b      	str	r3, [r5, #0]
 8007bea:	e7d6      	b.n	8007b9a <_free_r+0x22>
 8007bec:	6820      	ldr	r0, [r4, #0]
 8007bee:	1821      	adds	r1, r4, r0
 8007bf0:	428b      	cmp	r3, r1
 8007bf2:	bf04      	itt	eq
 8007bf4:	6819      	ldreq	r1, [r3, #0]
 8007bf6:	685b      	ldreq	r3, [r3, #4]
 8007bf8:	6063      	str	r3, [r4, #4]
 8007bfa:	bf04      	itt	eq
 8007bfc:	1809      	addeq	r1, r1, r0
 8007bfe:	6021      	streq	r1, [r4, #0]
 8007c00:	6054      	str	r4, [r2, #4]
 8007c02:	e7ca      	b.n	8007b9a <_free_r+0x22>
 8007c04:	bd38      	pop	{r3, r4, r5, pc}
 8007c06:	bf00      	nop
 8007c08:	2000088c 	.word	0x2000088c

08007c0c <malloc>:
 8007c0c:	4b02      	ldr	r3, [pc, #8]	@ (8007c18 <malloc+0xc>)
 8007c0e:	4601      	mov	r1, r0
 8007c10:	6818      	ldr	r0, [r3, #0]
 8007c12:	f000 b825 	b.w	8007c60 <_malloc_r>
 8007c16:	bf00      	nop
 8007c18:	20000018 	.word	0x20000018

08007c1c <sbrk_aligned>:
 8007c1c:	b570      	push	{r4, r5, r6, lr}
 8007c1e:	4e0f      	ldr	r6, [pc, #60]	@ (8007c5c <sbrk_aligned+0x40>)
 8007c20:	460c      	mov	r4, r1
 8007c22:	6831      	ldr	r1, [r6, #0]
 8007c24:	4605      	mov	r5, r0
 8007c26:	b911      	cbnz	r1, 8007c2e <sbrk_aligned+0x12>
 8007c28:	f000 fec2 	bl	80089b0 <_sbrk_r>
 8007c2c:	6030      	str	r0, [r6, #0]
 8007c2e:	4621      	mov	r1, r4
 8007c30:	4628      	mov	r0, r5
 8007c32:	f000 febd 	bl	80089b0 <_sbrk_r>
 8007c36:	1c43      	adds	r3, r0, #1
 8007c38:	d103      	bne.n	8007c42 <sbrk_aligned+0x26>
 8007c3a:	f04f 34ff 	mov.w	r4, #4294967295
 8007c3e:	4620      	mov	r0, r4
 8007c40:	bd70      	pop	{r4, r5, r6, pc}
 8007c42:	1cc4      	adds	r4, r0, #3
 8007c44:	f024 0403 	bic.w	r4, r4, #3
 8007c48:	42a0      	cmp	r0, r4
 8007c4a:	d0f8      	beq.n	8007c3e <sbrk_aligned+0x22>
 8007c4c:	1a21      	subs	r1, r4, r0
 8007c4e:	4628      	mov	r0, r5
 8007c50:	f000 feae 	bl	80089b0 <_sbrk_r>
 8007c54:	3001      	adds	r0, #1
 8007c56:	d1f2      	bne.n	8007c3e <sbrk_aligned+0x22>
 8007c58:	e7ef      	b.n	8007c3a <sbrk_aligned+0x1e>
 8007c5a:	bf00      	nop
 8007c5c:	20000888 	.word	0x20000888

08007c60 <_malloc_r>:
 8007c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c64:	1ccd      	adds	r5, r1, #3
 8007c66:	f025 0503 	bic.w	r5, r5, #3
 8007c6a:	3508      	adds	r5, #8
 8007c6c:	2d0c      	cmp	r5, #12
 8007c6e:	bf38      	it	cc
 8007c70:	250c      	movcc	r5, #12
 8007c72:	2d00      	cmp	r5, #0
 8007c74:	4606      	mov	r6, r0
 8007c76:	db01      	blt.n	8007c7c <_malloc_r+0x1c>
 8007c78:	42a9      	cmp	r1, r5
 8007c7a:	d904      	bls.n	8007c86 <_malloc_r+0x26>
 8007c7c:	230c      	movs	r3, #12
 8007c7e:	6033      	str	r3, [r6, #0]
 8007c80:	2000      	movs	r0, #0
 8007c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d5c <_malloc_r+0xfc>
 8007c8a:	f000 f869 	bl	8007d60 <__malloc_lock>
 8007c8e:	f8d8 3000 	ldr.w	r3, [r8]
 8007c92:	461c      	mov	r4, r3
 8007c94:	bb44      	cbnz	r4, 8007ce8 <_malloc_r+0x88>
 8007c96:	4629      	mov	r1, r5
 8007c98:	4630      	mov	r0, r6
 8007c9a:	f7ff ffbf 	bl	8007c1c <sbrk_aligned>
 8007c9e:	1c43      	adds	r3, r0, #1
 8007ca0:	4604      	mov	r4, r0
 8007ca2:	d158      	bne.n	8007d56 <_malloc_r+0xf6>
 8007ca4:	f8d8 4000 	ldr.w	r4, [r8]
 8007ca8:	4627      	mov	r7, r4
 8007caa:	2f00      	cmp	r7, #0
 8007cac:	d143      	bne.n	8007d36 <_malloc_r+0xd6>
 8007cae:	2c00      	cmp	r4, #0
 8007cb0:	d04b      	beq.n	8007d4a <_malloc_r+0xea>
 8007cb2:	6823      	ldr	r3, [r4, #0]
 8007cb4:	4639      	mov	r1, r7
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	eb04 0903 	add.w	r9, r4, r3
 8007cbc:	f000 fe78 	bl	80089b0 <_sbrk_r>
 8007cc0:	4581      	cmp	r9, r0
 8007cc2:	d142      	bne.n	8007d4a <_malloc_r+0xea>
 8007cc4:	6821      	ldr	r1, [r4, #0]
 8007cc6:	1a6d      	subs	r5, r5, r1
 8007cc8:	4629      	mov	r1, r5
 8007cca:	4630      	mov	r0, r6
 8007ccc:	f7ff ffa6 	bl	8007c1c <sbrk_aligned>
 8007cd0:	3001      	adds	r0, #1
 8007cd2:	d03a      	beq.n	8007d4a <_malloc_r+0xea>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	442b      	add	r3, r5
 8007cd8:	6023      	str	r3, [r4, #0]
 8007cda:	f8d8 3000 	ldr.w	r3, [r8]
 8007cde:	685a      	ldr	r2, [r3, #4]
 8007ce0:	bb62      	cbnz	r2, 8007d3c <_malloc_r+0xdc>
 8007ce2:	f8c8 7000 	str.w	r7, [r8]
 8007ce6:	e00f      	b.n	8007d08 <_malloc_r+0xa8>
 8007ce8:	6822      	ldr	r2, [r4, #0]
 8007cea:	1b52      	subs	r2, r2, r5
 8007cec:	d420      	bmi.n	8007d30 <_malloc_r+0xd0>
 8007cee:	2a0b      	cmp	r2, #11
 8007cf0:	d917      	bls.n	8007d22 <_malloc_r+0xc2>
 8007cf2:	1961      	adds	r1, r4, r5
 8007cf4:	42a3      	cmp	r3, r4
 8007cf6:	6025      	str	r5, [r4, #0]
 8007cf8:	bf18      	it	ne
 8007cfa:	6059      	strne	r1, [r3, #4]
 8007cfc:	6863      	ldr	r3, [r4, #4]
 8007cfe:	bf08      	it	eq
 8007d00:	f8c8 1000 	streq.w	r1, [r8]
 8007d04:	5162      	str	r2, [r4, r5]
 8007d06:	604b      	str	r3, [r1, #4]
 8007d08:	4630      	mov	r0, r6
 8007d0a:	f000 f82f 	bl	8007d6c <__malloc_unlock>
 8007d0e:	f104 000b 	add.w	r0, r4, #11
 8007d12:	1d23      	adds	r3, r4, #4
 8007d14:	f020 0007 	bic.w	r0, r0, #7
 8007d18:	1ac2      	subs	r2, r0, r3
 8007d1a:	bf1c      	itt	ne
 8007d1c:	1a1b      	subne	r3, r3, r0
 8007d1e:	50a3      	strne	r3, [r4, r2]
 8007d20:	e7af      	b.n	8007c82 <_malloc_r+0x22>
 8007d22:	6862      	ldr	r2, [r4, #4]
 8007d24:	42a3      	cmp	r3, r4
 8007d26:	bf0c      	ite	eq
 8007d28:	f8c8 2000 	streq.w	r2, [r8]
 8007d2c:	605a      	strne	r2, [r3, #4]
 8007d2e:	e7eb      	b.n	8007d08 <_malloc_r+0xa8>
 8007d30:	4623      	mov	r3, r4
 8007d32:	6864      	ldr	r4, [r4, #4]
 8007d34:	e7ae      	b.n	8007c94 <_malloc_r+0x34>
 8007d36:	463c      	mov	r4, r7
 8007d38:	687f      	ldr	r7, [r7, #4]
 8007d3a:	e7b6      	b.n	8007caa <_malloc_r+0x4a>
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	42a3      	cmp	r3, r4
 8007d42:	d1fb      	bne.n	8007d3c <_malloc_r+0xdc>
 8007d44:	2300      	movs	r3, #0
 8007d46:	6053      	str	r3, [r2, #4]
 8007d48:	e7de      	b.n	8007d08 <_malloc_r+0xa8>
 8007d4a:	230c      	movs	r3, #12
 8007d4c:	6033      	str	r3, [r6, #0]
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f000 f80c 	bl	8007d6c <__malloc_unlock>
 8007d54:	e794      	b.n	8007c80 <_malloc_r+0x20>
 8007d56:	6005      	str	r5, [r0, #0]
 8007d58:	e7d6      	b.n	8007d08 <_malloc_r+0xa8>
 8007d5a:	bf00      	nop
 8007d5c:	2000088c 	.word	0x2000088c

08007d60 <__malloc_lock>:
 8007d60:	4801      	ldr	r0, [pc, #4]	@ (8007d68 <__malloc_lock+0x8>)
 8007d62:	f7ff b8ae 	b.w	8006ec2 <__retarget_lock_acquire_recursive>
 8007d66:	bf00      	nop
 8007d68:	20000884 	.word	0x20000884

08007d6c <__malloc_unlock>:
 8007d6c:	4801      	ldr	r0, [pc, #4]	@ (8007d74 <__malloc_unlock+0x8>)
 8007d6e:	f7ff b8a9 	b.w	8006ec4 <__retarget_lock_release_recursive>
 8007d72:	bf00      	nop
 8007d74:	20000884 	.word	0x20000884

08007d78 <_Balloc>:
 8007d78:	b570      	push	{r4, r5, r6, lr}
 8007d7a:	69c6      	ldr	r6, [r0, #28]
 8007d7c:	4604      	mov	r4, r0
 8007d7e:	460d      	mov	r5, r1
 8007d80:	b976      	cbnz	r6, 8007da0 <_Balloc+0x28>
 8007d82:	2010      	movs	r0, #16
 8007d84:	f7ff ff42 	bl	8007c0c <malloc>
 8007d88:	4602      	mov	r2, r0
 8007d8a:	61e0      	str	r0, [r4, #28]
 8007d8c:	b920      	cbnz	r0, 8007d98 <_Balloc+0x20>
 8007d8e:	4b18      	ldr	r3, [pc, #96]	@ (8007df0 <_Balloc+0x78>)
 8007d90:	4818      	ldr	r0, [pc, #96]	@ (8007df4 <_Balloc+0x7c>)
 8007d92:	216b      	movs	r1, #107	@ 0x6b
 8007d94:	f000 fe2a 	bl	80089ec <__assert_func>
 8007d98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d9c:	6006      	str	r6, [r0, #0]
 8007d9e:	60c6      	str	r6, [r0, #12]
 8007da0:	69e6      	ldr	r6, [r4, #28]
 8007da2:	68f3      	ldr	r3, [r6, #12]
 8007da4:	b183      	cbz	r3, 8007dc8 <_Balloc+0x50>
 8007da6:	69e3      	ldr	r3, [r4, #28]
 8007da8:	68db      	ldr	r3, [r3, #12]
 8007daa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007dae:	b9b8      	cbnz	r0, 8007de0 <_Balloc+0x68>
 8007db0:	2101      	movs	r1, #1
 8007db2:	fa01 f605 	lsl.w	r6, r1, r5
 8007db6:	1d72      	adds	r2, r6, #5
 8007db8:	0092      	lsls	r2, r2, #2
 8007dba:	4620      	mov	r0, r4
 8007dbc:	f000 fe34 	bl	8008a28 <_calloc_r>
 8007dc0:	b160      	cbz	r0, 8007ddc <_Balloc+0x64>
 8007dc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007dc6:	e00e      	b.n	8007de6 <_Balloc+0x6e>
 8007dc8:	2221      	movs	r2, #33	@ 0x21
 8007dca:	2104      	movs	r1, #4
 8007dcc:	4620      	mov	r0, r4
 8007dce:	f000 fe2b 	bl	8008a28 <_calloc_r>
 8007dd2:	69e3      	ldr	r3, [r4, #28]
 8007dd4:	60f0      	str	r0, [r6, #12]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d1e4      	bne.n	8007da6 <_Balloc+0x2e>
 8007ddc:	2000      	movs	r0, #0
 8007dde:	bd70      	pop	{r4, r5, r6, pc}
 8007de0:	6802      	ldr	r2, [r0, #0]
 8007de2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007de6:	2300      	movs	r3, #0
 8007de8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007dec:	e7f7      	b.n	8007dde <_Balloc+0x66>
 8007dee:	bf00      	nop
 8007df0:	0800906d 	.word	0x0800906d
 8007df4:	080090ed 	.word	0x080090ed

08007df8 <_Bfree>:
 8007df8:	b570      	push	{r4, r5, r6, lr}
 8007dfa:	69c6      	ldr	r6, [r0, #28]
 8007dfc:	4605      	mov	r5, r0
 8007dfe:	460c      	mov	r4, r1
 8007e00:	b976      	cbnz	r6, 8007e20 <_Bfree+0x28>
 8007e02:	2010      	movs	r0, #16
 8007e04:	f7ff ff02 	bl	8007c0c <malloc>
 8007e08:	4602      	mov	r2, r0
 8007e0a:	61e8      	str	r0, [r5, #28]
 8007e0c:	b920      	cbnz	r0, 8007e18 <_Bfree+0x20>
 8007e0e:	4b09      	ldr	r3, [pc, #36]	@ (8007e34 <_Bfree+0x3c>)
 8007e10:	4809      	ldr	r0, [pc, #36]	@ (8007e38 <_Bfree+0x40>)
 8007e12:	218f      	movs	r1, #143	@ 0x8f
 8007e14:	f000 fdea 	bl	80089ec <__assert_func>
 8007e18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e1c:	6006      	str	r6, [r0, #0]
 8007e1e:	60c6      	str	r6, [r0, #12]
 8007e20:	b13c      	cbz	r4, 8007e32 <_Bfree+0x3a>
 8007e22:	69eb      	ldr	r3, [r5, #28]
 8007e24:	6862      	ldr	r2, [r4, #4]
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e2c:	6021      	str	r1, [r4, #0]
 8007e2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e32:	bd70      	pop	{r4, r5, r6, pc}
 8007e34:	0800906d 	.word	0x0800906d
 8007e38:	080090ed 	.word	0x080090ed

08007e3c <__multadd>:
 8007e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e40:	690d      	ldr	r5, [r1, #16]
 8007e42:	4607      	mov	r7, r0
 8007e44:	460c      	mov	r4, r1
 8007e46:	461e      	mov	r6, r3
 8007e48:	f101 0c14 	add.w	ip, r1, #20
 8007e4c:	2000      	movs	r0, #0
 8007e4e:	f8dc 3000 	ldr.w	r3, [ip]
 8007e52:	b299      	uxth	r1, r3
 8007e54:	fb02 6101 	mla	r1, r2, r1, r6
 8007e58:	0c1e      	lsrs	r6, r3, #16
 8007e5a:	0c0b      	lsrs	r3, r1, #16
 8007e5c:	fb02 3306 	mla	r3, r2, r6, r3
 8007e60:	b289      	uxth	r1, r1
 8007e62:	3001      	adds	r0, #1
 8007e64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e68:	4285      	cmp	r5, r0
 8007e6a:	f84c 1b04 	str.w	r1, [ip], #4
 8007e6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e72:	dcec      	bgt.n	8007e4e <__multadd+0x12>
 8007e74:	b30e      	cbz	r6, 8007eba <__multadd+0x7e>
 8007e76:	68a3      	ldr	r3, [r4, #8]
 8007e78:	42ab      	cmp	r3, r5
 8007e7a:	dc19      	bgt.n	8007eb0 <__multadd+0x74>
 8007e7c:	6861      	ldr	r1, [r4, #4]
 8007e7e:	4638      	mov	r0, r7
 8007e80:	3101      	adds	r1, #1
 8007e82:	f7ff ff79 	bl	8007d78 <_Balloc>
 8007e86:	4680      	mov	r8, r0
 8007e88:	b928      	cbnz	r0, 8007e96 <__multadd+0x5a>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8007ec0 <__multadd+0x84>)
 8007e8e:	480d      	ldr	r0, [pc, #52]	@ (8007ec4 <__multadd+0x88>)
 8007e90:	21ba      	movs	r1, #186	@ 0xba
 8007e92:	f000 fdab 	bl	80089ec <__assert_func>
 8007e96:	6922      	ldr	r2, [r4, #16]
 8007e98:	3202      	adds	r2, #2
 8007e9a:	f104 010c 	add.w	r1, r4, #12
 8007e9e:	0092      	lsls	r2, r2, #2
 8007ea0:	300c      	adds	r0, #12
 8007ea2:	f000 fd95 	bl	80089d0 <memcpy>
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	4638      	mov	r0, r7
 8007eaa:	f7ff ffa5 	bl	8007df8 <_Bfree>
 8007eae:	4644      	mov	r4, r8
 8007eb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007eb4:	3501      	adds	r5, #1
 8007eb6:	615e      	str	r6, [r3, #20]
 8007eb8:	6125      	str	r5, [r4, #16]
 8007eba:	4620      	mov	r0, r4
 8007ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ec0:	080090dc 	.word	0x080090dc
 8007ec4:	080090ed 	.word	0x080090ed

08007ec8 <__hi0bits>:
 8007ec8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ecc:	4603      	mov	r3, r0
 8007ece:	bf36      	itet	cc
 8007ed0:	0403      	lslcc	r3, r0, #16
 8007ed2:	2000      	movcs	r0, #0
 8007ed4:	2010      	movcc	r0, #16
 8007ed6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007eda:	bf3c      	itt	cc
 8007edc:	021b      	lslcc	r3, r3, #8
 8007ede:	3008      	addcc	r0, #8
 8007ee0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ee4:	bf3c      	itt	cc
 8007ee6:	011b      	lslcc	r3, r3, #4
 8007ee8:	3004      	addcc	r0, #4
 8007eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007eee:	bf3c      	itt	cc
 8007ef0:	009b      	lslcc	r3, r3, #2
 8007ef2:	3002      	addcc	r0, #2
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	db05      	blt.n	8007f04 <__hi0bits+0x3c>
 8007ef8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007efc:	f100 0001 	add.w	r0, r0, #1
 8007f00:	bf08      	it	eq
 8007f02:	2020      	moveq	r0, #32
 8007f04:	4770      	bx	lr

08007f06 <__lo0bits>:
 8007f06:	6803      	ldr	r3, [r0, #0]
 8007f08:	4602      	mov	r2, r0
 8007f0a:	f013 0007 	ands.w	r0, r3, #7
 8007f0e:	d00b      	beq.n	8007f28 <__lo0bits+0x22>
 8007f10:	07d9      	lsls	r1, r3, #31
 8007f12:	d421      	bmi.n	8007f58 <__lo0bits+0x52>
 8007f14:	0798      	lsls	r0, r3, #30
 8007f16:	bf49      	itett	mi
 8007f18:	085b      	lsrmi	r3, r3, #1
 8007f1a:	089b      	lsrpl	r3, r3, #2
 8007f1c:	2001      	movmi	r0, #1
 8007f1e:	6013      	strmi	r3, [r2, #0]
 8007f20:	bf5c      	itt	pl
 8007f22:	6013      	strpl	r3, [r2, #0]
 8007f24:	2002      	movpl	r0, #2
 8007f26:	4770      	bx	lr
 8007f28:	b299      	uxth	r1, r3
 8007f2a:	b909      	cbnz	r1, 8007f30 <__lo0bits+0x2a>
 8007f2c:	0c1b      	lsrs	r3, r3, #16
 8007f2e:	2010      	movs	r0, #16
 8007f30:	b2d9      	uxtb	r1, r3
 8007f32:	b909      	cbnz	r1, 8007f38 <__lo0bits+0x32>
 8007f34:	3008      	adds	r0, #8
 8007f36:	0a1b      	lsrs	r3, r3, #8
 8007f38:	0719      	lsls	r1, r3, #28
 8007f3a:	bf04      	itt	eq
 8007f3c:	091b      	lsreq	r3, r3, #4
 8007f3e:	3004      	addeq	r0, #4
 8007f40:	0799      	lsls	r1, r3, #30
 8007f42:	bf04      	itt	eq
 8007f44:	089b      	lsreq	r3, r3, #2
 8007f46:	3002      	addeq	r0, #2
 8007f48:	07d9      	lsls	r1, r3, #31
 8007f4a:	d403      	bmi.n	8007f54 <__lo0bits+0x4e>
 8007f4c:	085b      	lsrs	r3, r3, #1
 8007f4e:	f100 0001 	add.w	r0, r0, #1
 8007f52:	d003      	beq.n	8007f5c <__lo0bits+0x56>
 8007f54:	6013      	str	r3, [r2, #0]
 8007f56:	4770      	bx	lr
 8007f58:	2000      	movs	r0, #0
 8007f5a:	4770      	bx	lr
 8007f5c:	2020      	movs	r0, #32
 8007f5e:	4770      	bx	lr

08007f60 <__i2b>:
 8007f60:	b510      	push	{r4, lr}
 8007f62:	460c      	mov	r4, r1
 8007f64:	2101      	movs	r1, #1
 8007f66:	f7ff ff07 	bl	8007d78 <_Balloc>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	b928      	cbnz	r0, 8007f7a <__i2b+0x1a>
 8007f6e:	4b05      	ldr	r3, [pc, #20]	@ (8007f84 <__i2b+0x24>)
 8007f70:	4805      	ldr	r0, [pc, #20]	@ (8007f88 <__i2b+0x28>)
 8007f72:	f240 1145 	movw	r1, #325	@ 0x145
 8007f76:	f000 fd39 	bl	80089ec <__assert_func>
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	6144      	str	r4, [r0, #20]
 8007f7e:	6103      	str	r3, [r0, #16]
 8007f80:	bd10      	pop	{r4, pc}
 8007f82:	bf00      	nop
 8007f84:	080090dc 	.word	0x080090dc
 8007f88:	080090ed 	.word	0x080090ed

08007f8c <__multiply>:
 8007f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f90:	4617      	mov	r7, r2
 8007f92:	690a      	ldr	r2, [r1, #16]
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	bfa8      	it	ge
 8007f9a:	463b      	movge	r3, r7
 8007f9c:	4689      	mov	r9, r1
 8007f9e:	bfa4      	itt	ge
 8007fa0:	460f      	movge	r7, r1
 8007fa2:	4699      	movge	r9, r3
 8007fa4:	693d      	ldr	r5, [r7, #16]
 8007fa6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	6879      	ldr	r1, [r7, #4]
 8007fae:	eb05 060a 	add.w	r6, r5, sl
 8007fb2:	42b3      	cmp	r3, r6
 8007fb4:	b085      	sub	sp, #20
 8007fb6:	bfb8      	it	lt
 8007fb8:	3101      	addlt	r1, #1
 8007fba:	f7ff fedd 	bl	8007d78 <_Balloc>
 8007fbe:	b930      	cbnz	r0, 8007fce <__multiply+0x42>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	4b41      	ldr	r3, [pc, #260]	@ (80080c8 <__multiply+0x13c>)
 8007fc4:	4841      	ldr	r0, [pc, #260]	@ (80080cc <__multiply+0x140>)
 8007fc6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007fca:	f000 fd0f 	bl	80089ec <__assert_func>
 8007fce:	f100 0414 	add.w	r4, r0, #20
 8007fd2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007fd6:	4623      	mov	r3, r4
 8007fd8:	2200      	movs	r2, #0
 8007fda:	4573      	cmp	r3, lr
 8007fdc:	d320      	bcc.n	8008020 <__multiply+0x94>
 8007fde:	f107 0814 	add.w	r8, r7, #20
 8007fe2:	f109 0114 	add.w	r1, r9, #20
 8007fe6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007fea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007fee:	9302      	str	r3, [sp, #8]
 8007ff0:	1beb      	subs	r3, r5, r7
 8007ff2:	3b15      	subs	r3, #21
 8007ff4:	f023 0303 	bic.w	r3, r3, #3
 8007ff8:	3304      	adds	r3, #4
 8007ffa:	3715      	adds	r7, #21
 8007ffc:	42bd      	cmp	r5, r7
 8007ffe:	bf38      	it	cc
 8008000:	2304      	movcc	r3, #4
 8008002:	9301      	str	r3, [sp, #4]
 8008004:	9b02      	ldr	r3, [sp, #8]
 8008006:	9103      	str	r1, [sp, #12]
 8008008:	428b      	cmp	r3, r1
 800800a:	d80c      	bhi.n	8008026 <__multiply+0x9a>
 800800c:	2e00      	cmp	r6, #0
 800800e:	dd03      	ble.n	8008018 <__multiply+0x8c>
 8008010:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008014:	2b00      	cmp	r3, #0
 8008016:	d055      	beq.n	80080c4 <__multiply+0x138>
 8008018:	6106      	str	r6, [r0, #16]
 800801a:	b005      	add	sp, #20
 800801c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008020:	f843 2b04 	str.w	r2, [r3], #4
 8008024:	e7d9      	b.n	8007fda <__multiply+0x4e>
 8008026:	f8b1 a000 	ldrh.w	sl, [r1]
 800802a:	f1ba 0f00 	cmp.w	sl, #0
 800802e:	d01f      	beq.n	8008070 <__multiply+0xe4>
 8008030:	46c4      	mov	ip, r8
 8008032:	46a1      	mov	r9, r4
 8008034:	2700      	movs	r7, #0
 8008036:	f85c 2b04 	ldr.w	r2, [ip], #4
 800803a:	f8d9 3000 	ldr.w	r3, [r9]
 800803e:	fa1f fb82 	uxth.w	fp, r2
 8008042:	b29b      	uxth	r3, r3
 8008044:	fb0a 330b 	mla	r3, sl, fp, r3
 8008048:	443b      	add	r3, r7
 800804a:	f8d9 7000 	ldr.w	r7, [r9]
 800804e:	0c12      	lsrs	r2, r2, #16
 8008050:	0c3f      	lsrs	r7, r7, #16
 8008052:	fb0a 7202 	mla	r2, sl, r2, r7
 8008056:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800805a:	b29b      	uxth	r3, r3
 800805c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008060:	4565      	cmp	r5, ip
 8008062:	f849 3b04 	str.w	r3, [r9], #4
 8008066:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800806a:	d8e4      	bhi.n	8008036 <__multiply+0xaa>
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	50e7      	str	r7, [r4, r3]
 8008070:	9b03      	ldr	r3, [sp, #12]
 8008072:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008076:	3104      	adds	r1, #4
 8008078:	f1b9 0f00 	cmp.w	r9, #0
 800807c:	d020      	beq.n	80080c0 <__multiply+0x134>
 800807e:	6823      	ldr	r3, [r4, #0]
 8008080:	4647      	mov	r7, r8
 8008082:	46a4      	mov	ip, r4
 8008084:	f04f 0a00 	mov.w	sl, #0
 8008088:	f8b7 b000 	ldrh.w	fp, [r7]
 800808c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008090:	fb09 220b 	mla	r2, r9, fp, r2
 8008094:	4452      	add	r2, sl
 8008096:	b29b      	uxth	r3, r3
 8008098:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800809c:	f84c 3b04 	str.w	r3, [ip], #4
 80080a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80080a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80080ac:	fb09 330a 	mla	r3, r9, sl, r3
 80080b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80080b4:	42bd      	cmp	r5, r7
 80080b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080ba:	d8e5      	bhi.n	8008088 <__multiply+0xfc>
 80080bc:	9a01      	ldr	r2, [sp, #4]
 80080be:	50a3      	str	r3, [r4, r2]
 80080c0:	3404      	adds	r4, #4
 80080c2:	e79f      	b.n	8008004 <__multiply+0x78>
 80080c4:	3e01      	subs	r6, #1
 80080c6:	e7a1      	b.n	800800c <__multiply+0x80>
 80080c8:	080090dc 	.word	0x080090dc
 80080cc:	080090ed 	.word	0x080090ed

080080d0 <__pow5mult>:
 80080d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080d4:	4615      	mov	r5, r2
 80080d6:	f012 0203 	ands.w	r2, r2, #3
 80080da:	4607      	mov	r7, r0
 80080dc:	460e      	mov	r6, r1
 80080de:	d007      	beq.n	80080f0 <__pow5mult+0x20>
 80080e0:	4c25      	ldr	r4, [pc, #148]	@ (8008178 <__pow5mult+0xa8>)
 80080e2:	3a01      	subs	r2, #1
 80080e4:	2300      	movs	r3, #0
 80080e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80080ea:	f7ff fea7 	bl	8007e3c <__multadd>
 80080ee:	4606      	mov	r6, r0
 80080f0:	10ad      	asrs	r5, r5, #2
 80080f2:	d03d      	beq.n	8008170 <__pow5mult+0xa0>
 80080f4:	69fc      	ldr	r4, [r7, #28]
 80080f6:	b97c      	cbnz	r4, 8008118 <__pow5mult+0x48>
 80080f8:	2010      	movs	r0, #16
 80080fa:	f7ff fd87 	bl	8007c0c <malloc>
 80080fe:	4602      	mov	r2, r0
 8008100:	61f8      	str	r0, [r7, #28]
 8008102:	b928      	cbnz	r0, 8008110 <__pow5mult+0x40>
 8008104:	4b1d      	ldr	r3, [pc, #116]	@ (800817c <__pow5mult+0xac>)
 8008106:	481e      	ldr	r0, [pc, #120]	@ (8008180 <__pow5mult+0xb0>)
 8008108:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800810c:	f000 fc6e 	bl	80089ec <__assert_func>
 8008110:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008114:	6004      	str	r4, [r0, #0]
 8008116:	60c4      	str	r4, [r0, #12]
 8008118:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800811c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008120:	b94c      	cbnz	r4, 8008136 <__pow5mult+0x66>
 8008122:	f240 2171 	movw	r1, #625	@ 0x271
 8008126:	4638      	mov	r0, r7
 8008128:	f7ff ff1a 	bl	8007f60 <__i2b>
 800812c:	2300      	movs	r3, #0
 800812e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008132:	4604      	mov	r4, r0
 8008134:	6003      	str	r3, [r0, #0]
 8008136:	f04f 0900 	mov.w	r9, #0
 800813a:	07eb      	lsls	r3, r5, #31
 800813c:	d50a      	bpl.n	8008154 <__pow5mult+0x84>
 800813e:	4631      	mov	r1, r6
 8008140:	4622      	mov	r2, r4
 8008142:	4638      	mov	r0, r7
 8008144:	f7ff ff22 	bl	8007f8c <__multiply>
 8008148:	4631      	mov	r1, r6
 800814a:	4680      	mov	r8, r0
 800814c:	4638      	mov	r0, r7
 800814e:	f7ff fe53 	bl	8007df8 <_Bfree>
 8008152:	4646      	mov	r6, r8
 8008154:	106d      	asrs	r5, r5, #1
 8008156:	d00b      	beq.n	8008170 <__pow5mult+0xa0>
 8008158:	6820      	ldr	r0, [r4, #0]
 800815a:	b938      	cbnz	r0, 800816c <__pow5mult+0x9c>
 800815c:	4622      	mov	r2, r4
 800815e:	4621      	mov	r1, r4
 8008160:	4638      	mov	r0, r7
 8008162:	f7ff ff13 	bl	8007f8c <__multiply>
 8008166:	6020      	str	r0, [r4, #0]
 8008168:	f8c0 9000 	str.w	r9, [r0]
 800816c:	4604      	mov	r4, r0
 800816e:	e7e4      	b.n	800813a <__pow5mult+0x6a>
 8008170:	4630      	mov	r0, r6
 8008172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008176:	bf00      	nop
 8008178:	080091a0 	.word	0x080091a0
 800817c:	0800906d 	.word	0x0800906d
 8008180:	080090ed 	.word	0x080090ed

08008184 <__lshift>:
 8008184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008188:	460c      	mov	r4, r1
 800818a:	6849      	ldr	r1, [r1, #4]
 800818c:	6923      	ldr	r3, [r4, #16]
 800818e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008192:	68a3      	ldr	r3, [r4, #8]
 8008194:	4607      	mov	r7, r0
 8008196:	4691      	mov	r9, r2
 8008198:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800819c:	f108 0601 	add.w	r6, r8, #1
 80081a0:	42b3      	cmp	r3, r6
 80081a2:	db0b      	blt.n	80081bc <__lshift+0x38>
 80081a4:	4638      	mov	r0, r7
 80081a6:	f7ff fde7 	bl	8007d78 <_Balloc>
 80081aa:	4605      	mov	r5, r0
 80081ac:	b948      	cbnz	r0, 80081c2 <__lshift+0x3e>
 80081ae:	4602      	mov	r2, r0
 80081b0:	4b28      	ldr	r3, [pc, #160]	@ (8008254 <__lshift+0xd0>)
 80081b2:	4829      	ldr	r0, [pc, #164]	@ (8008258 <__lshift+0xd4>)
 80081b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80081b8:	f000 fc18 	bl	80089ec <__assert_func>
 80081bc:	3101      	adds	r1, #1
 80081be:	005b      	lsls	r3, r3, #1
 80081c0:	e7ee      	b.n	80081a0 <__lshift+0x1c>
 80081c2:	2300      	movs	r3, #0
 80081c4:	f100 0114 	add.w	r1, r0, #20
 80081c8:	f100 0210 	add.w	r2, r0, #16
 80081cc:	4618      	mov	r0, r3
 80081ce:	4553      	cmp	r3, sl
 80081d0:	db33      	blt.n	800823a <__lshift+0xb6>
 80081d2:	6920      	ldr	r0, [r4, #16]
 80081d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80081d8:	f104 0314 	add.w	r3, r4, #20
 80081dc:	f019 091f 	ands.w	r9, r9, #31
 80081e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80081e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80081e8:	d02b      	beq.n	8008242 <__lshift+0xbe>
 80081ea:	f1c9 0e20 	rsb	lr, r9, #32
 80081ee:	468a      	mov	sl, r1
 80081f0:	2200      	movs	r2, #0
 80081f2:	6818      	ldr	r0, [r3, #0]
 80081f4:	fa00 f009 	lsl.w	r0, r0, r9
 80081f8:	4310      	orrs	r0, r2
 80081fa:	f84a 0b04 	str.w	r0, [sl], #4
 80081fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008202:	459c      	cmp	ip, r3
 8008204:	fa22 f20e 	lsr.w	r2, r2, lr
 8008208:	d8f3      	bhi.n	80081f2 <__lshift+0x6e>
 800820a:	ebac 0304 	sub.w	r3, ip, r4
 800820e:	3b15      	subs	r3, #21
 8008210:	f023 0303 	bic.w	r3, r3, #3
 8008214:	3304      	adds	r3, #4
 8008216:	f104 0015 	add.w	r0, r4, #21
 800821a:	4560      	cmp	r0, ip
 800821c:	bf88      	it	hi
 800821e:	2304      	movhi	r3, #4
 8008220:	50ca      	str	r2, [r1, r3]
 8008222:	b10a      	cbz	r2, 8008228 <__lshift+0xa4>
 8008224:	f108 0602 	add.w	r6, r8, #2
 8008228:	3e01      	subs	r6, #1
 800822a:	4638      	mov	r0, r7
 800822c:	612e      	str	r6, [r5, #16]
 800822e:	4621      	mov	r1, r4
 8008230:	f7ff fde2 	bl	8007df8 <_Bfree>
 8008234:	4628      	mov	r0, r5
 8008236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800823a:	f842 0f04 	str.w	r0, [r2, #4]!
 800823e:	3301      	adds	r3, #1
 8008240:	e7c5      	b.n	80081ce <__lshift+0x4a>
 8008242:	3904      	subs	r1, #4
 8008244:	f853 2b04 	ldr.w	r2, [r3], #4
 8008248:	f841 2f04 	str.w	r2, [r1, #4]!
 800824c:	459c      	cmp	ip, r3
 800824e:	d8f9      	bhi.n	8008244 <__lshift+0xc0>
 8008250:	e7ea      	b.n	8008228 <__lshift+0xa4>
 8008252:	bf00      	nop
 8008254:	080090dc 	.word	0x080090dc
 8008258:	080090ed 	.word	0x080090ed

0800825c <__mcmp>:
 800825c:	690a      	ldr	r2, [r1, #16]
 800825e:	4603      	mov	r3, r0
 8008260:	6900      	ldr	r0, [r0, #16]
 8008262:	1a80      	subs	r0, r0, r2
 8008264:	b530      	push	{r4, r5, lr}
 8008266:	d10e      	bne.n	8008286 <__mcmp+0x2a>
 8008268:	3314      	adds	r3, #20
 800826a:	3114      	adds	r1, #20
 800826c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008270:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008274:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008278:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800827c:	4295      	cmp	r5, r2
 800827e:	d003      	beq.n	8008288 <__mcmp+0x2c>
 8008280:	d205      	bcs.n	800828e <__mcmp+0x32>
 8008282:	f04f 30ff 	mov.w	r0, #4294967295
 8008286:	bd30      	pop	{r4, r5, pc}
 8008288:	42a3      	cmp	r3, r4
 800828a:	d3f3      	bcc.n	8008274 <__mcmp+0x18>
 800828c:	e7fb      	b.n	8008286 <__mcmp+0x2a>
 800828e:	2001      	movs	r0, #1
 8008290:	e7f9      	b.n	8008286 <__mcmp+0x2a>
	...

08008294 <__mdiff>:
 8008294:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008298:	4689      	mov	r9, r1
 800829a:	4606      	mov	r6, r0
 800829c:	4611      	mov	r1, r2
 800829e:	4648      	mov	r0, r9
 80082a0:	4614      	mov	r4, r2
 80082a2:	f7ff ffdb 	bl	800825c <__mcmp>
 80082a6:	1e05      	subs	r5, r0, #0
 80082a8:	d112      	bne.n	80082d0 <__mdiff+0x3c>
 80082aa:	4629      	mov	r1, r5
 80082ac:	4630      	mov	r0, r6
 80082ae:	f7ff fd63 	bl	8007d78 <_Balloc>
 80082b2:	4602      	mov	r2, r0
 80082b4:	b928      	cbnz	r0, 80082c2 <__mdiff+0x2e>
 80082b6:	4b3f      	ldr	r3, [pc, #252]	@ (80083b4 <__mdiff+0x120>)
 80082b8:	f240 2137 	movw	r1, #567	@ 0x237
 80082bc:	483e      	ldr	r0, [pc, #248]	@ (80083b8 <__mdiff+0x124>)
 80082be:	f000 fb95 	bl	80089ec <__assert_func>
 80082c2:	2301      	movs	r3, #1
 80082c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80082c8:	4610      	mov	r0, r2
 80082ca:	b003      	add	sp, #12
 80082cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d0:	bfbc      	itt	lt
 80082d2:	464b      	movlt	r3, r9
 80082d4:	46a1      	movlt	r9, r4
 80082d6:	4630      	mov	r0, r6
 80082d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80082dc:	bfba      	itte	lt
 80082de:	461c      	movlt	r4, r3
 80082e0:	2501      	movlt	r5, #1
 80082e2:	2500      	movge	r5, #0
 80082e4:	f7ff fd48 	bl	8007d78 <_Balloc>
 80082e8:	4602      	mov	r2, r0
 80082ea:	b918      	cbnz	r0, 80082f4 <__mdiff+0x60>
 80082ec:	4b31      	ldr	r3, [pc, #196]	@ (80083b4 <__mdiff+0x120>)
 80082ee:	f240 2145 	movw	r1, #581	@ 0x245
 80082f2:	e7e3      	b.n	80082bc <__mdiff+0x28>
 80082f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80082f8:	6926      	ldr	r6, [r4, #16]
 80082fa:	60c5      	str	r5, [r0, #12]
 80082fc:	f109 0310 	add.w	r3, r9, #16
 8008300:	f109 0514 	add.w	r5, r9, #20
 8008304:	f104 0e14 	add.w	lr, r4, #20
 8008308:	f100 0b14 	add.w	fp, r0, #20
 800830c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008310:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008314:	9301      	str	r3, [sp, #4]
 8008316:	46d9      	mov	r9, fp
 8008318:	f04f 0c00 	mov.w	ip, #0
 800831c:	9b01      	ldr	r3, [sp, #4]
 800831e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008322:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008326:	9301      	str	r3, [sp, #4]
 8008328:	fa1f f38a 	uxth.w	r3, sl
 800832c:	4619      	mov	r1, r3
 800832e:	b283      	uxth	r3, r0
 8008330:	1acb      	subs	r3, r1, r3
 8008332:	0c00      	lsrs	r0, r0, #16
 8008334:	4463      	add	r3, ip
 8008336:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800833a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800833e:	b29b      	uxth	r3, r3
 8008340:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008344:	4576      	cmp	r6, lr
 8008346:	f849 3b04 	str.w	r3, [r9], #4
 800834a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800834e:	d8e5      	bhi.n	800831c <__mdiff+0x88>
 8008350:	1b33      	subs	r3, r6, r4
 8008352:	3b15      	subs	r3, #21
 8008354:	f023 0303 	bic.w	r3, r3, #3
 8008358:	3415      	adds	r4, #21
 800835a:	3304      	adds	r3, #4
 800835c:	42a6      	cmp	r6, r4
 800835e:	bf38      	it	cc
 8008360:	2304      	movcc	r3, #4
 8008362:	441d      	add	r5, r3
 8008364:	445b      	add	r3, fp
 8008366:	461e      	mov	r6, r3
 8008368:	462c      	mov	r4, r5
 800836a:	4544      	cmp	r4, r8
 800836c:	d30e      	bcc.n	800838c <__mdiff+0xf8>
 800836e:	f108 0103 	add.w	r1, r8, #3
 8008372:	1b49      	subs	r1, r1, r5
 8008374:	f021 0103 	bic.w	r1, r1, #3
 8008378:	3d03      	subs	r5, #3
 800837a:	45a8      	cmp	r8, r5
 800837c:	bf38      	it	cc
 800837e:	2100      	movcc	r1, #0
 8008380:	440b      	add	r3, r1
 8008382:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008386:	b191      	cbz	r1, 80083ae <__mdiff+0x11a>
 8008388:	6117      	str	r7, [r2, #16]
 800838a:	e79d      	b.n	80082c8 <__mdiff+0x34>
 800838c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008390:	46e6      	mov	lr, ip
 8008392:	0c08      	lsrs	r0, r1, #16
 8008394:	fa1c fc81 	uxtah	ip, ip, r1
 8008398:	4471      	add	r1, lr
 800839a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800839e:	b289      	uxth	r1, r1
 80083a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80083a4:	f846 1b04 	str.w	r1, [r6], #4
 80083a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80083ac:	e7dd      	b.n	800836a <__mdiff+0xd6>
 80083ae:	3f01      	subs	r7, #1
 80083b0:	e7e7      	b.n	8008382 <__mdiff+0xee>
 80083b2:	bf00      	nop
 80083b4:	080090dc 	.word	0x080090dc
 80083b8:	080090ed 	.word	0x080090ed

080083bc <__d2b>:
 80083bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083c0:	460f      	mov	r7, r1
 80083c2:	2101      	movs	r1, #1
 80083c4:	ec59 8b10 	vmov	r8, r9, d0
 80083c8:	4616      	mov	r6, r2
 80083ca:	f7ff fcd5 	bl	8007d78 <_Balloc>
 80083ce:	4604      	mov	r4, r0
 80083d0:	b930      	cbnz	r0, 80083e0 <__d2b+0x24>
 80083d2:	4602      	mov	r2, r0
 80083d4:	4b23      	ldr	r3, [pc, #140]	@ (8008464 <__d2b+0xa8>)
 80083d6:	4824      	ldr	r0, [pc, #144]	@ (8008468 <__d2b+0xac>)
 80083d8:	f240 310f 	movw	r1, #783	@ 0x30f
 80083dc:	f000 fb06 	bl	80089ec <__assert_func>
 80083e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80083e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083e8:	b10d      	cbz	r5, 80083ee <__d2b+0x32>
 80083ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083ee:	9301      	str	r3, [sp, #4]
 80083f0:	f1b8 0300 	subs.w	r3, r8, #0
 80083f4:	d023      	beq.n	800843e <__d2b+0x82>
 80083f6:	4668      	mov	r0, sp
 80083f8:	9300      	str	r3, [sp, #0]
 80083fa:	f7ff fd84 	bl	8007f06 <__lo0bits>
 80083fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008402:	b1d0      	cbz	r0, 800843a <__d2b+0x7e>
 8008404:	f1c0 0320 	rsb	r3, r0, #32
 8008408:	fa02 f303 	lsl.w	r3, r2, r3
 800840c:	430b      	orrs	r3, r1
 800840e:	40c2      	lsrs	r2, r0
 8008410:	6163      	str	r3, [r4, #20]
 8008412:	9201      	str	r2, [sp, #4]
 8008414:	9b01      	ldr	r3, [sp, #4]
 8008416:	61a3      	str	r3, [r4, #24]
 8008418:	2b00      	cmp	r3, #0
 800841a:	bf0c      	ite	eq
 800841c:	2201      	moveq	r2, #1
 800841e:	2202      	movne	r2, #2
 8008420:	6122      	str	r2, [r4, #16]
 8008422:	b1a5      	cbz	r5, 800844e <__d2b+0x92>
 8008424:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008428:	4405      	add	r5, r0
 800842a:	603d      	str	r5, [r7, #0]
 800842c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008430:	6030      	str	r0, [r6, #0]
 8008432:	4620      	mov	r0, r4
 8008434:	b003      	add	sp, #12
 8008436:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800843a:	6161      	str	r1, [r4, #20]
 800843c:	e7ea      	b.n	8008414 <__d2b+0x58>
 800843e:	a801      	add	r0, sp, #4
 8008440:	f7ff fd61 	bl	8007f06 <__lo0bits>
 8008444:	9b01      	ldr	r3, [sp, #4]
 8008446:	6163      	str	r3, [r4, #20]
 8008448:	3020      	adds	r0, #32
 800844a:	2201      	movs	r2, #1
 800844c:	e7e8      	b.n	8008420 <__d2b+0x64>
 800844e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008452:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008456:	6038      	str	r0, [r7, #0]
 8008458:	6918      	ldr	r0, [r3, #16]
 800845a:	f7ff fd35 	bl	8007ec8 <__hi0bits>
 800845e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008462:	e7e5      	b.n	8008430 <__d2b+0x74>
 8008464:	080090dc 	.word	0x080090dc
 8008468:	080090ed 	.word	0x080090ed

0800846c <__ssputs_r>:
 800846c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008470:	688e      	ldr	r6, [r1, #8]
 8008472:	461f      	mov	r7, r3
 8008474:	42be      	cmp	r6, r7
 8008476:	680b      	ldr	r3, [r1, #0]
 8008478:	4682      	mov	sl, r0
 800847a:	460c      	mov	r4, r1
 800847c:	4690      	mov	r8, r2
 800847e:	d82d      	bhi.n	80084dc <__ssputs_r+0x70>
 8008480:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008484:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008488:	d026      	beq.n	80084d8 <__ssputs_r+0x6c>
 800848a:	6965      	ldr	r5, [r4, #20]
 800848c:	6909      	ldr	r1, [r1, #16]
 800848e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008492:	eba3 0901 	sub.w	r9, r3, r1
 8008496:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800849a:	1c7b      	adds	r3, r7, #1
 800849c:	444b      	add	r3, r9
 800849e:	106d      	asrs	r5, r5, #1
 80084a0:	429d      	cmp	r5, r3
 80084a2:	bf38      	it	cc
 80084a4:	461d      	movcc	r5, r3
 80084a6:	0553      	lsls	r3, r2, #21
 80084a8:	d527      	bpl.n	80084fa <__ssputs_r+0x8e>
 80084aa:	4629      	mov	r1, r5
 80084ac:	f7ff fbd8 	bl	8007c60 <_malloc_r>
 80084b0:	4606      	mov	r6, r0
 80084b2:	b360      	cbz	r0, 800850e <__ssputs_r+0xa2>
 80084b4:	6921      	ldr	r1, [r4, #16]
 80084b6:	464a      	mov	r2, r9
 80084b8:	f000 fa8a 	bl	80089d0 <memcpy>
 80084bc:	89a3      	ldrh	r3, [r4, #12]
 80084be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80084c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084c6:	81a3      	strh	r3, [r4, #12]
 80084c8:	6126      	str	r6, [r4, #16]
 80084ca:	6165      	str	r5, [r4, #20]
 80084cc:	444e      	add	r6, r9
 80084ce:	eba5 0509 	sub.w	r5, r5, r9
 80084d2:	6026      	str	r6, [r4, #0]
 80084d4:	60a5      	str	r5, [r4, #8]
 80084d6:	463e      	mov	r6, r7
 80084d8:	42be      	cmp	r6, r7
 80084da:	d900      	bls.n	80084de <__ssputs_r+0x72>
 80084dc:	463e      	mov	r6, r7
 80084de:	6820      	ldr	r0, [r4, #0]
 80084e0:	4632      	mov	r2, r6
 80084e2:	4641      	mov	r1, r8
 80084e4:	f000 fa28 	bl	8008938 <memmove>
 80084e8:	68a3      	ldr	r3, [r4, #8]
 80084ea:	1b9b      	subs	r3, r3, r6
 80084ec:	60a3      	str	r3, [r4, #8]
 80084ee:	6823      	ldr	r3, [r4, #0]
 80084f0:	4433      	add	r3, r6
 80084f2:	6023      	str	r3, [r4, #0]
 80084f4:	2000      	movs	r0, #0
 80084f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084fa:	462a      	mov	r2, r5
 80084fc:	f000 faba 	bl	8008a74 <_realloc_r>
 8008500:	4606      	mov	r6, r0
 8008502:	2800      	cmp	r0, #0
 8008504:	d1e0      	bne.n	80084c8 <__ssputs_r+0x5c>
 8008506:	6921      	ldr	r1, [r4, #16]
 8008508:	4650      	mov	r0, sl
 800850a:	f7ff fb35 	bl	8007b78 <_free_r>
 800850e:	230c      	movs	r3, #12
 8008510:	f8ca 3000 	str.w	r3, [sl]
 8008514:	89a3      	ldrh	r3, [r4, #12]
 8008516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800851a:	81a3      	strh	r3, [r4, #12]
 800851c:	f04f 30ff 	mov.w	r0, #4294967295
 8008520:	e7e9      	b.n	80084f6 <__ssputs_r+0x8a>
	...

08008524 <_svfiprintf_r>:
 8008524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008528:	4698      	mov	r8, r3
 800852a:	898b      	ldrh	r3, [r1, #12]
 800852c:	061b      	lsls	r3, r3, #24
 800852e:	b09d      	sub	sp, #116	@ 0x74
 8008530:	4607      	mov	r7, r0
 8008532:	460d      	mov	r5, r1
 8008534:	4614      	mov	r4, r2
 8008536:	d510      	bpl.n	800855a <_svfiprintf_r+0x36>
 8008538:	690b      	ldr	r3, [r1, #16]
 800853a:	b973      	cbnz	r3, 800855a <_svfiprintf_r+0x36>
 800853c:	2140      	movs	r1, #64	@ 0x40
 800853e:	f7ff fb8f 	bl	8007c60 <_malloc_r>
 8008542:	6028      	str	r0, [r5, #0]
 8008544:	6128      	str	r0, [r5, #16]
 8008546:	b930      	cbnz	r0, 8008556 <_svfiprintf_r+0x32>
 8008548:	230c      	movs	r3, #12
 800854a:	603b      	str	r3, [r7, #0]
 800854c:	f04f 30ff 	mov.w	r0, #4294967295
 8008550:	b01d      	add	sp, #116	@ 0x74
 8008552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008556:	2340      	movs	r3, #64	@ 0x40
 8008558:	616b      	str	r3, [r5, #20]
 800855a:	2300      	movs	r3, #0
 800855c:	9309      	str	r3, [sp, #36]	@ 0x24
 800855e:	2320      	movs	r3, #32
 8008560:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008564:	f8cd 800c 	str.w	r8, [sp, #12]
 8008568:	2330      	movs	r3, #48	@ 0x30
 800856a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008708 <_svfiprintf_r+0x1e4>
 800856e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008572:	f04f 0901 	mov.w	r9, #1
 8008576:	4623      	mov	r3, r4
 8008578:	469a      	mov	sl, r3
 800857a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800857e:	b10a      	cbz	r2, 8008584 <_svfiprintf_r+0x60>
 8008580:	2a25      	cmp	r2, #37	@ 0x25
 8008582:	d1f9      	bne.n	8008578 <_svfiprintf_r+0x54>
 8008584:	ebba 0b04 	subs.w	fp, sl, r4
 8008588:	d00b      	beq.n	80085a2 <_svfiprintf_r+0x7e>
 800858a:	465b      	mov	r3, fp
 800858c:	4622      	mov	r2, r4
 800858e:	4629      	mov	r1, r5
 8008590:	4638      	mov	r0, r7
 8008592:	f7ff ff6b 	bl	800846c <__ssputs_r>
 8008596:	3001      	adds	r0, #1
 8008598:	f000 80a7 	beq.w	80086ea <_svfiprintf_r+0x1c6>
 800859c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800859e:	445a      	add	r2, fp
 80085a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80085a2:	f89a 3000 	ldrb.w	r3, [sl]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f000 809f 	beq.w	80086ea <_svfiprintf_r+0x1c6>
 80085ac:	2300      	movs	r3, #0
 80085ae:	f04f 32ff 	mov.w	r2, #4294967295
 80085b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085b6:	f10a 0a01 	add.w	sl, sl, #1
 80085ba:	9304      	str	r3, [sp, #16]
 80085bc:	9307      	str	r3, [sp, #28]
 80085be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80085c4:	4654      	mov	r4, sl
 80085c6:	2205      	movs	r2, #5
 80085c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085cc:	484e      	ldr	r0, [pc, #312]	@ (8008708 <_svfiprintf_r+0x1e4>)
 80085ce:	f7f7 fe07 	bl	80001e0 <memchr>
 80085d2:	9a04      	ldr	r2, [sp, #16]
 80085d4:	b9d8      	cbnz	r0, 800860e <_svfiprintf_r+0xea>
 80085d6:	06d0      	lsls	r0, r2, #27
 80085d8:	bf44      	itt	mi
 80085da:	2320      	movmi	r3, #32
 80085dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085e0:	0711      	lsls	r1, r2, #28
 80085e2:	bf44      	itt	mi
 80085e4:	232b      	movmi	r3, #43	@ 0x2b
 80085e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085ea:	f89a 3000 	ldrb.w	r3, [sl]
 80085ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80085f0:	d015      	beq.n	800861e <_svfiprintf_r+0xfa>
 80085f2:	9a07      	ldr	r2, [sp, #28]
 80085f4:	4654      	mov	r4, sl
 80085f6:	2000      	movs	r0, #0
 80085f8:	f04f 0c0a 	mov.w	ip, #10
 80085fc:	4621      	mov	r1, r4
 80085fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008602:	3b30      	subs	r3, #48	@ 0x30
 8008604:	2b09      	cmp	r3, #9
 8008606:	d94b      	bls.n	80086a0 <_svfiprintf_r+0x17c>
 8008608:	b1b0      	cbz	r0, 8008638 <_svfiprintf_r+0x114>
 800860a:	9207      	str	r2, [sp, #28]
 800860c:	e014      	b.n	8008638 <_svfiprintf_r+0x114>
 800860e:	eba0 0308 	sub.w	r3, r0, r8
 8008612:	fa09 f303 	lsl.w	r3, r9, r3
 8008616:	4313      	orrs	r3, r2
 8008618:	9304      	str	r3, [sp, #16]
 800861a:	46a2      	mov	sl, r4
 800861c:	e7d2      	b.n	80085c4 <_svfiprintf_r+0xa0>
 800861e:	9b03      	ldr	r3, [sp, #12]
 8008620:	1d19      	adds	r1, r3, #4
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	9103      	str	r1, [sp, #12]
 8008626:	2b00      	cmp	r3, #0
 8008628:	bfbb      	ittet	lt
 800862a:	425b      	neglt	r3, r3
 800862c:	f042 0202 	orrlt.w	r2, r2, #2
 8008630:	9307      	strge	r3, [sp, #28]
 8008632:	9307      	strlt	r3, [sp, #28]
 8008634:	bfb8      	it	lt
 8008636:	9204      	strlt	r2, [sp, #16]
 8008638:	7823      	ldrb	r3, [r4, #0]
 800863a:	2b2e      	cmp	r3, #46	@ 0x2e
 800863c:	d10a      	bne.n	8008654 <_svfiprintf_r+0x130>
 800863e:	7863      	ldrb	r3, [r4, #1]
 8008640:	2b2a      	cmp	r3, #42	@ 0x2a
 8008642:	d132      	bne.n	80086aa <_svfiprintf_r+0x186>
 8008644:	9b03      	ldr	r3, [sp, #12]
 8008646:	1d1a      	adds	r2, r3, #4
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	9203      	str	r2, [sp, #12]
 800864c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008650:	3402      	adds	r4, #2
 8008652:	9305      	str	r3, [sp, #20]
 8008654:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008718 <_svfiprintf_r+0x1f4>
 8008658:	7821      	ldrb	r1, [r4, #0]
 800865a:	2203      	movs	r2, #3
 800865c:	4650      	mov	r0, sl
 800865e:	f7f7 fdbf 	bl	80001e0 <memchr>
 8008662:	b138      	cbz	r0, 8008674 <_svfiprintf_r+0x150>
 8008664:	9b04      	ldr	r3, [sp, #16]
 8008666:	eba0 000a 	sub.w	r0, r0, sl
 800866a:	2240      	movs	r2, #64	@ 0x40
 800866c:	4082      	lsls	r2, r0
 800866e:	4313      	orrs	r3, r2
 8008670:	3401      	adds	r4, #1
 8008672:	9304      	str	r3, [sp, #16]
 8008674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008678:	4824      	ldr	r0, [pc, #144]	@ (800870c <_svfiprintf_r+0x1e8>)
 800867a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800867e:	2206      	movs	r2, #6
 8008680:	f7f7 fdae 	bl	80001e0 <memchr>
 8008684:	2800      	cmp	r0, #0
 8008686:	d036      	beq.n	80086f6 <_svfiprintf_r+0x1d2>
 8008688:	4b21      	ldr	r3, [pc, #132]	@ (8008710 <_svfiprintf_r+0x1ec>)
 800868a:	bb1b      	cbnz	r3, 80086d4 <_svfiprintf_r+0x1b0>
 800868c:	9b03      	ldr	r3, [sp, #12]
 800868e:	3307      	adds	r3, #7
 8008690:	f023 0307 	bic.w	r3, r3, #7
 8008694:	3308      	adds	r3, #8
 8008696:	9303      	str	r3, [sp, #12]
 8008698:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800869a:	4433      	add	r3, r6
 800869c:	9309      	str	r3, [sp, #36]	@ 0x24
 800869e:	e76a      	b.n	8008576 <_svfiprintf_r+0x52>
 80086a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80086a4:	460c      	mov	r4, r1
 80086a6:	2001      	movs	r0, #1
 80086a8:	e7a8      	b.n	80085fc <_svfiprintf_r+0xd8>
 80086aa:	2300      	movs	r3, #0
 80086ac:	3401      	adds	r4, #1
 80086ae:	9305      	str	r3, [sp, #20]
 80086b0:	4619      	mov	r1, r3
 80086b2:	f04f 0c0a 	mov.w	ip, #10
 80086b6:	4620      	mov	r0, r4
 80086b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086bc:	3a30      	subs	r2, #48	@ 0x30
 80086be:	2a09      	cmp	r2, #9
 80086c0:	d903      	bls.n	80086ca <_svfiprintf_r+0x1a6>
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d0c6      	beq.n	8008654 <_svfiprintf_r+0x130>
 80086c6:	9105      	str	r1, [sp, #20]
 80086c8:	e7c4      	b.n	8008654 <_svfiprintf_r+0x130>
 80086ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80086ce:	4604      	mov	r4, r0
 80086d0:	2301      	movs	r3, #1
 80086d2:	e7f0      	b.n	80086b6 <_svfiprintf_r+0x192>
 80086d4:	ab03      	add	r3, sp, #12
 80086d6:	9300      	str	r3, [sp, #0]
 80086d8:	462a      	mov	r2, r5
 80086da:	4b0e      	ldr	r3, [pc, #56]	@ (8008714 <_svfiprintf_r+0x1f0>)
 80086dc:	a904      	add	r1, sp, #16
 80086de:	4638      	mov	r0, r7
 80086e0:	f7fd fd6c 	bl	80061bc <_printf_float>
 80086e4:	1c42      	adds	r2, r0, #1
 80086e6:	4606      	mov	r6, r0
 80086e8:	d1d6      	bne.n	8008698 <_svfiprintf_r+0x174>
 80086ea:	89ab      	ldrh	r3, [r5, #12]
 80086ec:	065b      	lsls	r3, r3, #25
 80086ee:	f53f af2d 	bmi.w	800854c <_svfiprintf_r+0x28>
 80086f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086f4:	e72c      	b.n	8008550 <_svfiprintf_r+0x2c>
 80086f6:	ab03      	add	r3, sp, #12
 80086f8:	9300      	str	r3, [sp, #0]
 80086fa:	462a      	mov	r2, r5
 80086fc:	4b05      	ldr	r3, [pc, #20]	@ (8008714 <_svfiprintf_r+0x1f0>)
 80086fe:	a904      	add	r1, sp, #16
 8008700:	4638      	mov	r0, r7
 8008702:	f7fd fff3 	bl	80066ec <_printf_i>
 8008706:	e7ed      	b.n	80086e4 <_svfiprintf_r+0x1c0>
 8008708:	08009146 	.word	0x08009146
 800870c:	08009150 	.word	0x08009150
 8008710:	080061bd 	.word	0x080061bd
 8008714:	0800846d 	.word	0x0800846d
 8008718:	0800914c 	.word	0x0800914c

0800871c <__sflush_r>:
 800871c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008724:	0716      	lsls	r6, r2, #28
 8008726:	4605      	mov	r5, r0
 8008728:	460c      	mov	r4, r1
 800872a:	d454      	bmi.n	80087d6 <__sflush_r+0xba>
 800872c:	684b      	ldr	r3, [r1, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	dc02      	bgt.n	8008738 <__sflush_r+0x1c>
 8008732:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008734:	2b00      	cmp	r3, #0
 8008736:	dd48      	ble.n	80087ca <__sflush_r+0xae>
 8008738:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800873a:	2e00      	cmp	r6, #0
 800873c:	d045      	beq.n	80087ca <__sflush_r+0xae>
 800873e:	2300      	movs	r3, #0
 8008740:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008744:	682f      	ldr	r7, [r5, #0]
 8008746:	6a21      	ldr	r1, [r4, #32]
 8008748:	602b      	str	r3, [r5, #0]
 800874a:	d030      	beq.n	80087ae <__sflush_r+0x92>
 800874c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800874e:	89a3      	ldrh	r3, [r4, #12]
 8008750:	0759      	lsls	r1, r3, #29
 8008752:	d505      	bpl.n	8008760 <__sflush_r+0x44>
 8008754:	6863      	ldr	r3, [r4, #4]
 8008756:	1ad2      	subs	r2, r2, r3
 8008758:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800875a:	b10b      	cbz	r3, 8008760 <__sflush_r+0x44>
 800875c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800875e:	1ad2      	subs	r2, r2, r3
 8008760:	2300      	movs	r3, #0
 8008762:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008764:	6a21      	ldr	r1, [r4, #32]
 8008766:	4628      	mov	r0, r5
 8008768:	47b0      	blx	r6
 800876a:	1c43      	adds	r3, r0, #1
 800876c:	89a3      	ldrh	r3, [r4, #12]
 800876e:	d106      	bne.n	800877e <__sflush_r+0x62>
 8008770:	6829      	ldr	r1, [r5, #0]
 8008772:	291d      	cmp	r1, #29
 8008774:	d82b      	bhi.n	80087ce <__sflush_r+0xb2>
 8008776:	4a2a      	ldr	r2, [pc, #168]	@ (8008820 <__sflush_r+0x104>)
 8008778:	40ca      	lsrs	r2, r1
 800877a:	07d6      	lsls	r6, r2, #31
 800877c:	d527      	bpl.n	80087ce <__sflush_r+0xb2>
 800877e:	2200      	movs	r2, #0
 8008780:	6062      	str	r2, [r4, #4]
 8008782:	04d9      	lsls	r1, r3, #19
 8008784:	6922      	ldr	r2, [r4, #16]
 8008786:	6022      	str	r2, [r4, #0]
 8008788:	d504      	bpl.n	8008794 <__sflush_r+0x78>
 800878a:	1c42      	adds	r2, r0, #1
 800878c:	d101      	bne.n	8008792 <__sflush_r+0x76>
 800878e:	682b      	ldr	r3, [r5, #0]
 8008790:	b903      	cbnz	r3, 8008794 <__sflush_r+0x78>
 8008792:	6560      	str	r0, [r4, #84]	@ 0x54
 8008794:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008796:	602f      	str	r7, [r5, #0]
 8008798:	b1b9      	cbz	r1, 80087ca <__sflush_r+0xae>
 800879a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800879e:	4299      	cmp	r1, r3
 80087a0:	d002      	beq.n	80087a8 <__sflush_r+0x8c>
 80087a2:	4628      	mov	r0, r5
 80087a4:	f7ff f9e8 	bl	8007b78 <_free_r>
 80087a8:	2300      	movs	r3, #0
 80087aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80087ac:	e00d      	b.n	80087ca <__sflush_r+0xae>
 80087ae:	2301      	movs	r3, #1
 80087b0:	4628      	mov	r0, r5
 80087b2:	47b0      	blx	r6
 80087b4:	4602      	mov	r2, r0
 80087b6:	1c50      	adds	r0, r2, #1
 80087b8:	d1c9      	bne.n	800874e <__sflush_r+0x32>
 80087ba:	682b      	ldr	r3, [r5, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d0c6      	beq.n	800874e <__sflush_r+0x32>
 80087c0:	2b1d      	cmp	r3, #29
 80087c2:	d001      	beq.n	80087c8 <__sflush_r+0xac>
 80087c4:	2b16      	cmp	r3, #22
 80087c6:	d11e      	bne.n	8008806 <__sflush_r+0xea>
 80087c8:	602f      	str	r7, [r5, #0]
 80087ca:	2000      	movs	r0, #0
 80087cc:	e022      	b.n	8008814 <__sflush_r+0xf8>
 80087ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087d2:	b21b      	sxth	r3, r3
 80087d4:	e01b      	b.n	800880e <__sflush_r+0xf2>
 80087d6:	690f      	ldr	r7, [r1, #16]
 80087d8:	2f00      	cmp	r7, #0
 80087da:	d0f6      	beq.n	80087ca <__sflush_r+0xae>
 80087dc:	0793      	lsls	r3, r2, #30
 80087de:	680e      	ldr	r6, [r1, #0]
 80087e0:	bf08      	it	eq
 80087e2:	694b      	ldreq	r3, [r1, #20]
 80087e4:	600f      	str	r7, [r1, #0]
 80087e6:	bf18      	it	ne
 80087e8:	2300      	movne	r3, #0
 80087ea:	eba6 0807 	sub.w	r8, r6, r7
 80087ee:	608b      	str	r3, [r1, #8]
 80087f0:	f1b8 0f00 	cmp.w	r8, #0
 80087f4:	dde9      	ble.n	80087ca <__sflush_r+0xae>
 80087f6:	6a21      	ldr	r1, [r4, #32]
 80087f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80087fa:	4643      	mov	r3, r8
 80087fc:	463a      	mov	r2, r7
 80087fe:	4628      	mov	r0, r5
 8008800:	47b0      	blx	r6
 8008802:	2800      	cmp	r0, #0
 8008804:	dc08      	bgt.n	8008818 <__sflush_r+0xfc>
 8008806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800880a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800880e:	81a3      	strh	r3, [r4, #12]
 8008810:	f04f 30ff 	mov.w	r0, #4294967295
 8008814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008818:	4407      	add	r7, r0
 800881a:	eba8 0800 	sub.w	r8, r8, r0
 800881e:	e7e7      	b.n	80087f0 <__sflush_r+0xd4>
 8008820:	20400001 	.word	0x20400001

08008824 <_fflush_r>:
 8008824:	b538      	push	{r3, r4, r5, lr}
 8008826:	690b      	ldr	r3, [r1, #16]
 8008828:	4605      	mov	r5, r0
 800882a:	460c      	mov	r4, r1
 800882c:	b913      	cbnz	r3, 8008834 <_fflush_r+0x10>
 800882e:	2500      	movs	r5, #0
 8008830:	4628      	mov	r0, r5
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	b118      	cbz	r0, 800883e <_fflush_r+0x1a>
 8008836:	6a03      	ldr	r3, [r0, #32]
 8008838:	b90b      	cbnz	r3, 800883e <_fflush_r+0x1a>
 800883a:	f7fe f901 	bl	8006a40 <__sinit>
 800883e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d0f3      	beq.n	800882e <_fflush_r+0xa>
 8008846:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008848:	07d0      	lsls	r0, r2, #31
 800884a:	d404      	bmi.n	8008856 <_fflush_r+0x32>
 800884c:	0599      	lsls	r1, r3, #22
 800884e:	d402      	bmi.n	8008856 <_fflush_r+0x32>
 8008850:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008852:	f7fe fb36 	bl	8006ec2 <__retarget_lock_acquire_recursive>
 8008856:	4628      	mov	r0, r5
 8008858:	4621      	mov	r1, r4
 800885a:	f7ff ff5f 	bl	800871c <__sflush_r>
 800885e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008860:	07da      	lsls	r2, r3, #31
 8008862:	4605      	mov	r5, r0
 8008864:	d4e4      	bmi.n	8008830 <_fflush_r+0xc>
 8008866:	89a3      	ldrh	r3, [r4, #12]
 8008868:	059b      	lsls	r3, r3, #22
 800886a:	d4e1      	bmi.n	8008830 <_fflush_r+0xc>
 800886c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800886e:	f7fe fb29 	bl	8006ec4 <__retarget_lock_release_recursive>
 8008872:	e7dd      	b.n	8008830 <_fflush_r+0xc>

08008874 <__swhatbuf_r>:
 8008874:	b570      	push	{r4, r5, r6, lr}
 8008876:	460c      	mov	r4, r1
 8008878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800887c:	2900      	cmp	r1, #0
 800887e:	b096      	sub	sp, #88	@ 0x58
 8008880:	4615      	mov	r5, r2
 8008882:	461e      	mov	r6, r3
 8008884:	da0d      	bge.n	80088a2 <__swhatbuf_r+0x2e>
 8008886:	89a3      	ldrh	r3, [r4, #12]
 8008888:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800888c:	f04f 0100 	mov.w	r1, #0
 8008890:	bf14      	ite	ne
 8008892:	2340      	movne	r3, #64	@ 0x40
 8008894:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008898:	2000      	movs	r0, #0
 800889a:	6031      	str	r1, [r6, #0]
 800889c:	602b      	str	r3, [r5, #0]
 800889e:	b016      	add	sp, #88	@ 0x58
 80088a0:	bd70      	pop	{r4, r5, r6, pc}
 80088a2:	466a      	mov	r2, sp
 80088a4:	f000 f862 	bl	800896c <_fstat_r>
 80088a8:	2800      	cmp	r0, #0
 80088aa:	dbec      	blt.n	8008886 <__swhatbuf_r+0x12>
 80088ac:	9901      	ldr	r1, [sp, #4]
 80088ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80088b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80088b6:	4259      	negs	r1, r3
 80088b8:	4159      	adcs	r1, r3
 80088ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088be:	e7eb      	b.n	8008898 <__swhatbuf_r+0x24>

080088c0 <__smakebuf_r>:
 80088c0:	898b      	ldrh	r3, [r1, #12]
 80088c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088c4:	079d      	lsls	r5, r3, #30
 80088c6:	4606      	mov	r6, r0
 80088c8:	460c      	mov	r4, r1
 80088ca:	d507      	bpl.n	80088dc <__smakebuf_r+0x1c>
 80088cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	6123      	str	r3, [r4, #16]
 80088d4:	2301      	movs	r3, #1
 80088d6:	6163      	str	r3, [r4, #20]
 80088d8:	b003      	add	sp, #12
 80088da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088dc:	ab01      	add	r3, sp, #4
 80088de:	466a      	mov	r2, sp
 80088e0:	f7ff ffc8 	bl	8008874 <__swhatbuf_r>
 80088e4:	9f00      	ldr	r7, [sp, #0]
 80088e6:	4605      	mov	r5, r0
 80088e8:	4639      	mov	r1, r7
 80088ea:	4630      	mov	r0, r6
 80088ec:	f7ff f9b8 	bl	8007c60 <_malloc_r>
 80088f0:	b948      	cbnz	r0, 8008906 <__smakebuf_r+0x46>
 80088f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088f6:	059a      	lsls	r2, r3, #22
 80088f8:	d4ee      	bmi.n	80088d8 <__smakebuf_r+0x18>
 80088fa:	f023 0303 	bic.w	r3, r3, #3
 80088fe:	f043 0302 	orr.w	r3, r3, #2
 8008902:	81a3      	strh	r3, [r4, #12]
 8008904:	e7e2      	b.n	80088cc <__smakebuf_r+0xc>
 8008906:	89a3      	ldrh	r3, [r4, #12]
 8008908:	6020      	str	r0, [r4, #0]
 800890a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800890e:	81a3      	strh	r3, [r4, #12]
 8008910:	9b01      	ldr	r3, [sp, #4]
 8008912:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008916:	b15b      	cbz	r3, 8008930 <__smakebuf_r+0x70>
 8008918:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800891c:	4630      	mov	r0, r6
 800891e:	f000 f837 	bl	8008990 <_isatty_r>
 8008922:	b128      	cbz	r0, 8008930 <__smakebuf_r+0x70>
 8008924:	89a3      	ldrh	r3, [r4, #12]
 8008926:	f023 0303 	bic.w	r3, r3, #3
 800892a:	f043 0301 	orr.w	r3, r3, #1
 800892e:	81a3      	strh	r3, [r4, #12]
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	431d      	orrs	r5, r3
 8008934:	81a5      	strh	r5, [r4, #12]
 8008936:	e7cf      	b.n	80088d8 <__smakebuf_r+0x18>

08008938 <memmove>:
 8008938:	4288      	cmp	r0, r1
 800893a:	b510      	push	{r4, lr}
 800893c:	eb01 0402 	add.w	r4, r1, r2
 8008940:	d902      	bls.n	8008948 <memmove+0x10>
 8008942:	4284      	cmp	r4, r0
 8008944:	4623      	mov	r3, r4
 8008946:	d807      	bhi.n	8008958 <memmove+0x20>
 8008948:	1e43      	subs	r3, r0, #1
 800894a:	42a1      	cmp	r1, r4
 800894c:	d008      	beq.n	8008960 <memmove+0x28>
 800894e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008952:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008956:	e7f8      	b.n	800894a <memmove+0x12>
 8008958:	4402      	add	r2, r0
 800895a:	4601      	mov	r1, r0
 800895c:	428a      	cmp	r2, r1
 800895e:	d100      	bne.n	8008962 <memmove+0x2a>
 8008960:	bd10      	pop	{r4, pc}
 8008962:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008966:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800896a:	e7f7      	b.n	800895c <memmove+0x24>

0800896c <_fstat_r>:
 800896c:	b538      	push	{r3, r4, r5, lr}
 800896e:	4d07      	ldr	r5, [pc, #28]	@ (800898c <_fstat_r+0x20>)
 8008970:	2300      	movs	r3, #0
 8008972:	4604      	mov	r4, r0
 8008974:	4608      	mov	r0, r1
 8008976:	4611      	mov	r1, r2
 8008978:	602b      	str	r3, [r5, #0]
 800897a:	f7f9 fcdb 	bl	8002334 <_fstat>
 800897e:	1c43      	adds	r3, r0, #1
 8008980:	d102      	bne.n	8008988 <_fstat_r+0x1c>
 8008982:	682b      	ldr	r3, [r5, #0]
 8008984:	b103      	cbz	r3, 8008988 <_fstat_r+0x1c>
 8008986:	6023      	str	r3, [r4, #0]
 8008988:	bd38      	pop	{r3, r4, r5, pc}
 800898a:	bf00      	nop
 800898c:	20000880 	.word	0x20000880

08008990 <_isatty_r>:
 8008990:	b538      	push	{r3, r4, r5, lr}
 8008992:	4d06      	ldr	r5, [pc, #24]	@ (80089ac <_isatty_r+0x1c>)
 8008994:	2300      	movs	r3, #0
 8008996:	4604      	mov	r4, r0
 8008998:	4608      	mov	r0, r1
 800899a:	602b      	str	r3, [r5, #0]
 800899c:	f7f9 fcda 	bl	8002354 <_isatty>
 80089a0:	1c43      	adds	r3, r0, #1
 80089a2:	d102      	bne.n	80089aa <_isatty_r+0x1a>
 80089a4:	682b      	ldr	r3, [r5, #0]
 80089a6:	b103      	cbz	r3, 80089aa <_isatty_r+0x1a>
 80089a8:	6023      	str	r3, [r4, #0]
 80089aa:	bd38      	pop	{r3, r4, r5, pc}
 80089ac:	20000880 	.word	0x20000880

080089b0 <_sbrk_r>:
 80089b0:	b538      	push	{r3, r4, r5, lr}
 80089b2:	4d06      	ldr	r5, [pc, #24]	@ (80089cc <_sbrk_r+0x1c>)
 80089b4:	2300      	movs	r3, #0
 80089b6:	4604      	mov	r4, r0
 80089b8:	4608      	mov	r0, r1
 80089ba:	602b      	str	r3, [r5, #0]
 80089bc:	f7f9 fce2 	bl	8002384 <_sbrk>
 80089c0:	1c43      	adds	r3, r0, #1
 80089c2:	d102      	bne.n	80089ca <_sbrk_r+0x1a>
 80089c4:	682b      	ldr	r3, [r5, #0]
 80089c6:	b103      	cbz	r3, 80089ca <_sbrk_r+0x1a>
 80089c8:	6023      	str	r3, [r4, #0]
 80089ca:	bd38      	pop	{r3, r4, r5, pc}
 80089cc:	20000880 	.word	0x20000880

080089d0 <memcpy>:
 80089d0:	440a      	add	r2, r1
 80089d2:	4291      	cmp	r1, r2
 80089d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80089d8:	d100      	bne.n	80089dc <memcpy+0xc>
 80089da:	4770      	bx	lr
 80089dc:	b510      	push	{r4, lr}
 80089de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089e6:	4291      	cmp	r1, r2
 80089e8:	d1f9      	bne.n	80089de <memcpy+0xe>
 80089ea:	bd10      	pop	{r4, pc}

080089ec <__assert_func>:
 80089ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089ee:	4614      	mov	r4, r2
 80089f0:	461a      	mov	r2, r3
 80089f2:	4b09      	ldr	r3, [pc, #36]	@ (8008a18 <__assert_func+0x2c>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4605      	mov	r5, r0
 80089f8:	68d8      	ldr	r0, [r3, #12]
 80089fa:	b14c      	cbz	r4, 8008a10 <__assert_func+0x24>
 80089fc:	4b07      	ldr	r3, [pc, #28]	@ (8008a1c <__assert_func+0x30>)
 80089fe:	9100      	str	r1, [sp, #0]
 8008a00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a04:	4906      	ldr	r1, [pc, #24]	@ (8008a20 <__assert_func+0x34>)
 8008a06:	462b      	mov	r3, r5
 8008a08:	f000 f870 	bl	8008aec <fiprintf>
 8008a0c:	f000 f880 	bl	8008b10 <abort>
 8008a10:	4b04      	ldr	r3, [pc, #16]	@ (8008a24 <__assert_func+0x38>)
 8008a12:	461c      	mov	r4, r3
 8008a14:	e7f3      	b.n	80089fe <__assert_func+0x12>
 8008a16:	bf00      	nop
 8008a18:	20000018 	.word	0x20000018
 8008a1c:	08009161 	.word	0x08009161
 8008a20:	0800916e 	.word	0x0800916e
 8008a24:	0800919c 	.word	0x0800919c

08008a28 <_calloc_r>:
 8008a28:	b570      	push	{r4, r5, r6, lr}
 8008a2a:	fba1 5402 	umull	r5, r4, r1, r2
 8008a2e:	b934      	cbnz	r4, 8008a3e <_calloc_r+0x16>
 8008a30:	4629      	mov	r1, r5
 8008a32:	f7ff f915 	bl	8007c60 <_malloc_r>
 8008a36:	4606      	mov	r6, r0
 8008a38:	b928      	cbnz	r0, 8008a46 <_calloc_r+0x1e>
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	bd70      	pop	{r4, r5, r6, pc}
 8008a3e:	220c      	movs	r2, #12
 8008a40:	6002      	str	r2, [r0, #0]
 8008a42:	2600      	movs	r6, #0
 8008a44:	e7f9      	b.n	8008a3a <_calloc_r+0x12>
 8008a46:	462a      	mov	r2, r5
 8008a48:	4621      	mov	r1, r4
 8008a4a:	f7fe f9bd 	bl	8006dc8 <memset>
 8008a4e:	e7f4      	b.n	8008a3a <_calloc_r+0x12>

08008a50 <__ascii_mbtowc>:
 8008a50:	b082      	sub	sp, #8
 8008a52:	b901      	cbnz	r1, 8008a56 <__ascii_mbtowc+0x6>
 8008a54:	a901      	add	r1, sp, #4
 8008a56:	b142      	cbz	r2, 8008a6a <__ascii_mbtowc+0x1a>
 8008a58:	b14b      	cbz	r3, 8008a6e <__ascii_mbtowc+0x1e>
 8008a5a:	7813      	ldrb	r3, [r2, #0]
 8008a5c:	600b      	str	r3, [r1, #0]
 8008a5e:	7812      	ldrb	r2, [r2, #0]
 8008a60:	1e10      	subs	r0, r2, #0
 8008a62:	bf18      	it	ne
 8008a64:	2001      	movne	r0, #1
 8008a66:	b002      	add	sp, #8
 8008a68:	4770      	bx	lr
 8008a6a:	4610      	mov	r0, r2
 8008a6c:	e7fb      	b.n	8008a66 <__ascii_mbtowc+0x16>
 8008a6e:	f06f 0001 	mvn.w	r0, #1
 8008a72:	e7f8      	b.n	8008a66 <__ascii_mbtowc+0x16>

08008a74 <_realloc_r>:
 8008a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a78:	4607      	mov	r7, r0
 8008a7a:	4614      	mov	r4, r2
 8008a7c:	460d      	mov	r5, r1
 8008a7e:	b921      	cbnz	r1, 8008a8a <_realloc_r+0x16>
 8008a80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a84:	4611      	mov	r1, r2
 8008a86:	f7ff b8eb 	b.w	8007c60 <_malloc_r>
 8008a8a:	b92a      	cbnz	r2, 8008a98 <_realloc_r+0x24>
 8008a8c:	f7ff f874 	bl	8007b78 <_free_r>
 8008a90:	4625      	mov	r5, r4
 8008a92:	4628      	mov	r0, r5
 8008a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a98:	f000 f841 	bl	8008b1e <_malloc_usable_size_r>
 8008a9c:	4284      	cmp	r4, r0
 8008a9e:	4606      	mov	r6, r0
 8008aa0:	d802      	bhi.n	8008aa8 <_realloc_r+0x34>
 8008aa2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008aa6:	d8f4      	bhi.n	8008a92 <_realloc_r+0x1e>
 8008aa8:	4621      	mov	r1, r4
 8008aaa:	4638      	mov	r0, r7
 8008aac:	f7ff f8d8 	bl	8007c60 <_malloc_r>
 8008ab0:	4680      	mov	r8, r0
 8008ab2:	b908      	cbnz	r0, 8008ab8 <_realloc_r+0x44>
 8008ab4:	4645      	mov	r5, r8
 8008ab6:	e7ec      	b.n	8008a92 <_realloc_r+0x1e>
 8008ab8:	42b4      	cmp	r4, r6
 8008aba:	4622      	mov	r2, r4
 8008abc:	4629      	mov	r1, r5
 8008abe:	bf28      	it	cs
 8008ac0:	4632      	movcs	r2, r6
 8008ac2:	f7ff ff85 	bl	80089d0 <memcpy>
 8008ac6:	4629      	mov	r1, r5
 8008ac8:	4638      	mov	r0, r7
 8008aca:	f7ff f855 	bl	8007b78 <_free_r>
 8008ace:	e7f1      	b.n	8008ab4 <_realloc_r+0x40>

08008ad0 <__ascii_wctomb>:
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	4608      	mov	r0, r1
 8008ad4:	b141      	cbz	r1, 8008ae8 <__ascii_wctomb+0x18>
 8008ad6:	2aff      	cmp	r2, #255	@ 0xff
 8008ad8:	d904      	bls.n	8008ae4 <__ascii_wctomb+0x14>
 8008ada:	228a      	movs	r2, #138	@ 0x8a
 8008adc:	601a      	str	r2, [r3, #0]
 8008ade:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae2:	4770      	bx	lr
 8008ae4:	700a      	strb	r2, [r1, #0]
 8008ae6:	2001      	movs	r0, #1
 8008ae8:	4770      	bx	lr
	...

08008aec <fiprintf>:
 8008aec:	b40e      	push	{r1, r2, r3}
 8008aee:	b503      	push	{r0, r1, lr}
 8008af0:	4601      	mov	r1, r0
 8008af2:	ab03      	add	r3, sp, #12
 8008af4:	4805      	ldr	r0, [pc, #20]	@ (8008b0c <fiprintf+0x20>)
 8008af6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008afa:	6800      	ldr	r0, [r0, #0]
 8008afc:	9301      	str	r3, [sp, #4]
 8008afe:	f000 f83f 	bl	8008b80 <_vfiprintf_r>
 8008b02:	b002      	add	sp, #8
 8008b04:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b08:	b003      	add	sp, #12
 8008b0a:	4770      	bx	lr
 8008b0c:	20000018 	.word	0x20000018

08008b10 <abort>:
 8008b10:	b508      	push	{r3, lr}
 8008b12:	2006      	movs	r0, #6
 8008b14:	f000 f974 	bl	8008e00 <raise>
 8008b18:	2001      	movs	r0, #1
 8008b1a:	f7f9 fbbb 	bl	8002294 <_exit>

08008b1e <_malloc_usable_size_r>:
 8008b1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b22:	1f18      	subs	r0, r3, #4
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	bfbc      	itt	lt
 8008b28:	580b      	ldrlt	r3, [r1, r0]
 8008b2a:	18c0      	addlt	r0, r0, r3
 8008b2c:	4770      	bx	lr

08008b2e <__sfputc_r>:
 8008b2e:	6893      	ldr	r3, [r2, #8]
 8008b30:	3b01      	subs	r3, #1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	b410      	push	{r4}
 8008b36:	6093      	str	r3, [r2, #8]
 8008b38:	da08      	bge.n	8008b4c <__sfputc_r+0x1e>
 8008b3a:	6994      	ldr	r4, [r2, #24]
 8008b3c:	42a3      	cmp	r3, r4
 8008b3e:	db01      	blt.n	8008b44 <__sfputc_r+0x16>
 8008b40:	290a      	cmp	r1, #10
 8008b42:	d103      	bne.n	8008b4c <__sfputc_r+0x1e>
 8008b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b48:	f7fe b8a9 	b.w	8006c9e <__swbuf_r>
 8008b4c:	6813      	ldr	r3, [r2, #0]
 8008b4e:	1c58      	adds	r0, r3, #1
 8008b50:	6010      	str	r0, [r2, #0]
 8008b52:	7019      	strb	r1, [r3, #0]
 8008b54:	4608      	mov	r0, r1
 8008b56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b5a:	4770      	bx	lr

08008b5c <__sfputs_r>:
 8008b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b5e:	4606      	mov	r6, r0
 8008b60:	460f      	mov	r7, r1
 8008b62:	4614      	mov	r4, r2
 8008b64:	18d5      	adds	r5, r2, r3
 8008b66:	42ac      	cmp	r4, r5
 8008b68:	d101      	bne.n	8008b6e <__sfputs_r+0x12>
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	e007      	b.n	8008b7e <__sfputs_r+0x22>
 8008b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b72:	463a      	mov	r2, r7
 8008b74:	4630      	mov	r0, r6
 8008b76:	f7ff ffda 	bl	8008b2e <__sfputc_r>
 8008b7a:	1c43      	adds	r3, r0, #1
 8008b7c:	d1f3      	bne.n	8008b66 <__sfputs_r+0xa>
 8008b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008b80 <_vfiprintf_r>:
 8008b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b84:	460d      	mov	r5, r1
 8008b86:	b09d      	sub	sp, #116	@ 0x74
 8008b88:	4614      	mov	r4, r2
 8008b8a:	4698      	mov	r8, r3
 8008b8c:	4606      	mov	r6, r0
 8008b8e:	b118      	cbz	r0, 8008b98 <_vfiprintf_r+0x18>
 8008b90:	6a03      	ldr	r3, [r0, #32]
 8008b92:	b90b      	cbnz	r3, 8008b98 <_vfiprintf_r+0x18>
 8008b94:	f7fd ff54 	bl	8006a40 <__sinit>
 8008b98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b9a:	07d9      	lsls	r1, r3, #31
 8008b9c:	d405      	bmi.n	8008baa <_vfiprintf_r+0x2a>
 8008b9e:	89ab      	ldrh	r3, [r5, #12]
 8008ba0:	059a      	lsls	r2, r3, #22
 8008ba2:	d402      	bmi.n	8008baa <_vfiprintf_r+0x2a>
 8008ba4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ba6:	f7fe f98c 	bl	8006ec2 <__retarget_lock_acquire_recursive>
 8008baa:	89ab      	ldrh	r3, [r5, #12]
 8008bac:	071b      	lsls	r3, r3, #28
 8008bae:	d501      	bpl.n	8008bb4 <_vfiprintf_r+0x34>
 8008bb0:	692b      	ldr	r3, [r5, #16]
 8008bb2:	b99b      	cbnz	r3, 8008bdc <_vfiprintf_r+0x5c>
 8008bb4:	4629      	mov	r1, r5
 8008bb6:	4630      	mov	r0, r6
 8008bb8:	f7fe f8b0 	bl	8006d1c <__swsetup_r>
 8008bbc:	b170      	cbz	r0, 8008bdc <_vfiprintf_r+0x5c>
 8008bbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bc0:	07dc      	lsls	r4, r3, #31
 8008bc2:	d504      	bpl.n	8008bce <_vfiprintf_r+0x4e>
 8008bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc8:	b01d      	add	sp, #116	@ 0x74
 8008bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bce:	89ab      	ldrh	r3, [r5, #12]
 8008bd0:	0598      	lsls	r0, r3, #22
 8008bd2:	d4f7      	bmi.n	8008bc4 <_vfiprintf_r+0x44>
 8008bd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bd6:	f7fe f975 	bl	8006ec4 <__retarget_lock_release_recursive>
 8008bda:	e7f3      	b.n	8008bc4 <_vfiprintf_r+0x44>
 8008bdc:	2300      	movs	r3, #0
 8008bde:	9309      	str	r3, [sp, #36]	@ 0x24
 8008be0:	2320      	movs	r3, #32
 8008be2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008be6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bea:	2330      	movs	r3, #48	@ 0x30
 8008bec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d9c <_vfiprintf_r+0x21c>
 8008bf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008bf4:	f04f 0901 	mov.w	r9, #1
 8008bf8:	4623      	mov	r3, r4
 8008bfa:	469a      	mov	sl, r3
 8008bfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c00:	b10a      	cbz	r2, 8008c06 <_vfiprintf_r+0x86>
 8008c02:	2a25      	cmp	r2, #37	@ 0x25
 8008c04:	d1f9      	bne.n	8008bfa <_vfiprintf_r+0x7a>
 8008c06:	ebba 0b04 	subs.w	fp, sl, r4
 8008c0a:	d00b      	beq.n	8008c24 <_vfiprintf_r+0xa4>
 8008c0c:	465b      	mov	r3, fp
 8008c0e:	4622      	mov	r2, r4
 8008c10:	4629      	mov	r1, r5
 8008c12:	4630      	mov	r0, r6
 8008c14:	f7ff ffa2 	bl	8008b5c <__sfputs_r>
 8008c18:	3001      	adds	r0, #1
 8008c1a:	f000 80a7 	beq.w	8008d6c <_vfiprintf_r+0x1ec>
 8008c1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c20:	445a      	add	r2, fp
 8008c22:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c24:	f89a 3000 	ldrb.w	r3, [sl]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	f000 809f 	beq.w	8008d6c <_vfiprintf_r+0x1ec>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	f04f 32ff 	mov.w	r2, #4294967295
 8008c34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c38:	f10a 0a01 	add.w	sl, sl, #1
 8008c3c:	9304      	str	r3, [sp, #16]
 8008c3e:	9307      	str	r3, [sp, #28]
 8008c40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c44:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c46:	4654      	mov	r4, sl
 8008c48:	2205      	movs	r2, #5
 8008c4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c4e:	4853      	ldr	r0, [pc, #332]	@ (8008d9c <_vfiprintf_r+0x21c>)
 8008c50:	f7f7 fac6 	bl	80001e0 <memchr>
 8008c54:	9a04      	ldr	r2, [sp, #16]
 8008c56:	b9d8      	cbnz	r0, 8008c90 <_vfiprintf_r+0x110>
 8008c58:	06d1      	lsls	r1, r2, #27
 8008c5a:	bf44      	itt	mi
 8008c5c:	2320      	movmi	r3, #32
 8008c5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c62:	0713      	lsls	r3, r2, #28
 8008c64:	bf44      	itt	mi
 8008c66:	232b      	movmi	r3, #43	@ 0x2b
 8008c68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c6c:	f89a 3000 	ldrb.w	r3, [sl]
 8008c70:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c72:	d015      	beq.n	8008ca0 <_vfiprintf_r+0x120>
 8008c74:	9a07      	ldr	r2, [sp, #28]
 8008c76:	4654      	mov	r4, sl
 8008c78:	2000      	movs	r0, #0
 8008c7a:	f04f 0c0a 	mov.w	ip, #10
 8008c7e:	4621      	mov	r1, r4
 8008c80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c84:	3b30      	subs	r3, #48	@ 0x30
 8008c86:	2b09      	cmp	r3, #9
 8008c88:	d94b      	bls.n	8008d22 <_vfiprintf_r+0x1a2>
 8008c8a:	b1b0      	cbz	r0, 8008cba <_vfiprintf_r+0x13a>
 8008c8c:	9207      	str	r2, [sp, #28]
 8008c8e:	e014      	b.n	8008cba <_vfiprintf_r+0x13a>
 8008c90:	eba0 0308 	sub.w	r3, r0, r8
 8008c94:	fa09 f303 	lsl.w	r3, r9, r3
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	9304      	str	r3, [sp, #16]
 8008c9c:	46a2      	mov	sl, r4
 8008c9e:	e7d2      	b.n	8008c46 <_vfiprintf_r+0xc6>
 8008ca0:	9b03      	ldr	r3, [sp, #12]
 8008ca2:	1d19      	adds	r1, r3, #4
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	9103      	str	r1, [sp, #12]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	bfbb      	ittet	lt
 8008cac:	425b      	neglt	r3, r3
 8008cae:	f042 0202 	orrlt.w	r2, r2, #2
 8008cb2:	9307      	strge	r3, [sp, #28]
 8008cb4:	9307      	strlt	r3, [sp, #28]
 8008cb6:	bfb8      	it	lt
 8008cb8:	9204      	strlt	r2, [sp, #16]
 8008cba:	7823      	ldrb	r3, [r4, #0]
 8008cbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8008cbe:	d10a      	bne.n	8008cd6 <_vfiprintf_r+0x156>
 8008cc0:	7863      	ldrb	r3, [r4, #1]
 8008cc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cc4:	d132      	bne.n	8008d2c <_vfiprintf_r+0x1ac>
 8008cc6:	9b03      	ldr	r3, [sp, #12]
 8008cc8:	1d1a      	adds	r2, r3, #4
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	9203      	str	r2, [sp, #12]
 8008cce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008cd2:	3402      	adds	r4, #2
 8008cd4:	9305      	str	r3, [sp, #20]
 8008cd6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008dac <_vfiprintf_r+0x22c>
 8008cda:	7821      	ldrb	r1, [r4, #0]
 8008cdc:	2203      	movs	r2, #3
 8008cde:	4650      	mov	r0, sl
 8008ce0:	f7f7 fa7e 	bl	80001e0 <memchr>
 8008ce4:	b138      	cbz	r0, 8008cf6 <_vfiprintf_r+0x176>
 8008ce6:	9b04      	ldr	r3, [sp, #16]
 8008ce8:	eba0 000a 	sub.w	r0, r0, sl
 8008cec:	2240      	movs	r2, #64	@ 0x40
 8008cee:	4082      	lsls	r2, r0
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	3401      	adds	r4, #1
 8008cf4:	9304      	str	r3, [sp, #16]
 8008cf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cfa:	4829      	ldr	r0, [pc, #164]	@ (8008da0 <_vfiprintf_r+0x220>)
 8008cfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d00:	2206      	movs	r2, #6
 8008d02:	f7f7 fa6d 	bl	80001e0 <memchr>
 8008d06:	2800      	cmp	r0, #0
 8008d08:	d03f      	beq.n	8008d8a <_vfiprintf_r+0x20a>
 8008d0a:	4b26      	ldr	r3, [pc, #152]	@ (8008da4 <_vfiprintf_r+0x224>)
 8008d0c:	bb1b      	cbnz	r3, 8008d56 <_vfiprintf_r+0x1d6>
 8008d0e:	9b03      	ldr	r3, [sp, #12]
 8008d10:	3307      	adds	r3, #7
 8008d12:	f023 0307 	bic.w	r3, r3, #7
 8008d16:	3308      	adds	r3, #8
 8008d18:	9303      	str	r3, [sp, #12]
 8008d1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d1c:	443b      	add	r3, r7
 8008d1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d20:	e76a      	b.n	8008bf8 <_vfiprintf_r+0x78>
 8008d22:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d26:	460c      	mov	r4, r1
 8008d28:	2001      	movs	r0, #1
 8008d2a:	e7a8      	b.n	8008c7e <_vfiprintf_r+0xfe>
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	3401      	adds	r4, #1
 8008d30:	9305      	str	r3, [sp, #20]
 8008d32:	4619      	mov	r1, r3
 8008d34:	f04f 0c0a 	mov.w	ip, #10
 8008d38:	4620      	mov	r0, r4
 8008d3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d3e:	3a30      	subs	r2, #48	@ 0x30
 8008d40:	2a09      	cmp	r2, #9
 8008d42:	d903      	bls.n	8008d4c <_vfiprintf_r+0x1cc>
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d0c6      	beq.n	8008cd6 <_vfiprintf_r+0x156>
 8008d48:	9105      	str	r1, [sp, #20]
 8008d4a:	e7c4      	b.n	8008cd6 <_vfiprintf_r+0x156>
 8008d4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d50:	4604      	mov	r4, r0
 8008d52:	2301      	movs	r3, #1
 8008d54:	e7f0      	b.n	8008d38 <_vfiprintf_r+0x1b8>
 8008d56:	ab03      	add	r3, sp, #12
 8008d58:	9300      	str	r3, [sp, #0]
 8008d5a:	462a      	mov	r2, r5
 8008d5c:	4b12      	ldr	r3, [pc, #72]	@ (8008da8 <_vfiprintf_r+0x228>)
 8008d5e:	a904      	add	r1, sp, #16
 8008d60:	4630      	mov	r0, r6
 8008d62:	f7fd fa2b 	bl	80061bc <_printf_float>
 8008d66:	4607      	mov	r7, r0
 8008d68:	1c78      	adds	r0, r7, #1
 8008d6a:	d1d6      	bne.n	8008d1a <_vfiprintf_r+0x19a>
 8008d6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d6e:	07d9      	lsls	r1, r3, #31
 8008d70:	d405      	bmi.n	8008d7e <_vfiprintf_r+0x1fe>
 8008d72:	89ab      	ldrh	r3, [r5, #12]
 8008d74:	059a      	lsls	r2, r3, #22
 8008d76:	d402      	bmi.n	8008d7e <_vfiprintf_r+0x1fe>
 8008d78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d7a:	f7fe f8a3 	bl	8006ec4 <__retarget_lock_release_recursive>
 8008d7e:	89ab      	ldrh	r3, [r5, #12]
 8008d80:	065b      	lsls	r3, r3, #25
 8008d82:	f53f af1f 	bmi.w	8008bc4 <_vfiprintf_r+0x44>
 8008d86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d88:	e71e      	b.n	8008bc8 <_vfiprintf_r+0x48>
 8008d8a:	ab03      	add	r3, sp, #12
 8008d8c:	9300      	str	r3, [sp, #0]
 8008d8e:	462a      	mov	r2, r5
 8008d90:	4b05      	ldr	r3, [pc, #20]	@ (8008da8 <_vfiprintf_r+0x228>)
 8008d92:	a904      	add	r1, sp, #16
 8008d94:	4630      	mov	r0, r6
 8008d96:	f7fd fca9 	bl	80066ec <_printf_i>
 8008d9a:	e7e4      	b.n	8008d66 <_vfiprintf_r+0x1e6>
 8008d9c:	08009146 	.word	0x08009146
 8008da0:	08009150 	.word	0x08009150
 8008da4:	080061bd 	.word	0x080061bd
 8008da8:	08008b5d 	.word	0x08008b5d
 8008dac:	0800914c 	.word	0x0800914c

08008db0 <_raise_r>:
 8008db0:	291f      	cmp	r1, #31
 8008db2:	b538      	push	{r3, r4, r5, lr}
 8008db4:	4605      	mov	r5, r0
 8008db6:	460c      	mov	r4, r1
 8008db8:	d904      	bls.n	8008dc4 <_raise_r+0x14>
 8008dba:	2316      	movs	r3, #22
 8008dbc:	6003      	str	r3, [r0, #0]
 8008dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc2:	bd38      	pop	{r3, r4, r5, pc}
 8008dc4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008dc6:	b112      	cbz	r2, 8008dce <_raise_r+0x1e>
 8008dc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008dcc:	b94b      	cbnz	r3, 8008de2 <_raise_r+0x32>
 8008dce:	4628      	mov	r0, r5
 8008dd0:	f000 f830 	bl	8008e34 <_getpid_r>
 8008dd4:	4622      	mov	r2, r4
 8008dd6:	4601      	mov	r1, r0
 8008dd8:	4628      	mov	r0, r5
 8008dda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dde:	f000 b817 	b.w	8008e10 <_kill_r>
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d00a      	beq.n	8008dfc <_raise_r+0x4c>
 8008de6:	1c59      	adds	r1, r3, #1
 8008de8:	d103      	bne.n	8008df2 <_raise_r+0x42>
 8008dea:	2316      	movs	r3, #22
 8008dec:	6003      	str	r3, [r0, #0]
 8008dee:	2001      	movs	r0, #1
 8008df0:	e7e7      	b.n	8008dc2 <_raise_r+0x12>
 8008df2:	2100      	movs	r1, #0
 8008df4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008df8:	4620      	mov	r0, r4
 8008dfa:	4798      	blx	r3
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	e7e0      	b.n	8008dc2 <_raise_r+0x12>

08008e00 <raise>:
 8008e00:	4b02      	ldr	r3, [pc, #8]	@ (8008e0c <raise+0xc>)
 8008e02:	4601      	mov	r1, r0
 8008e04:	6818      	ldr	r0, [r3, #0]
 8008e06:	f7ff bfd3 	b.w	8008db0 <_raise_r>
 8008e0a:	bf00      	nop
 8008e0c:	20000018 	.word	0x20000018

08008e10 <_kill_r>:
 8008e10:	b538      	push	{r3, r4, r5, lr}
 8008e12:	4d07      	ldr	r5, [pc, #28]	@ (8008e30 <_kill_r+0x20>)
 8008e14:	2300      	movs	r3, #0
 8008e16:	4604      	mov	r4, r0
 8008e18:	4608      	mov	r0, r1
 8008e1a:	4611      	mov	r1, r2
 8008e1c:	602b      	str	r3, [r5, #0]
 8008e1e:	f7f9 fa29 	bl	8002274 <_kill>
 8008e22:	1c43      	adds	r3, r0, #1
 8008e24:	d102      	bne.n	8008e2c <_kill_r+0x1c>
 8008e26:	682b      	ldr	r3, [r5, #0]
 8008e28:	b103      	cbz	r3, 8008e2c <_kill_r+0x1c>
 8008e2a:	6023      	str	r3, [r4, #0]
 8008e2c:	bd38      	pop	{r3, r4, r5, pc}
 8008e2e:	bf00      	nop
 8008e30:	20000880 	.word	0x20000880

08008e34 <_getpid_r>:
 8008e34:	f7f9 ba16 	b.w	8002264 <_getpid>

08008e38 <_init>:
 8008e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3a:	bf00      	nop
 8008e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e3e:	bc08      	pop	{r3}
 8008e40:	469e      	mov	lr, r3
 8008e42:	4770      	bx	lr

08008e44 <_fini>:
 8008e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e46:	bf00      	nop
 8008e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e4a:	bc08      	pop	{r3}
 8008e4c:	469e      	mov	lr, r3
 8008e4e:	4770      	bx	lr
