# Verilog
This is my code for my verilog assignments from my Digital Logic Course in 2nd year engineering science

This was meant to be run using Quartus 15, on the DE1-SOC boards
