0.6
2017.2
Jun 15 2017
18:52:51
C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/AESL_automem_k.v,1578227072,systemVerilog,,,,AESL_automem_k,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/AESL_automem_wdw.v,1578227072,systemVerilog,,,,AESL_automem_wdw,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/convolution.autotb.v,1578227072,systemVerilog,,,,apatb_convolution_top,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/convolution.v,1578223697,systemVerilog,,,,convolution,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/convolution_mul_3bkb.v,1578223698,systemVerilog,,,,convolution_mul_3bkb;convolution_mul_3bkb_MulnS_0,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
