module tb;
  reg [7:0] x;
  wire [2:0] y;

  encoder8x3_task uut (
    .x(x),
    .y(y)
  );

  initial begin
    $dumpfile("encoder8X3_task.vcd");
    $dumpvars(0, tb);
    
    $display(" x        |  y");
    $monitor("%b  |  %b", x, y);
    x = 8'b00000001; #10;
    x = 8'b00000010; #10;
    x = 8'b00000100; #10;
    x = 8'b00001000; #10;
    x = 8'b00010000; #10;
    x = 8'b00100000; #10;
    x = 8'b01000000; #10;
    x = 8'b10000000; #10;
    $finish;
  end
endmodule
