#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ee20d991f0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
L_000001ee20daa6b0 .functor BUFZ 1, v000001ee20d730a0_0, C4<0>, C4<0>, C4<0>;
v000001ee20dab1f0_0 .net "clk", 0 0, v000001ee20d73770_0;  1 drivers
RS_000001ee20dae078 .resolv tri1, L_000001ee20daa6b0;
v000001ee20ced5b0_0 .net8 "connect", 0 0, RS_000001ee20dae078;  1 drivers, strength-aware
v000001ee20ced650_0 .net "out", 7 0, L_000001ee20daa800;  1 drivers
v000001ee20d730a0_0 .var "stream", 0 0;
S_000001ee20ced420 .scope module, "cock" "clock" 2 7, 2 27 0, S_000001ee20d991f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
v000001ee20d73770_0 .var "out", 0 0;
S_000001ee20daae30 .scope module, "sit" "shifter" 2 10, 3 1 0, S_000001ee20d991f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stream";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "latch";
    .port_info 3 /OUTPUT 8 "out";
P_000001ee20d963c0 .param/l "MSB" 0 3 1, +C4<00000000000000000000000000001000>;
L_000001ee20daa800 .functor BUFZ 8, v000001ee20d98820_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ee20d73550_0 .net "clk", 0 0, v000001ee20d73770_0;  alias, 1 drivers
L_000001ee20dfb028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ee20cebcc0_0 .net "latch", 0 0, L_000001ee20dfb028;  1 drivers
v000001ee20d98820_0 .var "mem", 7 0;
v000001ee20ceb650_0 .net "out", 7 0, L_000001ee20daa800;  alias, 1 drivers
v000001ee20dab150_0 .net8 "stream", 0 0, RS_000001ee20dae078;  alias, 1 drivers, strength-aware
S_000001ee20daafc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 6, 3 6 0, S_000001ee20daae30;
 .timescale -9 -12;
P_000001ee20d96b00 .param/l "i" 0 3 6, +C4<00>;
E_000001ee20d96640 .event posedge, v000001ee20d73770_0;
S_000001ee20d72d80 .scope generate, "genblk1[1]" "genblk1[1]" 3 6, 3 6 0, S_000001ee20daae30;
 .timescale -9 -12;
P_000001ee20d96280 .param/l "i" 0 3 6, +C4<01>;
S_000001ee20d72f10 .scope generate, "genblk1[2]" "genblk1[2]" 3 6, 3 6 0, S_000001ee20daae30;
 .timescale -9 -12;
P_000001ee20d96f00 .param/l "i" 0 3 6, +C4<010>;
S_000001ee20ceb810 .scope generate, "genblk1[3]" "genblk1[3]" 3 6, 3 6 0, S_000001ee20daae30;
 .timescale -9 -12;
P_000001ee20d96300 .param/l "i" 0 3 6, +C4<011>;
S_000001ee20ceb9a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 6, 3 6 0, S_000001ee20daae30;
 .timescale -9 -12;
P_000001ee20d96440 .param/l "i" 0 3 6, +C4<0100>;
S_000001ee20cebb30 .scope generate, "genblk1[5]" "genblk1[5]" 3 6, 3 6 0, S_000001ee20daae30;
 .timescale -9 -12;
P_000001ee20d96980 .param/l "i" 0 3 6, +C4<0101>;
S_000001ee20da4710 .scope generate, "genblk1[6]" "genblk1[6]" 3 6, 3 6 0, S_000001ee20daae30;
 .timescale -9 -12;
P_000001ee20d969c0 .param/l "i" 0 3 6, +C4<0110>;
S_000001ee20ced290 .scope module, "topModule" "topModule" 4 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "receiveData";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "transmitData";
o000001ee20dae198 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee20d73140_0 .net "clk", 0 0, o000001ee20dae198;  0 drivers
o000001ee20dae1c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee20da48a0_0 .net "receiveData", 0 0, o000001ee20dae1c8;  0 drivers
o000001ee20dae1f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee20da4940_0 .net "transmitData", 0 0, o000001ee20dae1f8;  0 drivers
    .scope S_000001ee20ced420;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee20d73770_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001ee20ced420;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v000001ee20d73770_0;
    %nor/r;
    %store/vec4 v000001ee20d73770_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ee20daafc0;
T_2 ;
    %wait E_000001ee20d96640;
    %load/vec4 v000001ee20cebcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001ee20d98820_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ee20d98820_0, 4, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ee20d72d80;
T_3 ;
    %wait E_000001ee20d96640;
    %load/vec4 v000001ee20cebcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001ee20d98820_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ee20d98820_0, 4, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ee20d72f10;
T_4 ;
    %wait E_000001ee20d96640;
    %load/vec4 v000001ee20cebcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ee20d98820_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ee20d98820_0, 4, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ee20ceb810;
T_5 ;
    %wait E_000001ee20d96640;
    %load/vec4 v000001ee20cebcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ee20d98820_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ee20d98820_0, 4, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ee20ceb9a0;
T_6 ;
    %wait E_000001ee20d96640;
    %load/vec4 v000001ee20cebcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001ee20d98820_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ee20d98820_0, 4, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ee20cebb30;
T_7 ;
    %wait E_000001ee20d96640;
    %load/vec4 v000001ee20cebcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ee20d98820_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ee20d98820_0, 4, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ee20da4710;
T_8 ;
    %wait E_000001ee20d96640;
    %load/vec4 v000001ee20cebcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001ee20d98820_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ee20d98820_0, 4, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ee20daae30;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ee20d98820_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_000001ee20daae30;
T_10 ;
    %wait E_000001ee20d96640;
    %load/vec4 v000001ee20cebcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001ee20dab150_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ee20d98820_0, 4, 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ee20d991f0;
T_11 ;
    %vpi_call 2 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001ee20d991f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee20d730a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee20d730a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee20d730a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee20d730a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee20d730a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee20d730a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee20d730a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee20d730a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee20d730a0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 23 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./shift.v";
    "./topModule.v";
