--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

Design file:              telescope.ncd
Physical constraint file: telescope.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2 (PRODUCTION 1.07 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 366 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.776ns.
--------------------------------------------------------------------------------

Paths for end point qh1/ddr_16_1/ddrQ_0 (SLICE_X81Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/ddr_16_1/make_path[0].slowInstance.iddr_x (FF)
  Destination:          qh1/ddr_16_1/ddrQ_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.180ns (Levels of Logic = 0)
  Clock Path Skew:      -0.173ns (0.574 - 0.747)
  Source Clock:         qh1/adcClk falling at 5.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: qh1/ddr_16_1/make_path[0].slowInstance.iddr_x to qh1/ddr_16_1/ddrQ_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y52.Q2      Tickq                 0.435   qh1/n0060<1>
                                                       qh1/ddr_16_1/make_path[0].slowInstance.iddr_x
    SLICE_X81Y86.AX      net (fanout=1)        1.723   qh1/ddr_16_1/pddrQ<0>
    SLICE_X81Y86.CLK     Tdick                 0.022   qh1/ddr_16_1/ddrQ_6
                                                       qh1/ddr_16_1/ddrQ_0
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.457ns logic, 1.723ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_3 (SLICE_X69Y86.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/ddr_16_1/make_path[1].slowInstance.iddr_x (FF)
  Destination:          qh1/waverSlow/dataDecim_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 0)
  Clock Path Skew:      -0.120ns (0.625 - 0.745)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: qh1/ddr_16_1/make_path[1].slowInstance.iddr_x to qh1/waverSlow/dataDecim_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y94.Q1      Tickq                 0.435   qh1/n0060<3>
                                                       qh1/ddr_16_1/make_path[1].slowInstance.iddr_x
    SLICE_X69Y86.DX      net (fanout=4)        1.626   qh1/n0060<3>
    SLICE_X69Y86.CLK     Tdick                 0.015   qh1/waverSlow/dataDecim<3>
                                                       qh1/waverSlow/dataDecim_3
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (0.450ns logic, 1.626ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_1 (SLICE_X69Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/ddr_16_1/make_path[0].slowInstance.iddr_x (FF)
  Destination:          qh1/waverSlow/dataDecim_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.625 - 0.747)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: qh1/ddr_16_1/make_path[0].slowInstance.iddr_x to qh1/waverSlow/dataDecim_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y52.Q1      Tickq                 0.435   qh1/n0060<1>
                                                       qh1/ddr_16_1/make_path[0].slowInstance.iddr_x
    SLICE_X69Y86.BX      net (fanout=4)        1.592   qh1/n0060<1>
    SLICE_X69Y86.CLK     Tdick                 0.027   qh1/waverSlow/dataDecim<3>
                                                       qh1/waverSlow/dataDecim_1
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (0.462ns logic, 1.592ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y34.ADDRARDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/ctWrCirc_8 (FF)
  Destination:          qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.412 - 0.339)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: qh1/waverSlow/ctWrCirc_8 to qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y86.AQ            Tcko                  0.100   qh1/waverSlow/ctWrCirc<9>
                                                             qh1/waverSlow/ctWrCirc_8
    RAMB18_X3Y34.ADDRARDADDR12 net (fanout=4)        0.218   qh1/waverSlow/ctWrCirc<8>
    RAMB18_X3Y34.RDCLK         Trckc_ADDRA (-Th)     0.183   qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                             qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.135ns (-0.083ns logic, 0.218ns route)
                                                             (-61.5% logic, 161.5% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y34.ADDRBWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/ctRdCirc_2 (FF)
  Destination:          qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.409 - 0.340)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: qh1/waverSlow/ctRdCirc_2 to qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X58Y87.CQ           Tcko                  0.118   qh1/waverSlow/ctRdCirc<3>
                                                            qh1/waverSlow/ctRdCirc_2
    RAMB18_X3Y34.ADDRBWRADDR6 net (fanout=2)        0.200   qh1/waverSlow/ctRdCirc<2>
    RAMB18_X3Y34.WRCLK        Trckc_ADDRB (-Th)     0.183   qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                            qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.135ns (-0.065ns logic, 0.200ns route)
                                                            (-48.1% logic, 148.1% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y34.ADDRBWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/ctRdCirc_3 (FF)
  Destination:          qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.409 - 0.340)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: qh1/waverSlow/ctRdCirc_3 to qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X58Y87.DQ           Tcko                  0.118   qh1/waverSlow/ctRdCirc<3>
                                                            qh1/waverSlow/ctRdCirc_3
    RAMB18_X3Y34.ADDRBWRADDR7 net (fanout=2)        0.200   qh1/waverSlow/ctRdCirc<3>
    RAMB18_X3Y34.WRCLK        Trckc_ADDRB (-Th)     0.183   qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                            qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.135ns (-0.065ns logic, 0.200ns route)
                                                            (-48.1% logic, 148.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: qh1/ddr_16_1/bufferR/I
  Logical resource: qh1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y4.I
  Clock network: qh1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y16.CLKARDCLKU
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 367 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.889ns.
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_7 (SLICE_X92Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/ddr_16_1/make_path[3].slowInstance.iddr_x (FF)
  Destination:          q2/waverSlow/dataDecim_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.702ns (Levels of Logic = 1)
  Clock Path Skew:      -0.180ns (0.565 - 0.745)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q2/ddr_16_1/make_path[3].slowInstance.iddr_x to q2/waverSlow/dataDecim_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y106.Q1     Tickq                 0.435   q2/n0060<7>
                                                       q2/ddr_16_1/make_path[3].slowInstance.iddr_x
    SLICE_X92Y118.D1     net (fanout=4)        1.309   q2/n0060<7>
    SLICE_X92Y118.CLK    Tas                  -0.042   q2/waverSlow/dataDecim<3>
                                                       q2/n0060<7>_rt
                                                       q2/waverSlow/dataDecim_7
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (0.393ns logic, 1.309ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_3 (SLICE_X92Y118.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/ddr_16_1/make_path[1].slowInstance.iddr_x (FF)
  Destination:          q2/waverSlow/dataDecim_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.620ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (0.565 - 0.744)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q2/ddr_16_1/make_path[1].slowInstance.iddr_x to q2/waverSlow/dataDecim_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y108.Q1     Tickq                 0.435   q2/n0060<3>
                                                       q2/ddr_16_1/make_path[1].slowInstance.iddr_x
    SLICE_X92Y118.DX     net (fanout=4)        1.188   q2/n0060<3>
    SLICE_X92Y118.CLK    Tdick                -0.003   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/dataDecim_3
    -------------------------------------------------  ---------------------------
    Total                                      1.620ns (0.432ns logic, 1.188ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_1 (SLICE_X92Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/ddr_16_1/make_path[0].slowInstance.iddr_x (FF)
  Destination:          q2/waverSlow/dataDecim_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.565 - 0.747)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q2/ddr_16_1/make_path[0].slowInstance.iddr_x to q2/waverSlow/dataDecim_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q1     Tickq                 0.435   q2/n0060<1>
                                                       q2/ddr_16_1/make_path[0].slowInstance.iddr_x
    SLICE_X92Y118.BX     net (fanout=4)        1.127   q2/n0060<1>
    SLICE_X92Y118.CLK    Tdick                 0.007   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/dataDecim_1
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.442ns logic, 1.127ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y47.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctRdCirc_4 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.366 - 0.298)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q2/waverSlow/ctRdCirc_4 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X97Y118.AQ          Tcko                  0.100   q2/waverSlow/ctRdCirc<7>
                                                            q2/waverSlow/ctRdCirc_4
    RAMB18_X6Y47.ADDRBWRADDR8 net (fanout=2)        0.199   q2/waverSlow/ctRdCirc<4>
    RAMB18_X6Y47.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                            q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.116ns (-0.083ns logic, 0.199ns route)
                                                            (-71.6% logic, 171.6% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y47.ADDRARDADDR4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctWrCirc_0 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.364 - 0.297)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q2/waverSlow/ctWrCirc_0 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X99Y119.AQ          Tcko                  0.100   q2/waverSlow/ctWrCirc<3>
                                                            q2/waverSlow/ctWrCirc_0
    RAMB18_X6Y47.ADDRARDADDR4 net (fanout=3)        0.204   q2/waverSlow/ctWrCirc<0>
    RAMB18_X6Y47.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                            q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.121ns (-0.083ns logic, 0.204ns route)
                                                            (-68.6% logic, 168.6% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X6Y22.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/adWrFifo_7 (FF)
  Destination:          q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.368 - 0.302)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q2/waverSlow/adWrFifo_7 to q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X96Y112.DQ            Tcko                  0.100   q2/waverSlow/adWrFifo<7>
                                                              q2/waverSlow/adWrFifo_7
    RAMB36_X6Y22.ADDRARDADDRL10 net (fanout=6)        0.213   q2/waverSlow/adWrFifo<7>
    RAMB36_X6Y22.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                              q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.130ns (-0.083ns logic, 0.213ns route)
                                                              (-63.8% logic, 163.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: q2/ddr_16_1/bufferR/I
  Logical resource: q2/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y11.I
  Clock network: q2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y47.CLKARDCLK
  Clock network: q2/adcClk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X6Y47.CLKBWRCLK
  Clock network: q2/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 366 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.686ns.
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_9 (SLICE_X84Y113.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/ddr_16_1/make_path[4].slowInstance.iddr_x (FF)
  Destination:          q3/waverSlow/dataDecim_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 0)
  Clock Path Skew:      -0.170ns (0.574 - 0.744)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q3/ddr_16_1/make_path[4].slowInstance.iddr_x to q3/waverSlow/dataDecim_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y142.Q1     Tickq                 0.435   q3/ddrOut_i<9>
                                                       q3/ddr_16_1/make_path[4].slowInstance.iddr_x
    SLICE_X84Y113.BX     net (fanout=4)        1.676   q3/ddrOut_i<9>
    SLICE_X84Y113.CLK    Tdick                 0.027   q3/waverSlow/dataDecim<11>
                                                       q3/waverSlow/dataDecim_9
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.462ns logic, 1.676ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_5 (SLICE_X82Y112.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/ddr_16_1/make_path[2].slowInstance.iddr_x (FF)
  Destination:          q3/waverSlow/dataDecim_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns (0.574 - 0.741)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q3/ddr_16_1/make_path[2].slowInstance.iddr_x to q3/waverSlow/dataDecim_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y136.Q1     Tickq                 0.435   q3/ddrOut_i<5>
                                                       q3/ddr_16_1/make_path[2].slowInstance.iddr_x
    SLICE_X82Y112.BX     net (fanout=4)        1.623   q3/ddrOut_i<5>
    SLICE_X82Y112.CLK    Tdick                 0.007   q3/waverSlow/dataDecim<7>
                                                       q3/waverSlow/dataDecim_5
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.442ns logic, 1.623ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_7 (SLICE_X82Y112.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/ddr_16_1/make_path[3].slowInstance.iddr_x (FF)
  Destination:          q3/waverSlow/dataDecim_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 0)
  Clock Path Skew:      -0.171ns (0.574 - 0.745)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q3/ddr_16_1/make_path[3].slowInstance.iddr_x to q3/waverSlow/dataDecim_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y144.Q1     Tickq                 0.435   q3/ddrOut_i<7>
                                                       q3/ddr_16_1/make_path[3].slowInstance.iddr_x
    SLICE_X82Y112.DX     net (fanout=4)        1.607   q3/ddrOut_i<7>
    SLICE_X82Y112.CLK    Tdick                -0.003   q3/waverSlow/dataDecim<7>
                                                       q3/waverSlow/dataDecim_7
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (0.432ns logic, 1.607ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X5Y45.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/ddr_16_1/ddrQ_6 (FF)
  Destination:          q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.661 - 0.561)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: q3/ddr_16_1/ddrQ_6 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X92Y122.DQ       Tcko                  0.206   q3/ddr_16_1/ddrQ_6
                                                         q3/ddr_16_1/ddrQ_6
    RAMB18_X5Y45.DIADI6    net (fanout=4)        0.453   q3/ddr_16_1/ddrQ_6
    RAMB18_X5Y45.CLKARDCLK Trckd_DIA   (-Th)     0.527   q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                         q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.132ns (-0.321ns logic, 0.453ns route)
                                                         (-243.2% logic, 343.2% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X5Y45.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/ddr_16_1/ddrQ_4 (FF)
  Destination:          q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.372 - 0.295)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q3/ddr_16_1/ddrQ_4 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X92Y122.CQ       Tcko                  0.118   q3/ddr_16_1/ddrQ_6
                                                         q3/ddr_16_1/ddrQ_4
    RAMB18_X5Y45.DIADI4    net (fanout=4)        0.311   q3/ddr_16_1/ddrQ_4
    RAMB18_X5Y45.CLKARDCLK Trckd_DIA   (-Th)     0.296   q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                         q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.133ns (-0.178ns logic, 0.311ns route)
                                                         (-133.8% logic, 233.8% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X5Y45.ADDRBWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctRdCirc_3 (FF)
  Destination:          q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.375 - 0.308)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q3/waverSlow/ctRdCirc_3 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X86Y111.DQ          Tcko                  0.118   q3/waverSlow/ctRdCirc<3>
                                                            q3/waverSlow/ctRdCirc_3
    RAMB18_X5Y45.ADDRBWRADDR7 net (fanout=2)        0.202   q3/waverSlow/ctRdCirc<3>
    RAMB18_X5Y45.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                            q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.137ns (-0.065ns logic, 0.202ns route)
                                                            (-47.4% logic, 147.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: q3/ddr_16_1/bufferR/I
  Logical resource: q3/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y10.I
  Clock network: q3/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y20.CLKARDCLKL
  Clock network: q3/adcClk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y20.CLKARDCLKU
  Clock network: q3/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1309 paths analyzed, 356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/mw/shiftReg_28 (SLICE_X40Y120.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.r_lmk/mw/mwCs_FSM_FFd1 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_28 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.036ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.550 - 0.650)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.r_lmk/mw/mwCs_FSM_FFd1 to make_tel_a.r_lmk/mw/shiftReg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y139.AQ     Tcko                  0.259   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
                                                       make_tel_a.r_lmk/mw/mwCs_FSM_FFd1
    SLICE_X21Y140.D2     net (fanout=12)       0.777   make_tel_a.r_lmk/mw/mwCs_FSM_FFd1
    SLICE_X21Y140.D      Tilo                  0.043   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011
    SLICE_X40Y120.A1     net (fanout=34)       1.978   make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101
    SLICE_X40Y120.CLK    Tas                  -0.021   make_tel_a.r_lmk/mw/shiftReg<29>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT211
                                                       make_tel_a.r_lmk/mw/shiftReg_28
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (0.281ns logic, 2.755ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.r_lmk/mw/mwCs_FSM_FFd3 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_28 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.550 - 0.650)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.r_lmk/mw/mwCs_FSM_FFd3 to make_tel_a.r_lmk/mw/shiftReg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y139.BQ     Tcko                  0.259   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
                                                       make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
    SLICE_X21Y140.D1     net (fanout=13)       0.586   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
    SLICE_X21Y140.D      Tilo                  0.043   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011
    SLICE_X40Y120.A1     net (fanout=34)       1.978   make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101
    SLICE_X40Y120.CLK    Tas                  -0.021   make_tel_a.r_lmk/mw/shiftReg<29>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT211
                                                       make_tel_a.r_lmk/mw/shiftReg_28
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (0.281ns logic, 2.564ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.r_lmk/mw/mwCs_FSM_FFd2 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_28 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.550 - 0.650)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.r_lmk/mw/mwCs_FSM_FFd2 to make_tel_a.r_lmk/mw/shiftReg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y139.AMUX   Tshcko                0.316   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
                                                       make_tel_a.r_lmk/mw/mwCs_FSM_FFd2
    SLICE_X21Y140.D4     net (fanout=7)        0.441   make_tel_a.r_lmk/mw/mwCs_FSM_FFd2
    SLICE_X21Y140.D      Tilo                  0.043   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011
    SLICE_X40Y120.A1     net (fanout=34)       1.978   make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101
    SLICE_X40Y120.CLK    Tas                  -0.021   make_tel_a.r_lmk/mw/shiftReg<29>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT211
                                                       make_tel_a.r_lmk/mw/shiftReg_28
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.338ns logic, 2.419ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/mw/shiftReg_25 (SLICE_X43Y119.C3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.r_lmk/mw/mwCs_FSM_FFd1 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_25 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.031ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.550 - 0.650)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.r_lmk/mw/mwCs_FSM_FFd1 to make_tel_a.r_lmk/mw/shiftReg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y139.AQ     Tcko                  0.259   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
                                                       make_tel_a.r_lmk/mw/mwCs_FSM_FFd1
    SLICE_X21Y140.D2     net (fanout=12)       0.777   make_tel_a.r_lmk/mw/mwCs_FSM_FFd1
    SLICE_X21Y140.D      Tilo                  0.043   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011
    SLICE_X43Y119.C3     net (fanout=34)       1.943   make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101
    SLICE_X43Y119.CLK    Tas                   0.009   make_tel_a.r_lmk/mw/shiftReg<25>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT181
                                                       make_tel_a.r_lmk/mw/shiftReg_25
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.311ns logic, 2.720ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.r_lmk/mw/mwCs_FSM_FFd3 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_25 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.840ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.550 - 0.650)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.r_lmk/mw/mwCs_FSM_FFd3 to make_tel_a.r_lmk/mw/shiftReg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y139.BQ     Tcko                  0.259   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
                                                       make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
    SLICE_X21Y140.D1     net (fanout=13)       0.586   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
    SLICE_X21Y140.D      Tilo                  0.043   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011
    SLICE_X43Y119.C3     net (fanout=34)       1.943   make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101
    SLICE_X43Y119.CLK    Tas                   0.009   make_tel_a.r_lmk/mw/shiftReg<25>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT181
                                                       make_tel_a.r_lmk/mw/shiftReg_25
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.311ns logic, 2.529ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.r_lmk/mw/mwCs_FSM_FFd2 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_25 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.550 - 0.650)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.r_lmk/mw/mwCs_FSM_FFd2 to make_tel_a.r_lmk/mw/shiftReg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y139.AMUX   Tshcko                0.316   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
                                                       make_tel_a.r_lmk/mw/mwCs_FSM_FFd2
    SLICE_X21Y140.D4     net (fanout=7)        0.441   make_tel_a.r_lmk/mw/mwCs_FSM_FFd2
    SLICE_X21Y140.D      Tilo                  0.043   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011
    SLICE_X43Y119.C3     net (fanout=34)       1.943   make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101
    SLICE_X43Y119.CLK    Tas                   0.009   make_tel_a.r_lmk/mw/shiftReg<25>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT181
                                                       make_tel_a.r_lmk/mw/shiftReg_25
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (0.368ns logic, 2.384ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/mw/shiftReg_26 (SLICE_X42Y119.A2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.r_lmk/mw/mwCs_FSM_FFd1 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.550 - 0.650)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.r_lmk/mw/mwCs_FSM_FFd1 to make_tel_a.r_lmk/mw/shiftReg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y139.AQ     Tcko                  0.259   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
                                                       make_tel_a.r_lmk/mw/mwCs_FSM_FFd1
    SLICE_X21Y140.D2     net (fanout=12)       0.777   make_tel_a.r_lmk/mw/mwCs_FSM_FFd1
    SLICE_X21Y140.D      Tilo                  0.043   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011
    SLICE_X42Y119.A2     net (fanout=34)       1.952   make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101
    SLICE_X42Y119.CLK    Tas                  -0.021   make_tel_a.r_lmk/mw/shiftReg<27>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT191
                                                       make_tel_a.r_lmk/mw/shiftReg_26
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.281ns logic, 2.729ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.r_lmk/mw/mwCs_FSM_FFd3 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.819ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.550 - 0.650)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.r_lmk/mw/mwCs_FSM_FFd3 to make_tel_a.r_lmk/mw/shiftReg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y139.BQ     Tcko                  0.259   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
                                                       make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
    SLICE_X21Y140.D1     net (fanout=13)       0.586   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
    SLICE_X21Y140.D      Tilo                  0.043   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011
    SLICE_X42Y119.A2     net (fanout=34)       1.952   make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101
    SLICE_X42Y119.CLK    Tas                  -0.021   make_tel_a.r_lmk/mw/shiftReg<27>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT191
                                                       make_tel_a.r_lmk/mw/shiftReg_26
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.281ns logic, 2.538ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.r_lmk/mw/mwCs_FSM_FFd2 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.550 - 0.650)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.r_lmk/mw/mwCs_FSM_FFd2 to make_tel_a.r_lmk/mw/shiftReg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y139.AMUX   Tshcko                0.316   make_tel_a.r_lmk/mw/mwCs_FSM_FFd3
                                                       make_tel_a.r_lmk/mw/mwCs_FSM_FFd2
    SLICE_X21Y140.D4     net (fanout=7)        0.441   make_tel_a.r_lmk/mw/mwCs_FSM_FFd2
    SLICE_X21Y140.D      Tilo                  0.043   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011
    SLICE_X42Y119.A2     net (fanout=34)       1.952   make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101
    SLICE_X42Y119.CLK    Tas                  -0.021   make_tel_a.r_lmk/mw/shiftReg<27>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT191
                                                       make_tel_a.r_lmk/mw/shiftReg_26
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.338ns logic, 2.393ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/mw/shiftReg_26 (SLICE_X42Y119.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_tel_a.r_lmk/mw/shiftReg_25 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_tel_a.r_lmk/mw/shiftReg_25 to make_tel_a.r_lmk/mw/shiftReg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y119.CQ     Tcko                  0.100   make_tel_a.r_lmk/mw/shiftReg<25>
                                                       make_tel_a.r_lmk/mw/shiftReg_25
    SLICE_X42Y119.A6     net (fanout=1)        0.056   make_tel_a.r_lmk/mw/shiftReg<25>
    SLICE_X42Y119.CLK    Tah         (-Th)     0.059   make_tel_a.r_lmk/mw/shiftReg<27>
                                                       make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT191
                                                       make_tel_a.r_lmk/mw/shiftReg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.097ns (0.041ns logic, 0.056ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/mw/ctbits/carry (SLICE_X20Y139.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_tel_a.r_lmk/mw/ctbits/compte_3 (FF)
  Destination:          make_tel_a.r_lmk/mw/ctbits/carry (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_tel_a.r_lmk/mw/ctbits/compte_3 to make_tel_a.r_lmk/mw/ctbits/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y139.CQ     Tcko                  0.100   make_tel_a.r_lmk/mw/ctbits/compte<4>
                                                       make_tel_a.r_lmk/mw/ctbits/compte_3
    SLICE_X20Y139.B6     net (fanout=3)        0.074   make_tel_a.r_lmk/mw/ctbits/compte<3>
    SLICE_X20Y139.CLK    Tah         (-Th)     0.059   make_tel_a.r_lmk/mw/ctbits/carry
                                                       make_tel_a.r_lmk/mw/ctbits/GND_655_o_GND_655_o_equal_6_o1
                                                       make_tel_a.r_lmk/mw/ctbits/carry
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.041ns logic, 0.074ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/ct_mots/carry (SLICE_X18Y140.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_tel_a.r_lmk/ct_mots/compte_2 (FF)
  Destination:          make_tel_a.r_lmk/ct_mots/carry (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_tel_a.r_lmk/ct_mots/compte_2 to make_tel_a.r_lmk/ct_mots/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y140.AQ     Tcko                  0.100   make_tel_a.r_lmk/ct_mots/compte<3>
                                                       make_tel_a.r_lmk/ct_mots/compte_2
    SLICE_X18Y140.A5     net (fanout=2)        0.090   make_tel_a.r_lmk/ct_mots/compte<2>
    SLICE_X18Y140.CLK    Tah         (-Th)     0.059   make_tel_a.r_lmk/ct_mots/carry
                                                       make_tel_a.r_lmk/ct_mots/GND_657_o_GND_657_o_equal_6_o1
                                                       make_tel_a.r_lmk/ct_mots/carry
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: clk_25_buf/I0
  Logical resource: clk_25_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk_25M_local
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.225ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  

--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: fLink/idel_ctrl_MapLib_replicate1/REFCLK
  Logical resource: fLink/idel_ctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X0Y1.REFCLK
  Clock network: fLink/clk200MHz
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: fLink/idel_ctrl_MapLib_replicate5/REFCLK
  Logical resource: fLink/idel_ctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X1Y0.REFCLK
  Clock network: fLink/clk200MHz
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: fLink/idel_ctrl_MapLib_replicate6/REFCLK
  Logical resource: fLink/idel_ctrl_MapLib_replicate6/REFCLK
  Location pin: IDELAYCTRL_X1Y1.REFCLK
  Clock network: fLink/clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5275 paths analyzed, 739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.564ns.
--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_L/deser_inst/CONTA_0 (SLICE_X4Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_L/deser_inst/CONTA_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (3.115 - 3.319)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fLink/SR_sig to fLink/DESER_GEN.deser_L/deser_inst/CONTA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.AQ      Tcko                  0.259   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X4Y68.SR       net (fanout=63)       5.948   fLink/SR_sig
    SLICE_X4Y68.CLK      Trck                  0.212   fLink/DESER_GEN.deser_L/deser_inst/CONTA<4>
                                                       fLink/DESER_GEN.deser_L/deser_inst/CONTA_0
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (0.471ns logic, 5.948ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_L/deser_inst/CONTA_2 (SLICE_X4Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_L/deser_inst/CONTA_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (3.115 - 3.319)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fLink/SR_sig to fLink/DESER_GEN.deser_L/deser_inst/CONTA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.AQ      Tcko                  0.259   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X4Y68.SR       net (fanout=63)       5.948   fLink/SR_sig
    SLICE_X4Y68.CLK      Trck                  0.212   fLink/DESER_GEN.deser_L/deser_inst/CONTA<4>
                                                       fLink/DESER_GEN.deser_L/deser_inst/CONTA_2
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (0.471ns logic, 5.948ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_L/deser_inst/CONTA_1 (SLICE_X4Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_L/deser_inst/CONTA_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (3.115 - 3.319)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fLink/SR_sig to fLink/DESER_GEN.deser_L/deser_inst/CONTA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.AQ      Tcko                  0.259   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X4Y68.SR       net (fanout=63)       5.948   fLink/SR_sig
    SLICE_X4Y68.CLK      Trck                  0.212   fLink/DESER_GEN.deser_L/deser_inst/CONTA<4>
                                                       fLink/DESER_GEN.deser_L/deser_inst/CONTA_1
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (0.471ns logic, 5.948ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2 (OLOGIC_X0Y74.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/MSB_0 (FF)
  Destination:          fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.309ns (1.744 - 1.435)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fLink/MSB_0 to fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y62.AQ       Tcko                  0.118   fLink/MSB<3>
                                                       fLink/MSB_0
    OLOGIC_X0Y74.D1      net (fanout=2)        0.382   fLink/MSB<0>
    OLOGIC_X0Y74.CLKDIV  Tosckd_D    (-Th)     0.021   fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2
                                                       fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.097ns logic, 0.382ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_L/deser_inst/cp2_0 (SLICE_X8Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_L/deser_inst/cp2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.295ns (1.694 - 1.399)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fLink/SR_sig to fLink/DESER_GEN.deser_L/deser_inst/cp2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.AQ      Tcko                  0.118   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X8Y58.A6       net (fanout=63)       0.412   fLink/SR_sig
    SLICE_X8Y58.CLK      Tah         (-Th)     0.059   fLink/DESER_GEN.deser_L/deser_inst/cp2<1>
                                                       fLink/DESER_GEN.deser_L/deser_inst/cp2_0_rstpot
                                                       fLink/DESER_GEN.deser_L/deser_inst/cp2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.059ns logic, 0.412ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd1 (SLICE_X7Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.318ns (1.717 - 1.399)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fLink/SR_sig to fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.AQ      Tcko                  0.118   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X7Y67.SR       net (fanout=63)       0.312   fLink/SR_sig
    SLICE_X7Y67.CLK      Tremck      (-Th)    -0.069   fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd2
                                                       fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.187ns logic, 0.312ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------
Slack: 18.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C
  Location pin: IDELAY_X0Y52.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------
Slack: 18.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Location pin: IDELAY_X0Y92.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------
Slack: 18.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C
  Location pin: IDELAY_X0Y84.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 798 paths analyzed, 696 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.216ns.
--------------------------------------------------------------------------------

Paths for end point fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X12Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_1 (FF)
  Destination:          fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.322 - 1.282)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.098ns

  Clock Uncertainty:          0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.031ns
    Phase Error (PE):           0.058ns

  Maximum Data Path at Slow Process Corner: reset_1 to fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y108.DMUX   Tshcko                0.286   reset
                                                       reset_1
    SLICE_X43Y81.D6      net (fanout=1)        1.312   reset_1
    SLICE_X43Y81.D       Tilo                  0.043   fLink/reset_eff2
                                                       fLink/reset_eff21
    SLICE_X12Y57.SR      net (fanout=13)       1.330   fLink/reset_eff2
    SLICE_X12Y57.CLK     Trck                  0.187   fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.516ns logic, 2.642ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/sync_50 (SLICE_X41Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          fLink/sync_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.092ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (1.259 - 1.282)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.098ns

  Clock Uncertainty:          0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.031ns
    Phase Error (PE):           0.058ns

  Maximum Data Path at Slow Process Corner: reset to fLink/sync_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y108.DQ     Tcko                  0.223   reset
                                                       reset
    SLICE_X41Y75.A1      net (fanout=1073)     2.176   reset
    SLICE_X41Y75.AMUX    Tilo                  0.142   fLink/sync_50
                                                       fLink/_n0098_inv1
    SLICE_X41Y75.CE      net (fanout=1)        0.350   fLink/_n0098_inv
    SLICE_X41Y75.CLK     Tceck                 0.201   fLink/sync_50
                                                       fLink/sync_50
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.566ns logic, 2.526ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X13Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_1 (FF)
  Destination:          fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (1.318 - 1.282)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.098ns

  Clock Uncertainty:          0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.031ns
    Phase Error (PE):           0.058ns

  Maximum Data Path at Slow Process Corner: reset_1 to fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y108.DMUX   Tshcko                0.286   reset
                                                       reset_1
    SLICE_X43Y81.D6      net (fanout=1)        1.312   reset_1
    SLICE_X43Y81.D       Tilo                  0.043   fLink/reset_eff2
                                                       fLink/reset_eff21
    SLICE_X13Y64.SR      net (fanout=13)       1.281   fLink/reset_eff2
    SLICE_X13Y64.CLK     Trck                  0.178   fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.507ns logic, 2.593ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 (SLICE_X2Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/octet_ser_VM_3 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.073 - 0.061)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fLink/octet_ser_VM_3 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y84.CQ       Tcko                  0.100   fLink/octet_ser_VM<5>
                                                       fLink/octet_ser_VM_3
    SLICE_X2Y84.BX       net (fanout=2)        0.101   fLink/octet_ser_VM<3>
    SLICE_X2Y84.CLK      Tdh         (-Th)     0.115   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (-0.015ns logic, 0.101ns route)
                                                       (-17.4% logic, 117.4% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X2Y84.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.386 - 0.353)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.CQ       Tcko                  0.118   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X2Y84.D4       net (fanout=5)        0.227   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X2Y84.CLK      Tah         (-Th)     0.225   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.107ns logic, 0.227ns route)
                                                       (-89.2% logic, 189.2% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 (SLICE_X2Y84.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.386 - 0.353)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.CQ       Tcko                  0.118   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X2Y84.D4       net (fanout=5)        0.227   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X2Y84.CLK      Tah         (-Th)     0.225   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (-0.107ns logic, 0.227ns route)
                                                       (-89.2% logic, 189.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X2Y84.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X2Y84.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X2Y84.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.408ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  

--------------------------------------------------------------------------------
Slack: 1.092ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 1.429ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Location pin: MMCME2_ADV_X0Y1.CLKOUT2
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: fLink/DESER_GEN.deser_L/deser_inst/AISER8b/ISERDES_NODELAY_master/CLK
  Logical resource: fLink/DESER_GEN.deser_L/deser_inst/AISER8b/ISERDES_NODELAY_master/CLK
  Location pin: ILOGIC_X0Y84.CLK
  Clock network: fLink/clk400MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.408ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF
--------------------------------------------------------------------------------
Slack: 38.929ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y1.CLKFBOUT
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF
--------------------------------------------------------------------------------
Slack: 173.360ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y1.CLKFBOUT
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_local" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 923248 paths analyzed, 24268 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.736ns.
--------------------------------------------------------------------------------

Paths for end point make_tel_a.scBloc_a/picItfBloc/busData_8 (SLICE_X75Y92.BX), 2170 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus_rd (FF)
  Destination:          make_tel_a.scBloc_a/picItfBloc/busData_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.747ns (Levels of Logic = 8)
  Clock Path Skew:      0.046ns (1.163 - 1.117)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.scBloc_a/usb/slowCtBus_rd to make_tel_a.scBloc_a/picItfBloc/busData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y149.DMUX   Tshcko                0.286   make_tel_a.scBloc_a/usb/usbGetRdy
                                                       make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B4      net (fanout=63)       2.511   make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_a.scBloc_a/Mmux_slowCtBus_rd11
    SLICE_X77Y70.B1      net (fanout=112)      1.175   slowCtBus_rd
    SLICE_X77Y70.B       Tilo                  0.043   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg
    SLICE_X77Y70.A4      net (fanout=5)        0.238   ql1/waverFast/decodSeg
    SLICE_X77Y70.A       Tilo                  0.043   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/Mmux_segAdRd11
    SLICE_X88Y65.B1      net (fanout=8)        1.185   ql1/waverFast/segAdRd<0>
    SLICE_X88Y65.BMUX    Tilo                  0.146   ql1/waverFast/segsOut<11>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    SLICE_X84Y62.B1      net (fanout=3)        0.647   ql1/waverFast/segsOut<8>
    SLICE_X84Y62.B       Tilo                  0.043   slowCtBusRd<8>12
                                                       slowCtBusRd<8>12
    SLICE_X84Y62.A4      net (fanout=1)        0.239   slowCtBusRd<8>12
    SLICE_X84Y62.A       Tilo                  0.043   slowCtBusRd<8>12
                                                       slowCtBusRd<8>13
    SLICE_X84Y88.B3      net (fanout=1)        0.984   slowCtBusRd<8>13
    SLICE_X84Y88.B       Tilo                  0.043   q3/waverSlow/lecteur/_n0306_inv
                                                       slowCtBusRd<8>14
    SLICE_X75Y91.A2      net (fanout=1)        0.731   slowCtBusRd<8>14
    SLICE_X75Y91.A       Tilo                  0.043   make_tel_a.scBloc_a/usb/readData<9>
                                                       slowCtBusRd<8>16
    SLICE_X75Y92.BX      net (fanout=1)        0.273   slowCtBusRd<8>
    SLICE_X75Y92.CLK     Tdick                 0.031   make_tel_a.scBloc_a/picItfBloc/busData<9>
                                                       make_tel_a.scBloc_a/picItfBloc/busData_8
    -------------------------------------------------  ---------------------------
    Total                                      8.747ns (0.764ns logic, 7.983ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus_rd (FF)
  Destination:          make_tel_a.scBloc_a/picItfBloc/busData_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.728ns (Levels of Logic = 8)
  Clock Path Skew:      0.046ns (1.163 - 1.117)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.scBloc_a/usb/slowCtBus_rd to make_tel_a.scBloc_a/picItfBloc/busData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y149.DMUX   Tshcko                0.286   make_tel_a.scBloc_a/usb/usbGetRdy
                                                       make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B4      net (fanout=63)       2.511   make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_a.scBloc_a/Mmux_slowCtBus_rd11
    SLICE_X77Y70.B1      net (fanout=112)      1.175   slowCtBus_rd
    SLICE_X77Y70.B       Tilo                  0.043   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg
    SLICE_X78Y69.D2      net (fanout=5)        0.594   ql1/waverFast/decodSeg
    SLICE_X78Y69.D       Tilo                  0.043   ql1/waverFast/segAdRd<4>
                                                       ql1/waverFast/Mmux_segAdRd51
    SLICE_X88Y65.B5      net (fanout=8)        0.810   ql1/waverFast/segAdRd<4>
    SLICE_X88Y65.BMUX    Tilo                  0.146   ql1/waverFast/segsOut<11>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    SLICE_X84Y62.B1      net (fanout=3)        0.647   ql1/waverFast/segsOut<8>
    SLICE_X84Y62.B       Tilo                  0.043   slowCtBusRd<8>12
                                                       slowCtBusRd<8>12
    SLICE_X84Y62.A4      net (fanout=1)        0.239   slowCtBusRd<8>12
    SLICE_X84Y62.A       Tilo                  0.043   slowCtBusRd<8>12
                                                       slowCtBusRd<8>13
    SLICE_X84Y88.B3      net (fanout=1)        0.984   slowCtBusRd<8>13
    SLICE_X84Y88.B       Tilo                  0.043   q3/waverSlow/lecteur/_n0306_inv
                                                       slowCtBusRd<8>14
    SLICE_X75Y91.A2      net (fanout=1)        0.731   slowCtBusRd<8>14
    SLICE_X75Y91.A       Tilo                  0.043   make_tel_a.scBloc_a/usb/readData<9>
                                                       slowCtBusRd<8>16
    SLICE_X75Y92.BX      net (fanout=1)        0.273   slowCtBusRd<8>
    SLICE_X75Y92.CLK     Tdick                 0.031   make_tel_a.scBloc_a/picItfBloc/busData<9>
                                                       make_tel_a.scBloc_a/picItfBloc/busData_8
    -------------------------------------------------  ---------------------------
    Total                                      8.728ns (0.764ns logic, 7.964ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus_rd (FF)
  Destination:          make_tel_a.scBloc_a/picItfBloc/busData_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.701ns (Levels of Logic = 8)
  Clock Path Skew:      0.046ns (1.163 - 1.117)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.scBloc_a/usb/slowCtBus_rd to make_tel_a.scBloc_a/picItfBloc/busData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y149.DMUX   Tshcko                0.286   make_tel_a.scBloc_a/usb/usbGetRdy
                                                       make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B4      net (fanout=63)       2.511   make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_a.scBloc_a/Mmux_slowCtBus_rd11
    SLICE_X77Y70.B1      net (fanout=112)      1.175   slowCtBus_rd
    SLICE_X77Y70.B       Tilo                  0.043   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg
    SLICE_X78Y69.A3      net (fanout=5)        0.518   ql1/waverFast/decodSeg
    SLICE_X78Y69.A       Tilo                  0.043   ql1/waverFast/segAdRd<4>
                                                       ql1/waverFast/Mmux_segAdRd21
    SLICE_X88Y65.B2      net (fanout=8)        0.859   ql1/waverFast/segAdRd<1>
    SLICE_X88Y65.BMUX    Tilo                  0.146   ql1/waverFast/segsOut<11>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    SLICE_X84Y62.B1      net (fanout=3)        0.647   ql1/waverFast/segsOut<8>
    SLICE_X84Y62.B       Tilo                  0.043   slowCtBusRd<8>12
                                                       slowCtBusRd<8>12
    SLICE_X84Y62.A4      net (fanout=1)        0.239   slowCtBusRd<8>12
    SLICE_X84Y62.A       Tilo                  0.043   slowCtBusRd<8>12
                                                       slowCtBusRd<8>13
    SLICE_X84Y88.B3      net (fanout=1)        0.984   slowCtBusRd<8>13
    SLICE_X84Y88.B       Tilo                  0.043   q3/waverSlow/lecteur/_n0306_inv
                                                       slowCtBusRd<8>14
    SLICE_X75Y91.A2      net (fanout=1)        0.731   slowCtBusRd<8>14
    SLICE_X75Y91.A       Tilo                  0.043   make_tel_a.scBloc_a/usb/readData<9>
                                                       slowCtBusRd<8>16
    SLICE_X75Y92.BX      net (fanout=1)        0.273   slowCtBusRd<8>
    SLICE_X75Y92.CLK     Tdick                 0.031   make_tel_a.scBloc_a/picItfBloc/busData<9>
                                                       make_tel_a.scBloc_a/picItfBloc/busData_8
    -------------------------------------------------  ---------------------------
    Total                                      8.701ns (0.764ns logic, 7.937ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.scBloc_a/usb/readData_7 (SLICE_X74Y94.CX), 2168 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus_rd (FF)
  Destination:          make_tel_a.scBloc_a/usb/readData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.712ns (Levels of Logic = 8)
  Clock Path Skew:      0.047ns (1.164 - 1.117)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.scBloc_a/usb/slowCtBus_rd to make_tel_a.scBloc_a/usb/readData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y149.DMUX   Tshcko                0.286   make_tel_a.scBloc_a/usb/usbGetRdy
                                                       make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B4      net (fanout=63)       2.511   make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_a.scBloc_a/Mmux_slowCtBus_rd11
    SLICE_X77Y70.B1      net (fanout=112)      1.175   slowCtBus_rd
    SLICE_X77Y70.B       Tilo                  0.043   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg
    SLICE_X77Y70.A4      net (fanout=5)        0.238   ql1/waverFast/decodSeg
    SLICE_X77Y70.A       Tilo                  0.043   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/Mmux_segAdRd11
    SLICE_X88Y65.A1      net (fanout=8)        1.189   ql1/waverFast/segAdRd<0>
    SLICE_X88Y65.A       Tilo                  0.043   ql1/waverFast/segsOut<11>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1
    SLICE_X82Y64.B2      net (fanout=3)        0.606   ql1/waverFast/segsOut<7>
    SLICE_X82Y64.B       Tilo                  0.043   i2/waverFast/saveEnable_0
                                                       slowCtBusRd<7>15
    SLICE_X82Y64.A4      net (fanout=1)        0.244   slowCtBusRd<7>15
    SLICE_X82Y64.A       Tilo                  0.043   i2/waverFast/saveEnable_0
                                                       slowCtBusRd<7>16
    SLICE_X87Y79.A3      net (fanout=1)        1.004   slowCtBusRd<7>16
    SLICE_X87Y79.A       Tilo                  0.043   slowCtBusRd<7>14
                                                       slowCtBusRd<7>17
    SLICE_X75Y92.C4      net (fanout=1)        0.836   slowCtBusRd<7>17
    SLICE_X75Y92.C       Tilo                  0.043   make_tel_a.scBloc_a/picItfBloc/busData<9>
                                                       slowCtBusRd<7>19
    SLICE_X74Y94.CX      net (fanout=1)        0.279   slowCtBusRd<7>
    SLICE_X74Y94.CLK     Tdick                 0.000   make_tel_a.scBloc_a/usb/readData<7>
                                                       make_tel_a.scBloc_a/usb/readData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.712ns (0.630ns logic, 8.082ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus_rd (FF)
  Destination:          make_tel_a.scBloc_a/usb/readData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.664ns (Levels of Logic = 8)
  Clock Path Skew:      0.047ns (1.164 - 1.117)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.scBloc_a/usb/slowCtBus_rd to make_tel_a.scBloc_a/usb/readData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y149.DMUX   Tshcko                0.286   make_tel_a.scBloc_a/usb/usbGetRdy
                                                       make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B4      net (fanout=63)       2.511   make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_a.scBloc_a/Mmux_slowCtBus_rd11
    SLICE_X77Y70.B1      net (fanout=112)      1.175   slowCtBus_rd
    SLICE_X77Y70.B       Tilo                  0.043   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg
    SLICE_X78Y69.A3      net (fanout=5)        0.518   ql1/waverFast/decodSeg
    SLICE_X78Y69.A       Tilo                  0.043   ql1/waverFast/segAdRd<4>
                                                       ql1/waverFast/Mmux_segAdRd21
    SLICE_X88Y65.A2      net (fanout=8)        0.861   ql1/waverFast/segAdRd<1>
    SLICE_X88Y65.A       Tilo                  0.043   ql1/waverFast/segsOut<11>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1
    SLICE_X82Y64.B2      net (fanout=3)        0.606   ql1/waverFast/segsOut<7>
    SLICE_X82Y64.B       Tilo                  0.043   i2/waverFast/saveEnable_0
                                                       slowCtBusRd<7>15
    SLICE_X82Y64.A4      net (fanout=1)        0.244   slowCtBusRd<7>15
    SLICE_X82Y64.A       Tilo                  0.043   i2/waverFast/saveEnable_0
                                                       slowCtBusRd<7>16
    SLICE_X87Y79.A3      net (fanout=1)        1.004   slowCtBusRd<7>16
    SLICE_X87Y79.A       Tilo                  0.043   slowCtBusRd<7>14
                                                       slowCtBusRd<7>17
    SLICE_X75Y92.C4      net (fanout=1)        0.836   slowCtBusRd<7>17
    SLICE_X75Y92.C       Tilo                  0.043   make_tel_a.scBloc_a/picItfBloc/busData<9>
                                                       slowCtBusRd<7>19
    SLICE_X74Y94.CX      net (fanout=1)        0.279   slowCtBusRd<7>
    SLICE_X74Y94.CLK     Tdick                 0.000   make_tel_a.scBloc_a/usb/readData<7>
                                                       make_tel_a.scBloc_a/usb/readData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.664ns (0.630ns logic, 8.034ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus_rd (FF)
  Destination:          make_tel_a.scBloc_a/usb/readData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.581ns (Levels of Logic = 8)
  Clock Path Skew:      0.047ns (1.164 - 1.117)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.scBloc_a/usb/slowCtBus_rd to make_tel_a.scBloc_a/usb/readData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y149.DMUX   Tshcko                0.286   make_tel_a.scBloc_a/usb/usbGetRdy
                                                       make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B4      net (fanout=63)       2.511   make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_a.scBloc_a/Mmux_slowCtBus_rd11
    SLICE_X77Y70.B1      net (fanout=112)      1.175   slowCtBus_rd
    SLICE_X77Y70.B       Tilo                  0.043   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg
    SLICE_X81Y69.A2      net (fanout=5)        0.684   ql1/waverFast/decodSeg
    SLICE_X81Y69.A       Tilo                  0.043   ql1/waverFast/segAdRd<3>
                                                       ql1/waverFast/Mmux_segAdRd41
    SLICE_X88Y65.A4      net (fanout=8)        0.612   ql1/waverFast/segAdRd<3>
    SLICE_X88Y65.A       Tilo                  0.043   ql1/waverFast/segsOut<11>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1
    SLICE_X82Y64.B2      net (fanout=3)        0.606   ql1/waverFast/segsOut<7>
    SLICE_X82Y64.B       Tilo                  0.043   i2/waverFast/saveEnable_0
                                                       slowCtBusRd<7>15
    SLICE_X82Y64.A4      net (fanout=1)        0.244   slowCtBusRd<7>15
    SLICE_X82Y64.A       Tilo                  0.043   i2/waverFast/saveEnable_0
                                                       slowCtBusRd<7>16
    SLICE_X87Y79.A3      net (fanout=1)        1.004   slowCtBusRd<7>16
    SLICE_X87Y79.A       Tilo                  0.043   slowCtBusRd<7>14
                                                       slowCtBusRd<7>17
    SLICE_X75Y92.C4      net (fanout=1)        0.836   slowCtBusRd<7>17
    SLICE_X75Y92.C       Tilo                  0.043   make_tel_a.scBloc_a/picItfBloc/busData<9>
                                                       slowCtBusRd<7>19
    SLICE_X74Y94.CX      net (fanout=1)        0.279   slowCtBusRd<7>
    SLICE_X74Y94.CLK     Tdick                 0.000   make_tel_a.scBloc_a/usb/readData<7>
                                                       make_tel_a.scBloc_a/usb/readData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.581ns (0.630ns logic, 7.951ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.scBloc_a/usb/readData_10 (SLICE_X75Y91.BX), 2130 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          make_tel_a.scBloc_a/usb/readData_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.222ns (Levels of Logic = 6)
  Clock Path Skew:      -0.375ns (0.992 - 1.367)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to make_tel_a.scBloc_a/usb/readData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y8.DOBDO0   Trcko_DOB             1.800   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X72Y70.A2      net (fanout=3)        1.919   i2/waverFast/fifoOut<10>
    SLICE_X72Y70.A       Tilo                  0.043   slowCtBusRd<10>5
                                                       slowCtBusRd<10>5
    SLICE_X72Y87.B2      net (fanout=1)        0.860   slowCtBusRd<10>5
    SLICE_X72Y87.B       Tilo                  0.043   N890
                                                       slowCtBusRd<10>7
    SLICE_X72Y87.A4      net (fanout=1)        0.244   slowCtBusRd<10>7
    SLICE_X72Y87.A       Tilo                  0.043   N890
                                                       slowCtBusRd<10>11
    SLICE_X80Y62.C3      net (fanout=1)        1.387   slowCtBusRd<10>11
    SLICE_X80Y62.C       Tilo                  0.043   slowCtBusRd<10>12
                                                       slowCtBusRd<10>12
    SLICE_X80Y62.B6      net (fanout=1)        0.104   slowCtBusRd<10>12
    SLICE_X80Y62.B       Tilo                  0.043   slowCtBusRd<10>12
                                                       slowCtBusRd<10>14
    SLICE_X73Y91.A2      net (fanout=1)        1.301   slowCtBusRd<10>14
    SLICE_X73Y91.A       Tilo                  0.043   make_tel_a.scBloc_a/picItfBloc/busData<12>
                                                       slowCtBusRd<10>15
    SLICE_X75Y91.BX      net (fanout=1)        0.318   slowCtBusRd<10>
    SLICE_X75Y91.CLK     Tdick                 0.031   make_tel_a.scBloc_a/usb/readData<9>
                                                       make_tel_a.scBloc_a/usb/readData_10
    -------------------------------------------------  ---------------------------
    Total                                      8.222ns (2.089ns logic, 6.133ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          make_tel_a.scBloc_a/usb/readData_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.222ns (Levels of Logic = 6)
  Clock Path Skew:      -0.375ns (0.992 - 1.367)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to make_tel_a.scBloc_a/usb/readData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y8.DOBDO0   Trcko_DOB             1.800   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X72Y70.A2      net (fanout=3)        1.919   i2/waverFast/fifoOut<10>
    SLICE_X72Y70.A       Tilo                  0.043   slowCtBusRd<10>5
                                                       slowCtBusRd<10>5
    SLICE_X72Y87.B2      net (fanout=1)        0.860   slowCtBusRd<10>5
    SLICE_X72Y87.B       Tilo                  0.043   N890
                                                       slowCtBusRd<10>7
    SLICE_X72Y87.A4      net (fanout=1)        0.244   slowCtBusRd<10>7
    SLICE_X72Y87.A       Tilo                  0.043   N890
                                                       slowCtBusRd<10>11
    SLICE_X80Y62.C3      net (fanout=1)        1.387   slowCtBusRd<10>11
    SLICE_X80Y62.C       Tilo                  0.043   slowCtBusRd<10>12
                                                       slowCtBusRd<10>12
    SLICE_X80Y62.B6      net (fanout=1)        0.104   slowCtBusRd<10>12
    SLICE_X80Y62.B       Tilo                  0.043   slowCtBusRd<10>12
                                                       slowCtBusRd<10>14
    SLICE_X73Y91.A2      net (fanout=1)        1.301   slowCtBusRd<10>14
    SLICE_X73Y91.A       Tilo                  0.043   make_tel_a.scBloc_a/picItfBloc/busData<12>
                                                       slowCtBusRd<10>15
    SLICE_X75Y91.BX      net (fanout=1)        0.318   slowCtBusRd<10>
    SLICE_X75Y91.CLK     Tdick                 0.031   make_tel_a.scBloc_a/usb/readData<9>
                                                       make_tel_a.scBloc_a/usb/readData_10
    -------------------------------------------------  ---------------------------
    Total                                      8.222ns (2.089ns logic, 6.133ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus_rd (FF)
  Destination:          make_tel_a.scBloc_a/usb/readData_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.640ns (Levels of Logic = 7)
  Clock Path Skew:      0.045ns (1.162 - 1.117)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_a.scBloc_a/usb/slowCtBus_rd to make_tel_a.scBloc_a/usb/readData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y149.DMUX   Tshcko                0.286   make_tel_a.scBloc_a/usb/usbGetRdy
                                                       make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B4      net (fanout=63)       2.511   make_tel_a.scBloc_a/usb/slowCtBus_rd
    SLICE_X73Y88.B       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_a.scBloc_a/Mmux_slowCtBus_rd11
    SLICE_X77Y70.B1      net (fanout=112)      1.175   slowCtBus_rd
    SLICE_X77Y70.B       Tilo                  0.043   ql1/waverFast/decodSegLate
                                                       ql1/waverFast/decodSeg
    SLICE_X78Y69.A3      net (fanout=5)        0.518   ql1/waverFast/decodSeg
    SLICE_X78Y69.A       Tilo                  0.043   ql1/waverFast/segAdRd<4>
                                                       ql1/waverFast/Mmux_segAdRd21
    SLICE_X88Y65.C2      net (fanout=8)        0.955   ql1/waverFast/segAdRd<1>
    SLICE_X88Y65.CMUX    Tilo                  0.135   ql1/waverFast/segsOut<11>
                                                       ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    SLICE_X91Y62.D1      net (fanout=3)        0.670   ql1/waverFast/segsOut<10>
    SLICE_X91Y62.D       Tilo                  0.043   ql1/waverFast/fastBusyS
                                                       slowCtBusRd<10>13
    SLICE_X80Y62.B5      net (fanout=1)        0.482   slowCtBusRd<10>13
    SLICE_X80Y62.B       Tilo                  0.043   slowCtBusRd<10>12
                                                       slowCtBusRd<10>14
    SLICE_X73Y91.A2      net (fanout=1)        1.301   slowCtBusRd<10>14
    SLICE_X73Y91.A       Tilo                  0.043   make_tel_a.scBloc_a/picItfBloc/busData<12>
                                                       slowCtBusRd<10>15
    SLICE_X75Y91.BX      net (fanout=1)        0.318   slowCtBusRd<10>
    SLICE_X75Y91.CLK     Tdick                 0.031   make_tel_a.scBloc_a/usb/readData<9>
                                                       make_tel_a.scBloc_a/usb/readData_10
    -------------------------------------------------  ---------------------------
    Total                                      8.640ns (0.710ns logic, 7.930ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_local" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y13.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/blockHisto.monHisto/dina_8 (FF)
  Destination:          qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.100 - 0.060)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: qh1/blockHisto.monHisto/dina_8 to qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y66.AQ         Tcko                  0.100   qh1/blockHisto.monHisto/dina<15>
                                                          qh1/blockHisto.monHisto/dina_8
    RAMB36_X3Y13.DIADI10    net (fanout=1)        0.096   qh1/blockHisto.monHisto/dina<8>
    RAMB36_X3Y13.CLKARDCLKL Trckd_DIA   (-Th)     0.155   qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.041ns (-0.055ns logic, 0.096ns route)
                                                          (-134.1% logic, 234.1% route)

--------------------------------------------------------------------------------

Paths for end point qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y13.DIADI21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/blockHisto.monHisto/dina_17 (FF)
  Destination:          qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.100 - 0.058)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: qh1/blockHisto.monHisto/dina_17 to qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X60Y68.AQ         Tcko                  0.100   qh1/blockHisto.monHisto/dina<23>
                                                          qh1/blockHisto.monHisto/dina_17
    RAMB36_X3Y13.DIADI21    net (fanout=1)        0.098   qh1/blockHisto.monHisto/dina<17>
    RAMB36_X3Y13.CLKARDCLKU Trckd_DIA   (-Th)     0.155   qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.043ns (-0.055ns logic, 0.098ns route)
                                                          (-127.9% logic, 227.9% route)

--------------------------------------------------------------------------------

Paths for end point q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y19.DIADI24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/blockHisto2.fastHisto/dina_18 (FF)
  Destination:          q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.048ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.110 - 0.066)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q3/blockHisto2.fastHisto/dina_18 to q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y97.BQ         Tcko                  0.100   q3/blockHisto2.fastHisto/dina<23>
                                                          q3/blockHisto2.fastHisto/dina_18
    RAMB36_X3Y19.DIADI24    net (fanout=1)        0.103   q3/blockHisto2.fastHisto/dina<18>
    RAMB36_X3Y19.CLKARDCLKL Trckd_DIA   (-Th)     0.155   q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.048ns (-0.055ns logic, 0.103ns route)
                                                          (-114.6% logic, 214.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_local" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: sysMonBlock/system_mon/sysmon_inst/XADC_INST/DCLK
  Logical resource: sysMonBlock/system_mon/sysmon_inst/XADC_INST/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN1
  Logical resource: delDcm/DCM_ADV_INST/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN1
  Logical resource: delDcm/DCM_ADV_INST/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "delDcm/CLK0_BUF" derived from  NET 
"clk_local" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.408ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "delDcm/CLK0_BUF" derived from
 NET "clk_local" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 8.592ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: delDcm/CLK0_BUFG_INST/I0
  Logical resource: delDcm/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: delDcm/DCM_ADV_INST/CLKFBOUT
  Logical resource: delDcm/DCM_ADV_INST/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: delDcm/DCM_ADV_INST/CLKFBOUT
  Logical resource: delDcm/DCM_ADV_INST/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5703 paths analyzed, 1343 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.661ns.
--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y7.DIADI2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.658 - 0.655)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB18_X5Y13.DOBDO4    Trcko_DOB             1.800   i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                         i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X74Y34.A5        net (fanout=1)        0.680   i1/waverFast/circOut<4>
    SLICE_X74Y34.A         Tilo                  0.043   i1/waverFast/fifoIn<4>
                                                         i1/waverFast/Mmux_fifoIn91
    RAMB36_X3Y7.DIADI2     net (fanout=1)        0.563   i1/waverFast/fifoIn<4>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        3.629ns (2.386ns logic, 1.243ns route)
                                                         (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_FSM_FFd2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.658 - 0.634)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i1/waverFast/acqFastCs_FSM_FFd2 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X80Y38.BQ        Tcko                  0.223   i1/waverFast/acqFastCs_FSM_FFd3
                                                         i1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X80Y38.D1        net (fanout=11)       0.537   i1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X80Y38.D         Tilo                  0.043   i1/waverFast/acqFastCs_FSM_FFd3
                                                         i1/waverFast/Mmux_fifoIn151
    SLICE_X74Y34.A3        net (fanout=10)       0.882   i1/waverFast/Mmux_fifoIn15
    SLICE_X74Y34.A         Tilo                  0.043   i1/waverFast/fifoIn<4>
                                                         i1/waverFast/Mmux_fifoIn91
    RAMB36_X3Y7.DIADI2     net (fanout=1)        0.563   i1/waverFast/fifoIn<4>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.834ns (0.852ns logic, 1.982ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/valResync (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.723ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.658 - 0.636)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i1/waverFast/valResync to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X81Y40.AMUX      Tshcko                0.287   i1/waverFast/fifoIn<12>
                                                         i1/waverFast/valResync
    SLICE_X80Y38.D4        net (fanout=6)        0.362   i1/waverFast/valResync
    SLICE_X80Y38.D         Tilo                  0.043   i1/waverFast/acqFastCs_FSM_FFd3
                                                         i1/waverFast/Mmux_fifoIn151
    SLICE_X74Y34.A3        net (fanout=10)       0.882   i1/waverFast/Mmux_fifoIn15
    SLICE_X74Y34.A         Tilo                  0.043   i1/waverFast/fifoIn<4>
                                                         i1/waverFast/Mmux_fifoIn91
    RAMB36_X3Y7.DIADI2     net (fanout=1)        0.563   i1/waverFast/fifoIn<4>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.723ns (0.916ns logic, 1.807ns route)
                                                         (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y7.DIADI0), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.658 - 0.655)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB18_X5Y13.DOBDO2    Trcko_DOB             1.800   i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                         i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X76Y36.A6        net (fanout=1)        0.736   i1/waverFast/circOut<2>
    SLICE_X76Y36.A         Tilo                  0.043   i1/waverFast/fifoIn<2>
                                                         i1/waverFast/Mmux_fifoIn71
    RAMB36_X3Y7.DIADI0     net (fanout=1)        0.502   i1/waverFast/fifoIn<2>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        3.624ns (2.386ns logic, 1.238ns route)
                                                         (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_FSM_FFd2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.658 - 0.634)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i1/waverFast/acqFastCs_FSM_FFd2 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X80Y38.BQ        Tcko                  0.223   i1/waverFast/acqFastCs_FSM_FFd3
                                                         i1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X80Y38.D1        net (fanout=11)       0.537   i1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X80Y38.D         Tilo                  0.043   i1/waverFast/acqFastCs_FSM_FFd3
                                                         i1/waverFast/Mmux_fifoIn151
    SLICE_X76Y36.A3        net (fanout=10)       0.712   i1/waverFast/Mmux_fifoIn15
    SLICE_X76Y36.A         Tilo                  0.043   i1/waverFast/fifoIn<2>
                                                         i1/waverFast/Mmux_fifoIn71
    RAMB36_X3Y7.DIADI0     net (fanout=1)        0.502   i1/waverFast/fifoIn<2>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.603ns (0.852ns logic, 1.751ns route)
                                                         (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_FSM_FFd2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.658 - 0.634)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i1/waverFast/acqFastCs_FSM_FFd2 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X80Y38.BQ        Tcko                  0.223   i1/waverFast/acqFastCs_FSM_FFd3
                                                         i1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X80Y38.D1        net (fanout=11)       0.537   i1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X80Y38.DMUX      Tilo                  0.143   i1/waverFast/acqFastCs_FSM_FFd3
                                                         i1/waverFast/Mmux_fifoIn161
    SLICE_X76Y36.A4        net (fanout=14)       0.606   i1/waverFast/Mmux_fifoIn16
    SLICE_X76Y36.A         Tilo                  0.043   i1/waverFast/fifoIn<2>
                                                         i1/waverFast/Mmux_fifoIn71
    RAMB36_X3Y7.DIADI0     net (fanout=1)        0.502   i1/waverFast/fifoIn<2>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.597ns (0.952ns logic, 1.645ns route)
                                                         (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y12.DIADI3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.505ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.602 - 0.658)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB18_X6Y24.DO30       Trcko_DOB             1.800   ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X93Y61.A5         net (fanout=1)        0.559   ql1/waverFast/circOut<13>
    SLICE_X93Y61.AMUX       Tilo                  0.142   ql1/waverFast/pretrig<3>
                                                          ql1/waverFast/Mmux_fifoIn51
    RAMB36_X5Y12.DIADI3     net (fanout=1)        0.461   ql1/waverFast/fifoIn<13>
    RAMB36_X5Y12.CLKARDCLKU Trdck_DIA             0.543   ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.505ns (2.485ns logic, 1.020ns route)
                                                          (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_FSM_FFd1 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.602 - 0.633)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ql1/waverFast/acqFastCs_FSM_FFd1 to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y57.AQ         Tcko                  0.259   ql1/waverFast/acqFastCs_FSM_FFd3
                                                          ql1/waverFast/acqFastCs_FSM_FFd1
    SLICE_X93Y61.A3         net (fanout=8)        0.679   ql1/waverFast/acqFastCs_FSM_FFd1
    SLICE_X93Y61.AMUX       Tilo                  0.144   ql1/waverFast/pretrig<3>
                                                          ql1/waverFast/Mmux_fifoIn51
    RAMB36_X5Y12.DIADI3     net (fanout=1)        0.461   ql1/waverFast/fifoIn<13>
    RAMB36_X5Y12.CLKARDCLKU Trdck_DIA             0.543   ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.086ns (0.946ns logic, 1.140ns route)
                                                          (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_FSM_FFd3 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.602 - 0.633)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ql1/waverFast/acqFastCs_FSM_FFd3 to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y57.CQ         Tcko                  0.259   ql1/waverFast/acqFastCs_FSM_FFd3
                                                          ql1/waverFast/acqFastCs_FSM_FFd3
    SLICE_X93Y61.A2         net (fanout=10)       0.661   ql1/waverFast/acqFastCs_FSM_FFd3
    SLICE_X93Y61.AMUX       Tilo                  0.144   ql1/waverFast/pretrig<3>
                                                          ql1/waverFast/Mmux_fifoIn51
    RAMB36_X5Y12.DIADI3     net (fanout=1)        0.461   ql1/waverFast/fifoIn<13>
    RAMB36_X5Y12.CLKARDCLKU Trdck_DIA             0.543   ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.068ns (0.946ns logic, 1.122ns route)
                                                          (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X6Y8.DIADI2), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/valResync (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.661 - 0.572)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: i2/waverFast/valResync to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X93Y40.AMUX      Tshcko                0.228   i2/waverFast/fifoIn<12>
                                                         i2/waverFast/valResync
    SLICE_X93Y40.A6        net (fanout=6)        0.105   i2/waverFast/valResync
    SLICE_X93Y40.A         Tilo                  0.036   i2/waverFast/fifoIn<12>
                                                         i2/waverFast/Mmux_fifoIn41
    RAMB36_X6Y8.DIADI2     net (fanout=1)        0.251   i2/waverFast/fifoIn<12>
    RAMB36_X6Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.527   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.093ns (-0.263ns logic, 0.356ns route)
                                                         (-282.8% logic, 382.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/acqFastCs_FSM_FFd2 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.373 - 0.305)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2/waverFast/acqFastCs_FSM_FFd2 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X95Y42.BQ        Tcko                  0.100   i2/waverFast/acqFastCs_FSM_FFd3
                                                         i2/waverFast/acqFastCs_FSM_FFd2
    SLICE_X93Y40.A4        net (fanout=11)       0.235   i2/waverFast/acqFastCs_FSM_FFd2
    SLICE_X93Y40.A         Tilo                  0.028   i2/waverFast/fifoIn<12>
                                                         i2/waverFast/Mmux_fifoIn41
    RAMB36_X6Y8.DIADI2     net (fanout=1)        0.154   i2/waverFast/fifoIn<12>
    RAMB36_X6Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.296   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.221ns (-0.168ns logic, 0.389ns route)
                                                         (-76.0% logic, 176.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/acqFastCs_FSM_FFd3 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.373 - 0.305)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2/waverFast/acqFastCs_FSM_FFd3 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X95Y42.CQ        Tcko                  0.100   i2/waverFast/acqFastCs_FSM_FFd3
                                                         i2/waverFast/acqFastCs_FSM_FFd3
    SLICE_X93Y40.A3        net (fanout=10)       0.300   i2/waverFast/acqFastCs_FSM_FFd3
    SLICE_X93Y40.A         Tilo                  0.028   i2/waverFast/fifoIn<12>
                                                         i2/waverFast/Mmux_fifoIn41
    RAMB36_X6Y8.DIADI2     net (fanout=1)        0.154   i2/waverFast/fifoIn<12>
    RAMB36_X6Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.296   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.286ns (-0.168ns logic, 0.454ns route)
                                                         (-58.7% logic, 158.7% route)

--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y24.ADDRARDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ql1/waverFast/ctWrCirc_8 (FF)
  Destination:          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.104 - 0.062)
  Source Clock:         ql1/adcClk rising at 4.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ql1/waverFast/ctWrCirc_8 to ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X100Y62.AQ           Tcko                  0.100   ql1/waverFast/ctWrCirc<9>
                                                             ql1/waverFast/ctWrCirc_8
    RAMB18_X6Y24.ADDRARDADDR12 net (fanout=4)        0.161   ql1/waverFast/ctWrCirc<8>
    RAMB18_X6Y24.RDCLK         Trckc_ADDRA (-Th)     0.183   ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                             ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.078ns (-0.083ns logic, 0.161ns route)
                                                             (-106.4% logic, 206.4% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y15.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/ctRdCirc_4 (FF)
  Destination:          i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.368 - 0.304)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2/waverFast/ctRdCirc_4 to i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X93Y38.AQ           Tcko                  0.100   i2/waverFast/ctRdCirc<7>
                                                            i2/waverFast/ctRdCirc_4
    RAMB18_X6Y15.ADDRBWRADDR8 net (fanout=2)        0.210   i2/waverFast/ctRdCirc<4>
    RAMB18_X6Y15.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                            i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.127ns (-0.083ns logic, 0.210ns route)
                                                            (-65.4% logic, 165.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 2.149ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: i2/ddr_16_1/bufferR/I
  Logical resource: i2/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y1.I
  Clock network: i2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 2.149ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: ql1/ddr_16_1/bufferR/I
  Logical resource: ql1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y7.I
  Clock network: ql1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 2.149ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: i1/ddr_16_1/bufferR/I
  Logical resource: i1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y0.I
  Clock network: i1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_25M_local
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_25M_local                  |     40.000ns|     10.000ns|     27.128ns|            0|            0|         1309|         6073|
| fLink/clkgen_inst/inst_the_pll|      5.000ns|      3.225ns|          N/A|            0|            0|            0|            0|
| /CLKOUT1_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     20.000ns|     13.564ns|          N/A|            0|            0|         5275|            0|
| /CLKOUT0_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     10.000ns|      3.216ns|          N/A|            0|            0|          798|            0|
| /CLKOUT3_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      2.500ns|      1.408ns|          N/A|            0|            0|            0|            0|
| /CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     40.000ns|      1.408ns|          N/A|            0|            0|            0|            0|
| /CLKFBOUT_BUF                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_local
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_local                      |     10.000ns|      8.736ns|      1.408ns|            0|            0|       923248|            0|
| delDcm/CLK0_BUF               |     10.000ns|      1.408ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ckAdcI1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.661|         |         |         |
ckAdcI1_p      |    3.661|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.661|         |         |         |
ckAdcI1_p      |    3.661|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.573|         |         |         |
ckAdcI2_p      |    3.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.573|         |         |         |
ckAdcI2_p      |    3.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    3.889|    1.599|    1.917|         |
ckAdcQ2_p      |    3.889|    1.599|    1.917|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    3.889|    1.599|    1.917|         |
ckAdcQ2_p      |    3.889|    1.599|    1.917|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.322|    1.852|    2.343|         |
ckAdcQ3_p      |    4.322|    1.852|    2.343|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.322|    1.852|    2.343|         |
ckAdcQ3_p      |    4.322|    1.852|    2.343|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    3.670|    2.388|    2.231|         |
ckAdcQH1_p     |    3.670|    2.388|    2.231|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    3.670|    2.388|    2.231|         |
ckAdcQH1_p     |    3.670|    2.388|    2.231|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.596|         |         |         |
ckAdcQL1_p     |    3.596|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.596|         |         |         |
ckAdcQL1_p     |    3.596|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    6.782|         |         |         |
clk25MHz_p     |    6.782|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    6.782|         |         |         |
clk25MHz_p     |    6.782|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    8.736|    1.189|         |         |
sysClk_p       |    8.736|    1.189|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    8.736|    1.189|         |         |
sysClk_p       |    8.736|    1.189|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 941337 paths, 0 nets, and 39201 connections

Design statistics:
   Minimum period:  13.564ns{1}   (Maximum frequency:  73.725MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 28 14:08:42 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 999 MB



