
---------- Begin Simulation Statistics ----------
final_tick                                14069377500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204658                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425448                       # Number of bytes of host memory used
host_op_rate                                   357682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.58                       # Real time elapsed on the host
host_tick_rate                              208177035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13831515                       # Number of instructions simulated
sim_ops                                      24173443                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014069                       # Number of seconds simulated
sim_ticks                                 14069377500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.813875                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872309                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2408                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003187                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5209956                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.355382                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443202                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          183                       # TLB misses on write requests
system.cpu0.numCycles                        28138755                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22928799                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               76                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     76                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3831515                       # Number of instructions committed
system.cpu1.committedOps                      7245512                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.344028                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1352853                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     972590                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        13770                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     701218                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          510                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       15638073                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.136165                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1295876                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          193                       # TLB misses on write requests
system.cpu1.numCycles                        28138755                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              16002      0.22%      0.22% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                5675088     78.33%     78.55% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 14121      0.19%     78.74% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.02%     78.76% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 9652      0.13%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.92% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.92% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 11328      0.16%     79.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                43815      0.60%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.01%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead                794286     10.96%     90.65% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               635816      8.78%     99.43% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            26004      0.36%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           15444      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 7245512                       # Class of committed instruction
system.cpu1.tickCycles                       12500682                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        108662                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1112315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2224695                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            193                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              30967                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25532                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28287                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23876                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23876                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30967                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       163505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       163505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 163505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5144000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5144000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5144000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             54843                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   54843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               54843                       # Request fanout histogram
system.membus.reqLayer4.occupancy           222277500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          294455250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429328                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429328                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429328                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429328                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13827                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13827                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13827                       # number of overall misses
system.cpu0.icache.overall_misses::total        13827                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    377621000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    377621000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    377621000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    377621000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443155                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443155                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443155                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443155                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005659                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005659                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005659                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005659                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27310.407174                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27310.407174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27310.407174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27310.407174                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13811                       # number of writebacks
system.cpu0.icache.writebacks::total            13811                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13827                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13827                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13827                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13827                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    363794000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    363794000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    363794000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    363794000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005659                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005659                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005659                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005659                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26310.407174                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26310.407174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26310.407174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26310.407174                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13811                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13827                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13827                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    377621000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    377621000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443155                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443155                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005659                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005659                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27310.407174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27310.407174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13827                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13827                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    363794000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    363794000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005659                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005659                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26310.407174                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26310.407174                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999036                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443155                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13827                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.694511                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999036                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559067                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559067                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861447                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861447                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861981                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861981                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226503                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226503                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233360                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233360                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4111008996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4111008996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4111008996                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4111008996                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087950                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087950                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095341                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095341                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037205                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037205                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038285                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038285                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18149.909697                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18149.909697                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17616.596658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17616.596658                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          691                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    20.939394                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60536                       # number of writebacks
system.cpu0.dcache.writebacks::total            60536                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8878                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8878                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8878                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8878                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221368                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221368                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3655688500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3655688500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3952415500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3952415500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16798.109133                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16798.109133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17854.502457                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17854.502457                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221352                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983166                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983166                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163095                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163095                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2462862000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2462862000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146261                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146261                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15100.781753                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15100.781753                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2278138500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2278138500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14008.796473                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14008.796473                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878281                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878281                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1648146996                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1648146996                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25992.729561                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25992.729561                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8405                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8405                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1377550000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1377550000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25044.997546                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25044.997546                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          534                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          534                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6857                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6857                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.927750                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.927750                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    296727000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    296727000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79275.180337                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79275.180337                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998953                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083349                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221368                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.480706                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998953                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984096                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984096                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       668169                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          668169                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       668169                       # number of overall hits
system.cpu1.icache.overall_hits::total         668169                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       627654                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        627654                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       627654                       # number of overall misses
system.cpu1.icache.overall_misses::total       627654                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9229603000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9229603000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9229603000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9229603000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1295823                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1295823                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1295823                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1295823                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.484367                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.484367                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.484367                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.484367                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14704.921820                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14704.921820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14704.921820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14704.921820                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       627638                       # number of writebacks
system.cpu1.icache.writebacks::total           627638                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       627654                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       627654                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       627654                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       627654                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8601949000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8601949000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8601949000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8601949000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.484367                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.484367                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.484367                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.484367                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13704.921820                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13704.921820                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13704.921820                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13704.921820                       # average overall mshr miss latency
system.cpu1.icache.replacements                627638                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       668169                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         668169                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       627654                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       627654                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9229603000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9229603000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1295823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1295823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.484367                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.484367                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14704.921820                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14704.921820                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       627654                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       627654                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8601949000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8601949000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.484367                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.484367                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13704.921820                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13704.921820                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999000                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1295823                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           627654                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.064550                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10994238                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10994238                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1311618                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1311618                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1311618                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1311618                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       283122                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        283122                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       283122                       # number of overall misses
system.cpu1.dcache.overall_misses::total       283122                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   5887612500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5887612500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   5887612500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5887612500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1594740                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1594740                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1594740                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1594740                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177535                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177535                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177535                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177535                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20795.319686                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20795.319686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20795.319686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20795.319686                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       158691                       # number of writebacks
system.cpu1.dcache.writebacks::total           158691                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        33591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        33591                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33591                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       249531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       249531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       249531                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       249531                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4698780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4698780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4698780500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4698780500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156471                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156471                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156471                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156471                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18830.447920                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18830.447920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18830.447920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18830.447920                       # average overall mshr miss latency
system.cpu1.dcache.replacements                249514                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       760685                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         760685                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       183034                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183034                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3043863500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3043863500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       943719                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       943719                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193950                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193950                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 16630.044145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16630.044145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         7100                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7100                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       175934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       175934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2757769000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2757769000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186426                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186426                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 15675.020178                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15675.020178                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       550933                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        550933                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       100088                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       100088                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2843749000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2843749000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       651021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       651021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.153740                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153740                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28412.487011                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28412.487011                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        26491                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        26491                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        73597                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        73597                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1941011500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1941011500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.113049                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.113049                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26373.513866                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26373.513866                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999064                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1561148                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           249530                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.256354                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999064                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13007450                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13007450                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              205538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              614942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              225971                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1057537                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11086                       # number of overall hits
system.l2.overall_hits::.cpu0.data             205538                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             614942                       # number of overall hits
system.l2.overall_hits::.cpu1.data             225971                       # number of overall hits
system.l2.overall_hits::total                 1057537                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2741                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             15830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             23560                       # number of demand (read+write) misses
system.l2.demand_misses::total                  54843                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2741                       # number of overall misses
system.l2.overall_misses::.cpu0.data            15830                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12712                       # number of overall misses
system.l2.overall_misses::.cpu1.data            23560                       # number of overall misses
system.l2.overall_misses::total                 54843                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    220859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1302575000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1179681500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1839507000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4542622500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    220859000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1302575000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1179681500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1839507000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4542622500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221368                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          627654                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          249531                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1112380                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221368                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         627654                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         249531                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1112380                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.198235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.020253                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.094417                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.049302                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.198235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.020253                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.094417                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.049302                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80576.067129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82285.217941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92800.621460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 78077.546689                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82829.577157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80576.067129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82285.217941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92800.621460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 78077.546689                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82829.577157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25532                       # number of writebacks
system.l2.writebacks::total                     25532                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        15830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        23560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             54843                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        15830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        23560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            54843                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    193449000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1144275000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1052561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1603907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3994192500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    193449000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1144275000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1052561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1603907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3994192500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.198235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.071510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.020253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.094417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.198235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.071510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.020253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.094417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.049302                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70576.067129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72285.217941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82800.621460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 68077.546689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72829.577157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70576.067129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72285.217941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82800.621460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 68077.546689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72829.577157                       # average overall mshr miss latency
system.l2.replacements                          53999                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       219227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           219227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       219227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       219227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       641449                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           641449                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       641449                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       641449                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            57479                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104724                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23876                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    649514000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1220034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1869548500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        73597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            128600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.141047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.219003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.185661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83721.835525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 75693.913637                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78302.416653                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    571934000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1058854500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1630788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.141047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.219003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.185661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73721.835525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 65693.913637                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68302.416653                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        614942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             626028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2741                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    220859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1179681500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1400540500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       627654                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         641481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.198235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.020253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80576.067129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92800.621460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90632.272051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2741                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    193449000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1052561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1246010500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.198235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.020253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024090                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70576.067129                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82800.621460                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80632.272051                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       168492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            326785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    653061000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    619472500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1272533500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       175934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        342299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.048520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.042300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80904.484638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83240.056436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82024.848524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    572341000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    545052500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1117393500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.048520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.042300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045323                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70904.484638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73240.056436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72024.848524                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.348122                       # Cycle average of tags in use
system.l2.tags.total_refs                     2224681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     55023                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.431838                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.962638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       71.943795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      341.774445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      166.862185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      436.805059                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.070258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.333764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.162951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.426567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998387                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17852575                       # Number of tag accesses
system.l2.tags.data_accesses                 17852575                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        175424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1013120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        813568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1507840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3509952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       175424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       813568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        988992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1634048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1634048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          15830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          23560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               54843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12468498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         72008872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         57825444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        107171764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             249474577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12468498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     57825444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70293942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116142168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116142168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116142168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12468498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        72008872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        57825444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       107171764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            365616745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     23471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     15605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     20849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000290399750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1425                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              130180                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22066                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       54843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25532                       # Number of write requests accepted
system.mem_ctrls.readBursts                     54843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2936                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2061                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1582                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    794430750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  259535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1767687000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15304.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34054.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30511                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19662                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 54843                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.486495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.920033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.902535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13101     52.04%     52.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5829     23.15%     75.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2405      9.55%     84.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1279      5.08%     89.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1046      4.15%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          414      1.64%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          248      0.99%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          182      0.72%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          672      2.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25176                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.422456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.774221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.782121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1355     95.09%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           37      2.60%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      1.26%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.77%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.456140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.433418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.889036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1115     78.25%     78.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.70%     78.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              264     18.53%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      2.39%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3322048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  187904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1500800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3509952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1634048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       236.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    249.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14068674000                       # Total gap between requests
system.mem_ctrls.avgGap                     175037.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       175424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       998720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       813568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1334336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1500800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12468497.628981808200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 70985372.309471398592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 57825443.947324603796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 94839732.603663519025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106671386.136309146881                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2741                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        15830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        23560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     81024750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    495363000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    528338000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    662961250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 340087313250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29560.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31292.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41562.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     28139.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13320042.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             94226580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             50075025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           190009680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           61872660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1110039840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5834362110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        489493920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7830079815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.533494                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1219671500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    469560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12380146000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             85587180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             45467895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           180606300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           60536340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1110039840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5764727490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        548133600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7795098645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.047160                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1362676000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    469560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12237141500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            983780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       244759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       641449                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          280106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           128600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          128599                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        641481                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       342299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1882946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       748575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3337074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1768832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18041856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     80338688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     26126144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126275520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           53999                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1634048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1166379                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000166                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012896                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1166185     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    194      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1166379                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1973023500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         374436217                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         941632696                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332391819                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20770939                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14069377500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
