{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462591271849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462591271849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 23:21:11 2016 " "Processing started: Fri May 06 23:21:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462591271849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462591271849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462591271850 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462591272462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_wrapper-bhvr " "Found design unit 1: jtag_wrapper-bhvr" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591273978 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_wrapper " "Found entity 1: jtag_wrapper" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591273978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591273978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-case_statment " "Found design unit 1: decoder7seg-case_statment" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274000 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vjtag-SYN " "Found design unit 1: vjtag-SYN" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274003 ""} { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdo_shifter-FSMD2 " "Found design unit 1: tdo_shifter-FSMD2" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274006 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdo_shifter " "Found entity 1: tdo_shifter" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/seriel_to_parallel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/seriel_to_parallel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seriel_to_parallel_reg-SEQ_LOG " "Found design unit 1: seriel_to_parallel_reg-SEQ_LOG" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/seriel_to_parallel_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274009 ""} { "Info" "ISGN_ENTITY_NAME" "1 seriel_to_parallel_reg " "Found entity 1: seriel_to_parallel_reg" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/seriel_to_parallel_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/sdr_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/sdr_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdr_count-count " "Found design unit 1: sdr_count-count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/sdr_count.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274030 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdr_count " "Found entity 1: sdr_count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/sdr_count.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/reg_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-SEQ_LOGIC " "Found design unit 1: reg_gen-SEQ_LOGIC" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/reg_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274036 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Found entity 1: reg_gen" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/reg_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../VHDL/mem_pkg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/mem_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/d_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/d_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_logic-SEQ_LOGIC " "Found design unit 1: d_logic-SEQ_LOGIC" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/d_logic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274047 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_logic " "Found entity 1: d_logic" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/d_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-numeric " "Found design unit 1: alu_ns-numeric" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/alu_ns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274071 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/alu_ns.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/address_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/address_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_wrapper-STR " "Found design unit 1: address_wrapper-STR" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274077 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_wrapper " "Found entity 1: address_wrapper" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 application_test-bhvr " "Found design unit 1: application_test-bhvr" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274080 ""} { "Info" "ISGN_ENTITY_NAME" "1 application_test " "Found entity 1: application_test" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_application_test-str " "Found design unit 1: top_level_application_test-str" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274083 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_application_test " "Found entity 1: top_level_application_test" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462591274083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462591274083 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "DATA_WIDTH application_test.vhd(9) " "VHDL error at application_test.vhd(9): object \"DATA_WIDTH\" is used but not declared" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 9 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1462591274103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462591274330 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 06 23:21:14 2016 " "Processing ended: Fri May 06 23:21:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462591274330 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462591274330 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462591274330 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462591274330 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462591274915 ""}
