Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 10 13:45:17 2021
| Host         : FishelHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.636        0.000                      0                   17        0.308        0.000                      0                   17        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.636        0.000                      0                   17        0.308        0.000                      0                   17        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.592ns (66.018%)  route 0.819ns (33.982%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  display/mycounter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    display/mycounter/counter_reg[4]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  display/mycounter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    display/mycounter/counter_reg[8]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.567 r  display/mycounter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.567    display/mycounter/counter_reg[12]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.786 r  display/mycounter/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.786    display/mycounter/counter_reg[16]_i_1_n_7
    SLICE_X42Y58         FDRE                                         r  display/mycounter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    display/mycounter/CLK
    SLICE_X42Y58         FDRE                                         r  display/mycounter/counter_reg[16]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.109    15.422    display/mycounter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.579ns (65.834%)  route 0.819ns (34.166%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  display/mycounter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    display/mycounter/counter_reg[4]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  display/mycounter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    display/mycounter/counter_reg[8]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 r  display/mycounter/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.773    display/mycounter/counter_reg[12]_i_1_n_6
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    display/mycounter/CLK
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[13]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.109    15.422    display/mycounter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.571ns (65.720%)  route 0.819ns (34.280%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  display/mycounter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    display/mycounter/counter_reg[4]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  display/mycounter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    display/mycounter/counter_reg[8]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.765 r  display/mycounter/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.765    display/mycounter/counter_reg[12]_i_1_n_4
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    display/mycounter/CLK
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[15]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.109    15.422    display/mycounter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.495ns (64.594%)  route 0.819ns (35.406%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  display/mycounter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    display/mycounter/counter_reg[4]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  display/mycounter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    display/mycounter/counter_reg[8]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.689 r  display/mycounter/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.689    display/mycounter/counter_reg[12]_i_1_n_5
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    display/mycounter/CLK
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[14]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.109    15.422    display/mycounter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.475ns (64.285%)  route 0.819ns (35.715%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  display/mycounter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    display/mycounter/counter_reg[4]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  display/mycounter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    display/mycounter/counter_reg[8]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.669 r  display/mycounter/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.669    display/mycounter/counter_reg[12]_i_1_n_7
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.562    14.920    display/mycounter/CLK
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[12]/C
                         clock pessimism              0.429    15.348    
                         clock uncertainty           -0.035    15.313    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.109    15.422    display/mycounter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.462ns (64.082%)  route 0.819ns (35.918%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  display/mycounter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    display/mycounter/counter_reg[4]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.656 r  display/mycounter/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.656    display/mycounter/counter_reg[8]_i_1_n_6
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    display/mycounter/CLK
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[9]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.109    15.423    display/mycounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.454ns (63.955%)  route 0.819ns (36.045%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  display/mycounter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    display/mycounter/counter_reg[4]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.648 r  display/mycounter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.648    display/mycounter/counter_reg[8]_i_1_n_4
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    display/mycounter/CLK
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[11]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.109    15.423    display/mycounter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.378ns (62.709%)  route 0.819ns (37.291%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  display/mycounter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    display/mycounter/counter_reg[4]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.572 r  display/mycounter/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.572    display/mycounter/counter_reg[8]_i_1_n_5
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    display/mycounter/CLK
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[10]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.109    15.423    display/mycounter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.871ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.358ns (62.366%)  route 0.819ns (37.634%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  display/mycounter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    display/mycounter/counter_reg[4]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.552 r  display/mycounter/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.552    display/mycounter/counter_reg[8]_i_1_n_7
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    display/mycounter/CLK
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[8]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.109    15.423    display/mycounter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  7.871    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 display/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.345ns (62.140%)  route 0.819ns (37.860%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    display/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  display/mycounter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    display/mycounter/counter_reg[0]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.539 r  display/mycounter/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.539    display/mycounter/counter_reg[4]_i_1_n_6
    SLICE_X42Y55         FDRE                                         r  display/mycounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    display/mycounter/CLK
    SLICE_X42Y55         FDRE                                         r  display/mycounter/counter_reg[5]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.109    15.423    display/mycounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  7.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  display/mycounter/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    display/mycounter/counter_reg_n_0_[0]
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  display/mycounter/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    display/mycounter/counter[0]_i_2_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  display/mycounter/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    display/mycounter/counter_reg[0]_i_1_n_7
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[0]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.134     1.600    display/mycounter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.465    display/mycounter/CLK
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  display/mycounter/counter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.800    display/mycounter/counter_reg_n_0_[12]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  display/mycounter/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    display/mycounter/counter_reg[12]_i_1_n_7
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.982    display/mycounter/CLK
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[12]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.134     1.599    display/mycounter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    display/mycounter/CLK
    SLICE_X42Y55         FDRE                                         r  display/mycounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  display/mycounter/counter_reg[4]/Q
                         net (fo=1, routed)           0.170     1.801    display/mycounter/counter_reg_n_0_[4]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  display/mycounter/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    display/mycounter/counter_reg[4]_i_1_n_7
    SLICE_X42Y55         FDRE                                         r  display/mycounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    display/mycounter/CLK
    SLICE_X42Y55         FDRE                                         r  display/mycounter/counter_reg[4]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.600    display/mycounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    display/mycounter/CLK
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  display/mycounter/counter_reg[8]/Q
                         net (fo=1, routed)           0.170     1.801    display/mycounter/counter_reg_n_0_[8]
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  display/mycounter/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    display/mycounter/counter_reg[8]_i_1_n_7
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    display/mycounter/CLK
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[8]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.134     1.600    display/mycounter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.279ns (59.012%)  route 0.194ns (40.988%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.465    display/mycounter/CLK
    SLICE_X42Y58         FDRE                                         r  display/mycounter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  display/mycounter/counter_reg[16]/Q
                         net (fo=12, routed)          0.194     1.823    display/mycounter/sel[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.938 r  display/mycounter/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    display/mycounter/counter_reg[16]_i_1_n_7
    SLICE_X42Y58         FDRE                                         r  display/mycounter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.982    display/mycounter/CLK
    SLICE_X42Y58         FDRE                                         r  display/mycounter/counter_reg[16]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.134     1.599    display/mycounter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  display/mycounter/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    display/mycounter/counter_reg_n_0_[0]
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  display/mycounter/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    display/mycounter/counter[0]_i_2_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.943 r  display/mycounter/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    display/mycounter/counter_reg[0]_i_1_n_6
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[1]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.134     1.600    display/mycounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.465    display/mycounter/CLK
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  display/mycounter/counter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.800    display/mycounter/counter_reg_n_0_[12]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.950 r  display/mycounter/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.950    display/mycounter/counter_reg[12]_i_1_n_6
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.982    display/mycounter/CLK
    SLICE_X42Y57         FDRE                                         r  display/mycounter/counter_reg[13]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.134     1.599    display/mycounter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    display/mycounter/CLK
    SLICE_X42Y55         FDRE                                         r  display/mycounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  display/mycounter/counter_reg[4]/Q
                         net (fo=1, routed)           0.170     1.801    display/mycounter/counter_reg_n_0_[4]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.951 r  display/mycounter/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    display/mycounter/counter_reg[4]_i_1_n_6
    SLICE_X42Y55         FDRE                                         r  display/mycounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    display/mycounter/CLK
    SLICE_X42Y55         FDRE                                         r  display/mycounter/counter_reg[5]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.600    display/mycounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    display/mycounter/CLK
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  display/mycounter/counter_reg[8]/Q
                         net (fo=1, routed)           0.170     1.801    display/mycounter/counter_reg_n_0_[8]
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.951 r  display/mycounter/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    display/mycounter/counter_reg[8]_i_1_n_6
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    display/mycounter/CLK
    SLICE_X42Y56         FDRE                                         r  display/mycounter/counter_reg[9]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.134     1.600    display/mycounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 display/mycounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/mycounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.354ns (68.458%)  route 0.163ns (31.542%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  display/mycounter/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    display/mycounter/counter_reg_n_0_[0]
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  display/mycounter/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    display/mycounter/counter[0]_i_2_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.983 r  display/mycounter/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.983    display/mycounter/counter_reg[0]_i_1_n_5
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    display/mycounter/CLK
    SLICE_X42Y54         FDRE                                         r  display/mycounter/counter_reg[2]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.134     1.600    display/mycounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y44    A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y44    A_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y43    A_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46    A_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y43    A_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46    A_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46    A_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46    A_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y44    B_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y44    A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y44    A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y44    A_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y44    A_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y43    A_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y43    A_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y46    A_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y46    A_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y43    A_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y43    A_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    A_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    A_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    A_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    A_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    A_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    A_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    A_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    A_reg[4]/C



