
// Generated by Cadence Encounter(R) RTL Compiler RC14.22 - v14.20-s016_1

// Verification Directory fv/ 

module SoC(CLK, RST, HOLDn, PROG, MOSI, MISO, BRSTn, PORT_OUT, PORT_IN, PC_OF, PC_UF, TEN, TRST, TCLK, SDI, SDO, SE);
  input CLK, RST, HOLDn, PROG, MOSI, BRSTn, TEN, TRST, TCLK, SDI, SE;
  input [7:0] PORT_IN;
  output MISO, PC_OF, PC_UF, SDO;
  output [7:0] PORT_OUT;
  wire CLK, RST, HOLDn, PROG, MOSI, BRSTn, TEN, TRST, TCLK, SDI, SE;
  wire [7:0] PORT_IN;
  wire MISO, PC_OF, PC_UF, SDO;
  wire [7:0] PORT_OUT;
  wire [8:0] CPU_GM_ADDR;
  wire [15:0] CPU_ACC;
  wire [15:0] gm_Q_tmp;
  wire [7:0] PMEM_AD;
  wire [15:0] PMEM_DI;
  wire [15:0] pm_Q;
  wire [10:0] CPU_OPERAND;
  wire [1:0] CPU_ZN;
  wire [7:0] CPU_INDR;
  wire [10:0] CPU_PC;
  wire [2:0] CPU_state;
  wire [4:0] CPU_OPCODE;
  wire [7:0] boot_addr;
  wire [1:0] CPU_APB_GEN_MEM_state;
  wire [15:0] boot_data;
  wire [31:0] BOOTLOADER_INTERFACE_tmp;
  wire [15:0] BOOTLOADER_wdata;
  wire [15:0] CPU_Data_Path_in_alu;
  wire BOOTLOADER_INTERFACE_pwrite_o_tmp, CPU_APB_GEN_MEM_en_w,
       CPU_Control_Unit_n_370, CPU_Control_Unit_n_413,
       CPU_Control_Unit_n_414, CPU_Control_Unit_n_415,
       CPU_Control_Unit_n_848, CPU_Data_Path_add_103_26_n_72;
  wire CPU_Data_Path_add_105_28_n_47, CPU_Data_Path_add_105_28_n_53,
       CPU_Data_Path_add_105_28_n_57, CPU_Data_Path_add_105_28_n_59,
       CPU_Data_Path_add_105_28_n_63, CPU_Data_Path_add_105_28_n_76,
       CPU_Data_Path_add_105_28_n_9136, CPU_Data_Path_add_105_28_n_9139;
  wire CPU_Data_Path_add_105_28_n_9140, CPU_Data_Path_n_7530,
       CPU_SEL_BRANCH, CPU_en_ACC, GMEM_READY_HIGH, GMEM_READY_LOW,
       PMEM_READY_HIGH, PMEM_READY_LOW;
  wire PMEM_WR, UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       ff_BOOTLOADER_INTERFACE_pwrite_o_tmp,
       ff_BOOTLOADER_INTERFACE_tmp_0_, ff_BOOTLOADER_INTERFACE_tmp_1_;
  wire ff_BOOTLOADER_INTERFACE_tmp_2_, ff_BOOTLOADER_INTERFACE_tmp_3_,
       ff_BOOTLOADER_INTERFACE_tmp_4_, ff_BOOTLOADER_INTERFACE_tmp_5_,
       ff_BOOTLOADER_INTERFACE_tmp_6_, ff_BOOTLOADER_INTERFACE_tmp_7_,
       ff_BOOTLOADER_INTERFACE_tmp_8_, ff_BOOTLOADER_INTERFACE_tmp_9_;
  wire ff_BOOTLOADER_INTERFACE_tmp_10_,
       ff_BOOTLOADER_INTERFACE_tmp_11_,
       ff_BOOTLOADER_INTERFACE_tmp_12_,
       ff_BOOTLOADER_INTERFACE_tmp_13_,
       ff_BOOTLOADER_INTERFACE_tmp_14_,
       ff_BOOTLOADER_INTERFACE_tmp_15_,
       ff_BOOTLOADER_INTERFACE_tmp_16_, ff_BOOTLOADER_INTERFACE_tmp_17_;
  wire ff_BOOTLOADER_INTERFACE_tmp_18_,
       ff_BOOTLOADER_INTERFACE_tmp_19_,
       ff_BOOTLOADER_INTERFACE_tmp_20_,
       ff_BOOTLOADER_INTERFACE_tmp_21_,
       ff_BOOTLOADER_INTERFACE_tmp_22_,
       ff_BOOTLOADER_INTERFACE_tmp_23_,
       ff_BOOTLOADER_INTERFACE_tmp_24_, ff_BOOTLOADER_INTERFACE_tmp_25_;
  wire ff_BOOTLOADER_INTERFACE_tmp_26_,
       ff_BOOTLOADER_INTERFACE_tmp_27_,
       ff_BOOTLOADER_INTERFACE_tmp_28_,
       ff_BOOTLOADER_INTERFACE_tmp_29_,
       ff_BOOTLOADER_INTERFACE_tmp_30_,
       ff_BOOTLOADER_INTERFACE_tmp_31_, ff_BOOTLOADER_wdata_0_,
       ff_BOOTLOADER_wdata_1_;
  wire ff_BOOTLOADER_wdata_2_, ff_BOOTLOADER_wdata_3_,
       ff_BOOTLOADER_wdata_4_, ff_BOOTLOADER_wdata_5_,
       ff_BOOTLOADER_wdata_6_, ff_BOOTLOADER_wdata_7_,
       ff_BOOTLOADER_wdata_8_, ff_BOOTLOADER_wdata_9_;
  wire ff_BOOTLOADER_wdata_10_, ff_BOOTLOADER_wdata_11_,
       ff_BOOTLOADER_wdata_12_, ff_BOOTLOADER_wdata_13_,
       ff_BOOTLOADER_wdata_14_, ff_BOOTLOADER_wdata_15_, ff_CPU_ACC_0_,
       ff_CPU_ACC_1_;
  wire ff_CPU_ACC_2_, ff_CPU_ACC_3_, ff_CPU_ACC_4_, ff_CPU_ACC_5_,
       ff_CPU_ACC_6_, ff_CPU_ACC_7_, ff_CPU_ACC_8_, ff_CPU_ACC_9_;
  wire ff_CPU_ACC_10_, ff_CPU_ACC_11_, ff_CPU_ACC_12_, ff_CPU_ACC_13_,
       ff_CPU_ACC_14_, ff_CPU_ACC_15_, ff_CPU_APB_GEN_MEM_en_w,
       ff_CPU_APB_GEN_MEM_state_0_;
  wire ff_CPU_APB_GEN_MEM_state_1_, ff_CPU_Data_Path_in_alu_0_,
       ff_CPU_Data_Path_in_alu_3_, ff_CPU_Data_Path_in_alu_4_,
       ff_CPU_Data_Path_in_alu_5_, ff_CPU_Data_Path_in_alu_6_,
       ff_CPU_Data_Path_in_alu_7_, ff_CPU_Data_Path_in_alu_8_;
  wire ff_CPU_Data_Path_in_alu_9_, ff_CPU_Data_Path_in_alu_10_,
       ff_CPU_Data_Path_in_alu_11_, ff_CPU_Data_Path_in_alu_12_,
       ff_CPU_Data_Path_in_alu_13_, ff_CPU_Data_Path_in_alu_14_,
       ff_CPU_Data_Path_in_alu_15_, ff_CPU_INDR_0_;
  wire ff_CPU_INDR_1_, ff_CPU_INDR_2_, ff_CPU_INDR_3_, ff_CPU_INDR_4_,
       ff_CPU_INDR_5_, ff_CPU_INDR_6_, ff_CPU_INDR_7_, ff_CPU_OPCODE_0_;
  wire ff_CPU_OPCODE_1_, ff_CPU_OPCODE_2_, ff_CPU_OPCODE_3_,
       ff_CPU_OPCODE_4_, ff_CPU_OPERAND_0_, ff_CPU_OPERAND_1_,
       ff_CPU_OPERAND_2_, ff_CPU_OPERAND_3_;
  wire ff_CPU_OPERAND_4_, ff_CPU_OPERAND_5_, ff_CPU_OPERAND_6_,
       ff_CPU_OPERAND_7_, ff_CPU_OPERAND_8_, ff_CPU_OPERAND_9_,
       ff_CPU_OPERAND_10_, ff_CPU_PC_0_;
  wire ff_CPU_PC_1_, ff_CPU_PC_2_, ff_CPU_PC_3_, ff_CPU_PC_4_,
       ff_CPU_PC_5_, ff_CPU_PC_6_, ff_CPU_PC_7_, ff_CPU_ZN_0_;
  wire ff_CPU_ZN_1_, ff_CPU_state_0_, ff_CPU_state_1_, ff_CPU_state_2_,
       ff_MISO, ff_PORT_OUT_0_, ff_PORT_OUT_1_, ff_PORT_OUT_2_;
  wire ff_PORT_OUT_3_, ff_PORT_OUT_4_, ff_PORT_OUT_5_, ff_PORT_OUT_6_,
       ff_PORT_OUT_7_, ff_boot_addr_0_, ff_boot_addr_1_,
       ff_boot_addr_2_;
  wire ff_boot_addr_3_, ff_boot_addr_4_, ff_boot_addr_5_,
       ff_boot_addr_6_, ff_boot_addr_7_, ff_boot_data_0_,
       ff_boot_data_1_, ff_boot_data_2_;
  wire ff_boot_data_3_, ff_boot_data_4_, ff_boot_data_5_,
       ff_boot_data_6_, ff_boot_data_7_, ff_boot_data_8_,
       ff_boot_data_9_, ff_boot_data_10_;
  wire ff_boot_data_11_, ff_boot_data_12_, ff_boot_data_13_,
       ff_boot_data_14_, ff_boot_data_15_, ff_n_23, ff_n_30, gm_we;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_59, n_60, n_61, n_62, n_63, n_64, n_65;
  wire n_66, n_67, n_68, n_69, n_70, n_71, n_72, n_74;
  wire n_75, n_76, n_77, n_78, n_79, n_80, n_81, n_82;
  wire n_83, n_84, n_85, n_86, n_87, n_88, n_89, n_90;
  wire n_91, n_92, n_93, n_94, n_95, n_96, n_97, n_99;
  wire n_100, n_101, n_103, n_104, n_105, n_106, n_107, n_108;
  wire n_109, n_110, n_111, n_112, n_113, n_114, n_115, n_116;
  wire n_118, n_119, n_120, n_121, n_122, n_123, n_124, n_125;
  wire n_126, n_127, n_128, n_129, n_130, n_131, n_132, n_133;
  wire n_134, n_135, n_136, n_137, n_138, n_139, n_140, n_141;
  wire n_142, n_143, n_146, n_147, n_149, n_150, n_152, n_154;
  wire n_155, n_156, n_157, n_158, n_159, n_160, n_161, n_162;
  wire n_163, n_164, n_165, n_166, n_167, n_168, n_169, n_170;
  wire n_171, n_172, n_173, n_174, n_175, n_176, n_177, n_180;
  wire n_181, n_182, n_183, n_184, n_185, n_186, n_187, n_188;
  wire n_189, n_190, n_191, n_192, n_193, n_194, n_195, n_196;
  wire n_197, n_198, n_199, n_200, n_201, n_202, n_203, n_204;
  wire n_205, n_206, n_207, n_208, n_209, n_210, n_211, n_212;
  wire n_213, n_214, n_215, n_216, n_217, n_218, n_219, n_220;
  wire n_221, n_222, n_223, n_224, n_225, n_226, n_227, n_228;
  wire n_229, n_230, n_231, n_232, n_233, n_234, n_235, n_236;
  wire n_237, n_238, n_239, n_240, n_241, n_242, n_243, n_244;
  wire n_245, n_246, n_247, n_248, n_249, n_250, n_251, n_252;
  wire n_253, n_254, n_255, n_256, n_257, n_258, n_259, n_260;
  wire n_261, n_262, n_263, n_264, n_265, n_266, n_267, n_268;
  wire n_269, n_270, n_272, n_273, n_274, n_275, n_276, n_277;
  wire n_278, n_279, n_281, n_282, n_283, n_284, n_285, n_286;
  wire n_287, n_289, n_290, n_291, n_292, n_293, n_294, n_295;
  wire n_296, n_297, n_298, n_299, n_300, n_301, n_302, n_303;
  wire n_304, n_305, n_306, n_307, n_308, n_309, n_310, n_311;
  wire n_312, n_313, n_314, n_315, n_316, n_317, n_318, n_319;
  wire n_320, n_321, n_322, n_323, n_324, n_325, n_326, n_327;
  wire n_328, n_329, n_330, n_331, n_332, n_333, n_334, n_335;
  wire n_336, n_337, n_338, n_339, n_340, n_341, n_342, n_343;
  wire n_344, n_345, n_346, n_347, n_348, n_350, n_351, n_352;
  wire n_353, n_354, n_355, n_356, n_357, n_358, n_359, n_360;
  wire n_361, n_362, n_363, n_364, n_365, n_366, n_367, n_368;
  wire n_369, n_370, n_372, n_373, n_374, n_376, n_377, n_378;
  wire n_379, n_380, n_381, n_382, n_383, n_384, n_385, n_386;
  wire n_387, n_388, n_389, n_390, n_391, n_392, n_395, n_396;
  wire n_397, n_398, n_399, n_400, n_401, n_402, n_403, n_404;
  wire n_405, n_406, n_407, n_408, n_409, n_410, n_411, n_412;
  wire n_413, n_414, n_415, n_416, n_417, n_418, n_419, n_420;
  wire n_421, n_422, n_424, n_425, n_426, n_427, n_428, n_429;
  wire n_430, n_431, n_432, n_433, n_434, n_435, n_436, n_437;
  wire n_438, n_439, n_440, n_442, n_443, n_444, n_445, n_446;
  wire n_447, n_448, n_449, n_450, n_451, n_452, n_453, n_454;
  wire n_455, n_456, n_457, n_458, n_459, n_460, n_461, n_462;
  wire n_463, n_464, n_465, n_466, n_467, n_468, n_469, n_470;
  wire n_471, n_472, n_473, n_474, n_476, n_477, n_478, n_480;
  wire n_481, n_482, n_483, n_484, n_485, n_486, n_487, n_488;
  wire n_489, n_490, n_491, n_492, n_493, n_494, n_495, n_496;
  wire n_497, n_499, n_500, n_501, n_502, n_503, n_504, n_505;
  wire n_506, n_507, n_508, n_509, n_510, n_511, n_512, n_513;
  wire n_514, n_515, n_516, n_517, n_518, n_519, n_520, n_521;
  wire n_522, n_523, n_524, n_525, n_526, n_527, n_528, n_529;
  wire n_530, n_531, n_532, n_533, n_534, n_535, n_536, n_537;
  wire n_538, n_539, n_540, n_541, n_542, n_543, n_544, n_545;
  wire n_546, n_547, n_548, n_549, n_550, n_551, n_552, n_553;
  wire n_554, n_555, n_556, n_557, n_558, n_559, n_560, n_561;
  wire n_562, n_563, n_564, n_565, n_566, n_567, n_568, n_569;
  wire n_570, n_571, n_572, n_573, n_574, n_575, n_576, n_577;
  wire n_578, n_579, n_580, n_581, n_582, n_583, n_584, n_585;
  wire n_586, n_587, n_588, n_589, n_590, n_591, n_592, n_593;
  wire n_594, n_595, n_596, n_597, n_598, n_599, n_600, n_601;
  wire n_602, n_603, n_604, n_605, n_606, n_607, n_608, n_609;
  wire n_610, n_611, n_612, n_613, n_614, n_615, n_616, n_617;
  wire n_618, n_619, n_620, n_621, n_622, n_623, n_624, n_625;
  wire n_626, n_627, n_628, n_629, n_630, n_631, n_632, n_633;
  wire n_634, n_635, n_636, n_637, n_638, n_639, n_640, n_641;
  wire n_642, n_643, n_644, n_645, n_646, n_647, n_648, n_649;
  wire n_650, n_651, n_653, n_654, n_655, n_656, n_657, n_658;
  wire n_659, n_660, n_661, n_663, n_664, n_665, n_666, n_667;
  wire n_669, n_670, n_671, n_672, n_673, n_674, n_675, n_676;
  wire n_677, n_678, n_679, n_681, n_682, n_683, n_684, n_685;
  wire n_686, n_687, n_688, n_689, n_690, n_691, n_692, n_693;
  wire n_694, n_695, n_696, n_697, n_698, n_699, n_700, n_701;
  wire n_702, n_703, n_704, n_705, n_706, n_707, n_708, n_709;
  wire n_710, n_711, n_712, n_713, n_714, n_715, n_716, n_717;
  wire n_718, n_719, n_720, n_721, n_722, n_723, n_724, n_725;
  wire n_726, n_727, n_728, n_729, n_730, n_731, n_732, n_733;
  wire n_734, n_735, n_736, n_737, n_738, n_739, n_740, n_741;
  wire n_742, n_743, n_744, n_745, n_746, n_747, n_748, n_749;
  wire n_750, n_751, n_752, n_753, n_754, n_755, n_756, n_757;
  wire n_758, n_759, n_760, n_761, n_762, n_763, n_764, n_765;
  wire n_766, n_767, n_768, n_769, n_770, n_771, n_772, n_773;
  wire n_774, n_775, n_776, n_777, n_778, n_779, n_780, n_781;
  wire n_782, n_783, n_784, n_785, n_786, n_787, n_788, n_789;
  wire n_790, n_791, n_792, n_793, n_794, n_795, n_796, n_797;
  wire n_798, n_799, n_800, n_801, n_802, n_803, n_804, n_805;
  wire n_806, n_807, n_808, n_809, n_810, n_811, n_812, n_813;
  wire n_814, n_815, n_816, n_817, n_818, n_819, n_820, n_821;
  wire n_822, n_823, n_824, n_825, n_826, n_827, n_828, n_829;
  wire n_830, n_831, n_832, n_833, n_834, n_835, n_836, n_837;
  wire n_838, n_839, n_840, n_841, n_842, n_843, n_844, n_845;
  wire n_846, n_847, n_848, n_849, n_850, n_852, n_856, n_857;
  wire n_862, n_867, n_876, n_877, n_878, n_879, n_880, n_881;
  wire n_882, n_883, n_884, n_885, n_886, n_887, n_888, n_889;
  wire n_890, n_891, n_892, n_894, n_895, n_896, n_898, n_900;
  wire n_902, n_903, n_904, n_905, n_907, n_908, n_910, n_911;
  wire n_913, n_914, n_915, n_916, n_918, n_919, n_920, n_921;
  wire n_922, n_927, n_928, n_930, n_946, n_956, n_963, n_964;
  wire n_965, n_966, n_967, n_969, n_976, n_1005, n_1018, n_1032;
  wire n_1044, n_1075, n_1088, n_1101, n_1114, n_1127, n_1140, n_1143;
  wire n_1144, n_1145, n_1146, n_1147, n_1148, n_1149, n_1150, n_1151;
  wire n_1152, n_1153, n_1154, n_1155, n_1156, n_1157,
       sc_BOOTLOADER_INTERFACE_pwrite_o_tmp,
       sc_BOOTLOADER_INTERFACE_tmp_0_;
  wire sc_BOOTLOADER_INTERFACE_tmp_1_, sc_BOOTLOADER_INTERFACE_tmp_2_,
       sc_BOOTLOADER_INTERFACE_tmp_3_, sc_BOOTLOADER_INTERFACE_tmp_4_,
       sc_BOOTLOADER_INTERFACE_tmp_5_, sc_BOOTLOADER_INTERFACE_tmp_6_,
       sc_BOOTLOADER_INTERFACE_tmp_7_, sc_BOOTLOADER_INTERFACE_tmp_8_;
  wire sc_BOOTLOADER_INTERFACE_tmp_9_, sc_BOOTLOADER_INTERFACE_tmp_10_,
       sc_BOOTLOADER_INTERFACE_tmp_11_,
       sc_BOOTLOADER_INTERFACE_tmp_12_,
       sc_BOOTLOADER_INTERFACE_tmp_13_,
       sc_BOOTLOADER_INTERFACE_tmp_14_,
       sc_BOOTLOADER_INTERFACE_tmp_15_, sc_BOOTLOADER_INTERFACE_tmp_16_;
  wire sc_BOOTLOADER_INTERFACE_tmp_17_,
       sc_BOOTLOADER_INTERFACE_tmp_18_,
       sc_BOOTLOADER_INTERFACE_tmp_19_,
       sc_BOOTLOADER_INTERFACE_tmp_20_,
       sc_BOOTLOADER_INTERFACE_tmp_21_,
       sc_BOOTLOADER_INTERFACE_tmp_22_,
       sc_BOOTLOADER_INTERFACE_tmp_23_, sc_BOOTLOADER_INTERFACE_tmp_24_;
  wire sc_BOOTLOADER_INTERFACE_tmp_25_,
       sc_BOOTLOADER_INTERFACE_tmp_26_,
       sc_BOOTLOADER_INTERFACE_tmp_27_,
       sc_BOOTLOADER_INTERFACE_tmp_28_,
       sc_BOOTLOADER_INTERFACE_tmp_29_,
       sc_BOOTLOADER_INTERFACE_tmp_30_,
       sc_BOOTLOADER_INTERFACE_tmp_31_, sc_BOOTLOADER_wdata_0_;
  wire sc_BOOTLOADER_wdata_1_, sc_BOOTLOADER_wdata_2_,
       sc_BOOTLOADER_wdata_3_, sc_BOOTLOADER_wdata_4_,
       sc_BOOTLOADER_wdata_5_, sc_BOOTLOADER_wdata_6_,
       sc_BOOTLOADER_wdata_7_, sc_BOOTLOADER_wdata_8_;
  wire sc_BOOTLOADER_wdata_9_, sc_BOOTLOADER_wdata_10_,
       sc_BOOTLOADER_wdata_11_, sc_BOOTLOADER_wdata_12_,
       sc_BOOTLOADER_wdata_13_, sc_BOOTLOADER_wdata_14_,
       sc_BOOTLOADER_wdata_15_, sc_CPU_ACC_0_;
  wire sc_CPU_ACC_1_, sc_CPU_ACC_2_, sc_CPU_ACC_3_, sc_CPU_ACC_4_,
       sc_CPU_ACC_5_, sc_CPU_ACC_6_, sc_CPU_ACC_7_, sc_CPU_ACC_8_;
  wire sc_CPU_ACC_9_, sc_CPU_ACC_10_, sc_CPU_ACC_11_, sc_CPU_ACC_12_,
       sc_CPU_ACC_13_, sc_CPU_ACC_14_, sc_CPU_ACC_15_,
       sc_CPU_APB_GEN_MEM_en_w;
  wire sc_CPU_APB_GEN_MEM_state_0_, sc_CPU_APB_GEN_MEM_state_1_,
       sc_CPU_Data_Path_in_alu_0_, sc_CPU_Data_Path_in_alu_3_,
       sc_CPU_Data_Path_in_alu_4_, sc_CPU_Data_Path_in_alu_5_,
       sc_CPU_Data_Path_in_alu_6_, sc_CPU_Data_Path_in_alu_7_;
  wire sc_CPU_Data_Path_in_alu_8_, sc_CPU_Data_Path_in_alu_9_,
       sc_CPU_Data_Path_in_alu_10_, sc_CPU_Data_Path_in_alu_11_,
       sc_CPU_Data_Path_in_alu_12_, sc_CPU_Data_Path_in_alu_13_,
       sc_CPU_Data_Path_in_alu_14_, sc_CPU_Data_Path_in_alu_15_;
  wire sc_CPU_INDR_0_, sc_CPU_INDR_1_, sc_CPU_INDR_2_, sc_CPU_INDR_3_,
       sc_CPU_INDR_4_, sc_CPU_INDR_5_, sc_CPU_INDR_6_, sc_CPU_INDR_7_;
  wire sc_CPU_OPCODE_0_, sc_CPU_OPCODE_1_, sc_CPU_OPCODE_2_,
       sc_CPU_OPCODE_3_, sc_CPU_OPCODE_4_, sc_CPU_OPERAND_0_,
       sc_CPU_OPERAND_1_, sc_CPU_OPERAND_2_;
  wire sc_CPU_OPERAND_3_, sc_CPU_OPERAND_4_, sc_CPU_OPERAND_5_,
       sc_CPU_OPERAND_6_, sc_CPU_OPERAND_7_, sc_CPU_OPERAND_8_,
       sc_CPU_OPERAND_9_, sc_CPU_OPERAND_10_;
  wire sc_CPU_PC_0_, sc_CPU_PC_1_, sc_CPU_PC_2_, sc_CPU_PC_3_,
       sc_CPU_PC_4_, sc_CPU_PC_5_, sc_CPU_PC_6_, sc_CPU_PC_7_;
  wire sc_CPU_ZN_0_, sc_CPU_ZN_1_, sc_CPU_state_0_, sc_CPU_state_1_,
       sc_CPU_state_2_, sc_MISO, sc_PORT_OUT_0_, sc_PORT_OUT_1_;
  wire sc_PORT_OUT_2_, sc_PORT_OUT_3_, sc_PORT_OUT_4_, sc_PORT_OUT_5_,
       sc_PORT_OUT_6_, sc_boot_addr_0_, sc_boot_addr_1_,
       sc_boot_addr_2_;
  wire sc_boot_addr_3_, sc_boot_addr_4_, sc_boot_addr_5_,
       sc_boot_addr_6_, sc_boot_addr_7_, sc_boot_data_0_,
       sc_boot_data_1_, sc_boot_data_2_;
  wire sc_boot_data_3_, sc_boot_data_4_, sc_boot_data_5_,
       sc_boot_data_6_, sc_boot_data_7_, sc_boot_data_8_,
       sc_boot_data_9_, sc_boot_data_10_;
  wire sc_boot_data_11_, sc_boot_data_12_, sc_boot_data_13_,
       sc_boot_data_14_, sc_boot_data_15_, sc_n_23, sc_n_30;
  SPRAM256X8 GMEM_HIGH(.CS (n_930), .AD (CPU_GM_ADDR[7:0]), .RD
       (gm_we), .EN (1'b0), .WR (n_928), .NRST (RST), .DI
       ({CPU_ACC[15], n_1127, n_1114, CPU_ACC[12:8]}), .READY
       (GMEM_READY_HIGH), .DO (gm_Q_tmp[15:8]), .ramgnd (1'b0), .ramvdd
       (1'b1));
  SPRAM256X8 GMEM_LOW(.CS (n_930), .AD (CPU_GM_ADDR[7:0]), .RD (gm_we),
       .EN (1'b0), .WR (n_928), .NRST (RST), .DI ({n_1140, CPU_ACC[6],
       n_1075, n_1088, CPU_ACC[3:1], n_1101}), .READY (GMEM_READY_LOW),
       .DO (gm_Q_tmp[7:0]), .ramgnd (1'b0), .ramvdd (1'b1));
  SPRAM256X8 PMEM_HIGH(.CS (CLK), .AD (PMEM_AD), .RD (n_927), .EN
       (1'b0), .WR (PMEM_WR), .NRST (RST), .DI (PMEM_DI[15:8]), .READY
       (PMEM_READY_HIGH), .DO (pm_Q[15:8]), .ramgnd (1'b0), .ramvdd
       (1'b1));
  SPRAM256X8 PMEM_LOW(.CS (CLK), .AD (PMEM_AD), .RD (n_927), .EN
       (1'b0), .WR (PMEM_WR), .NRST (RST), .DI (PMEM_DI[7:0]), .READY
       (PMEM_READY_LOW), .DO (pm_Q[7:0]), .ramgnd (1'b0), .ramvdd
       (1'b1));
  INST_X4 g9848(.A (gm_we), .Q (n_928));
  INST_X4 g9849(.A (PMEM_WR), .Q (n_927));
  ON31ST_X1 g18822(.A (n_916), .B (CPU_SEL_BRANCH), .C
       (CPU_OPERAND[8]), .D (n_1153), .Q (PC_OF));
  AO21ST_X1 g18825(.A (n_921), .B (n_919), .C (n_43), .Q
       (CPU_SEL_BRANCH));
  ON31ST_X1 g18826(.A (n_852), .B (n_920), .C (CPU_Control_Unit_n_415),
       .D (n_963), .Q (n_921));
  NA2ST_X1 g18827(.A (n_908), .B (n_918), .Q (n_920));
  NO2ST_X1 g18828(.A (n_1144), .B (n_1151), .Q (n_919));
  INST_X2 g18829(.A (n_918), .Q (CPU_Control_Unit_n_414));
  NA4I2ST_X1 g18830(.AN (CPU_ZN[0]), .BN (CPU_ZN[1]), .C (n_898), .D
       (n_976), .Q (n_918));
  AO21ST_X2 g18836(.A (n_1143), .B (n_911), .C
       (CPU_Data_Path_add_105_28_n_59), .Q (n_916));
  OR2ST_X1 g18842(.A (n_848), .B (CPU_GM_ADDR[8]), .Q (gm_we));
  MU2ST_X1 g18843(.IN0 (CPU_OPERAND[2]), .IN1 (CPU_INDR[2]), .S
       (n_910), .Q (CPU_GM_ADDR[2]));
  MU2ST_X1 g18844(.IN0 (CPU_OPERAND[1]), .IN1 (CPU_INDR[1]), .S
       (n_910), .Q (CPU_GM_ADDR[1]));
  MU2ST_X1 g18845(.IN0 (CPU_OPERAND[0]), .IN1 (CPU_INDR[0]), .S
       (n_910), .Q (CPU_GM_ADDR[0]));
  MU2ST_X1 g18846(.IN0 (CPU_OPERAND[7]), .IN1 (CPU_INDR[7]), .S
       (n_910), .Q (CPU_GM_ADDR[7]));
  MU2ST_X1 g18847(.IN0 (CPU_OPERAND[6]), .IN1 (CPU_INDR[6]), .S
       (n_910), .Q (CPU_GM_ADDR[6]));
  MU2ST_X1 g18848(.IN0 (CPU_OPERAND[5]), .IN1 (CPU_INDR[5]), .S
       (n_910), .Q (CPU_GM_ADDR[5]));
  MU2ST_X1 g18849(.IN0 (CPU_OPERAND[4]), .IN1 (CPU_INDR[4]), .S
       (n_910), .Q (CPU_GM_ADDR[4]));
  MU2ST_X1 g18850(.IN0 (CPU_OPERAND[3]), .IN1 (CPU_INDR[3]), .S
       (n_910), .Q (CPU_GM_ADDR[3]));
  NO5I4ST_X1 g18851(.AN (n_890), .BN (n_891), .CN (n_892), .DN (n_894),
       .E (n_922), .Q (n_914));
  OA21ST_X2 g18853(.A (n_905), .B (n_902), .C (CPU_OPERAND[8]), .Q
       (CPU_GM_ADDR[8]));
  AN21ST_X1 g18855(.A (n_907), .B (n_857), .C (n_895), .Q (n_911));
  AND2ST_X1 g18856(.A (CPU_Data_Path_add_105_28_n_76), .B (n_886), .Q
       (n_946));
  AND4ST_X1 g18857(.A (n_1005), .B (n_896), .C (n_850), .D (n_1155), .Q
       (n_910));
  INST_X2 g18859(.A (n_908), .Q (CPU_Control_Unit_n_413));
  NA4I2ST_X1 g18860(.AN (n_105), .BN (CPU_ZN[0]), .C (n_862), .D
       (n_898), .Q (n_908));
  INST_X3 g18861(.A (n_907), .Q (CPU_Data_Path_add_105_28_n_9140));
  OA21ST_X1 g18862(.A (n_881), .B (n_882), .C (n_888), .Q (n_907));
  INST_X4 g18866(.A (n_905), .Q (CPU_Data_Path_n_7530));
  NA4I2ST_X1 g18867(.AN (n_7), .BN (n_976), .C (n_1005), .D (n_1018),
       .Q (n_905));
  INST_X3 g18868(.A (n_904), .Q (CPU_Data_Path_add_103_26_n_72));
  AND2ST_X1 g18869(.A (n_900), .B (CPU_PC[3]), .Q (n_904));
  AND3ST_X4 g18872(.A (n_888), .B (n_857), .C (n_887), .Q (n_903));
  AO21ST_X1 g18873(.A (n_885), .B (n_880), .C (n_956), .Q
       (CPU_Data_Path_add_105_28_n_76));
  MU2ST_X2 g18874(.IN0 (n_884), .IN1 (n_849), .S (CPU_state[2]), .Q
       (n_902));
  INST_X3 g18875(.A (n_43), .Q (n_45));
  OR2ST_X1 g18878(.A (CPU_state[2]), .B (n_884), .Q (n_43));
  AND2ST_X1 g18879(.A (n_877), .B (CPU_PC[2]), .Q (n_900));
  NO2I1ST_X1 g18880(.AN (CPU_state[2]), .B (n_849), .Q (CPU_en_ACC));
  NA2I1ST_X1 g18881(.AN (CPU_state[2]), .B (n_884), .Q (n_896));
  AND3ST_X4 g18883(.A (n_1005), .B (n_867), .C (n_18), .Q (n_898));
  NA2ST_X1 g18886(.A (n_878), .B (n_876), .Q (n_895));
  NO3ST_X1 g18887(.A (CPU_ACC[1]), .B (CPU_ACC[2]), .C (CPU_ACC[6]), .Q
       (n_894));
  NO4ST_X1 g18889(.A (n_1044), .B (CPU_ACC[9]), .C (CPU_ACC[8]), .D
       (CPU_ACC[13]), .Q (n_892));
  NO4ST_X1 g18890(.A (CPU_ACC[4]), .B (CPU_ACC[7]), .C (CPU_ACC[5]), .D
       (CPU_ACC[14]), .Q (n_891));
  NO4ST_X1 g18891(.A (CPU_ACC[0]), .B (CPU_ACC[10]), .C (CPU_ACC[11]),
       .D (CPU_ACC[12]), .Q (n_890));
  AND4ST_X1 g18892(.A (CPU_OPCODE[2]), .B (CPU_OPCODE[3]), .C (n_105),
       .D (n_18), .Q (CPU_Control_Unit_n_370));
  MU2ST_X2 g18893(.IN0 (CPU_PC[7]), .IN1 (boot_addr[7]), .S (PROG), .Q
       (PMEM_AD[7]));
  MU2ST_X2 g18894(.IN0 (CPU_PC[6]), .IN1 (boot_addr[6]), .S (PROG), .Q
       (PMEM_AD[6]));
  MU2ST_X2 g18895(.IN0 (CPU_PC[5]), .IN1 (boot_addr[5]), .S (PROG), .Q
       (PMEM_AD[5]));
  MU2ST_X2 g18896(.IN0 (CPU_PC[4]), .IN1 (boot_addr[4]), .S (PROG), .Q
       (PMEM_AD[4]));
  MU2ST_X2 g18897(.IN0 (CPU_PC[3]), .IN1 (boot_addr[3]), .S (PROG), .Q
       (PMEM_AD[3]));
  MU2ST_X2 g18898(.IN0 (CPU_PC[2]), .IN1 (boot_addr[2]), .S (PROG), .Q
       (PMEM_AD[2]));
  MU2ST_X2 g18899(.IN0 (CPU_PC[1]), .IN1 (boot_addr[1]), .S (PROG), .Q
       (PMEM_AD[1]));
  MU2ST_X2 g18900(.IN0 (CPU_PC[0]), .IN1 (boot_addr[0]), .S (PROG), .Q
       (PMEM_AD[0]));
  EN2ST_X1 g18901(.A (CPU_APB_GEN_MEM_state[1]), .B
       (CPU_APB_GEN_MEM_state[0]), .Q (n_889));
  INST_X3 g18902(.A (n_857), .Q (CPU_Data_Path_add_105_28_n_63));
  INST_X3 g18904(.A (n_888), .Q (CPU_Data_Path_add_105_28_n_53));
  INST_X3 g18905(.A (n_887), .Q (CPU_Data_Path_add_105_28_n_57));
  INST_X2 g18906(.A (n_856), .Q (CPU_Data_Path_add_105_28_n_47));
  OR2ST_X1 g18911(.A (CPU_OPERAND[6]), .B (CPU_PC[6]), .Q (n_857));
  OR2ST_X1 g18912(.A (CPU_OPERAND[5]), .B (CPU_PC[5]), .Q (n_888));
  NO2ST_X1 g18913(.A (CPU_OPCODE[0]), .B (CPU_OPCODE[1]), .Q (n_883));
  OR2ST_X1 g18914(.A (CPU_OPERAND[4]), .B (CPU_PC[4]), .Q (n_887));
  OR2ST_X1 g18915(.A (CPU_OPERAND[3]), .B (CPU_PC[3]), .Q (n_856));
  NO2ST_X1 g18917(.A (CPU_OPERAND[7]), .B (CPU_PC[7]), .Q
       (CPU_Data_Path_add_105_28_n_59));
  OR2ST_X1 g18918(.A (CPU_OPERAND[2]), .B (CPU_PC[2]), .Q (n_886));
  OR2ST_X1 g18919(.A (CPU_OPERAND[1]), .B (CPU_PC[1]), .Q (n_885));
  NA2ST_X1 g18920(.A (CPU_state[0]), .B (CPU_state[1]), .Q (n_884));
  AND2ST_X2 g18921(.A (boot_data[15]), .B (PROG), .Q (PMEM_DI[15]));
  AND2ST_X2 g18922(.A (boot_data[14]), .B (PROG), .Q (PMEM_DI[14]));
  AND2ST_X2 g18923(.A (boot_data[13]), .B (PROG), .Q (PMEM_DI[13]));
  AND2ST_X2 g18924(.A (boot_data[12]), .B (PROG), .Q (PMEM_DI[12]));
  AND2ST_X2 g18925(.A (boot_data[11]), .B (PROG), .Q (PMEM_DI[11]));
  AND2ST_X2 g18926(.A (boot_data[10]), .B (PROG), .Q (PMEM_DI[10]));
  AND2ST_X2 g18927(.A (boot_data[9]), .B (PROG), .Q (PMEM_DI[9]));
  AND2ST_X2 g18928(.A (CPU_PC[5]), .B (CPU_OPERAND[5]), .Q (n_882));
  INST_X3 g18929(.A (n_881), .Q (CPU_Data_Path_add_105_28_n_9139));
  INST_X3 g18931(.A (n_879), .Q (CPU_Data_Path_add_105_28_n_9136));
  AND2ST_X2 g18934(.A (CPU_PC[4]), .B (CPU_OPERAND[4]), .Q (n_881));
  AND2ST_X2 g18935(.A (boot_data[7]), .B (PROG), .Q (PMEM_DI[7]));
  AND2ST_X2 g18936(.A (boot_data[6]), .B (PROG), .Q (PMEM_DI[6]));
  AND2ST_X2 g18937(.A (boot_data[5]), .B (PROG), .Q (PMEM_DI[5]));
  AND2ST_X2 g18938(.A (boot_data[4]), .B (PROG), .Q (PMEM_DI[4]));
  AND2ST_X2 g18939(.A (boot_data[3]), .B (PROG), .Q (PMEM_DI[3]));
  AND2ST_X2 g18940(.A (CPU_PC[0]), .B (CPU_OPERAND[0]), .Q (n_880));
  AND2ST_X2 g18941(.A (boot_data[2]), .B (PROG), .Q (PMEM_DI[2]));
  AND2ST_X2 g18942(.A (boot_data[1]), .B (PROG), .Q (PMEM_DI[1]));
  AND2ST_X1 g18943(.A (n_105), .B (CPU_OPCODE[0]), .Q
       (CPU_Control_Unit_n_848));
  NO2I1ST_X1 g18944(.AN (PROG), .B (BOOTLOADER_INTERFACE_pwrite_o_tmp),
       .Q (PMEM_WR));
  AND2ST_X2 g18945(.A (boot_data[8]), .B (PROG), .Q (PMEM_DI[8]));
  NA2ST_X1 g18946(.A (CPU_PC[7]), .B (CPU_OPERAND[7]), .Q (n_876));
  AND2ST_X2 g18947(.A (boot_data[0]), .B (PROG), .Q (PMEM_DI[0]));
  AND2ST_X2 g18948(.A (CPU_PC[2]), .B (CPU_OPERAND[2]), .Q (n_879));
  NA2ST_X1 g18949(.A (CPU_PC[6]), .B (CPU_OPERAND[6]), .Q (n_878));
  AND2ST_X1 g18950(.A (CPU_PC[1]), .B (CPU_OPERAND[1]), .Q (n_956));
  AND2ST_X2 g18951(.A (CPU_PC[0]), .B (CPU_PC[1]), .Q (n_877));
  INST_X3 g18965(.A (CLK), .Q (n_930));
  NO3I2ST_X1 g2(.AN (CPU_OPERAND[8]), .BN (n_916), .C (CPU_SEL_BRANCH),
       .Q (PC_UF));
  NO3I2ST_X2 g18977(.AN (n_898), .BN (CPU_Control_Unit_n_848), .C
       (CPU_ZN[1]), .Q (CPU_Control_Unit_n_415));
  AND2ST_X1 g18984(.A (n_883), .B (n_898), .Q (n_852));
  ON21ST_X1 g18994(.A (CPU_state[1]), .B (CPU_state[0]), .C
       (CPU_state[2]), .Q (n_850));
  OR2ST_X1 g18995(.A (CPU_state[1]), .B (CPU_state[0]), .Q (n_849));
  NA2I1ST_X1 g19024(.AN (n_889), .B (CPU_APB_GEN_MEM_en_w), .Q (n_848));
  AO32ST_X2 g26306(.A (n_820), .B (n_558), .C (PROG), .D
       (BOOTLOADER_INTERFACE_tmp[5]), .E (n_74), .Q (n_847));
  MU2ST_X2 g26307(.IN0 (boot_data[0]), .IN1 (BOOTLOADER_wdata[0]), .S
       (n_32), .Q (n_846));
  MU2ST_X2 g26308(.IN0 (boot_data[10]), .IN1 (BOOTLOADER_wdata[10]), .S
       (n_31), .Q (n_845));
  MU2ST_X2 g26309(.IN0 (boot_data[11]), .IN1 (BOOTLOADER_wdata[11]), .S
       (n_32), .Q (n_844));
  MU2ST_X2 g26310(.IN0 (boot_data[12]), .IN1 (BOOTLOADER_wdata[12]), .S
       (n_31), .Q (n_843));
  MU2ST_X2 g26311(.IN0 (boot_data[13]), .IN1 (BOOTLOADER_wdata[13]), .S
       (n_31), .Q (n_842));
  MU2ST_X2 g26312(.IN0 (boot_data[14]), .IN1 (BOOTLOADER_wdata[14]), .S
       (n_32), .Q (n_841));
  MU2ST_X2 g26313(.IN0 (boot_data[15]), .IN1 (BOOTLOADER_wdata[15]), .S
       (n_32), .Q (n_840));
  MU2ST_X2 g26314(.IN0 (boot_data[2]), .IN1 (BOOTLOADER_wdata[2]), .S
       (n_32), .Q (n_839));
  MU2ST_X2 g26315(.IN0 (boot_data[3]), .IN1 (BOOTLOADER_wdata[3]), .S
       (n_32), .Q (n_838));
  MU2ST_X2 g26316(.IN0 (boot_data[1]), .IN1 (BOOTLOADER_wdata[1]), .S
       (n_32), .Q (n_837));
  MU2ST_X2 g26317(.IN0 (boot_data[4]), .IN1 (BOOTLOADER_wdata[4]), .S
       (n_31), .Q (n_836));
  MU2ST_X2 g26318(.IN0 (boot_data[5]), .IN1 (BOOTLOADER_wdata[5]), .S
       (n_32), .Q (n_835));
  MU2ST_X2 g26319(.IN0 (boot_data[6]), .IN1 (BOOTLOADER_wdata[6]), .S
       (n_31), .Q (n_834));
  MU2ST_X2 g26320(.IN0 (boot_data[7]), .IN1 (BOOTLOADER_wdata[7]), .S
       (n_31), .Q (n_833));
  MU2ST_X2 g26321(.IN0 (boot_data[8]), .IN1 (BOOTLOADER_wdata[8]), .S
       (n_31), .Q (n_832));
  MU2ST_X2 g26322(.IN0 (boot_data[9]), .IN1 (BOOTLOADER_wdata[9]), .S
       (n_31), .Q (n_831));
  MU2ST_X2 g26323(.IN0 (BOOTLOADER_wdata[0]), .IN1 (boot_addr[0]), .S
       (n_821), .Q (n_830));
  MU2ST_X2 g26324(.IN0 (BOOTLOADER_wdata[1]), .IN1 (boot_addr[1]), .S
       (n_821), .Q (n_829));
  MU2ST_X2 g26325(.IN0 (BOOTLOADER_wdata[3]), .IN1 (boot_addr[3]), .S
       (n_821), .Q (n_828));
  MU2ST_X2 g26326(.IN0 (BOOTLOADER_wdata[2]), .IN1 (boot_addr[2]), .S
       (n_821), .Q (n_827));
  MU2ST_X2 g26327(.IN0 (BOOTLOADER_wdata[4]), .IN1 (boot_addr[4]), .S
       (n_821), .Q (n_826));
  MU2ST_X2 g26328(.IN0 (BOOTLOADER_wdata[5]), .IN1 (boot_addr[5]), .S
       (n_821), .Q (n_825));
  MU2ST_X2 g26329(.IN0 (BOOTLOADER_wdata[6]), .IN1 (boot_addr[6]), .S
       (n_821), .Q (n_824));
  MU2ST_X2 g26330(.IN0 (BOOTLOADER_wdata[7]), .IN1 (boot_addr[7]), .S
       (n_821), .Q (n_823));
  MU2ST_X2 g26331(.IN0 (BOOTLOADER_INTERFACE_pwrite_o_tmp), .IN1
       (n_820), .S (PROG), .Q (n_822));
  NA5I4ST_X1 g26333(.AN (n_819), .BN (n_809), .CN (n_805), .DN (n_36),
       .E (n_449), .Q (n_821));
  NA6I5ST_X1 g26334(.AN (n_818), .BN (n_805), .CN (n_809), .DN (n_799),
       .EN (n_792), .F (n_449), .Q (n_820));
  NA5I4ST_X1 g26335(.AN (n_799), .BN (n_792), .CN (n_786), .DN (n_709),
       .E (n_817), .Q (n_819));
  NA5I4ST_X1 g26336(.AN (n_786), .BN (n_709), .CN (n_684), .DN (n_665),
       .E (n_816), .Q (n_818));
  NO6I2ST_X2 g26337(.AN (n_815), .BN (n_485), .C (n_684), .D (n_665),
       .E (n_628), .F (n_558), .Q (n_817));
  NO4I2ST_X1 g26338(.AN (n_815), .BN (n_558), .C (n_485), .D (n_628),
       .Q (n_816));
  NO4ST_X1 g26339(.A (n_771), .B (n_774), .C (n_777), .D (n_814), .Q
       (n_815));
  NA5I4ST_X1 g26340(.AN (n_780), .BN (n_765), .CN (n_762), .DN (n_759),
       .E (n_813), .Q (n_814));
  NO4ST_X1 g26341(.A (n_726), .B (n_748), .C (n_768), .D (n_811), .Q
       (n_813));
  MU2ST_X2 g26343(.IN0 (n_809), .IN1 (BOOTLOADER_INTERFACE_tmp[31]), .S
       (n_38), .Q (n_812));
  NA5I4ST_X1 g26345(.AN (n_808), .BN (n_802), .CN (n_755), .DN (n_739),
       .E (n_796), .Q (n_811));
  MU2ST_X2 g26346(.IN0 (n_808), .IN1 (BOOTLOADER_INTERFACE_tmp[30]), .S
       (n_39), .Q (n_810));
  EO2ST_X1 g26347(.A (BOOTLOADER_INTERFACE_tmp[31]), .B (n_807), .Q
       (n_809));
  HAST_X2 g26349(.A (BOOTLOADER_INTERFACE_tmp[30]), .B (n_804), .CO
       (n_807), .S (n_808));
  MU2ST_X2 g26350(.IN0 (n_805), .IN1 (BOOTLOADER_INTERFACE_tmp[29]), .S
       (n_40), .Q (n_806));
  HAST_X2 g26352(.A (BOOTLOADER_INTERFACE_tmp[29]), .B (n_801), .CO
       (n_804), .S (n_805));
  MU2ST_X2 g26353(.IN0 (n_802), .IN1 (BOOTLOADER_INTERFACE_tmp[28]), .S
       (n_41), .Q (n_803));
  HAST_X2 g26355(.A (BOOTLOADER_INTERFACE_tmp[28]), .B (n_798), .CO
       (n_801), .S (n_802));
  MU2ST_X2 g26356(.IN0 (n_799), .IN1 (BOOTLOADER_INTERFACE_tmp[27]), .S
       (n_42), .Q (n_800));
  HAST_X2 g26358(.A (BOOTLOADER_INTERFACE_tmp[27]), .B (n_794), .CO
       (n_798), .S (n_799));
  MU2ST_X2 g26359(.IN0 (n_795), .IN1 (BOOTLOADER_INTERFACE_tmp[26]), .S
       (n_74), .Q (n_797));
  NO3ST_X1 g26360(.A (n_783), .B (n_789), .C (n_795), .Q (n_796));
  HAST_X2 g26362(.A (BOOTLOADER_INTERFACE_tmp[26]), .B (n_791), .CO
       (n_794), .S (n_795));
  MU2ST_X2 g26363(.IN0 (n_792), .IN1 (BOOTLOADER_INTERFACE_tmp[25]), .S
       (n_36), .Q (n_793));
  HAST_X2 g26365(.A (BOOTLOADER_INTERFACE_tmp[25]), .B (n_788), .CO
       (n_791), .S (n_792));
  MU2ST_X2 g26366(.IN0 (n_789), .IN1 (BOOTLOADER_INTERFACE_tmp[24]), .S
       (n_37), .Q (n_790));
  HAST_X2 g26368(.A (BOOTLOADER_INTERFACE_tmp[24]), .B (n_785), .CO
       (n_788), .S (n_789));
  MU2ST_X2 g26369(.IN0 (n_786), .IN1 (BOOTLOADER_INTERFACE_tmp[23]), .S
       (n_38), .Q (n_787));
  HAST_X2 g26371(.A (BOOTLOADER_INTERFACE_tmp[23]), .B (n_782), .CO
       (n_785), .S (n_786));
  MU2ST_X2 g26372(.IN0 (n_783), .IN1 (BOOTLOADER_INTERFACE_tmp[22]), .S
       (n_39), .Q (n_784));
  HAST_X2 g26374(.A (BOOTLOADER_INTERFACE_tmp[22]), .B (n_779), .CO
       (n_782), .S (n_783));
  MU2ST_X2 g26375(.IN0 (n_780), .IN1 (BOOTLOADER_INTERFACE_tmp[21]), .S
       (n_40), .Q (n_781));
  HAST_X2 g26377(.A (BOOTLOADER_INTERFACE_tmp[21]), .B (n_776), .CO
       (n_779), .S (n_780));
  MU2ST_X2 g26378(.IN0 (n_777), .IN1 (BOOTLOADER_INTERFACE_tmp[20]), .S
       (n_41), .Q (n_778));
  HAST_X2 g26380(.A (BOOTLOADER_INTERFACE_tmp[20]), .B (n_773), .CO
       (n_776), .S (n_777));
  MU2ST_X2 g26381(.IN0 (n_774), .IN1 (BOOTLOADER_INTERFACE_tmp[19]), .S
       (n_42), .Q (n_775));
  HAST_X2 g26383(.A (BOOTLOADER_INTERFACE_tmp[19]), .B (n_770), .CO
       (n_773), .S (n_774));
  MU2ST_X2 g26384(.IN0 (n_771), .IN1 (BOOTLOADER_INTERFACE_tmp[18]), .S
       (n_74), .Q (n_772));
  HAST_X2 g26386(.A (BOOTLOADER_INTERFACE_tmp[18]), .B (n_767), .CO
       (n_770), .S (n_771));
  MU2ST_X2 g26387(.IN0 (n_768), .IN1 (BOOTLOADER_INTERFACE_tmp[17]), .S
       (n_36), .Q (n_769));
  HAST_X2 g26389(.A (BOOTLOADER_INTERFACE_tmp[17]), .B (n_764), .CO
       (n_767), .S (n_768));
  MU2ST_X2 g26390(.IN0 (n_765), .IN1 (BOOTLOADER_INTERFACE_tmp[16]), .S
       (n_37), .Q (n_766));
  HAST_X2 g26392(.A (BOOTLOADER_INTERFACE_tmp[16]), .B (n_761), .CO
       (n_764), .S (n_765));
  MU2ST_X2 g26393(.IN0 (n_762), .IN1 (BOOTLOADER_INTERFACE_tmp[15]), .S
       (n_38), .Q (n_763));
  HAST_X2 g26395(.A (BOOTLOADER_INTERFACE_tmp[15]), .B (n_758), .CO
       (n_761), .S (n_762));
  MU2ST_X2 g26396(.IN0 (n_759), .IN1 (BOOTLOADER_INTERFACE_tmp[14]), .S
       (n_39), .Q (n_760));
  HAST_X2 g26398(.A (BOOTLOADER_INTERFACE_tmp[14]), .B (n_754), .CO
       (n_758), .S (n_759));
  MU2ST_X2 g26400(.IN0 (n_755), .IN1 (BOOTLOADER_INTERFACE_tmp[13]), .S
       (n_40), .Q (n_757));
  ON221ST_X1 g26401(.A (n_532), .B (n_243), .C (CPU_ACC[15]), .D
       (n_363), .E (n_753), .Q (n_756));
  HAST_X2 g26402(.A (BOOTLOADER_INTERFACE_tmp[13]), .B (n_747), .CO
       (n_754), .S (n_755));
  AN221ST_X1 g26405(.A (n_389), .B (CPU_Data_Path_in_alu[15]), .C
       (n_337), .D (n_205), .E (n_749), .Q (n_753));
  NA4ST_X1 g26407(.A (n_592), .B (n_613), .C (n_611), .D (n_745), .Q
       (n_752));
  MU2ST_X2 g26408(.IN0 (n_748), .IN1 (BOOTLOADER_INTERFACE_tmp[12]), .S
       (n_41), .Q (n_751));
  NA4ST_X1 g26409(.A (n_574), .B (n_614), .C (n_636), .D (n_740), .Q
       (n_750));
  ON221ST_X1 g26410(.A (n_509), .B (n_408), .C (n_359), .D (n_520), .E
       (n_746), .Q (n_749));
  HAST_X2 g26411(.A (BOOTLOADER_INTERFACE_tmp[12]), .B (n_738), .CO
       (n_747), .S (n_748));
  AN221ST_X1 g26413(.A (n_626), .B (n_357), .C (n_20), .D (n_922), .E
       (n_744), .Q (n_746));
  AN221ST_X1 g26414(.A (n_519), .B (n_358), .C (n_390), .D
       (CPU_Data_Path_in_alu[14]), .E (n_741), .Q (n_745));
  ON22ST_X1 g26416(.A (n_736), .B (n_21), .C (n_727), .D (n_3), .Q
       (n_744));
  MU2ST_X2 g26417(.IN0 (n_739), .IN1 (BOOTLOADER_INTERFACE_tmp[11]), .S
       (n_42), .Q (n_743));
  NA3ST_X1 g26418(.A (n_616), .B (n_615), .C (n_737), .Q (n_742));
  ON321ST_X1 g26419(.A (n_208), .B (n_341), .C (n_527), .D (n_21), .E
       (n_728), .F (n_735), .Q (n_741));
  AN211ST_X1 g26420(.A (n_556), .B (n_85), .C (n_734), .D (n_729), .Q
       (n_740));
  HAST_X2 g26421(.A (BOOTLOADER_INTERFACE_tmp[11]), .B (n_725), .CO
       (n_738), .S (n_739));
  AN211ST_X1 g26423(.A (n_337), .B (n_250), .C (n_732), .D (n_565), .Q
       (n_737));
  EN2ST_X1 g26424(.A (n_205), .B (n_730), .Q (n_736));
  AN222ST_X1 g26426(.A (n_714), .B (n_11), .C (n_67), .D (n_89), .E
       (n_20), .F (CPU_ACC[14]), .Q (n_735));
  ON22ST_X1 g26427(.A (n_724), .B (n_246), .C (n_25), .D (CPU_ACC[13]),
       .Q (n_734));
  MU2ST_X2 g26428(.IN0 (n_726), .IN1 (BOOTLOADER_INTERFACE_tmp[10]), .S
       (n_74), .Q (n_733));
  AO221ST_X2 g26430(.A (n_690), .B (n_10), .C (n_20), .D (n_55), .E
       (n_723), .Q (n_732));
  ON211ST_X1 g26431(.A (n_677), .B (n_254), .C (n_721), .D (n_603), .Q
       (n_731));
  AN21ST_X1 g26432(.A (n_718), .B (n_140), .C (n_135), .Q (n_730));
  AO22ST_X2 g26433(.A (n_716), .B (n_246), .C (n_415), .D
       (CPU_ACC[13]), .Q (n_729));
  EN2ST_X1 g26434(.A (n_245), .B (n_718), .Q (n_728));
  EN2ST_X1 g26435(.A (n_205), .B (n_719), .Q (n_727));
  HAST_X2 g26436(.A (BOOTLOADER_INTERFACE_tmp[10]), .B (n_708), .CO
       (n_725), .S (n_726));
  AN221ST_X1 g26439(.A (n_704), .B (n_66), .C (n_696), .D (n_10), .E
       (n_337), .Q (n_724));
  ON221ST_X1 g26440(.A (n_532), .B (n_353), .C (n_55), .D (n_25), .E
       (n_717), .Q (n_723));
  MU2ST_X2 g26441(.IN0 (n_711), .IN1 (CPU_INDR[7]), .S (n_332), .Q
       (n_722));
  AN31ST_X1 g26443(.A (n_965), .B (n_11), .C (n_254), .D (n_712), .Q
       (n_721));
  ON211ST_X1 g26444(.A (n_660), .B (n_235), .C (n_706), .D (n_598), .Q
       (n_720));
  ON22ST_X1 g26445(.A (n_705), .B (n_150), .C (n_107), .D (n_89), .Q
       (n_719));
  ON21ST_X1 g26446(.A (CPU_Data_Path_in_alu[13]), .B (n_96), .C
       (n_713), .Q (n_718));
  AN22ST_X1 g26447(.A (n_702), .B (n_345), .C (n_379), .D
       (CPU_Data_Path_in_alu[12]), .Q (n_717));
  ON22ST_X1 g26448(.A (n_704), .B (n_21), .C (n_696), .D (n_28), .Q
       (n_716));
  MU2ST_X2 g26449(.IN0 (n_709), .IN1 (BOOTLOADER_INTERFACE_tmp[9]), .S
       (n_36), .Q (n_715));
  EO2ST_X1 g26450(.A (n_245), .B (n_705), .Q (n_714));
  ON21ST_X1 g26452(.A (n_81), .B (n_1114), .C (n_704), .Q (n_713));
  ON221ST_X1 g26453(.A (n_508), .B (n_380), .C (n_48), .D (n_363), .E
       (n_703), .Q (n_712));
  AO222ST_X2 g26454(.A (n_342), .B (gm_Q_tmp[7]), .C
       (CPU_Data_Path_n_7530), .D (n_689), .E (n_343), .F (PORT_IN[7]),
       .Q (n_711));
  MU2ST_X2 g26455(.IN0 (n_699), .IN1 (CPU_INDR[6]), .S (n_332), .Q
       (n_710));
  HAST_X2 g26456(.A (BOOTLOADER_INTERFACE_tmp[9]), .B (n_683), .CO
       (n_708), .S (n_709));
  NA3ST_X1 g26459(.A (n_564), .B (n_648), .C (n_698), .Q (n_707));
  AN31ST_X1 g26460(.A (n_641), .B (n_10), .C (n_235), .D (n_700), .Q
       (n_706));
  OA21ST_X2 g26461(.A (n_696), .B (n_173), .C (n_138), .Q (n_705));
  ON21ST_X1 g26462(.A (n_694), .B (n_137), .C (n_123), .Q (n_704));
  AN22ST_X1 g26463(.A (n_691), .B (n_345), .C (n_387), .D
       (CPU_Data_Path_in_alu[11]), .Q (n_703));
  EO2ST_X1 g26464(.A (n_250), .B (n_694), .Q (n_702));
  ON221ST_X1 g26466(.A (n_508), .B (n_407), .C (n_110), .D (n_364), .E
       (n_693), .Q (n_701));
  ON221ST_X1 g26467(.A (n_508), .B (n_384), .C (n_85), .D (n_25), .E
       (n_692), .Q (n_700));
  AO222ST_X2 g26468(.A (n_342), .B (gm_Q_tmp[6]), .C
       (CPU_Data_Path_n_7530), .D (n_682), .E (n_343), .F (PORT_IN[6]),
       .Q (n_699));
  AN221ST_X1 g26469(.A (n_635), .B (n_229), .C (n_415), .D (n_88), .E
       (n_685), .Q (n_698));
  MU2ST_X2 g26470(.IN0 (n_684), .IN1 (BOOTLOADER_INTERFACE_tmp[8]), .S
       (n_37), .Q (n_697));
  AO211ST_X2 g26474(.A (n_386), .B (n_15), .C (n_675), .D (n_620), .Q
       (n_695));
  AN22ST_X1 g26475(.A (n_964), .B (n_149), .C
       (CPU_Data_Path_in_alu[12]), .D (CPU_ACC[12]), .Q (n_696));
  AN21ST_X1 g26476(.A (n_676), .B (n_128), .C (n_132), .Q (n_694));
  AN221ST_X1 g26477(.A (n_13), .B (n_231), .C (n_522), .D (n_370), .E
       (n_679), .Q (n_693));
  AN22ST_X1 g26478(.A (n_671), .B (n_345), .C (n_391), .D
       (CPU_Data_Path_in_alu[10]), .Q (n_692));
  EO2ST_X1 g26479(.A (n_254), .B (n_676), .Q (n_691));
  EO2ST_X1 g26480(.A (n_250), .B (n_964), .Q (n_690));
  EO3ST_X1 g26481(.A (CPU_INDR[7]), .B (CPU_OPERAND[7]), .C (n_681), .Q
       (n_689));
  NA3ST_X1 g26484(.A (n_569), .B (n_563), .C (n_678), .Q (n_688));
  NA5I4ST_X1 g26485(.AN (n_646), .BN (n_588), .CN (n_473), .DN (n_378),
       .E (n_601), .Q (n_687));
  NA5I4ST_X1 g26486(.AN (n_572), .BN (n_442), .CN (n_404), .DN (n_377),
       .E (n_659), .Q (n_686));
  ON221ST_X1 g26487(.A (n_508), .B (n_381), .C (n_88), .D (n_363), .E
       (n_674), .Q (n_685));
  HAST_X2 g26488(.A (BOOTLOADER_INTERFACE_tmp[8]), .B (n_664), .CO
       (n_683), .S (n_684));
  FAST_X2 g26489(.A (CPU_OPERAND[6]), .B (CPU_INDR[6]), .CI (n_629),
       .CO (n_681), .S (n_682));
  AO211ST_X2 g26492(.A (n_415), .B (CPU_ACC[8]), .C (n_667), .D
       (n_632), .Q (n_679));
  OA221ST_X2 g26493(.A (n_502), .B (n_408), .C (n_90), .D (n_12), .E
       (n_666), .Q (n_678));
  OA21ST_X2 g26494(.A (n_965), .B (n_28), .C (n_64), .Q (n_677));
  ON21ST_X1 g26496(.A (n_661), .B (n_121), .C (n_129), .Q (n_676));
  ON211ST_X1 g26497(.A (n_363), .B (CPU_ACC[1]), .C (n_657), .D
       (n_602), .Q (n_675));
  AN22ST_X1 g26498(.A (n_655), .B (n_345), .C (n_388), .D
       (CPU_Data_Path_in_alu[9]), .Q (n_674));
  MU2ST_X2 g26499(.IN0 (n_656), .IN1 (CPU_INDR[5]), .S (n_332), .Q
       (n_673));
  MU2ST_X2 g26500(.IN0 (n_665), .IN1 (BOOTLOADER_INTERFACE_tmp[7]), .S
       (n_38), .Q (n_672));
  EN2ST_X1 g26501(.A (n_235), .B (n_661), .Q (n_671));
  NA3ST_X1 g26502(.A (n_577), .B (n_619), .C (n_658), .Q (n_670));
  NA3ST_X1 g26503(.A (n_539), .B (n_568), .C (n_663), .Q (n_669));
  ON221ST_X1 g26505(.A (n_631), .B (n_346), .C (n_154), .D (n_17), .E
       (n_591), .Q (n_667));
  AN221ST_X1 g26506(.A (n_589), .B (n_252), .C (n_67), .D (n_92), .E
       (n_643), .Q (n_666));
  HAST_X2 g26507(.A (BOOTLOADER_INTERFACE_tmp[7]), .B (n_627), .CO
       (n_664), .S (n_665));
  AN221ST_X1 g26514(.A (n_529), .B (n_334), .C (n_60), .D (n_142), .E
       (n_647), .Q (n_663));
  OA21ST_X2 g26516(.A (n_641), .B (n_3), .C (n_64), .Q (n_660));
  OA221ST_X2 g26517(.A (n_505), .B (n_384), .C (n_374), .D (n_524), .E
       (n_645), .Q (n_659));
  AN21ST_X1 g26518(.A (n_637), .B (n_125), .C (n_124), .Q (n_661));
  AN221ST_X1 g26519(.A (n_68), .B (CPU_Data_Path_in_alu[0]), .C (n_60),
       .D (n_133), .E (n_649), .Q (n_658));
  AN222ST_X1 g26520(.A (n_618), .B (n_340), .C (n_66), .D (n_303), .E
       (n_529), .F (n_2), .Q (n_657));
  AO222ST_X2 g26521(.A (n_342), .B (gm_Q_tmp[5]), .C
       (CPU_Data_Path_n_7530), .D (n_630), .E (n_343), .F (PORT_IN[5]),
       .Q (n_656));
  EN2ST_X1 g26522(.A (n_229), .B (n_637), .Q (n_655));
  NA4ST_X1 g26525(.A (n_496), .B (n_513), .C (n_518), .D (n_605), .Q
       (n_654));
  ON221ST_X1 g26526(.A (n_495), .B (n_258), .C (n_385), .D (n_502), .E
       (n_634), .Q (n_653));
  ON221ST_X1 g26528(.A (n_472), .B (n_230), .C (n_383), .D (n_502), .E
       (n_633), .Q (n_651));
  ON221ST_X1 g26529(.A (n_70), .B (n_470), .C (n_352), .D (n_506), .E
       (n_638), .Q (n_650));
  ON22ST_X1 g26530(.A (n_623), .B (n_341), .C (n_505), .D (n_407), .Q
       (n_649));
  OA33ST_X2 g26531(.A (n_610), .B (n_3), .C (n_229), .D (n_530), .E
       (n_356), .F (n_212), .Q (n_648));
  ON221ST_X1 g26532(.A (n_25), .B (n_101), .C (n_234), .D (n_536), .E
       (n_612), .Q (n_647));
  ON222ST_X1 g26533(.A (n_570), .B (n_341), .C (n_528), .D (n_366), .E
       (n_606), .F (n_77), .Q (n_646));
  AN222ST_X1 g26534(.A (n_593), .B (n_340), .C (n_607), .D (n_103), .E
       (n_529), .F (n_1), .Q (n_645));
  MU2ST_X2 g26535(.IN0 (n_617), .IN1 (CPU_INDR[4]), .S (n_332), .Q
       (n_644));
  ON22ST_X1 g26536(.A (n_621), .B (n_252), .C (n_127), .D (n_157), .Q
       (n_643));
  MU2ST_X2 g26537(.IN0 (n_628), .IN1 (BOOTLOADER_INTERFACE_tmp[6]), .S
       (n_39), .Q (n_642));
  AO221ST_X2 g26540(.A (n_578), .B (n_351), .C (n_477), .D (CPU_PC[6]),
       .E (n_582), .Q (n_640));
  ON221ST_X1 g26541(.A (n_584), .B (n_322), .C (n_424), .D (n_70), .E
       (n_546), .Q (n_639));
  AN221ST_X1 g26542(.A (n_440), .B (n_295), .C (n_1156), .D
       (CPU_OPERAND[7]), .E (n_596), .Q (n_638));
  AO21ST_X2 g26543(.A (CPU_Data_Path_in_alu[9]), .B (n_88), .C (n_622),
       .Q (n_641));
  ON22ST_X1 g26544(.A (n_609), .B (n_146), .C
       (CPU_Data_Path_in_alu[8]), .D (n_93), .Q (n_637));
  OA221ST_X2 g26545(.A (n_509), .B (n_385), .C (n_96), .D (n_585), .E
       (n_562), .Q (n_636));
  AO21ST_X2 g26546(.A (n_610), .B (n_10), .C (n_13), .Q (n_635));
  AN211ST_X1 g26547(.A (n_517), .B (n_258), .C (n_599), .D (n_597), .Q
       (n_634));
  AN211ST_X1 g26548(.A (n_487), .B (n_230), .C (n_600), .D (n_439), .Q
       (n_633));
  ON22ST_X1 g26549(.A (n_587), .B (n_28), .C (n_25), .D (CPU_ACC[8]),
       .Q (n_632));
  EO2ST_X1 g26550(.A (n_231), .B (n_608), .Q (n_631));
  FAST_X2 g26551(.A (CPU_OPERAND[5]), .B (CPU_INDR[5]), .CI (n_559),
       .CO (n_629), .S (n_630));
  HAST_X2 g26552(.A (BOOTLOADER_INTERFACE_tmp[6]), .B (n_557), .CO
       (n_627), .S (n_628));
  ON221ST_X1 g26554(.A (n_524), .B (n_96), .C (n_54), .D (n_526), .E
       (n_595), .Q (n_626));
  ON221ST_X1 g26555(.A (n_543), .B (n_278), .C (n_372), .D (n_70), .E
       (n_547), .Q (n_625));
  AO221ST_X2 g26556(.A (n_544), .B (n_282), .C (n_461), .D (CPU_PC[4]),
       .E (n_604), .Q (n_624));
  AN221ST_X1 g26557(.A (n_551), .B (CPU_ACC[1]), .C (n_525), .D
       (CPU_ACC[3]), .E (n_580), .Q (n_623));
  AN21ST_X1 g26558(.A (n_79), .B (n_53), .C (n_610), .Q (n_622));
  AN221ST_X1 g26559(.A (n_545), .B (n_66), .C (n_499), .D (n_11), .E
       (n_337), .Q (n_621));
  ON321ST_X1 g26560(.A (n_212), .B (n_356), .C (n_527), .D (n_168), .E
       (n_339), .F (n_376), .Q (n_620));
  AN222ST_X1 g26561(.A (n_552), .B (n_357), .C (n_67), .D (n_100), .E
       (n_20), .F (CPU_ACC[0]), .Q (n_619));
  ON21ST_X1 g26562(.A (n_524), .B (n_77), .C (n_594), .Q (n_618));
  AO222ST_X2 g26563(.A (n_342), .B (gm_Q_tmp[4]), .C
       (CPU_Data_Path_n_7530), .D (n_560), .E (n_343), .F (PORT_IN[4]),
       .Q (n_617));
  AN22ST_X1 g26564(.A (n_586), .B (n_48), .C (n_556), .D (n_88), .Q
       (n_616));
  OA22ST_X2 g26565(.A (n_585), .B (n_54), .C (n_554), .D (n_51), .Q
       (n_615));
  AN22ST_X1 g26566(.A (n_586), .B (n_55), .C (n_555), .D (n_48), .Q
       (n_614));
  AN22ST_X1 g26567(.A (n_586), .B (CPU_ACC[13]), .C (n_555), .D (n_55),
       .Q (n_613));
  AN22ST_X1 g26568(.A (n_579), .B (n_234), .C (n_548), .D (n_340), .Q
       (n_612));
  OA22ST_X2 g26569(.A (n_509), .B (n_382), .C (n_585), .D (n_89), .Q
       (n_611));
  INST_X4 g26570(.A (n_608), .Q (n_609));
  INST_X4 g26571(.A (n_606), .Q (n_607));
  NA2I1ST_X1 g26574(.AN (n_321), .B (n_583), .Q (n_605));
  OA21ST_X2 g26575(.A (n_549), .B (n_167), .C (n_154), .Q (n_610));
  ON221ST_X1 g26576(.A (n_518), .B (n_282), .C (n_296), .D (n_182), .E
       (n_515), .Q (n_604));
  AO22ST_X2 g26577(.A (n_545), .B (n_118), .C (n_90), .D (CPU_ACC[7]),
       .Q (n_608));
  AN21ST_X1 g26578(.A (n_553), .B (n_340), .C (n_386), .Q (n_606));
  OA321ST_X2 g26579(.A (n_354), .B (n_356), .C (n_504), .D (n_329), .E
       (n_520), .F (n_567), .Q (n_603));
  AN221ST_X1 g26580(.A (n_68), .B (n_22), .C (n_13), .D (n_238), .E
       (n_566), .Q (n_602));
  AN221ST_X1 g26581(.A (n_68), .B (CPU_Data_Path_in_alu[3]), .C (n_67),
       .D (n_77), .E (n_571), .Q (n_601));
  ON221ST_X1 g26582(.A (n_528), .B (n_325), .C (n_353), .D (n_531), .E
       (n_573), .Q (n_600));
  AO221ST_X2 g26583(.A (n_529), .B (n_327), .C (n_68), .D
       (CPU_Data_Path_in_alu[5]), .E (n_561), .Q (n_599));
  AN221ST_X1 g26584(.A (n_522), .B (n_358), .C (n_415), .D (n_85), .E
       (n_575), .Q (n_598));
  ON222ST_X1 g26585(.A (n_531), .B (n_324), .C (n_69), .D (n_50), .E
       (n_25), .F (n_49), .Q (n_597));
  AO22ST_X2 g26586(.A (n_489), .B (n_534), .C (n_477), .D (CPU_PC[7]),
       .Q (n_596));
  AN22ST_X1 g26587(.A (n_553), .B (CPU_ACC[15]), .C (n_551), .D
       (CPU_ACC[14]), .Q (n_595));
  AN22ST_X1 g26588(.A (n_553), .B (n_15), .C (n_551), .D (CPU_ACC[2]),
       .Q (n_594));
  AO22ST_X2 g26589(.A (n_551), .B (CPU_ACC[3]), .C (n_525), .D
       (CPU_ACC[5]), .Q (n_593));
  AN22ST_X1 g26590(.A (n_556), .B (n_48), .C (n_13), .D (n_244), .Q
       (n_592));
  OA32ST_X2 g26591(.A (n_131), .B (n_356), .C (n_530), .D (n_335), .E
       (n_520), .Q (n_591));
  MU2ST_X2 g26592(.IN0 (n_540), .IN1 (CPU_INDR[3]), .S (n_332), .Q
       (n_590));
  ON22ST_X1 g26593(.A (n_545), .B (n_346), .C (n_499), .D (n_28), .Q
       (n_589));
  ON22ST_X1 g26594(.A (n_505), .B (n_380), .C (n_550), .D (n_374), .Q
       (n_588));
  EO2ST_X1 g26595(.A (n_231), .B (n_549), .Q (n_587));
  AND2ST_X2 g26596(.A (n_551), .B (n_357), .Q (n_586));
  NA2I1ST_X1 g26597(.AN (n_356), .B (n_553), .Q (n_585));
  NO2ST_X1 g26598(.A (n_538), .B (n_544), .Q (n_584));
  ON221ST_X1 g26599(.A (n_490), .B (n_418), .C (n_278), .D (n_500), .E
       (n_543), .Q (n_583));
  ON321ST_X1 g26600(.A (CPU_PC[6]), .B (n_296), .C (n_401), .D (n_445),
       .E (n_70), .F (n_537), .Q (n_582));
  AO221ST_X2 g26601(.A (n_489), .B (n_206), .C (n_1156), .D
       (CPU_OPERAND[0]), .E (n_541), .Q (n_581));
  AO21ST_X2 g26602(.A (n_523), .B (CPU_ACC[2]), .C (n_552), .Q (n_580));
  ON221ST_X1 g26603(.A (n_966), .B (n_21), .C (n_28), .D (n_476), .E
       (n_64), .Q (n_579));
  NA2ST_X1 g26604(.A (n_535), .B (n_506), .Q (n_578));
  AN21ST_X1 g26605(.A (n_529), .B (n_0), .C (n_330), .Q (n_577));
  ON221ST_X1 g26606(.A (n_70), .B (n_373), .C (n_1149), .D (n_506), .E
       (n_542), .Q (n_576));
  ON32ST_X1 g26607(.A (n_323), .B (n_356), .C (n_504), .D (n_328), .E
       (n_520), .Q (n_575));
  OA22ST_X2 g26608(.A (n_532), .B (n_324), .C (n_12), .D (n_81), .Q
       (n_574));
  AN22ST_X1 g26609(.A (n_533), .B (n_0), .C (n_68), .D
       (CPU_Data_Path_in_alu[4]), .Q (n_573));
  ON22ST_X1 g26610(.A (n_521), .B (n_323), .C (n_405), .D (n_233), .Q
       (n_572));
  ON22ST_X1 g26611(.A (n_430), .B (n_232), .C (n_521), .D (n_354), .Q
       (n_571));
  AN22ST_X1 g26612(.A (n_523), .B (CPU_ACC[5]), .C (n_525), .D (n_101),
       .Q (n_570));
  OA22ST_X2 g26613(.A (n_531), .B (n_243), .C (n_69), .D (n_92), .Q
       (n_569));
  AN22ST_X1 g26614(.A (n_533), .B (n_1), .C (n_20), .D (n_101), .Q
       (n_568));
  AN22ST_X1 g26615(.A (n_522), .B (n_360), .C (n_415), .D
       (CPU_ACC[11]), .Q (n_567));
  ON22ST_X1 g26616(.A (n_505), .B (n_381), .C (n_526), .D (n_374), .Q
       (n_566));
  ON22ST_X1 g26617(.A (n_509), .B (n_383), .C (n_520), .D (n_369), .Q
       (n_565));
  AN22ST_X1 g26618(.A (n_522), .B (n_368), .C (n_519), .D (n_336), .Q
       (n_564));
  OA22ST_X2 g26619(.A (n_532), .B (n_366), .C (n_528), .D (n_333), .Q
       (n_563));
  OA22ST_X2 g26620(.A (n_520), .B (n_367), .C (n_17), .D (n_138), .Q
       (n_562));
  AO22ST_X2 g26621(.A (n_533), .B (n_2), .C (n_60), .D (n_162), .Q
       (n_561));
  FAST_X2 g26622(.A (CPU_OPERAND[4]), .B (CPU_INDR[4]), .CI (n_482),
       .CO (n_559), .S (n_560));
  HAST_X2 g26623(.A (BOOTLOADER_INTERFACE_tmp[5]), .B (n_484), .CO
       (n_557), .S (n_558));
  INST_X4 g26624(.A (n_554), .Q (n_555));
  INST_X2 g26625(.A (n_551), .Q (n_550));
  AND2ST_X2 g26628(.A (n_525), .B (n_357), .Q (n_556));
  NA2I1ST_X1 g26629(.AN (n_356), .B (n_523), .Q (n_554));
  NO2ST_X1 g26630(.A (CPU_Data_Path_in_alu[0]), .B (n_527), .Q (n_553));
  NO2ST_X1 g26631(.A (n_208), .B (n_530), .Q (n_548));
  NO2ST_X1 g26632(.A (n_131), .B (n_527), .Q (n_552));
  NO2I1ST_X1 g26633(.AN (n_9), .B (n_527), .Q (n_551));
  AN221ST_X1 g26634(.A (n_489), .B (n_417), .C (n_1150), .D (n_295), .E
       (n_497), .Q (n_547));
  AN221ST_X1 g26635(.A (n_1156), .B (CPU_OPERAND[5]), .C (n_461), .D
       (CPU_PC[5]), .E (n_514), .Q (n_546));
  OA21ST_X2 g26636(.A (n_499), .B (n_175), .C (n_157), .Q (n_549));
  ON22ST_X1 g26637(.A (n_966), .B (n_112), .C
       (CPU_Data_Path_in_alu[6]), .D (n_56), .Q (n_545));
  ON21ST_X1 g26638(.A (n_500), .B (n_395), .C (n_506), .Q (n_544));
  AN221ST_X1 g26639(.A (n_1156), .B (CPU_OPERAND[1]), .C (n_461), .D
       (CPU_PC[1]), .E (n_511), .Q (n_542));
  OA21ST_X2 g26640(.A (n_500), .B (n_344), .C (n_506), .Q (n_543));
  ON222ST_X1 g26641(.A (n_488), .B (n_302), .C (n_460), .D (n_111), .E
       (n_296), .F (CPU_PC[0]), .Q (n_541));
  AO222ST_X2 g26642(.A (n_342), .B (gm_Q_tmp[3]), .C
       (CPU_Data_Path_n_7530), .D (n_483), .E (n_343), .F (PORT_IN[3]),
       .Q (n_540));
  OA22ST_X2 g26643(.A (n_502), .B (n_382), .C (n_364), .D (n_97), .Q
       (n_539));
  ON22ST_X1 g26644(.A (n_490), .B (n_481), .C (n_500), .D (n_281), .Q
       (n_538));
  AN21ST_X1 g26645(.A (n_1156), .B (CPU_OPERAND[6]), .C (n_516), .Q
       (n_537));
  AN22ST_X1 g26646(.A (n_966), .B (n_345), .C (n_476), .D (n_11), .Q
       (n_536));
  AN22ST_X1 g26647(.A (n_501), .B (n_424), .C (n_489), .D (n_494), .Q
       (n_535));
  EN2ST_X1 g26648(.A (n_503), .B (n_352), .Q (n_534));
  INST_X4 g26649(.A (n_533), .Q (n_532));
  INST_X4 g26650(.A (n_529), .Q (n_528));
  INST_X3 g26651(.A (n_526), .Q (n_525));
  INST_X4 g26652(.A (n_524), .Q (n_523));
  INST_X4 g26653(.A (n_522), .Q (n_521));
  INST_X3 g26654(.A (n_520), .Q (n_519));
  AND2ST_X2 g26655(.A (n_507), .B (n_340), .Q (n_533));
  NA2I1ST_X1 g26656(.AN (n_504), .B (n_340), .Q (n_531));
  OR2ST_X1 g26657(.A (n_23), .B (n_504), .Q (n_530));
  NO2I1ST_X1 g26658(.AN (n_29), .B (n_508), .Q (n_529));
  NA2I1ST_X1 g26659(.AN (n_23), .B (n_507), .Q (n_527));
  NA2I1ST_X1 g26660(.AN (n_61), .B (n_507), .Q (n_526));
  NA2ST_X1 g26661(.A (n_507), .B (n_24), .Q (n_524));
  AND2ST_X2 g26662(.A (n_507), .B (n_357), .Q (n_522));
  NA2I1ST_X1 g26663(.AN (n_502), .B (n_30), .Q (n_520));
  NA2ST_X1 g26664(.A (n_501), .B (n_395), .Q (n_518));
  ON221ST_X1 g26665(.A (n_967), .B (n_21), .C (n_3), .D (n_444), .E
       (n_64), .Q (n_517));
  NO3ST_X1 g26666(.A (n_351), .B (n_494), .C (n_490), .Q (n_516));
  AN22ST_X1 g26667(.A (n_489), .B (n_480), .C (n_1156), .D
       (CPU_OPERAND[4]), .Q (n_515));
  AO32ST_X2 g26668(.A (n_489), .B (n_322), .C (n_481), .D (n_399), .E
       (n_295), .Q (n_514));
  AN32ST_X1 g26669(.A (n_489), .B (n_321), .C (n_418), .D (n_1146), .E
       (n_295), .Q (n_513));
  MU2ST_X2 g26670(.IN0 (n_486), .IN1 (CPU_INDR[2]), .S (n_332), .Q
       (n_512));
  AO22ST_X2 g26671(.A (n_489), .B (n_373), .C (n_295), .D (n_180), .Q
       (n_511));
  MU2ST_X2 g26672(.IN0 (n_485), .IN1 (BOOTLOADER_INTERFACE_tmp[4]), .S
       (n_40), .Q (n_510));
  NA2ST_X1 g26673(.A (n_491), .B (n_357), .Q (n_509));
  NO2I1ST_X1 g26674(.AN (n_351), .B (n_494), .Q (n_503));
  NA2I1ST_X1 g26675(.AN (n_341), .B (n_493), .Q (n_508));
  NO2ST_X1 g26676(.A (n_29), .B (n_492), .Q (n_507));
  OR2ST_X1 g26677(.A (PC_UF), .B (n_488), .Q (n_506));
  NA2ST_X1 g26678(.A (n_491), .B (n_340), .Q (n_505));
  NA2I1ST_X1 g26679(.AN (n_30), .B (n_491), .Q (n_504));
  INST_X4 g26681(.A (n_501), .Q (n_70));
  INST_X4 g26682(.A (n_500), .Q (n_501));
  NA2ST_X1 g26685(.A (n_493), .B (n_357), .Q (n_502));
  NA2I1ST_X1 g26686(.AN (n_488), .B (PC_UF), .Q (n_500));
  AN21ST_X1 g26687(.A (n_476), .B (n_166), .C (n_142), .Q (n_499));
  AO22ST_X2 g26689(.A (n_1156), .B (CPU_OPERAND[2]), .C (n_461), .D
       (CPU_PC[2]), .Q (n_497));
  AN22ST_X1 g26690(.A (n_1156), .B (CPU_OPERAND[3]), .C (n_461), .D
       (CPU_PC[3]), .Q (n_496));
  AN22ST_X1 g26691(.A (n_967), .B (n_66), .C (n_444), .D (n_11), .Q
       (n_495));
  NA2I1ST_X1 g26693(.AN (n_322), .B (n_481), .Q (n_494));
  INST_X3 g26694(.A (n_492), .Q (n_493));
  NA2I1ST_X1 g26695(.AN (CPU_Data_Path_in_alu[3]), .B (n_478), .Q
       (n_492));
  AND2ST_X2 g26696(.A (n_478), .B (CPU_Data_Path_in_alu[3]), .Q
       (n_491));
  INST_X4 g26697(.A (n_490), .Q (n_489));
  NA2ST_X1 g26698(.A (PC_OF), .B (n_474), .Q (n_490));
  NA2I1ST_X1 g26699(.AN (PC_OF), .B (n_474), .Q (n_488));
  ON221ST_X1 g26700(.A (n_443), .B (n_346), .C (n_410), .D (n_28), .E
       (n_64), .Q (n_487));
  AO222ST_X2 g26701(.A (n_342), .B (gm_Q_tmp[2]), .C
       (CPU_Data_Path_n_7530), .D (n_447), .E (n_343), .F (PORT_IN[2]),
       .Q (n_486));
  HAST_X2 g26702(.A (BOOTLOADER_INTERFACE_tmp[4]), .B (n_449), .CO
       (n_484), .S (n_485));
  FAST_X2 g26703(.A (CPU_OPERAND[3]), .B (CPU_INDR[3]), .CI (n_446),
       .CO (n_482), .S (n_483));
  HAST_X2 g26704(.A (n_428), .B (n_282), .CO (n_481), .S (n_480));
  NO2I1ST_X1 g26722(.AN (n_232), .B (n_454), .Q (n_473));
  NO4ST_X1 g26724(.A (CPU_Data_Path_in_alu[12]), .B
       (CPU_Data_Path_in_alu[14]), .C (CPU_Data_Path_in_alu[11]), .D
       (n_427), .Q (n_478));
  ON21ST_X1 g26725(.A (n_400), .B (n_296), .C (n_460), .Q (n_477));
  AO21ST_X2 g26726(.A (n_444), .B (n_176), .C (n_162), .Q (n_476));
  NO3ST_X1 g26728(.A (1'b0), .B (n_461), .C (CPU_SEL_BRANCH), .Q
       (n_474));
  AN22ST_X1 g26729(.A (n_443), .B (n_345), .C (n_65), .D (n_410), .Q
       (n_472));
  MU2ST_X2 g26730(.IN0 (n_448), .IN1 (BOOTLOADER_INTERFACE_tmp[3]), .S
       (n_41), .Q (n_471));
  EN2ST_X1 g26731(.A (n_352), .B (n_445), .Q (n_470));
  ON221ST_X1 g26734(.A (n_414), .B (n_94), .C (n_90), .D (n_44), .E
       (n_432), .Q (n_469));
  ON221ST_X1 g26735(.A (n_414), .B (n_78), .C (n_82), .D (n_44), .E
       (n_435), .Q (n_468));
  ON221ST_X1 g26736(.A (n_414), .B (n_86), .C (n_97), .D (n_44), .E
       (n_433), .Q (n_467));
  ON221ST_X1 g26737(.A (n_414), .B (n_108), .C (n_104), .D (n_44), .E
       (n_434), .Q (n_466));
  ON221ST_X1 g26738(.A (n_414), .B (n_83), .C (n_106), .D (n_45), .E
       (n_436), .Q (n_465));
  ON221ST_X1 g26739(.A (n_414), .B (n_99), .C (n_95), .D (n_45), .E
       (n_438), .Q (n_464));
  AO221ST_X2 g26740(.A (n_416), .B (gm_Q_tmp[15]), .C (n_72), .D
       (CPU_Data_Path_in_alu[15]), .E (n_429), .Q (n_463));
  AO221ST_X2 g26741(.A (n_27), .B (gm_Q_tmp[10]), .C (n_43), .D
       (CPU_Data_Path_in_alu[10]), .E (n_429), .Q (n_462));
  INST_X3 g26742(.A (n_461), .Q (n_460));
  AO221ST_X2 g26743(.A (n_27), .B (gm_Q_tmp[11]), .C (n_72), .D
       (CPU_Data_Path_in_alu[11]), .E (n_429), .Q (n_459));
  AO221ST_X2 g26744(.A (n_416), .B (gm_Q_tmp[12]), .C (n_72), .D
       (CPU_Data_Path_in_alu[12]), .E (n_429), .Q (n_458));
  AO221ST_X2 g26745(.A (n_27), .B (gm_Q_tmp[13]), .C (n_72), .D
       (CPU_Data_Path_in_alu[13]), .E (n_429), .Q (n_457));
  AO221ST_X2 g26746(.A (n_416), .B (gm_Q_tmp[14]), .C (n_72), .D
       (CPU_Data_Path_in_alu[14]), .E (n_429), .Q (n_456));
  ON221ST_X1 g26747(.A (n_414), .B (n_91), .C (n_52), .D (n_45), .E
       (n_437), .Q (n_455));
  AN21ST_X1 g26748(.A (n_422), .B (n_136), .C (n_295), .Q (n_461));
  AN221ST_X1 g26749(.A (n_345), .B (n_409), .C (n_65), .D (n_362), .E
       (n_13), .Q (n_454));
  AO222ST_X2 g26750(.A (n_396), .B (n_207), .C (n_413), .D
       (CPU_OPERAND[1]), .E (n_72), .F (n_22), .Q (n_453));
  AO222ST_X2 g26751(.A (n_27), .B (gm_Q_tmp[8]), .C (n_413), .D
       (CPU_OPERAND[8]), .E (n_72), .F (CPU_Data_Path_in_alu[8]), .Q
       (n_452));
  AO222ST_X2 g26752(.A (n_416), .B (gm_Q_tmp[9]), .C (n_413), .D
       (CPU_OPERAND[9]), .E (n_72), .F (CPU_Data_Path_in_alu[9]), .Q
       (n_451));
  MU2ST_X2 g26753(.IN0 (n_420), .IN1 (CPU_INDR[1]), .S (n_332), .Q
       (n_450));
  HAST_X2 g26754(.A (BOOTLOADER_INTERFACE_tmp[3]), .B (n_397), .CO
       (n_449), .S (n_448));
  FAST_X2 g26755(.A (CPU_OPERAND[2]), .B (CPU_INDR[2]), .CI (n_402),
       .CO (n_446), .S (n_447));
  AND2ST_X2 g26759(.A (n_426), .B (n_233), .Q (n_442));
  OR2ST_X1 g26760(.A (n_351), .B (n_424), .Q (n_445));
  AO21ST_X2 g26762(.A (n_410), .B (n_172), .C (n_134), .Q (n_444));
  AN22ST_X1 g26763(.A (n_409), .B (n_119), .C (n_106), .D (n_1044), .Q
       (n_443));
  MU2IST_X2 g26764(.IN0 (n_411), .IN1 (CPU_PC[6]), .S (CPU_PC[7]), .Q
       (n_440));
  AO222ST_X2 g26765(.A (n_20), .B (CPU_ACC[4]), .C (n_67), .D (n_87),
       .E (n_60), .F (n_134), .Q (n_439));
  AN22ST_X1 g26766(.A (n_416), .B (gm_Q_tmp[0]), .C (n_412), .D
       (PORT_IN[0]), .Q (n_438));
  AN22ST_X1 g26767(.A (n_416), .B (gm_Q_tmp[2]), .C (n_412), .D
       (PORT_IN[2]), .Q (n_437));
  AN22ST_X1 g26768(.A (n_27), .B (gm_Q_tmp[3]), .C (n_412), .D
       (PORT_IN[3]), .Q (n_436));
  AN22ST_X1 g26769(.A (n_27), .B (gm_Q_tmp[4]), .C (n_412), .D
       (PORT_IN[4]), .Q (n_435));
  AN22ST_X1 g26770(.A (n_27), .B (gm_Q_tmp[5]), .C (n_412), .D
       (PORT_IN[5]), .Q (n_434));
  AN22ST_X1 g26771(.A (n_27), .B (gm_Q_tmp[6]), .C (n_412), .D
       (PORT_IN[6]), .Q (n_433));
  AN22ST_X1 g26772(.A (n_416), .B (gm_Q_tmp[7]), .C (n_412), .D
       (PORT_IN[7]), .Q (n_432));
  MU2ST_X2 g26773(.IN0 (n_406), .IN1 (CPU_INDR[0]), .S (n_332), .Q
       (n_431));
  OA22ST_X2 g26774(.A (n_346), .B (n_409), .C (n_3), .D (n_362), .Q
       (n_430));
  AND2ST_X2 g26775(.A (n_413), .B (CPU_OPERAND[10]), .Q (n_429));
  NO2I1ST_X1 g26776(.AN (n_418), .B (n_321), .Q (n_428));
  NA6I5ST_X1 g26777(.AN (CPU_Data_Path_in_alu[6]), .BN
       (CPU_Data_Path_in_alu[9]), .CN (CPU_Data_Path_in_alu[5]), .DN
       (CPU_Data_Path_in_alu[10]), .EN (CPU_Data_Path_in_alu[13]), .F
       (n_277), .Q (n_427));
  ON221ST_X1 g26778(.A (n_346), .B (n_361), .C (n_286), .D (n_3), .E
       (n_64), .Q (n_426));
  ON32ST_X1 g26779(.A (n_347), .B (n_852), .C (n_350), .D (HOLDn), .E
       (n_84), .Q (n_425));
  NA5I4ST_X1 g26781(.AN (n_1151), .BN (n_347), .CN (n_1144), .DN
       (CPU_Control_Unit_n_415), .E (n_200), .Q (n_422));
  NA3ST_X1 g26782(.A (n_395), .B (n_281), .C (n_322), .Q (n_424));
  AO32ST_X2 g26783(.A (n_355), .B (n_45), .C (RST), .D
       (CPU_APB_GEN_MEM_en_w), .E (n_76), .Q (n_421));
  AO22ST_X2 g26784(.A (n_8), .B (n_403), .C (CPU_OPCODE[2]), .D
       (n_207), .Q (n_420));
  MU2ST_X2 g26785(.IN0 (n_398), .IN1 (BOOTLOADER_INTERFACE_tmp[2]), .S
       (n_42), .Q (n_419));
  HAST_X2 g26786(.A (n_279), .B (n_338), .CO (n_418), .S (n_417));
  INST_X4 g26788(.A (n_414), .Q (n_413));
  AND2ST_X2 g26791(.A (n_75), .B (n_396), .Q (n_416));
  NA2ST_X1 g26792(.A (n_400), .B (CPU_PC[6]), .Q (n_411));
  NA2I1ST_X1 g26793(.AN (n_386), .B (n_339), .Q (n_415));
  NA2I1ST_X1 g26794(.AN (n_396), .B (n_44), .Q (n_414));
  AND2ST_X2 g26795(.A (CPU_GM_ADDR[8]), .B (n_396), .Q (n_412));
  ON21ST_X1 g26796(.A (n_362), .B (n_174), .C (n_143), .Q (n_410));
  ON22ST_X1 g26797(.A (n_361), .B (n_113), .C (n_30), .D (n_57), .Q
       (n_409));
  AO222ST_X2 g26798(.A (n_342), .B (gm_Q_tmp[0]), .C (n_343), .D
       (PORT_IN[0]), .E (CPU_Data_Path_n_7530), .F (n_301), .Q (n_406));
  AN22ST_X1 g26799(.A (n_345), .B (n_361), .C (n_10), .D (n_286), .Q
       (n_405));
  ON22ST_X1 g26800(.A (n_12), .B (n_52), .C (n_363), .D (CPU_ACC[2]),
       .Q (n_404));
  MU2ST_X2 g26801(.IN0 (n_354), .IN1 (n_329), .S (n_52), .Q (n_408));
  MU2ST_X2 g26802(.IN0 (n_353), .IN1 (n_325), .S (n_52), .Q (n_407));
  FAST_X2 g26803(.A (CPU_OPERAND[1]), .B (CPU_INDR[1]), .CI (n_300),
       .CO (n_402), .S (n_403));
  INST_X4 g26804(.A (n_400), .Q (n_401));
  HAST_X2 g26805(.A (CPU_PC[5]), .B (n_114), .CO (n_400), .S (n_399));
  HAST_X2 g26806(.A (BOOTLOADER_INTERFACE_tmp[2]), .B (n_298), .CO
       (n_397), .S (n_398));
  AND2ST_X2 g26808(.A (n_44), .B (n_365), .Q (n_396));
  NO2I1ST_X1 g26811(.AN (n_321), .B (n_372), .Q (n_395));
  AO321ST_X2 g26812(.A (n_210), .B (1'b1), .C (CPU_state[0]), .D
       (CPU_state[1]), .E (n_71), .F (n_295), .Q (n_392));
  ON21ST_X1 g26813(.A (n_17), .B (n_51), .C (n_12), .Q (n_391));
  ON21ST_X1 g26814(.A (n_17), .B (n_89), .C (n_364), .Q (n_390));
  AO21ST_X2 g26815(.A (n_60), .B (n_922), .C (n_68), .Q (n_389));
  ON21ST_X1 g26816(.A (n_127), .B (n_53), .C (n_12), .Q (n_388));
  AO21ST_X2 g26817(.A (n_60), .B (CPU_ACC[11]), .C (n_68), .Q (n_387));
  ON21ST_X1 g26818(.A (n_127), .B (n_54), .C (n_364), .Q (n_379));
  NA4ST_X1 g26819(.A (n_218), .B (n_283), .C (n_268), .D (CPU_en_ACC),
       .Q (n_386));
  AN22ST_X1 g26820(.A (n_336), .B (n_52), .C (n_211), .D (n_160), .Q
       (n_385));
  ON22ST_X1 g26821(.A (n_339), .B (n_174), .C (n_127), .D (n_143), .Q
       (n_378));
  AN22ST_X1 g26822(.A (n_334), .B (n_52), .C (n_209), .D (n_160), .Q
       (n_384));
  OA22ST_X2 g26823(.A (n_335), .B (n_30), .C (n_161), .D (n_131), .Q
       (n_383));
  ON22ST_X1 g26824(.A (n_339), .B (n_165), .C (n_17), .D (n_163), .Q
       (n_377));
  MU2ST_X2 g26825(.IN0 (n_328), .IN1 (n_323), .S (n_29), .Q (n_382));
  MU2ST_X2 g26826(.IN0 (n_326), .IN1 (n_324), .S (n_29), .Q (n_381));
  AN22ST_X1 g26827(.A (n_65), .B (n_304), .C (n_60), .D (n_122), .Q
       (n_376));
  MU2ST_X2 g26828(.IN0 (n_333), .IN1 (n_243), .S (n_30), .Q (n_380));
  NA2I1ST_X1 g26846(.AN (n_87), .B (n_340), .Q (n_374));
  NO2ST_X1 g26848(.A (n_338), .B (n_344), .Q (n_373));
  NA2I1ST_X1 g26849(.AN (n_279), .B (n_344), .Q (n_372));
  INST_X4 g26850(.A (n_369), .Q (n_370));
  INST_X4 g26851(.A (n_367), .Q (n_368));
  INST_X4 g26856(.A (n_359), .Q (n_360));
  INST_X4 g26857(.A (n_357), .Q (n_356));
  NO4ST_X1 g26858(.A (n_223), .B (n_239), .C (n_251), .D (n_241), .Q
       (n_369));
  NO4ST_X1 g26859(.A (n_222), .B (n_249), .C (n_253), .D (n_248), .Q
       (n_367));
  NO4ST_X1 g26861(.A (n_219), .B (n_217), .C (n_253), .D (n_255), .Q
       (n_366));
  AN221ST_X1 g26862(.A (n_237), .B (CPU_OPCODE[0]), .C (n_141), .D
       (n_7), .E (n_284), .Q (n_365));
  AN31ST_X1 g26863(.A (CPU_en_ACC), .B (n_236), .C (n_156), .D (n_285),
       .Q (n_364));
  NA3I1ST_X1 g26864(.AN (n_287), .B (CPU_OPCODE[0]), .C (CPU_en_ACC),
       .Q (n_363));
  AND2ST_X2 g26865(.A (n_331), .B (n_163), .Q (n_362));
  NA3I1ST_X1 g26866(.AN (CPU_Control_Unit_n_370), .B (n_290), .C
       (n_136), .Q (n_350));
  AN221ST_X1 g26867(.A (n_221), .B (CPU_ACC[1]), .C (n_46), .D
       (CPU_ACC[0]), .E (n_63), .Q (n_361));
  NO4ST_X1 g26868(.A (n_256), .B (n_214), .C (n_257), .D (n_255), .Q
       (n_359));
  NA4ST_X1 g26869(.A (n_227), .B (n_259), .C (n_240), .D (n_247), .Q
       (n_358));
  NO3I1ST_X1 g26871(.AN (n_1018), .B (CPU_OPCODE[0]), .C (n_294), .Q
       (n_357));
  AO33ST_X2 g26873(.A (n_236), .B (n_80), .C (CPU_OPCODE[4]), .D
       (CPU_Control_Unit_n_848), .E (n_177), .F (n_109), .Q (n_355));
  AN222ST_X1 g26875(.A (n_211), .B (n_23), .C (n_158), .D (n_103), .E
       (n_171), .F (n_1044), .Q (n_354));
  AN222ST_X1 g26876(.A (n_209), .B (n_23), .C (n_63), .D (n_55), .E
       (n_62), .F (CPU_ACC[13]), .Q (n_353));
  MU2ST_X2 g26877(.IN0 (n_299), .IN1 (BOOTLOADER_INTERFACE_tmp[1]), .S
       (n_74), .Q (n_348));
  EN2ST_X1 g26878(.A (n_203), .B (n_275), .Q (n_352));
  EN2ST_X1 g26879(.A (n_116), .B (n_276), .Q (n_351));
  INST_X4 g26881(.A (n_346), .Q (n_345));
  INST_X4 g26885(.A (n_341), .Q (n_340));
  NO2I1ST_X1 g26897(.AN (n_80), .B (n_287), .Q (n_347));
  OR2ST_X1 g26898(.A (n_19), .B (n_294), .Q (n_346));
  AND2ST_X2 g26899(.A (n_1149), .B (n_206), .Q (n_344));
  NA2I1ST_X1 g26900(.AN (n_165), .B (n_286), .Q (n_331));
  AND2ST_X2 g26903(.A (n_75), .B (CPU_OPCODE[2]), .Q (n_342));
  NA2I1ST_X1 g26904(.AN (n_294), .B (n_156), .Q (n_341));
  NA2ST_X1 g26905(.A (n_285), .B (n_19), .Q (n_339));
  NO2ST_X1 g26906(.A (n_206), .B (n_1149), .Q (n_338));
  AND2ST_X2 g26907(.A (n_297), .B (n_19), .Q (n_337));
  ON221ST_X1 g26908(.A (n_59), .B (n_77), .C (n_57), .D (n_61), .E
       (n_273), .Q (n_336));
  AN221ST_X1 g26909(.A (n_24), .B (n_103), .C (n_139), .D (n_15), .E
       (n_274), .Q (n_335));
  ON221ST_X1 g26910(.A (n_59), .B (n_54), .C (n_96), .D (n_61), .E
       (n_272), .Q (n_334));
  AN211ST_X1 g26911(.A (n_158), .B (n_55), .C (n_269), .D (n_257), .Q
       (n_333));
  AN211ST_X1 g26912(.A (n_152), .B (n_131), .C (n_213), .D (n_141), .Q
       (n_330));
  ON21ST_X1 g26913(.A (n_8), .B (n_226), .C (n_44), .Q (n_332));
  INST_X4 g26914(.A (n_326), .Q (n_327));
  AN221ST_X1 g26915(.A (n_24), .B (CPU_ACC[5]), .C (n_16), .D
       (CPU_ACC[4]), .E (n_293), .Q (n_329));
  AN221ST_X1 g26916(.A (n_24), .B (CPU_ACC[4]), .C (n_139), .D
       (n_1044), .E (n_289), .Q (n_328));
  AN221ST_X1 g26917(.A (n_126), .B (n_48), .C (n_16), .D (n_55), .E
       (n_291), .Q (n_326));
  AN221ST_X1 g26918(.A (n_126), .B (n_85), .C (n_139), .D (n_48), .E
       (n_292), .Q (n_325));
  AN222ST_X1 g26919(.A (n_126), .B (n_922), .C (n_170), .D
       (CPU_ACC[13]), .E (n_62), .F (CPU_ACC[14]), .Q (n_324));
  AN222ST_X1 g26920(.A (n_170), .B (n_103), .C (n_158), .D (n_15), .E
       (n_130), .F (n_22), .Q (n_323));
  MU2ST_X2 g26921(.IN0 (n_7), .IN1 (pm_Q[13]), .S (n_34), .Q (n_320));
  MU2ST_X2 g26922(.IN0 (CPU_OPCODE[1]), .IN1 (pm_Q[12]), .S (n_33), .Q
       (n_319));
  MU2ST_X2 g26923(.IN0 (CPU_OPCODE[3]), .IN1 (pm_Q[14]), .S (n_33), .Q
       (n_318));
  MU2ST_X2 g26924(.IN0 (CPU_OPERAND[2]), .IN1 (pm_Q[2]), .S (n_6), .Q
       (n_317));
  MU2ST_X2 g26925(.IN0 (n_19), .IN1 (pm_Q[15]), .S (n_34), .Q (n_316));
  MU2ST_X2 g26926(.IN0 (CPU_OPERAND[10]), .IN1 (pm_Q[10]), .S (n_34),
       .Q (n_315));
  MU2ST_X2 g26927(.IN0 (CPU_OPCODE[0]), .IN1 (pm_Q[11]), .S (n_33), .Q
       (n_314));
  MU2ST_X2 g26928(.IN0 (CPU_OPERAND[5]), .IN1 (pm_Q[5]), .S (n_33), .Q
       (n_313));
  MU2ST_X2 g26929(.IN0 (CPU_OPERAND[1]), .IN1 (pm_Q[1]), .S (n_33), .Q
       (n_312));
  MU2ST_X2 g26930(.IN0 (CPU_OPERAND[3]), .IN1 (pm_Q[3]), .S (n_34), .Q
       (n_311));
  MU2ST_X2 g26931(.IN0 (CPU_OPERAND[4]), .IN1 (pm_Q[4]), .S (n_33), .Q
       (n_310));
  MU2ST_X2 g26932(.IN0 (CPU_OPERAND[6]), .IN1 (pm_Q[6]), .S (n_34), .Q
       (n_309));
  MU2ST_X2 g26933(.IN0 (CPU_OPERAND[7]), .IN1 (pm_Q[7]), .S (n_33), .Q
       (n_308));
  MU2ST_X2 g26934(.IN0 (CPU_OPERAND[9]), .IN1 (pm_Q[9]), .S (n_33), .Q
       (n_307));
  MU2ST_X2 g26935(.IN0 (CPU_OPERAND[0]), .IN1 (pm_Q[0]), .S (n_34), .Q
       (n_306));
  MU2ST_X2 g26936(.IN0 (CPU_OPERAND[8]), .IN1 (pm_Q[8]), .S (n_34), .Q
       (n_305));
  EN2ST_X1 g26937(.A (n_201), .B (n_224), .Q (n_322));
  EO2ST_X1 g26938(.A (n_133), .B (n_238), .Q (n_304));
  EN2ST_X1 g26939(.A (n_152), .B (n_238), .Q (n_303));
  EN2ST_X1 g26940(.A (n_202), .B (n_147), .Q (n_321));
  EO2ST_X1 g26941(.A (n_206), .B (PC_UF), .Q (n_302));
  HAST_X2 g26942(.A (CPU_OPERAND[0]), .B (CPU_INDR[0]), .CO (n_300), .S
       (n_301));
  HAST_X2 g26943(.A (BOOTLOADER_INTERFACE_tmp[0]), .B
       (BOOTLOADER_INTERFACE_tmp[1]), .CO (n_298), .S (n_299));
  INST_X4 g26945(.A (n_296), .Q (n_295));
  NO2ST_X1 g26964(.A (n_976), .B (n_213), .Q (n_297));
  NA2I1ST_X1 g26965(.AN (n_217), .B (n_216), .Q (n_293));
  NA2I1ST_X1 g26966(.AN (n_239), .B (n_240), .Q (n_292));
  OR2ST_X1 g26967(.A (n_249), .B (n_214), .Q (n_291));
  NA2I1ST_X1 g26968(.AN (n_71), .B (n_6), .Q (n_296));
  NA2I1ST_X1 g26969(.AN (n_218), .B (CPU_OPCODE[1]), .Q (n_290));
  NA2I1ST_X1 g26970(.AN (n_213), .B (n_976), .Q (n_294));
  NA2ST_X1 g26971(.A (n_228), .B (n_242), .Q (n_289));
  INST_X4 g26972(.A (n_283), .Q (n_284));
  INST_X3 g26973(.A (n_282), .Q (n_281));
  INST_X3 g26974(.A (n_279), .Q (n_278));
  NA4I2ST_X1 g26976(.AN (n_109), .BN (n_19), .C (CPU_OPCODE[2]), .D
       (CPU_OPCODE[1]), .Q (n_287));
  NO4ST_X1 g26977(.A (CPU_Data_Path_in_alu[15]), .B
       (CPU_Data_Path_in_alu[4]), .C (CPU_Data_Path_in_alu[8]), .D
       (CPU_Data_Path_in_alu[7]), .Q (n_277));
  ON21ST_X1 g26978(.A (n_155), .B (CPU_Data_Path_add_105_28_n_53), .C
       (CPU_Data_Path_add_105_28_n_9140), .Q (n_276));
  ON211ST_X1 g26979(.A (CPU_Data_Path_add_105_28_n_9140), .B
       (CPU_Data_Path_add_105_28_n_63), .C (n_1143), .D (n_878), .Q
       (n_275));
  ON21ST_X1 g26980(.A (n_159), .B (n_77), .C (n_225), .Q (n_274));
  OA21ST_X2 g26981(.A (n_159), .B (n_87), .C (n_215), .Q (n_273));
  OA21ST_X2 g26982(.A (n_159), .B (n_47), .C (n_259), .Q (n_272));
  NA2I1ST_X1 g26983(.AN (n_122), .B (n_204), .Q (n_286));
  NO4I2ST_X1 g26985(.AN (CPU_en_ACC), .BN (n_976), .C (n_7), .D
       (n_1005), .Q (n_285));
  MU2ST_X2 g26986(.IN0 (n_115), .IN1 (CPU_APB_GEN_MEM_state[1]), .S
       (n_71), .Q (n_270));
  AN22ST_X1 g26987(.A (n_177), .B (n_105), .C (n_80), .D
       (CPU_OPCODE[3]), .Q (n_283));
  ON22ST_X1 g26988(.A (n_59), .B (n_96), .C (n_61), .D (n_89), .Q
       (n_269));
  AN22ST_X1 g26989(.A (n_164), .B (CPU_OPCODE[2]), .C (n_141), .D
       (n_1005), .Q (n_268));
  MU2ST_X2 g26990(.IN0 (CPU_ACC[1]), .IN1 (PORT_OUT[1]), .S (n_1145),
       .Q (n_267));
  MU2ST_X2 g26991(.IN0 (CPU_ACC[2]), .IN1 (PORT_OUT[2]), .S (n_1145),
       .Q (n_266));
  MU2ST_X2 g26992(.IN0 (CPU_ACC[0]), .IN1 (PORT_OUT[0]), .S (n_1145),
       .Q (n_265));
  MU2ST_X2 g26993(.IN0 (CPU_ACC[7]), .IN1 (PORT_OUT[7]), .S (n_1145),
       .Q (n_264));
  MU2ST_X2 g26994(.IN0 (CPU_ACC[4]), .IN1 (PORT_OUT[4]), .S (n_1145),
       .Q (n_263));
  MU2ST_X2 g26995(.IN0 (n_49), .IN1 (PORT_OUT[5]), .S (n_1145), .Q
       (n_262));
  MU2ST_X2 g26996(.IN0 (CPU_ACC[3]), .IN1 (PORT_OUT[3]), .S (n_1145),
       .Q (n_261));
  MU2ST_X2 g26997(.IN0 (n_101), .IN1 (PORT_OUT[6]), .S (n_1145), .Q
       (n_260));
  EN2ST_X1 g26998(.A (n_120), .B (n_1152), .Q (n_282));
  EN2ST_X1 g27000(.A (n_1147), .B (CPU_Data_Path_add_105_28_n_76), .Q
       (n_279));
  INST_X4 g27004(.A (n_244), .Q (n_245));
  INST_X4 g27006(.A (n_236), .Q (n_237));
  NA2ST_X1 g27007(.A (n_155), .B (CPU_Data_Path_add_105_28_n_9139), .Q
       (n_224));
  NA2I1ST_X1 g27008(.AN (n_51), .B (n_170), .Q (n_259));
  NO2I1ST_X1 g27009(.AN (n_176), .B (n_162), .Q (n_258));
  AND2ST_X2 g27010(.A (n_170), .B (CPU_ACC[11]), .Q (n_257));
  AND2ST_X2 g27011(.A (n_139), .B (CPU_ACC[8]), .Q (n_256));
  AND2ST_X2 g27012(.A (n_126), .B (n_88), .Q (n_255));
  NO2I1ST_X1 g27013(.AN (n_128), .B (n_132), .Q (n_254));
  AND2ST_X2 g27014(.A (n_158), .B (CPU_ACC[8]), .Q (n_253));
  NA2I1ST_X1 g27015(.AN (n_175), .B (n_157), .Q (n_252));
  AND2ST_X2 g27016(.A (n_62), .B (CPU_ACC[7]), .Q (n_251));
  AND2ST_X2 g27017(.A (n_139), .B (CPU_ACC[5]), .Q (n_223));
  NA2I1ST_X1 g27018(.AN (n_137), .B (n_123), .Q (n_250));
  AND2ST_X2 g27019(.A (n_63), .B (n_88), .Q (n_249));
  AND2ST_X2 g27020(.A (n_16), .B (n_101), .Q (n_222));
  AND2ST_X2 g27021(.A (n_126), .B (CPU_ACC[7]), .Q (n_248));
  NA2I1ST_X1 g27022(.AN (n_93), .B (n_126), .Q (n_247));
  NA2I1ST_X1 g27023(.AN (n_173), .B (n_138), .Q (n_246));
  NA2I1ST_X1 g27024(.AN (n_135), .B (n_140), .Q (n_244));
  NA2ST_X1 g27025(.A (n_171), .B (CPU_ACC[15]), .Q (n_243));
  NA2I1ST_X1 g27026(.AN (n_56), .B (n_170), .Q (n_242));
  AND2ST_X2 g27027(.A (n_24), .B (n_101), .Q (n_241));
  NA2ST_X1 g27028(.A (n_139), .B (n_100), .Q (n_221));
  NA2I1ST_X1 g27029(.AN (n_53), .B (n_62), .Q (n_240));
  AND2ST_X2 g27030(.A (n_171), .B (CPU_ACC[8]), .Q (n_239));
  NO2ST_X1 g27031(.A (n_168), .B (n_122), .Q (n_238));
  NO2I1ST_X1 g27032(.AN (n_164), .B (n_7), .Q (n_236));
  NO2I1ST_X1 g27033(.AN (n_129), .B (n_121), .Q (n_235));
  NA2I1ST_X1 g27034(.AN (n_53), .B (n_16), .Q (n_220));
  NO2I1ST_X1 g27035(.AN (n_166), .B (n_142), .Q (n_234));
  NO2I1ST_X1 g27036(.AN (n_163), .B (n_165), .Q (n_233));
  AND2ST_X2 g27037(.A (n_16), .B (CPU_ACC[10]), .Q (n_219));
  NO2I1ST_X1 g27038(.AN (n_143), .B (n_174), .Q (n_232));
  NO2I1ST_X1 g27039(.AN (n_154), .B (n_167), .Q (n_231));
  NO2I1ST_X1 g27040(.AN (n_172), .B (n_134), .Q (n_230));
  NA2I1ST_X1 g27041(.AN (n_124), .B (n_125), .Q (n_229));
  NA2I1ST_X1 g27042(.AN (n_50), .B (n_158), .Q (n_228));
  NA2I1ST_X1 g27043(.AN (n_92), .B (n_16), .Q (n_227));
  AND2ST_X2 g27044(.A (n_156), .B (n_164), .Q (n_226));
  NA2I1ST_X1 g27045(.AN (n_87), .B (n_63), .Q (n_225));
  INST_X4 g27046(.A (n_212), .Q (n_211));
  INST_X4 g27047(.A (n_209), .Q (n_208));
  NA2ST_X1 g27048(.A (n_177), .B (CPU_OPCODE[3]), .Q (n_218));
  AND2ST_X2 g27049(.A (n_171), .B (CPU_ACC[7]), .Q (n_217));
  NA2I1ST_X1 g27050(.AN (n_56), .B (n_62), .Q (n_216));
  NA2I1ST_X1 g27051(.AN (n_50), .B (n_170), .Q (n_215));
  AND2ST_X2 g27052(.A (n_62), .B (CPU_ACC[10]), .Q (n_214));
  NA2I1ST_X1 g27053(.AN (n_168), .B (n_133), .Q (n_204));
  NA3ST_X1 g27055(.A (CPU_OPCODE[2]), .B (n_109), .C (CPU_en_ACC), .Q
       (n_213));
  AN21ST_X1 g27056(.A (n_95), .B (CPU_ACC[1]), .C (n_133), .Q (n_212));
  AN21ST_X1 g27057(.A (CPU_PC[7]), .B (CPU_OPERAND[7]), .C
       (CPU_Data_Path_add_105_28_n_59), .Q (n_203));
  AN21ST_X1 g27058(.A (CPU_OPERAND[3]), .B (CPU_PC[3]), .C
       (CPU_Data_Path_add_105_28_n_47), .Q (n_202));
  AN21ST_X1 g27059(.A (CPU_OPERAND[5]), .B (CPU_PC[5]), .C
       (CPU_Data_Path_add_105_28_n_53), .Q (n_201));
  NO3ST_X1 g27060(.A (n_71), .B (CPU_state[2]), .C (n_44), .Q (n_210));
  AN211ST_X1 g27061(.A (n_852), .B (CPU_ZN[1]), .C
       (CPU_Control_Unit_n_413), .D (CPU_Control_Unit_n_414), .Q
       (n_200));
  MU2ST_X2 g27062(.IN0 (BOOTLOADER_wdata[12]), .IN1
       (BOOTLOADER_wdata[13]), .S (n_36), .Q (n_199));
  MU2ST_X2 g27063(.IN0 (BOOTLOADER_wdata[9]), .IN1
       (BOOTLOADER_wdata[10]), .S (n_37), .Q (n_198));
  MU2ST_X2 g27064(.IN0 (BOOTLOADER_wdata[3]), .IN1
       (BOOTLOADER_wdata[4]), .S (n_38), .Q (n_197));
  MU2ST_X2 g27065(.IN0 (BOOTLOADER_wdata[10]), .IN1
       (BOOTLOADER_wdata[11]), .S (n_39), .Q (n_196));
  MU2ST_X2 g27066(.IN0 (BOOTLOADER_wdata[11]), .IN1
       (BOOTLOADER_wdata[12]), .S (n_40), .Q (n_195));
  MU2ST_X2 g27067(.IN0 (CPU_ACC[14]), .IN1 (n_922), .S
       (CPU_Data_Path_in_alu[0]), .Q (n_209));
  MU2ST_X2 g27068(.IN0 (BOOTLOADER_wdata[14]), .IN1
       (BOOTLOADER_wdata[15]), .S (n_41), .Q (n_194));
  MU2ST_X2 g27069(.IN0 (BOOTLOADER_wdata[1]), .IN1
       (BOOTLOADER_wdata[2]), .S (n_42), .Q (n_193));
  MU2ST_X2 g27070(.IN0 (BOOTLOADER_wdata[2]), .IN1
       (BOOTLOADER_wdata[3]), .S (n_36), .Q (n_192));
  MU2ST_X2 g27071(.IN0 (BOOTLOADER_wdata[4]), .IN1
       (BOOTLOADER_wdata[5]), .S (n_37), .Q (n_191));
  MU2ST_X2 g27072(.IN0 (BOOTLOADER_wdata[6]), .IN1
       (BOOTLOADER_wdata[7]), .S (n_38), .Q (n_190));
  MU2ST_X2 g27073(.IN0 (gm_Q_tmp[1]), .IN1 (PORT_IN[1]), .S
       (CPU_GM_ADDR[8]), .Q (n_207));
  MU2ST_X2 g27074(.IN0 (BOOTLOADER_wdata[8]), .IN1
       (BOOTLOADER_wdata[7]), .S (PROG), .Q (n_189));
  MU2ST_X2 g27075(.IN0 (BOOTLOADER_wdata[5]), .IN1
       (BOOTLOADER_wdata[6]), .S (n_39), .Q (n_188));
  MU2ST_X2 g27076(.IN0 (BOOTLOADER_wdata[8]), .IN1
       (BOOTLOADER_wdata[9]), .S (n_40), .Q (n_187));
  MU2ST_X2 g27077(.IN0 (MOSI), .IN1 (BOOTLOADER_wdata[0]), .S (n_41),
       .Q (n_186));
  MU2ST_X2 g27078(.IN0 (MISO), .IN1 (BOOTLOADER_wdata[15]), .S (PROG),
       .Q (n_185));
  MU2ST_X2 g27079(.IN0 (BOOTLOADER_wdata[0]), .IN1
       (BOOTLOADER_wdata[1]), .S (n_42), .Q (n_184));
  MU2ST_X2 g27080(.IN0 (BOOTLOADER_wdata[13]), .IN1
       (BOOTLOADER_wdata[14]), .S (n_37), .Q (n_183));
  EO2ST_X1 g27081(.A (CPU_PC[4]), .B (CPU_Data_Path_add_103_26_n_72),
       .Q (n_182));
  EN2ST_X1 g27082(.A (n_74), .B (BOOTLOADER_INTERFACE_tmp[0]), .Q
       (n_181));
  EN2ST_X1 g27083(.A (CPU_PC[0]), .B (CPU_OPERAND[0]), .Q (n_206));
  EO2ST_X1 g27084(.A (CPU_ACC[15]), .B (CPU_Data_Path_in_alu[15]), .Q
       (n_205));
  EO2ST_X1 g27085(.A (CPU_PC[0]), .B (CPU_PC[1]), .Q (n_180));
  INST_X4 g27088(.A (n_169), .Q (n_171));
  INST_X4 g27089(.A (n_169), .Q (n_170));
  INST_X4 g27090(.A (n_63), .Q (n_169));
  INST_X4 g27092(.A (n_160), .Q (n_161));
  INST_X4 g27093(.A (n_159), .Q (n_158));
  NO2ST_X1 g27095(.A (n_7), .B (n_1018), .Q (n_177));
  NA2I1ST_X1 g27096(.AN (n_1075), .B (n_104), .Q (n_176));
  AND2ST_X2 g27097(.A (n_90), .B (n_92), .Q (n_175));
  AND2ST_X2 g27099(.A (n_106), .B (n_77), .Q (n_174));
  NO2I1ST_X1 g27100(.AN (n_96), .B (CPU_Data_Path_in_alu[13]), .Q
       (n_173));
  NA2I1ST_X1 g27101(.AN (n_1088), .B (n_82), .Q (n_172));
  AND2ST_X2 g27102(.A (n_46), .B (n_95), .Q (n_63));
  NO2I1ST_X1 g27103(.AN (n_89), .B (CPU_Data_Path_in_alu[14]), .Q
       (n_150));
  NO2ST_X1 g27104(.A (n_15), .B (n_23), .Q (n_168));
  AND2ST_X2 g27105(.A (n_110), .B (n_93), .Q (n_167));
  NA2I1ST_X1 g27106(.AN (CPU_Data_Path_in_alu[12]), .B (n_54), .Q
       (n_149));
  NA2I1ST_X1 g27107(.AN (n_101), .B (n_97), .Q (n_166));
  AND2ST_X2 g27108(.A (n_52), .B (n_57), .Q (n_165));
  AND2ST_X2 g27110(.A (n_1005), .B (n_105), .Q (n_164));
  NA2I1ST_X1 g27111(.AN (n_57), .B (n_29), .Q (n_163));
  NA2I1ST_X1 g27112(.AN (n_946), .B (CPU_Data_Path_add_105_28_n_9136),
       .Q (n_147));
  AND2ST_X2 g27113(.A (CPU_Data_Path_in_alu[5]), .B (CPU_ACC[5]), .Q
       (n_162));
  AND2ST_X2 g27114(.A (CPU_Data_Path_in_alu[8]), .B (n_93), .Q (n_146));
  AND2ST_X2 g27115(.A (n_30), .B (n_46), .Q (n_160));
  NA2ST_X1 g27116(.A (n_46), .B (CPU_Data_Path_in_alu[0]), .Q (n_159));
  NA2I1ST_X1 g27118(.AN (n_92), .B (CPU_Data_Path_in_alu[7]), .Q
       (n_157));
  AND2ST_X2 g27119(.A (n_862), .B (n_1018), .Q (n_156));
  NA2I1ST_X1 g27120(.AN (CPU_Data_Path_add_105_28_n_57), .B (n_1152),
       .Q (n_155));
  NA2I1ST_X1 g27121(.AN (n_93), .B (CPU_Data_Path_in_alu[8]), .Q
       (n_154));
  NA2I1ST_X1 g27124(.AN (n_1101), .B (CPU_Data_Path_in_alu[0]), .Q
       (n_152));
  INST_X4 g27125(.A (n_61), .Q (n_139));
  INST_X4 g27128(.A (n_130), .Q (n_131));
  NA2I1ST_X1 g27133(.AN (CPU_Data_Path_add_105_28_n_57), .B
       (CPU_Data_Path_add_105_28_n_9139), .Q (n_120));
  NA2I1ST_X1 g27134(.AN (n_77), .B (CPU_Data_Path_in_alu[3]), .Q
       (n_143));
  NA2I1ST_X1 g27135(.AN (n_1044), .B (CPU_Data_Path_in_alu[3]), .Q
       (n_119));
  AND2ST_X2 g27136(.A (CPU_Data_Path_in_alu[6]), .B (n_101), .Q
       (n_142));
  NA2I1ST_X1 g27137(.AN (n_1140), .B (CPU_Data_Path_in_alu[7]), .Q
       (n_118));
  AND2ST_X2 g27138(.A (CPU_OPCODE[1]), .B (CPU_OPCODE[4]), .Q (n_141));
  NA2I1ST_X1 g27139(.AN (n_1127), .B (CPU_Data_Path_in_alu[14]), .Q
       (n_140));
  NA2ST_X1 g27140(.A (CPU_Data_Path_in_alu[0]), .B (n_23), .Q (n_61));
  NA2I1ST_X1 g27141(.AN (n_96), .B (CPU_Data_Path_in_alu[13]), .Q
       (n_138));
  AND2ST_X2 g27143(.A (CPU_Data_Path_in_alu[12]), .B (n_54), .Q
       (n_137));
  AND2ST_X2 g27144(.A (n_45), .B (HOLDn), .Q (n_136));
  NA2I1ST_X1 g27145(.AN (CPU_Data_Path_add_105_28_n_63), .B (n_878), .Q
       (n_116));
  AND2ST_X2 g27146(.A (n_107), .B (CPU_ACC[14]), .Q (n_135));
  AND2ST_X2 g27147(.A (CPU_Data_Path_in_alu[4]), .B (CPU_ACC[4]), .Q
       (n_134));
  AND2ST_X2 g27148(.A (n_9), .B (CPU_ACC[0]), .Q (n_133));
  NO2I1ST_X1 g27149(.AN (CPU_APB_GEN_MEM_state[0]), .B
       (CPU_APB_GEN_MEM_state[1]), .Q (n_115));
  NO2I1ST_X1 g27150(.AN (CPU_ACC[11]), .B (CPU_Data_Path_in_alu[11]),
       .Q (n_132));
  AND2ST_X2 g27151(.A (n_95), .B (CPU_ACC[0]), .Q (n_130));
  NA2I1ST_X1 g27152(.AN (CPU_Data_Path_in_alu[10]), .B (CPU_ACC[10]),
       .Q (n_129));
  NO2I1ST_X1 g27153(.AN (CPU_PC[4]), .B
       (CPU_Data_Path_add_103_26_n_72), .Q (n_114));
  NA2I1ST_X1 g27154(.AN (CPU_ACC[11]), .B (CPU_Data_Path_in_alu[11]),
       .Q (n_128));
  NA2ST_X1 g27155(.A (n_1155), .B (n_109), .Q (n_127));
  AND2ST_X2 g27156(.A (n_95), .B (n_22), .Q (n_126));
  AND2ST_X2 g27157(.A (n_29), .B (n_57), .Q (n_113));
  NA2I1ST_X1 g27158(.AN (n_88), .B (CPU_Data_Path_in_alu[9]), .Q
       (n_125));
  AND2ST_X2 g27159(.A (n_79), .B (n_88), .Q (n_124));
  AND2ST_X2 g27160(.A (CPU_Data_Path_in_alu[6]), .B (n_56), .Q (n_112));
  NA2I1ST_X1 g27161(.AN (CPU_Data_Path_in_alu[12]), .B (n_55), .Q
       (n_123));
  AND2ST_X2 g27162(.A (n_22), .B (n_15), .Q (n_122));
  AND2ST_X2 g27163(.A (CPU_Data_Path_in_alu[10]), .B (n_51), .Q
       (n_121));
  INST_X2 g27164(.A (CPU_PC[0]), .Q (n_111));
  INST_X4 g27165(.A (CPU_Data_Path_in_alu[8]), .Q (n_110));
  INST_X2 g27167(.A (CPU_OPERAND[5]), .Q (n_108));
  INST_X4 g27168(.A (CPU_Data_Path_in_alu[14]), .Q (n_107));
  INST_X3 g27169(.A (CPU_Data_Path_in_alu[3]), .Q (n_106));
  INST_X4 g27171(.A (CPU_Data_Path_in_alu[5]), .Q (n_104));
  INST_X4 g27173(.A (n_57), .Q (n_103));
  INST_X3 g27175(.A (CPU_ACC[2]), .Q (n_57));
  BUST_X1 g27177(.A (CPU_ACC[6]), .Q (n_101));
  INST_X4 g27179(.A (CPU_ACC[6]), .Q (n_56));
  INST_X3 g27183(.A (CPU_ACC[0]), .Q (n_100));
  INST_X2 g27184(.A (CPU_OPERAND[0]), .Q (n_99));
  INST_X4 g27186(.A (n_54), .Q (n_55));
  INST_X4 g27189(.A (CPU_ACC[12]), .Q (n_54));
  INST_X3 g27192(.A (CPU_Data_Path_in_alu[6]), .Q (n_97));
  INST_X4 g27194(.A (CPU_ACC[13]), .Q (n_96));
  INST_X4 g27195(.A (CPU_Data_Path_in_alu[0]), .Q (n_95));
  INST_X2 g27196(.A (CPU_OPERAND[7]), .Q (n_94));
  INST_X3 g27197(.A (CPU_ACC[8]), .Q (n_93));
  INST_X3 g27198(.A (CPU_ACC[7]), .Q (n_92));
  INST_X2 g27200(.A (CPU_OPERAND[2]), .Q (n_91));
  INST_X4 g27201(.A (CPU_Data_Path_in_alu[7]), .Q (n_90));
  INST_X4 g27202(.A (CPU_ACC[14]), .Q (n_89));
  BUST_X1 g27203(.A (CPU_ACC[9]), .Q (n_88));
  INST_X4 g27205(.A (CPU_ACC[9]), .Q (n_53));
  INST_X4 g27208(.A (CPU_ACC[4]), .Q (n_87));
  INST_X2 g27214(.A (CPU_OPERAND[6]), .Q (n_86));
  INST_X4 g27216(.A (n_51), .Q (n_85));
  INST_X4 g27219(.A (CPU_ACC[10]), .Q (n_51));
  INST_X3 g27225(.A (n_50), .Q (n_49));
  INST_X3 g27226(.A (CPU_ACC[5]), .Q (n_50));
  INST_X3 g27227(.A (CPU_state[2]), .Q (n_84));
  INST_X2 g27228(.A (CPU_OPERAND[3]), .Q (n_83));
  INST_X4 g27232(.A (n_47), .Q (n_48));
  INST_X4 g27234(.A (CPU_ACC[11]), .Q (n_47));
  INST_X4 g27236(.A (CPU_Data_Path_in_alu[4]), .Q (n_82));
  INST_X4 g27237(.A (CPU_Data_Path_in_alu[13]), .Q (n_81));
  INST_X3 g27238(.A (CPU_OPCODE[0]), .Q (n_80));
  INST_X4 g27241(.A (CPU_Data_Path_in_alu[9]), .Q (n_79));
  INST_X2 g27242(.A (CPU_OPERAND[4]), .Q (n_78));
  INST_X4 g27243(.A (CPU_ACC[3]), .Q (n_77));
  INST_X4 g27244(.A (RST), .Q (n_76));
  INST_X4 g27245(.A (CPU_GM_ADDR[8]), .Q (n_75));
  INST_X4 g27246(.A (PROG), .Q (n_74));
  INST_X4 g27250(.A (n_43), .Q (n_44));
  INST_X4 g27253(.A (n_45), .Q (n_72));
  INST_X4 g27255(.A (HOLDn), .Q (n_71));
  INST_X4 drc_bufs27256(.A (PROG), .Q (n_42));
  INST_X4 drc_bufs27257(.A (PROG), .Q (n_41));
  INST_X4 drc_bufs27258(.A (PROG), .Q (n_40));
  INST_X4 drc_bufs27259(.A (PROG), .Q (n_39));
  INST_X4 drc_bufs27260(.A (PROG), .Q (n_38));
  INST_X4 drc_bufs27261(.A (PROG), .Q (n_37));
  INST_X4 drc_bufs27262(.A (PROG), .Q (n_36));
  INST_X4 drc_bufs27269(.A (n_5), .Q (n_34));
  INST_X4 drc_bufs27270(.A (n_5), .Q (n_33));
  INST_X4 drc_bufs27276(.A (n_4), .Q (n_32));
  INST_X4 drc_bufs27277(.A (n_4), .Q (n_31));
  INST_X4 drc_bufs27284(.A (n_52), .Q (n_29));
  INST_X3 drc_bufs27285(.A (n_30), .Q (n_52));
  INST_X4 drc_bufs27291(.A (n_65), .Q (n_28));
  INST_X3 drc_bufs27292(.A (n_3), .Q (n_65));
  INST_X4 drc_bufs27296(.A (n_26), .Q (n_27));
  INST_X3 drc_bufs27298(.A (n_416), .Q (n_26));
  INST_X4 drc_bufs27303(.A (n_67), .Q (n_25));
  INST_X3 drc_bufs27304(.A (n_363), .Q (n_67));
  INST_X4 drc_bufs27309(.A (n_59), .Q (n_24));
  INST_X3 drc_bufs27310(.A (n_126), .Q (n_59));
  INST_X4 drc_bufs27315(.A (n_46), .Q (n_22));
  INST_X3 drc_bufs27316(.A (n_23), .Q (n_46));
  INST_X4 drc_bufs27321(.A (n_66), .Q (n_21));
  INST_X3 drc_bufs27322(.A (n_346), .Q (n_66));
  INST_X4 drc_bufs27327(.A (n_69), .Q (n_20));
  INST_X3 drc_bufs27328(.A (n_415), .Q (n_69));
  INST_X3 drc_bufs27333(.A (n_18), .Q (n_19));
  INST_X4 drc_bufs27338(.A (n_60), .Q (n_17));
  INST_X3 drc_bufs27339(.A (n_127), .Q (n_60));
  INST_X4 drc_bufs27343(.A (n_61), .Q (n_16));
  INST_X4 drc_bufs27348(.A (n_14), .Q (n_15));
  INST_X3 drc_bufs27349(.A (CPU_ACC[1]), .Q (n_14));
  INST_X4 drc_bufs27353(.A (n_64), .Q (n_13));
  INST_X3 drc_bufs27354(.A (n_337), .Q (n_64));
  INST_X4 drc_bufs27358(.A (n_68), .Q (n_12));
  INST_X3 drc_bufs27359(.A (n_364), .Q (n_68));
  INST_X3 drc_bufs27362(.A (n_28), .Q (n_11));
  INST_X3 drc_bufs27363(.A (n_28), .Q (n_10));
  INST_X3 drc_bufs27368(.A (n_159), .Q (n_62));
  BUST_X3 drc_bufs27376(.A (CPU_Data_Path_in_alu[0]), .Q (n_9));
  BUST_X3 drc_bufs27381(.A (CPU_Data_Path_n_7530), .Q (n_8));
  BUST_X3 drc_bufs27391(.A (n_34), .Q (n_6));
  NA3I1ST_X1 g19025(.AN (CPU_state[0]), .B (CPU_state[1]), .C (n_84),
       .Q (n_5));
  OR2ST_X1 g27392(.A (n_820), .B (n_74), .Q (n_4));
  NA2I1ST_X1 g27393(.AN (CPU_OPCODE[4]), .B (n_297), .Q (n_3));
  NA4I2ST_X1 g27394(.AN (n_248), .BN (n_256), .C (n_216), .D (n_215),
       .Q (n_2));
  NA4I1ST_X1 g27395(.AN (n_251), .B (n_220), .C (n_242), .D (n_247), .Q
       (n_1));
  NA4I1ST_X1 g27396(.AN (n_241), .B (n_227), .C (n_225), .D (n_228), .Q
       (n_0));
  NA2I1ST_X1 g27399(.AN (CPU_ZN[1]), .B (n_883), .Q (n_963));
  FAST_X1 g27400(.A (CPU_Data_Path_in_alu[11]), .B (n_48), .CI (n_965),
       .CO (n_964), .S (UNCONNECTED));
  FAST_X1 g27401(.A (CPU_Data_Path_in_alu[10]), .B (CPU_ACC[10]), .CI
       (n_641), .CO (n_965), .S (UNCONNECTED0));
  FAST_X1 g27402(.A (n_967), .B (CPU_Data_Path_in_alu[5]), .CI (n_50),
       .CO (n_966), .S (UNCONNECTED1));
  FAST_X1 g27403(.A (n_443), .B (CPU_Data_Path_in_alu[4]), .CI (n_87),
       .CO (n_967), .S (UNCONNECTED2));
  MU2ST_X1 g27404(.IN0 (n_1157), .IN1 (n_71), .S
       (CPU_APB_GEN_MEM_state[0]), .Q (n_969));
  INST_X4 drc_bufs27410(.A (n_105), .Q (n_976));
  INST_X3 drc_bufs27411(.A (CPU_OPCODE[1]), .Q (n_105));
  INST_X4 drc_bufs27425(.A (n_867), .Q (n_7));
  INST_X3 drc_bufs27426(.A (CPU_OPCODE[2]), .Q (n_867));
  INST_X4 drc_bufs27437(.A (n_109), .Q (n_1005));
  INST_X3 drc_bufs27438(.A (CPU_OPCODE[3]), .Q (n_109));
  INST_X3 drc_bufs27449(.A (n_18), .Q (n_1018));
  INST_X3 drc_bufs27450(.A (CPU_OPCODE[4]), .Q (n_18));
  INST_X3 drc_bufs27461(.A (n_1032), .Q (n_922));
  INST_X3 drc_bufs27462(.A (CPU_ACC[15]), .Q (n_1032));
  INST_X3 drc_bufs27473(.A (n_77), .Q (n_1044));
  BUST_X3 drc_bufs27490(.A (CPU_OPCODE[0]), .Q (n_862));
  BUST_X3 drc_bufs27502(.A (CPU_ACC[5]), .Q (n_1075));
  BUST_X3 drc_bufs27514(.A (CPU_ACC[4]), .Q (n_1088));
  BUST_X3 drc_bufs27526(.A (CPU_ACC[0]), .Q (n_1101));
  BUST_X3 drc_bufs27538(.A (CPU_ACC[13]), .Q (n_1114));
  BUST_X3 drc_bufs27550(.A (CPU_ACC[14]), .Q (n_1127));
  BUST_X3 drc_bufs27562(.A (CPU_ACC[7]), .Q (n_1140));
  ON211ST_X1 g27565(.A (n_946), .B (n_1154), .C (n_903), .D (n_856), .Q
       (n_1143));
  AND2ST_X2 g27566(.A (CPU_Control_Unit_n_370), .B (CPU_ZN[0]), .Q
       (n_1144));
  NA2I1ST_X1 g27567(.AN (n_848), .B (CPU_GM_ADDR[8]), .Q (n_1145));
  EO2ST_X1 g27568(.A (CPU_PC[3]), .B (n_900), .Q (n_1146));
  NA2ST_X1 g27569(.A (n_886), .B (CPU_Data_Path_add_105_28_n_9136), .Q
       (n_1147));
  NO2I1ST_X1 g27570(.AN (n_885), .B (n_956), .Q (n_1148));
  EN2ST_X1 g27571(.A (n_880), .B (n_1148), .Q (n_1149));
  EO2ST_X1 g27572(.A (CPU_PC[2]), .B (n_877), .Q (n_1150));
  AND3ST_X1 g27573(.A (CPU_Control_Unit_n_370), .B (n_862), .C
       (CPU_ZN[1]), .Q (n_1151));
  OA21ST_X1 g27574(.A (n_1154), .B (n_946), .C (n_856), .Q (n_1152));
  NA6ST_X1 g27575(.A (CPU_PC[5]), .B (CPU_PC[4]), .C (CPU_PC[6]), .D
       (CPU_PC[7]), .E (CPU_en_ACC), .F (n_904), .Q (n_1153));
  AO21ST_X1 g27576(.A (CPU_PC[3]), .B (CPU_OPERAND[3]), .C (n_879), .Q
       (n_1154));
  AND3ST_X1 g27577(.A (n_105), .B (CPU_OPCODE[4]), .C (n_867), .Q
       (n_1155));
  AND3ST_X1 g27578(.A (n_460), .B (n_45), .C (n_347), .Q (n_1156));
  OA21ST_X1 g27579(.A (n_365), .B (n_355), .C (n_136), .Q (n_1157));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[0]_sc (.RN (TRST), .C
       (TCLK), .D (n_830), .SD (SDI), .SE (SE), .Q (sc_boot_addr_0_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[0] (.RN (BRSTn), .C
       (CLK), .D (n_830), .Q (ff_boot_addr_0_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_address_o_reg[0]_mux (.IN0
       (ff_boot_addr_0_), .IN1 (sc_boot_addr_0_), .S (TEN), .Q
       (boot_addr[0]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[1]_sc (.RN (TRST), .C
       (TCLK), .D (n_829), .SD (sc_boot_addr_0_), .SE (SE), .Q
       (sc_boot_addr_1_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[1] (.RN (BRSTn), .C
       (CLK), .D (n_829), .Q (ff_boot_addr_1_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_address_o_reg[1]_mux (.IN0
       (ff_boot_addr_1_), .IN1 (sc_boot_addr_1_), .S (TEN), .Q
       (boot_addr[1]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[2]_sc (.RN (TRST), .C
       (TCLK), .D (n_827), .SD (sc_boot_addr_1_), .SE (SE), .Q
       (sc_boot_addr_2_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[2] (.RN (BRSTn), .C
       (CLK), .D (n_827), .Q (ff_boot_addr_2_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_address_o_reg[2]_mux (.IN0
       (ff_boot_addr_2_), .IN1 (sc_boot_addr_2_), .S (TEN), .Q
       (boot_addr[2]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[3]_sc (.RN (TRST), .C
       (TCLK), .D (n_828), .SD (sc_boot_addr_2_), .SE (SE), .Q
       (sc_boot_addr_3_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[3] (.RN (BRSTn), .C
       (CLK), .D (n_828), .Q (ff_boot_addr_3_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_address_o_reg[3]_mux (.IN0
       (ff_boot_addr_3_), .IN1 (sc_boot_addr_3_), .S (TEN), .Q
       (boot_addr[3]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[4]_sc (.RN (TRST), .C
       (TCLK), .D (n_826), .SD (sc_boot_addr_3_), .SE (SE), .Q
       (sc_boot_addr_4_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[4] (.RN (BRSTn), .C
       (CLK), .D (n_826), .Q (ff_boot_addr_4_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_address_o_reg[4]_mux (.IN0
       (ff_boot_addr_4_), .IN1 (sc_boot_addr_4_), .S (TEN), .Q
       (boot_addr[4]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[5]_sc (.RN (TRST), .C
       (TCLK), .D (n_825), .SD (sc_boot_addr_4_), .SE (SE), .Q
       (sc_boot_addr_5_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[5] (.RN (BRSTn), .C
       (CLK), .D (n_825), .Q (ff_boot_addr_5_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_address_o_reg[5]_mux (.IN0
       (ff_boot_addr_5_), .IN1 (sc_boot_addr_5_), .S (TEN), .Q
       (boot_addr[5]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[6]_sc (.RN (TRST), .C
       (TCLK), .D (n_824), .SD (sc_boot_addr_5_), .SE (SE), .Q
       (sc_boot_addr_6_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[6] (.RN (BRSTn), .C
       (CLK), .D (n_824), .Q (ff_boot_addr_6_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_address_o_reg[6]_mux (.IN0
       (ff_boot_addr_6_), .IN1 (sc_boot_addr_6_), .S (TEN), .Q
       (boot_addr[6]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[7]_sc (.RN (TRST), .C
       (TCLK), .D (n_823), .SD (sc_boot_addr_6_), .SE (SE), .Q
       (sc_boot_addr_7_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_address_o_reg[7] (.RN (BRSTn), .C
       (CLK), .D (n_823), .Q (ff_boot_addr_7_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_address_o_reg[7]_mux (.IN0
       (ff_boot_addr_7_), .IN1 (sc_boot_addr_7_), .S (TEN), .Q
       (boot_addr[7]));
  SDFRRQST_X1 BOOTLOADER_INTERFACE_pwrite_o_tmp_reg_sc(.RN (TRST), .C
       (TCLK), .D (n_822), .SD (sc_boot_addr_7_), .SE (SE), .Q
       (sc_BOOTLOADER_INTERFACE_pwrite_o_tmp));
  DFRSQST_X1 BOOTLOADER_INTERFACE_pwrite_o_tmp_reg(.SN (BRSTn), .C
       (CLK), .D (n_822), .Q (ff_BOOTLOADER_INTERFACE_pwrite_o_tmp));
  MU2ST_X2 BOOTLOADER_INTERFACE_pwrite_o_tmp_reg_mux(.IN0
       (ff_BOOTLOADER_INTERFACE_pwrite_o_tmp), .IN1
       (sc_BOOTLOADER_INTERFACE_pwrite_o_tmp), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_pwrite_o_tmp));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[0]_sc (.RN (TRST), .C
       (TCLK), .D (n_181), .SD (sc_BOOTLOADER_INTERFACE_pwrite_o_tmp),
       .SE (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_0_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[0] (.RN (BRSTn), .C (CLK),
       .D (n_181), .Q (ff_BOOTLOADER_INTERFACE_tmp_0_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[0]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_0_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_0_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[0]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[1]_sc (.RN (TRST), .C
       (TCLK), .D (n_348), .SD (sc_BOOTLOADER_INTERFACE_tmp_0_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_1_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[1] (.RN (BRSTn), .C (CLK),
       .D (n_348), .Q (ff_BOOTLOADER_INTERFACE_tmp_1_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[1]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_1_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_1_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[1]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[2]_sc (.RN (TRST), .C
       (TCLK), .D (n_419), .SD (sc_BOOTLOADER_INTERFACE_tmp_1_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_2_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[2] (.RN (BRSTn), .C (CLK),
       .D (n_419), .Q (ff_BOOTLOADER_INTERFACE_tmp_2_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[2]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_2_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_2_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[2]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[3]_sc (.RN (TRST), .C
       (TCLK), .D (n_471), .SD (sc_BOOTLOADER_INTERFACE_tmp_2_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_3_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[3] (.RN (BRSTn), .C (CLK),
       .D (n_471), .Q (ff_BOOTLOADER_INTERFACE_tmp_3_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[3]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_3_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_3_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[3]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[4]_sc (.RN (TRST), .C
       (TCLK), .D (n_510), .SD (sc_BOOTLOADER_INTERFACE_tmp_3_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_4_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[4] (.RN (BRSTn), .C (CLK),
       .D (n_510), .Q (ff_BOOTLOADER_INTERFACE_tmp_4_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[4]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_4_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_4_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[4]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[5]_sc (.RN (TRST), .C
       (TCLK), .D (n_847), .SD (sc_BOOTLOADER_INTERFACE_tmp_4_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_5_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[5] (.RN (BRSTn), .C (CLK),
       .D (n_847), .Q (ff_BOOTLOADER_INTERFACE_tmp_5_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_tmp_reg[5]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_5_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_5_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[5]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[6]_sc (.RN (TRST), .C
       (TCLK), .D (n_642), .SD (sc_BOOTLOADER_INTERFACE_tmp_5_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_6_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[6] (.RN (BRSTn), .C (CLK),
       .D (n_642), .Q (ff_BOOTLOADER_INTERFACE_tmp_6_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[6]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_6_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_6_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[6]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[7]_sc (.RN (TRST), .C
       (TCLK), .D (n_672), .SD (sc_BOOTLOADER_INTERFACE_tmp_6_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_7_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[7] (.RN (BRSTn), .C (CLK),
       .D (n_672), .Q (ff_BOOTLOADER_INTERFACE_tmp_7_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[7]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_7_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_7_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[7]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[8]_sc (.RN (TRST), .C
       (TCLK), .D (n_697), .SD (sc_BOOTLOADER_INTERFACE_tmp_7_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_8_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[8] (.RN (BRSTn), .C (CLK),
       .D (n_697), .Q (ff_BOOTLOADER_INTERFACE_tmp_8_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[8]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_8_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_8_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[8]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[9]_sc (.RN (TRST), .C
       (TCLK), .D (n_715), .SD (sc_BOOTLOADER_INTERFACE_tmp_8_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_9_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[9] (.RN (BRSTn), .C (CLK),
       .D (n_715), .Q (ff_BOOTLOADER_INTERFACE_tmp_9_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[9]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_9_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_9_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[9]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[10]_sc (.RN (TRST), .C
       (TCLK), .D (n_733), .SD (sc_BOOTLOADER_INTERFACE_tmp_9_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_10_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[10] (.RN (BRSTn), .C (CLK),
       .D (n_733), .Q (ff_BOOTLOADER_INTERFACE_tmp_10_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[10]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_10_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_10_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[10]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[11]_sc (.RN (TRST), .C
       (TCLK), .D (n_743), .SD (sc_BOOTLOADER_INTERFACE_tmp_10_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_11_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[11] (.RN (BRSTn), .C (CLK),
       .D (n_743), .Q (ff_BOOTLOADER_INTERFACE_tmp_11_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[11]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_11_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_11_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[11]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[12]_sc (.RN (TRST), .C
       (TCLK), .D (n_751), .SD (sc_BOOTLOADER_INTERFACE_tmp_11_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_12_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[12] (.RN (BRSTn), .C (CLK),
       .D (n_751), .Q (ff_BOOTLOADER_INTERFACE_tmp_12_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[12]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_12_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_12_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[12]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[13]_sc (.RN (TRST), .C
       (TCLK), .D (n_757), .SD (sc_BOOTLOADER_INTERFACE_tmp_12_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_13_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[13] (.RN (BRSTn), .C (CLK),
       .D (n_757), .Q (ff_BOOTLOADER_INTERFACE_tmp_13_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[13]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_13_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_13_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[13]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[14]_sc (.RN (TRST), .C
       (TCLK), .D (n_760), .SD (sc_BOOTLOADER_INTERFACE_tmp_13_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_14_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[14] (.RN (BRSTn), .C (CLK),
       .D (n_760), .Q (ff_BOOTLOADER_INTERFACE_tmp_14_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[14]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_14_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_14_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[14]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[15]_sc (.RN (TRST), .C
       (TCLK), .D (n_763), .SD (sc_BOOTLOADER_INTERFACE_tmp_14_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_15_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[15] (.RN (BRSTn), .C (CLK),
       .D (n_763), .Q (ff_BOOTLOADER_INTERFACE_tmp_15_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[15]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_15_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_15_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[15]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[16]_sc (.RN (TRST), .C
       (TCLK), .D (n_766), .SD (sc_BOOTLOADER_INTERFACE_tmp_15_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_16_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[16] (.RN (BRSTn), .C (CLK),
       .D (n_766), .Q (ff_BOOTLOADER_INTERFACE_tmp_16_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[16]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_16_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_16_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[16]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[17]_sc (.RN (TRST), .C
       (TCLK), .D (n_769), .SD (sc_BOOTLOADER_INTERFACE_tmp_16_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_17_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[17] (.RN (BRSTn), .C (CLK),
       .D (n_769), .Q (ff_BOOTLOADER_INTERFACE_tmp_17_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[17]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_17_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_17_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[17]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[18]_sc (.RN (TRST), .C
       (TCLK), .D (n_772), .SD (sc_BOOTLOADER_INTERFACE_tmp_17_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_18_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[18] (.RN (BRSTn), .C (CLK),
       .D (n_772), .Q (ff_BOOTLOADER_INTERFACE_tmp_18_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[18]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_18_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_18_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[18]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[19]_sc (.RN (TRST), .C
       (TCLK), .D (n_775), .SD (sc_BOOTLOADER_INTERFACE_tmp_18_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_19_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[19] (.RN (BRSTn), .C (CLK),
       .D (n_775), .Q (ff_BOOTLOADER_INTERFACE_tmp_19_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[19]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_19_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_19_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[19]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[20]_sc (.RN (TRST), .C
       (TCLK), .D (n_778), .SD (sc_BOOTLOADER_INTERFACE_tmp_19_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_20_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[20] (.RN (BRSTn), .C (CLK),
       .D (n_778), .Q (ff_BOOTLOADER_INTERFACE_tmp_20_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[20]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_20_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_20_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[20]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[21]_sc (.RN (TRST), .C
       (TCLK), .D (n_781), .SD (sc_BOOTLOADER_INTERFACE_tmp_20_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_21_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[21] (.RN (BRSTn), .C (CLK),
       .D (n_781), .Q (ff_BOOTLOADER_INTERFACE_tmp_21_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[21]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_21_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_21_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[21]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[22]_sc (.RN (TRST), .C
       (TCLK), .D (n_784), .SD (sc_BOOTLOADER_INTERFACE_tmp_21_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_22_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[22] (.RN (BRSTn), .C (CLK),
       .D (n_784), .Q (ff_BOOTLOADER_INTERFACE_tmp_22_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[22]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_22_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_22_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[22]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[23]_sc (.RN (TRST), .C
       (TCLK), .D (n_787), .SD (sc_BOOTLOADER_INTERFACE_tmp_22_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_23_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[23] (.RN (BRSTn), .C (CLK),
       .D (n_787), .Q (ff_BOOTLOADER_INTERFACE_tmp_23_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[23]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_23_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_23_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[23]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[24]_sc (.RN (TRST), .C
       (TCLK), .D (n_790), .SD (sc_BOOTLOADER_INTERFACE_tmp_23_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_24_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[24] (.RN (BRSTn), .C (CLK),
       .D (n_790), .Q (ff_BOOTLOADER_INTERFACE_tmp_24_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[24]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_24_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_24_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[24]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[25]_sc (.RN (TRST), .C
       (TCLK), .D (n_793), .SD (sc_BOOTLOADER_INTERFACE_tmp_24_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_25_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[25] (.RN (BRSTn), .C (CLK),
       .D (n_793), .Q (ff_BOOTLOADER_INTERFACE_tmp_25_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[25]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_25_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_25_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[25]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[26]_sc (.RN (TRST), .C
       (TCLK), .D (n_797), .SD (sc_BOOTLOADER_INTERFACE_tmp_25_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_26_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[26] (.RN (BRSTn), .C (CLK),
       .D (n_797), .Q (ff_BOOTLOADER_INTERFACE_tmp_26_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[26]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_26_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_26_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[26]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[27]_sc (.RN (TRST), .C
       (TCLK), .D (n_800), .SD (sc_BOOTLOADER_INTERFACE_tmp_26_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_27_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[27] (.RN (BRSTn), .C (CLK),
       .D (n_800), .Q (ff_BOOTLOADER_INTERFACE_tmp_27_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[27]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_27_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_27_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[27]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[28]_sc (.RN (TRST), .C
       (TCLK), .D (n_803), .SD (sc_BOOTLOADER_INTERFACE_tmp_27_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_28_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[28] (.RN (BRSTn), .C (CLK),
       .D (n_803), .Q (ff_BOOTLOADER_INTERFACE_tmp_28_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[28]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_28_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_28_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[28]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[29]_sc (.RN (TRST), .C
       (TCLK), .D (n_806), .SD (sc_BOOTLOADER_INTERFACE_tmp_28_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_29_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[29] (.RN (BRSTn), .C (CLK),
       .D (n_806), .Q (ff_BOOTLOADER_INTERFACE_tmp_29_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[29]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_29_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_29_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[29]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[30]_sc (.RN (TRST), .C
       (TCLK), .D (n_810), .SD (sc_BOOTLOADER_INTERFACE_tmp_29_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_30_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[30] (.RN (BRSTn), .C (CLK),
       .D (n_810), .Q (ff_BOOTLOADER_INTERFACE_tmp_30_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[30]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_30_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_30_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[30]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[31]_sc (.RN (TRST), .C
       (TCLK), .D (n_812), .SD (sc_BOOTLOADER_INTERFACE_tmp_30_), .SE
       (SE), .Q (sc_BOOTLOADER_INTERFACE_tmp_31_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_tmp_reg[31] (.RN (BRSTn), .C (CLK),
       .D (n_812), .Q (ff_BOOTLOADER_INTERFACE_tmp_31_));
  MU2ST_X2 \BOOTLOADER_INTERFACE_tmp_reg[31]_mux (.IN0
       (ff_BOOTLOADER_INTERFACE_tmp_31_), .IN1
       (sc_BOOTLOADER_INTERFACE_tmp_31_), .S (TEN), .Q
       (BOOTLOADER_INTERFACE_tmp[31]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[0]_sc (.RN (TRST), .C
       (TCLK), .D (n_846), .SD (sc_BOOTLOADER_INTERFACE_tmp_31_), .SE
       (SE), .Q (sc_boot_data_0_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[0] (.RN (BRSTn), .C
       (CLK), .D (n_846), .Q (ff_boot_data_0_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[0]_mux (.IN0
       (ff_boot_data_0_), .IN1 (sc_boot_data_0_), .S (TEN), .Q
       (boot_data[0]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[1]_sc (.RN (TRST), .C
       (TCLK), .D (n_837), .SD (sc_boot_data_0_), .SE (SE), .Q
       (sc_boot_data_1_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[1] (.RN (BRSTn), .C
       (CLK), .D (n_837), .Q (ff_boot_data_1_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[1]_mux (.IN0
       (ff_boot_data_1_), .IN1 (sc_boot_data_1_), .S (TEN), .Q
       (boot_data[1]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[2]_sc (.RN (TRST), .C
       (TCLK), .D (n_839), .SD (sc_boot_data_1_), .SE (SE), .Q
       (sc_boot_data_2_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[2] (.RN (BRSTn), .C
       (CLK), .D (n_839), .Q (ff_boot_data_2_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[2]_mux (.IN0
       (ff_boot_data_2_), .IN1 (sc_boot_data_2_), .S (TEN), .Q
       (boot_data[2]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[3]_sc (.RN (TRST), .C
       (TCLK), .D (n_838), .SD (sc_boot_data_2_), .SE (SE), .Q
       (sc_boot_data_3_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[3] (.RN (BRSTn), .C
       (CLK), .D (n_838), .Q (ff_boot_data_3_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[3]_mux (.IN0
       (ff_boot_data_3_), .IN1 (sc_boot_data_3_), .S (TEN), .Q
       (boot_data[3]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[4]_sc (.RN (TRST), .C
       (TCLK), .D (n_836), .SD (sc_boot_data_3_), .SE (SE), .Q
       (sc_boot_data_4_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[4] (.RN (BRSTn), .C
       (CLK), .D (n_836), .Q (ff_boot_data_4_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[4]_mux (.IN0
       (ff_boot_data_4_), .IN1 (sc_boot_data_4_), .S (TEN), .Q
       (boot_data[4]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[5]_sc (.RN (TRST), .C
       (TCLK), .D (n_835), .SD (sc_boot_data_4_), .SE (SE), .Q
       (sc_boot_data_5_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[5] (.RN (BRSTn), .C
       (CLK), .D (n_835), .Q (ff_boot_data_5_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[5]_mux (.IN0
       (ff_boot_data_5_), .IN1 (sc_boot_data_5_), .S (TEN), .Q
       (boot_data[5]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[6]_sc (.RN (TRST), .C
       (TCLK), .D (n_834), .SD (sc_boot_data_5_), .SE (SE), .Q
       (sc_boot_data_6_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[6] (.RN (BRSTn), .C
       (CLK), .D (n_834), .Q (ff_boot_data_6_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[6]_mux (.IN0
       (ff_boot_data_6_), .IN1 (sc_boot_data_6_), .S (TEN), .Q
       (boot_data[6]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[7]_sc (.RN (TRST), .C
       (TCLK), .D (n_833), .SD (sc_boot_data_6_), .SE (SE), .Q
       (sc_boot_data_7_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[7] (.RN (BRSTn), .C
       (CLK), .D (n_833), .Q (ff_boot_data_7_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[7]_mux (.IN0
       (ff_boot_data_7_), .IN1 (sc_boot_data_7_), .S (TEN), .Q
       (boot_data[7]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[8]_sc (.RN (TRST), .C
       (TCLK), .D (n_832), .SD (sc_boot_data_7_), .SE (SE), .Q
       (sc_boot_data_8_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[8] (.RN (BRSTn), .C
       (CLK), .D (n_832), .Q (ff_boot_data_8_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[8]_mux (.IN0
       (ff_boot_data_8_), .IN1 (sc_boot_data_8_), .S (TEN), .Q
       (boot_data[8]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[9]_sc (.RN (TRST), .C
       (TCLK), .D (n_831), .SD (sc_boot_data_8_), .SE (SE), .Q
       (sc_boot_data_9_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[9] (.RN (BRSTn), .C
       (CLK), .D (n_831), .Q (ff_boot_data_9_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[9]_mux (.IN0
       (ff_boot_data_9_), .IN1 (sc_boot_data_9_), .S (TEN), .Q
       (boot_data[9]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[10]_sc (.RN (TRST), .C
       (TCLK), .D (n_845), .SD (sc_boot_data_9_), .SE (SE), .Q
       (sc_boot_data_10_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[10] (.RN (BRSTn), .C
       (CLK), .D (n_845), .Q (ff_boot_data_10_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[10]_mux (.IN0
       (ff_boot_data_10_), .IN1 (sc_boot_data_10_), .S (TEN), .Q
       (boot_data[10]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[11]_sc (.RN (TRST), .C
       (TCLK), .D (n_844), .SD (sc_boot_data_10_), .SE (SE), .Q
       (sc_boot_data_11_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[11] (.RN (BRSTn), .C
       (CLK), .D (n_844), .Q (ff_boot_data_11_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[11]_mux (.IN0
       (ff_boot_data_11_), .IN1 (sc_boot_data_11_), .S (TEN), .Q
       (boot_data[11]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[12]_sc (.RN (TRST), .C
       (TCLK), .D (n_843), .SD (sc_boot_data_11_), .SE (SE), .Q
       (sc_boot_data_12_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[12] (.RN (BRSTn), .C
       (CLK), .D (n_843), .Q (ff_boot_data_12_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[12]_mux (.IN0
       (ff_boot_data_12_), .IN1 (sc_boot_data_12_), .S (TEN), .Q
       (boot_data[12]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[13]_sc (.RN (TRST), .C
       (TCLK), .D (n_842), .SD (sc_boot_data_12_), .SE (SE), .Q
       (sc_boot_data_13_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[13] (.RN (BRSTn), .C
       (CLK), .D (n_842), .Q (ff_boot_data_13_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[13]_mux (.IN0
       (ff_boot_data_13_), .IN1 (sc_boot_data_13_), .S (TEN), .Q
       (boot_data[13]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[14]_sc (.RN (TRST), .C
       (TCLK), .D (n_841), .SD (sc_boot_data_13_), .SE (SE), .Q
       (sc_boot_data_14_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[14] (.RN (BRSTn), .C
       (CLK), .D (n_841), .Q (ff_boot_data_14_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[14]_mux (.IN0
       (ff_boot_data_14_), .IN1 (sc_boot_data_14_), .S (TEN), .Q
       (boot_data[14]));
  SDFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[15]_sc (.RN (TRST), .C
       (TCLK), .D (n_840), .SD (sc_boot_data_14_), .SE (SE), .Q
       (sc_boot_data_15_));
  DFRRQST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[15] (.RN (BRSTn), .C
       (CLK), .D (n_840), .Q (ff_boot_data_15_));
  MU2ST_X1 \BOOTLOADER_INTERFACE_wdata_o_reg[15]_mux (.IN0
       (ff_boot_data_15_), .IN1 (sc_boot_data_15_), .S (TEN), .Q
       (boot_data[15]));
  SDFRRQST_X1 BOOTLOADER_SPI_miso_reg_sc(.RN (TRST), .C (TCLK), .D
       (n_185), .SD (sc_boot_data_15_), .SE (SE), .Q (sc_MISO));
  DFRRQST_X1 BOOTLOADER_SPI_miso_reg(.RN (BRSTn), .C (CLK), .D (n_185),
       .Q (ff_MISO));
  MU2ST_X2 BOOTLOADER_SPI_miso_reg_mux(.IN0 (ff_MISO), .IN1 (sc_MISO),
       .S (TEN), .Q (MISO));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[0]_sc (.RN (TRST), .C
       (TCLK), .D (n_186), .SD (sc_MISO), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_0_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[0] (.RN (BRSTn), .C (CLK),
       .D (n_186), .Q (ff_BOOTLOADER_wdata_0_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[0]_mux (.IN0
       (ff_BOOTLOADER_wdata_0_), .IN1 (sc_BOOTLOADER_wdata_0_), .S
       (TEN), .Q (BOOTLOADER_wdata[0]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[1]_sc (.RN (TRST), .C
       (TCLK), .D (n_184), .SD (sc_BOOTLOADER_wdata_0_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_1_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[1] (.RN (BRSTn), .C (CLK),
       .D (n_184), .Q (ff_BOOTLOADER_wdata_1_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[1]_mux (.IN0
       (ff_BOOTLOADER_wdata_1_), .IN1 (sc_BOOTLOADER_wdata_1_), .S
       (TEN), .Q (BOOTLOADER_wdata[1]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[2]_sc (.RN (TRST), .C
       (TCLK), .D (n_193), .SD (sc_BOOTLOADER_wdata_1_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_2_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[2] (.RN (BRSTn), .C (CLK),
       .D (n_193), .Q (ff_BOOTLOADER_wdata_2_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[2]_mux (.IN0
       (ff_BOOTLOADER_wdata_2_), .IN1 (sc_BOOTLOADER_wdata_2_), .S
       (TEN), .Q (BOOTLOADER_wdata[2]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[3]_sc (.RN (TRST), .C
       (TCLK), .D (n_192), .SD (sc_BOOTLOADER_wdata_2_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_3_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[3] (.RN (BRSTn), .C (CLK),
       .D (n_192), .Q (ff_BOOTLOADER_wdata_3_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[3]_mux (.IN0
       (ff_BOOTLOADER_wdata_3_), .IN1 (sc_BOOTLOADER_wdata_3_), .S
       (TEN), .Q (BOOTLOADER_wdata[3]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[4]_sc (.RN (TRST), .C
       (TCLK), .D (n_197), .SD (sc_BOOTLOADER_wdata_3_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_4_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[4] (.RN (BRSTn), .C (CLK),
       .D (n_197), .Q (ff_BOOTLOADER_wdata_4_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[4]_mux (.IN0
       (ff_BOOTLOADER_wdata_4_), .IN1 (sc_BOOTLOADER_wdata_4_), .S
       (TEN), .Q (BOOTLOADER_wdata[4]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[5]_sc (.RN (TRST), .C
       (TCLK), .D (n_191), .SD (sc_BOOTLOADER_wdata_4_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_5_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[5] (.RN (BRSTn), .C (CLK),
       .D (n_191), .Q (ff_BOOTLOADER_wdata_5_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[5]_mux (.IN0
       (ff_BOOTLOADER_wdata_5_), .IN1 (sc_BOOTLOADER_wdata_5_), .S
       (TEN), .Q (BOOTLOADER_wdata[5]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[6]_sc (.RN (TRST), .C
       (TCLK), .D (n_188), .SD (sc_BOOTLOADER_wdata_5_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_6_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[6] (.RN (BRSTn), .C (CLK),
       .D (n_188), .Q (ff_BOOTLOADER_wdata_6_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[6]_mux (.IN0
       (ff_BOOTLOADER_wdata_6_), .IN1 (sc_BOOTLOADER_wdata_6_), .S
       (TEN), .Q (BOOTLOADER_wdata[6]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[7]_sc (.RN (TRST), .C
       (TCLK), .D (n_190), .SD (sc_BOOTLOADER_wdata_6_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_7_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[7] (.RN (BRSTn), .C (CLK),
       .D (n_190), .Q (ff_BOOTLOADER_wdata_7_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[7]_mux (.IN0
       (ff_BOOTLOADER_wdata_7_), .IN1 (sc_BOOTLOADER_wdata_7_), .S
       (TEN), .Q (BOOTLOADER_wdata[7]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[8]_sc (.RN (TRST), .C
       (TCLK), .D (n_189), .SD (sc_BOOTLOADER_wdata_7_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_8_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[8] (.RN (BRSTn), .C (CLK),
       .D (n_189), .Q (ff_BOOTLOADER_wdata_8_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[8]_mux (.IN0
       (ff_BOOTLOADER_wdata_8_), .IN1 (sc_BOOTLOADER_wdata_8_), .S
       (TEN), .Q (BOOTLOADER_wdata[8]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[9]_sc (.RN (TRST), .C
       (TCLK), .D (n_187), .SD (sc_BOOTLOADER_wdata_8_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_9_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[9] (.RN (BRSTn), .C (CLK),
       .D (n_187), .Q (ff_BOOTLOADER_wdata_9_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[9]_mux (.IN0
       (ff_BOOTLOADER_wdata_9_), .IN1 (sc_BOOTLOADER_wdata_9_), .S
       (TEN), .Q (BOOTLOADER_wdata[9]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[10]_sc (.RN (TRST), .C
       (TCLK), .D (n_198), .SD (sc_BOOTLOADER_wdata_9_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_10_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[10] (.RN (BRSTn), .C (CLK),
       .D (n_198), .Q (ff_BOOTLOADER_wdata_10_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[10]_mux (.IN0
       (ff_BOOTLOADER_wdata_10_), .IN1 (sc_BOOTLOADER_wdata_10_), .S
       (TEN), .Q (BOOTLOADER_wdata[10]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[11]_sc (.RN (TRST), .C
       (TCLK), .D (n_196), .SD (sc_BOOTLOADER_wdata_10_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_11_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[11] (.RN (BRSTn), .C (CLK),
       .D (n_196), .Q (ff_BOOTLOADER_wdata_11_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[11]_mux (.IN0
       (ff_BOOTLOADER_wdata_11_), .IN1 (sc_BOOTLOADER_wdata_11_), .S
       (TEN), .Q (BOOTLOADER_wdata[11]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[12]_sc (.RN (TRST), .C
       (TCLK), .D (n_195), .SD (sc_BOOTLOADER_wdata_11_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_12_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[12] (.RN (BRSTn), .C (CLK),
       .D (n_195), .Q (ff_BOOTLOADER_wdata_12_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[12]_mux (.IN0
       (ff_BOOTLOADER_wdata_12_), .IN1 (sc_BOOTLOADER_wdata_12_), .S
       (TEN), .Q (BOOTLOADER_wdata[12]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[13]_sc (.RN (TRST), .C
       (TCLK), .D (n_199), .SD (sc_BOOTLOADER_wdata_12_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_13_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[13] (.RN (BRSTn), .C (CLK),
       .D (n_199), .Q (ff_BOOTLOADER_wdata_13_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[13]_mux (.IN0
       (ff_BOOTLOADER_wdata_13_), .IN1 (sc_BOOTLOADER_wdata_13_), .S
       (TEN), .Q (BOOTLOADER_wdata[13]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[14]_sc (.RN (TRST), .C
       (TCLK), .D (n_183), .SD (sc_BOOTLOADER_wdata_13_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_14_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[14] (.RN (BRSTn), .C (CLK),
       .D (n_183), .Q (ff_BOOTLOADER_wdata_14_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[14]_mux (.IN0
       (ff_BOOTLOADER_wdata_14_), .IN1 (sc_BOOTLOADER_wdata_14_), .S
       (TEN), .Q (BOOTLOADER_wdata[14]));
  SDFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[15]_sc (.RN (TRST), .C
       (TCLK), .D (n_194), .SD (sc_BOOTLOADER_wdata_14_), .SE (SE), .Q
       (sc_BOOTLOADER_wdata_15_));
  DFRRQST_X1 \BOOTLOADER_SPI_wdata_tmp_reg[15] (.RN (BRSTn), .C (CLK),
       .D (n_194), .Q (ff_BOOTLOADER_wdata_15_));
  MU2ST_X2 \BOOTLOADER_SPI_wdata_tmp_reg[15]_mux (.IN0
       (ff_BOOTLOADER_wdata_15_), .IN1 (sc_BOOTLOADER_wdata_15_), .S
       (TEN), .Q (BOOTLOADER_wdata[15]));
  SDFRRQST_X1 CPU_APB_GEN_MEM_en_w_reg_sc(.RN (TRST), .C (TCLK), .D
       (n_421), .SD (sc_BOOTLOADER_wdata_15_), .SE (SE), .Q
       (sc_CPU_APB_GEN_MEM_en_w));
  DFRSQST_X1 CPU_APB_GEN_MEM_en_w_reg(.SN (1'b1), .C (CLK), .D (n_421),
       .Q (ff_CPU_APB_GEN_MEM_en_w));
  MU2ST_X2 CPU_APB_GEN_MEM_en_w_reg_mux(.IN0 (ff_CPU_APB_GEN_MEM_en_w),
       .IN1 (sc_CPU_APB_GEN_MEM_en_w), .S (TEN), .Q
       (CPU_APB_GEN_MEM_en_w));
  SDFRRQST_X1 \CPU_APB_GEN_MEM_state_reg[0]_sc (.RN (TRST), .C (TCLK),
       .D (n_969), .SD (sc_CPU_APB_GEN_MEM_en_w), .SE (SE), .Q
       (sc_CPU_APB_GEN_MEM_state_0_));
  DFRRQST_X1 \CPU_APB_GEN_MEM_state_reg[0] (.RN (RST), .C (CLK), .D
       (n_969), .Q (ff_CPU_APB_GEN_MEM_state_0_));
  MU2ST_X2 \CPU_APB_GEN_MEM_state_reg[0]_mux (.IN0
       (ff_CPU_APB_GEN_MEM_state_0_), .IN1
       (sc_CPU_APB_GEN_MEM_state_0_), .S (TEN), .Q
       (CPU_APB_GEN_MEM_state[0]));
  SDFRRQST_X1 \CPU_APB_GEN_MEM_state_reg[1]_sc (.RN (TRST), .C (TCLK),
       .D (n_270), .SD (sc_CPU_APB_GEN_MEM_state_0_), .SE (SE), .Q
       (sc_CPU_APB_GEN_MEM_state_1_));
  DFRRQST_X1 \CPU_APB_GEN_MEM_state_reg[1] (.RN (RST), .C (CLK), .D
       (n_270), .Q (ff_CPU_APB_GEN_MEM_state_1_));
  MU2ST_X2 \CPU_APB_GEN_MEM_state_reg[1]_mux (.IN0
       (ff_CPU_APB_GEN_MEM_state_1_), .IN1
       (sc_CPU_APB_GEN_MEM_state_1_), .S (TEN), .Q
       (CPU_APB_GEN_MEM_state[1]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[0]_sc (.RN (TRST), .C (TCLK),
       .D (n_306), .SD (sc_CPU_APB_GEN_MEM_state_1_), .SE (SE), .Q
       (sc_CPU_OPERAND_0_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[0] (.RN (RST), .C (CLK), .D
       (n_306), .Q (ff_CPU_OPERAND_0_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[0]_mux (.IN0 (ff_CPU_OPERAND_0_),
       .IN1 (sc_CPU_OPERAND_0_), .S (TEN), .Q (CPU_OPERAND[0]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[1]_sc (.RN (TRST), .C (TCLK),
       .D (n_312), .SD (sc_CPU_OPERAND_0_), .SE (SE), .Q
       (sc_CPU_OPERAND_1_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[1] (.RN (RST), .C (CLK), .D
       (n_312), .Q (ff_CPU_OPERAND_1_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[1]_mux (.IN0 (ff_CPU_OPERAND_1_),
       .IN1 (sc_CPU_OPERAND_1_), .S (TEN), .Q (CPU_OPERAND[1]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[2]_sc (.RN (TRST), .C (TCLK),
       .D (n_317), .SD (sc_CPU_OPERAND_1_), .SE (SE), .Q
       (sc_CPU_OPERAND_2_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[2] (.RN (RST), .C (CLK), .D
       (n_317), .Q (ff_CPU_OPERAND_2_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[2]_mux (.IN0 (ff_CPU_OPERAND_2_),
       .IN1 (sc_CPU_OPERAND_2_), .S (TEN), .Q (CPU_OPERAND[2]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[3]_sc (.RN (TRST), .C (TCLK),
       .D (n_311), .SD (sc_CPU_OPERAND_2_), .SE (SE), .Q
       (sc_CPU_OPERAND_3_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[3] (.RN (RST), .C (CLK), .D
       (n_311), .Q (ff_CPU_OPERAND_3_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[3]_mux (.IN0 (ff_CPU_OPERAND_3_),
       .IN1 (sc_CPU_OPERAND_3_), .S (TEN), .Q (CPU_OPERAND[3]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[4]_sc (.RN (TRST), .C (TCLK),
       .D (n_310), .SD (sc_CPU_OPERAND_3_), .SE (SE), .Q
       (sc_CPU_OPERAND_4_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[4] (.RN (RST), .C (CLK), .D
       (n_310), .Q (ff_CPU_OPERAND_4_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[4]_mux (.IN0 (ff_CPU_OPERAND_4_),
       .IN1 (sc_CPU_OPERAND_4_), .S (TEN), .Q (CPU_OPERAND[4]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[5]_sc (.RN (TRST), .C (TCLK),
       .D (n_313), .SD (sc_CPU_OPERAND_4_), .SE (SE), .Q
       (sc_CPU_OPERAND_5_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[5] (.RN (RST), .C (CLK), .D
       (n_313), .Q (ff_CPU_OPERAND_5_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[5]_mux (.IN0 (ff_CPU_OPERAND_5_),
       .IN1 (sc_CPU_OPERAND_5_), .S (TEN), .Q (CPU_OPERAND[5]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[6]_sc (.RN (TRST), .C (TCLK),
       .D (n_309), .SD (sc_CPU_OPERAND_5_), .SE (SE), .Q
       (sc_CPU_OPERAND_6_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[6] (.RN (RST), .C (CLK), .D
       (n_309), .Q (ff_CPU_OPERAND_6_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[6]_mux (.IN0 (ff_CPU_OPERAND_6_),
       .IN1 (sc_CPU_OPERAND_6_), .S (TEN), .Q (CPU_OPERAND[6]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[7]_sc (.RN (TRST), .C (TCLK),
       .D (n_308), .SD (sc_CPU_OPERAND_6_), .SE (SE), .Q
       (sc_CPU_OPERAND_7_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[7] (.RN (RST), .C (CLK), .D
       (n_308), .Q (ff_CPU_OPERAND_7_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[7]_mux (.IN0 (ff_CPU_OPERAND_7_),
       .IN1 (sc_CPU_OPERAND_7_), .S (TEN), .Q (CPU_OPERAND[7]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[8]_sc (.RN (TRST), .C (TCLK),
       .D (n_305), .SD (sc_CPU_OPERAND_7_), .SE (SE), .Q
       (sc_CPU_OPERAND_8_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[8] (.RN (RST), .C (CLK), .D
       (n_305), .Q (ff_CPU_OPERAND_8_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[8]_mux (.IN0 (ff_CPU_OPERAND_8_),
       .IN1 (sc_CPU_OPERAND_8_), .S (TEN), .Q (CPU_OPERAND[8]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[9]_sc (.RN (TRST), .C (TCLK),
       .D (n_307), .SD (sc_CPU_OPERAND_8_), .SE (SE), .Q
       (sc_CPU_OPERAND_9_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[9] (.RN (RST), .C (CLK), .D
       (n_307), .Q (ff_CPU_OPERAND_9_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[9]_mux (.IN0 (ff_CPU_OPERAND_9_),
       .IN1 (sc_CPU_OPERAND_9_), .S (TEN), .Q (CPU_OPERAND[9]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[10]_sc (.RN (TRST), .C (TCLK),
       .D (n_315), .SD (sc_CPU_OPERAND_9_), .SE (SE), .Q
       (sc_CPU_OPERAND_10_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[10] (.RN (RST), .C (CLK), .D
       (n_315), .Q (ff_CPU_OPERAND_10_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[10]_mux (.IN0
       (ff_CPU_OPERAND_10_), .IN1 (sc_CPU_OPERAND_10_), .S (TEN), .Q
       (CPU_OPERAND[10]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[11]_sc (.RN (TRST), .C (TCLK),
       .D (n_314), .SD (sc_CPU_OPERAND_10_), .SE (SE), .Q
       (sc_CPU_OPCODE_0_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[11] (.RN (RST), .C (CLK), .D
       (n_314), .Q (ff_CPU_OPCODE_0_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[11]_mux (.IN0 (ff_CPU_OPCODE_0_),
       .IN1 (sc_CPU_OPCODE_0_), .S (TEN), .Q (CPU_OPCODE[0]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[12]_sc (.RN (TRST), .C (TCLK),
       .D (n_319), .SD (sc_CPU_OPCODE_0_), .SE (SE), .Q
       (sc_CPU_OPCODE_1_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[12] (.RN (RST), .C (CLK), .D
       (n_319), .Q (ff_CPU_OPCODE_1_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[12]_mux (.IN0 (ff_CPU_OPCODE_1_),
       .IN1 (sc_CPU_OPCODE_1_), .S (TEN), .Q (CPU_OPCODE[1]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[13]_sc (.RN (TRST), .C (TCLK),
       .D (n_320), .SD (sc_CPU_OPCODE_1_), .SE (SE), .Q
       (sc_CPU_OPCODE_2_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[13] (.RN (RST), .C (CLK), .D
       (n_320), .Q (ff_CPU_OPCODE_2_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[13]_mux (.IN0 (ff_CPU_OPCODE_2_),
       .IN1 (sc_CPU_OPCODE_2_), .S (TEN), .Q (CPU_OPCODE[2]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[14]_sc (.RN (TRST), .C (TCLK),
       .D (n_318), .SD (sc_CPU_OPCODE_2_), .SE (SE), .Q
       (sc_CPU_OPCODE_3_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[14] (.RN (RST), .C (CLK), .D
       (n_318), .Q (ff_CPU_OPCODE_3_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[14]_mux (.IN0 (ff_CPU_OPCODE_3_),
       .IN1 (sc_CPU_OPCODE_3_), .S (TEN), .Q (CPU_OPCODE[3]));
  SDFRRQST_X1 \CPU_Control_Unit_INST_reg[15]_sc (.RN (TRST), .C (TCLK),
       .D (n_316), .SD (sc_CPU_OPCODE_3_), .SE (SE), .Q
       (sc_CPU_OPCODE_4_));
  DFRRQST_X1 \CPU_Control_Unit_INST_reg[15] (.RN (RST), .C (CLK), .D
       (n_316), .Q (ff_CPU_OPCODE_4_));
  MU2ST_X2 \CPU_Control_Unit_INST_reg[15]_mux (.IN0 (ff_CPU_OPCODE_4_),
       .IN1 (sc_CPU_OPCODE_4_), .S (TEN), .Q (CPU_OPCODE[4]));
  SDFRRQST_X1 \CPU_Control_Unit_state_reg[0]_sc (.RN (TRST), .C (TCLK),
       .D (n_915), .SD (sc_CPU_OPCODE_4_), .SE (SE), .Q
       (sc_CPU_state_0_));
  DFRRQST_X1 \CPU_Control_Unit_state_reg[0] (.RN (RST), .C (CLK), .D
       (n_915), .Q (ff_CPU_state_0_));
  MU2ST_X2 \CPU_Control_Unit_state_reg[0]_mux (.IN0 (ff_CPU_state_0_),
       .IN1 (sc_CPU_state_0_), .S (TEN), .Q (CPU_state[0]));
  SDFRRQST_X1 \CPU_Control_Unit_state_reg[1]_sc (.RN (TRST), .C (TCLK),
       .D (n_392), .SD (sc_CPU_state_0_), .SE (SE), .Q
       (sc_CPU_state_1_));
  DFRRQST_X1 \CPU_Control_Unit_state_reg[1] (.RN (RST), .C (CLK), .D
       (n_392), .Q (ff_CPU_state_1_));
  MU2ST_X2 \CPU_Control_Unit_state_reg[1]_mux (.IN0 (ff_CPU_state_1_),
       .IN1 (sc_CPU_state_1_), .S (TEN), .Q (CPU_state[1]));
  SDFRRQST_X1 \CPU_Control_Unit_state_reg[2]_sc (.RN (TRST), .C (TCLK),
       .D (n_425), .SD (sc_CPU_state_1_), .SE (SE), .Q
       (sc_CPU_state_2_));
  DFRRQST_X1 \CPU_Control_Unit_state_reg[2] (.RN (RST), .C (CLK), .D
       (n_425), .Q (ff_CPU_state_2_));
  MU2ST_X2 \CPU_Control_Unit_state_reg[2]_mux (.IN0 (ff_CPU_state_2_),
       .IN1 (sc_CPU_state_2_), .S (TEN), .Q (CPU_state[2]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[0]_sc (.RN (TRST), .C (TCLK), .D
       (n_670), .SD (sc_CPU_state_2_), .SE (SE), .Q (sc_CPU_ACC_0_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[0] (.RN (RST), .C (CLK), .D
       (n_670), .Q (ff_CPU_ACC_0_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[0]_mux (.IN0 (ff_CPU_ACC_0_), .IN1
       (sc_CPU_ACC_0_), .S (TEN), .Q (CPU_ACC[0]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[1]_sc (.RN (TRST), .C (TCLK), .D
       (n_695), .SD (sc_CPU_ACC_0_), .SE (SE), .Q (sc_CPU_ACC_1_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[1] (.RN (RST), .C (CLK), .D
       (n_695), .Q (ff_CPU_ACC_1_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[1]_mux (.IN0 (ff_CPU_ACC_1_), .IN1
       (sc_CPU_ACC_1_), .S (TEN), .Q (CPU_ACC[1]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[2]_sc (.RN (TRST), .C (TCLK), .D
       (n_686), .SD (sc_CPU_ACC_1_), .SE (SE), .Q (sc_CPU_ACC_2_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[2] (.RN (RST), .C (CLK), .D
       (n_686), .Q (ff_CPU_ACC_2_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[2]_mux (.IN0 (ff_CPU_ACC_2_), .IN1
       (sc_CPU_ACC_2_), .S (TEN), .Q (CPU_ACC[2]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[3]_sc (.RN (TRST), .C (TCLK), .D
       (n_687), .SD (sc_CPU_ACC_2_), .SE (SE), .Q (sc_CPU_ACC_3_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[3] (.RN (RST), .C (CLK), .D
       (n_687), .Q (ff_CPU_ACC_3_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[3]_mux (.IN0 (ff_CPU_ACC_3_), .IN1
       (sc_CPU_ACC_3_), .S (TEN), .Q (CPU_ACC[3]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[4]_sc (.RN (TRST), .C (TCLK), .D
       (n_651), .SD (sc_CPU_ACC_3_), .SE (SE), .Q (sc_CPU_ACC_4_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[4] (.RN (RST), .C (CLK), .D
       (n_651), .Q (ff_CPU_ACC_4_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[4]_mux (.IN0 (ff_CPU_ACC_4_), .IN1
       (sc_CPU_ACC_4_), .S (TEN), .Q (CPU_ACC[4]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[5]_sc (.RN (TRST), .C (TCLK), .D
       (n_653), .SD (sc_CPU_ACC_4_), .SE (SE), .Q (sc_CPU_ACC_5_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[5] (.RN (RST), .C (CLK), .D
       (n_653), .Q (ff_CPU_ACC_5_));
  MU2ST_X1 \CPU_Data_Path_ACC_reg[5]_mux (.IN0 (ff_CPU_ACC_5_), .IN1
       (sc_CPU_ACC_5_), .S (TEN), .Q (CPU_ACC[5]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[6]_sc (.RN (TRST), .C (TCLK), .D
       (n_669), .SD (sc_CPU_ACC_5_), .SE (SE), .Q (sc_CPU_ACC_6_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[6] (.RN (RST), .C (CLK), .D
       (n_669), .Q (ff_CPU_ACC_6_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[6]_mux (.IN0 (ff_CPU_ACC_6_), .IN1
       (sc_CPU_ACC_6_), .S (TEN), .Q (CPU_ACC[6]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[7]_sc (.RN (TRST), .C (TCLK), .D
       (n_688), .SD (sc_CPU_ACC_6_), .SE (SE), .Q (sc_CPU_ACC_7_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[7] (.RN (RST), .C (CLK), .D
       (n_688), .Q (ff_CPU_ACC_7_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[7]_mux (.IN0 (ff_CPU_ACC_7_), .IN1
       (sc_CPU_ACC_7_), .S (TEN), .Q (CPU_ACC[7]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[8]_sc (.RN (TRST), .C (TCLK), .D
       (n_701), .SD (sc_CPU_ACC_7_), .SE (SE), .Q (sc_CPU_ACC_8_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[8] (.RN (RST), .C (CLK), .D
       (n_701), .Q (ff_CPU_ACC_8_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[8]_mux (.IN0 (ff_CPU_ACC_8_), .IN1
       (sc_CPU_ACC_8_), .S (TEN), .Q (CPU_ACC[8]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[9]_sc (.RN (TRST), .C (TCLK), .D
       (n_707), .SD (sc_CPU_ACC_8_), .SE (SE), .Q (sc_CPU_ACC_9_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[9] (.RN (RST), .C (CLK), .D
       (n_707), .Q (ff_CPU_ACC_9_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[9]_mux (.IN0 (ff_CPU_ACC_9_), .IN1
       (sc_CPU_ACC_9_), .S (TEN), .Q (CPU_ACC[9]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[10]_sc (.RN (TRST), .C (TCLK), .D
       (n_720), .SD (sc_CPU_ACC_9_), .SE (SE), .Q (sc_CPU_ACC_10_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[10] (.RN (RST), .C (CLK), .D
       (n_720), .Q (ff_CPU_ACC_10_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[10]_mux (.IN0 (ff_CPU_ACC_10_), .IN1
       (sc_CPU_ACC_10_), .S (TEN), .Q (CPU_ACC[10]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[11]_sc (.RN (TRST), .C (TCLK), .D
       (n_731), .SD (sc_CPU_ACC_10_), .SE (SE), .Q (sc_CPU_ACC_11_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[11] (.RN (RST), .C (CLK), .D
       (n_731), .Q (ff_CPU_ACC_11_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[11]_mux (.IN0 (ff_CPU_ACC_11_), .IN1
       (sc_CPU_ACC_11_), .S (TEN), .Q (CPU_ACC[11]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[12]_sc (.RN (TRST), .C (TCLK), .D
       (n_742), .SD (sc_CPU_ACC_11_), .SE (SE), .Q (sc_CPU_ACC_12_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[12] (.RN (RST), .C (CLK), .D
       (n_742), .Q (ff_CPU_ACC_12_));
  MU2ST_X1 \CPU_Data_Path_ACC_reg[12]_mux (.IN0 (ff_CPU_ACC_12_), .IN1
       (sc_CPU_ACC_12_), .S (TEN), .Q (CPU_ACC[12]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[13]_sc (.RN (TRST), .C (TCLK), .D
       (n_750), .SD (sc_CPU_ACC_12_), .SE (SE), .Q (sc_CPU_ACC_13_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[13] (.RN (RST), .C (CLK), .D
       (n_750), .Q (ff_CPU_ACC_13_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[13]_mux (.IN0 (ff_CPU_ACC_13_), .IN1
       (sc_CPU_ACC_13_), .S (TEN), .Q (CPU_ACC[13]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[14]_sc (.RN (TRST), .C (TCLK), .D
       (n_752), .SD (sc_CPU_ACC_13_), .SE (SE), .Q (sc_CPU_ACC_14_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[14] (.RN (RST), .C (CLK), .D
       (n_752), .Q (ff_CPU_ACC_14_));
  MU2ST_X2 \CPU_Data_Path_ACC_reg[14]_mux (.IN0 (ff_CPU_ACC_14_), .IN1
       (sc_CPU_ACC_14_), .S (TEN), .Q (CPU_ACC[14]));
  SDFRRQST_X1 \CPU_Data_Path_ACC_reg[15]_sc (.RN (TRST), .C (TCLK), .D
       (n_756), .SD (sc_CPU_ACC_14_), .SE (SE), .Q (sc_CPU_ACC_15_));
  DFRRQST_X1 \CPU_Data_Path_ACC_reg[15] (.RN (RST), .C (CLK), .D
       (n_756), .Q (ff_CPU_ACC_15_));
  MU2ST_X1 \CPU_Data_Path_ACC_reg[15]_mux (.IN0 (ff_CPU_ACC_15_), .IN1
       (sc_CPU_ACC_15_), .S (TEN), .Q (CPU_ACC[15]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[0]_sc (.RN (TRST), .C (TCLK),
       .D (n_464), .SD (sc_CPU_ZN_1_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_0_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[0] (.RN (RST), .C (CLK), .D
       (n_464), .Q (ff_CPU_Data_Path_in_alu_0_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[0]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_0_), .IN1 (sc_CPU_Data_Path_in_alu_0_),
       .S (TEN), .Q (CPU_Data_Path_in_alu[0]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[1]_sc (.RN (TRST), .C (TCLK),
       .D (n_453), .SD (sc_CPU_Data_Path_in_alu_0_), .SE (SE), .Q
       (sc_n_23));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[1] (.RN (RST), .C (CLK), .D
       (n_453), .Q (ff_n_23));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[1]_mux (.IN0 (ff_n_23), .IN1
       (sc_n_23), .S (TEN), .Q (n_23));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[2]_sc (.RN (TRST), .C (TCLK),
       .D (n_455), .SD (sc_n_23), .SE (SE), .Q (sc_n_30));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[2] (.RN (RST), .C (CLK), .D
       (n_455), .Q (ff_n_30));
  MU2ST_X1 \CPU_Data_Path_in_alu_reg[2]_mux (.IN0 (ff_n_30), .IN1
       (sc_n_30), .S (TEN), .Q (n_30));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[3]_sc (.RN (TRST), .C (TCLK),
       .D (n_465), .SD (sc_n_30), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_3_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[3] (.RN (RST), .C (CLK), .D
       (n_465), .Q (ff_CPU_Data_Path_in_alu_3_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[3]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_3_), .IN1 (sc_CPU_Data_Path_in_alu_3_),
       .S (TEN), .Q (CPU_Data_Path_in_alu[3]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[4]_sc (.RN (TRST), .C (TCLK),
       .D (n_468), .SD (sc_CPU_Data_Path_in_alu_3_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_4_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[4] (.RN (RST), .C (CLK), .D
       (n_468), .Q (ff_CPU_Data_Path_in_alu_4_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[4]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_4_), .IN1 (sc_CPU_Data_Path_in_alu_4_),
       .S (TEN), .Q (CPU_Data_Path_in_alu[4]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[5]_sc (.RN (TRST), .C (TCLK),
       .D (n_466), .SD (sc_CPU_Data_Path_in_alu_4_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_5_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[5] (.RN (RST), .C (CLK), .D
       (n_466), .Q (ff_CPU_Data_Path_in_alu_5_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[5]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_5_), .IN1 (sc_CPU_Data_Path_in_alu_5_),
       .S (TEN), .Q (CPU_Data_Path_in_alu[5]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[6]_sc (.RN (TRST), .C (TCLK),
       .D (n_467), .SD (sc_CPU_Data_Path_in_alu_5_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_6_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[6] (.RN (RST), .C (CLK), .D
       (n_467), .Q (ff_CPU_Data_Path_in_alu_6_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[6]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_6_), .IN1 (sc_CPU_Data_Path_in_alu_6_),
       .S (TEN), .Q (CPU_Data_Path_in_alu[6]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[7]_sc (.RN (TRST), .C (TCLK),
       .D (n_469), .SD (sc_CPU_Data_Path_in_alu_6_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_7_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[7] (.RN (RST), .C (CLK), .D
       (n_469), .Q (ff_CPU_Data_Path_in_alu_7_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[7]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_7_), .IN1 (sc_CPU_Data_Path_in_alu_7_),
       .S (TEN), .Q (CPU_Data_Path_in_alu[7]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[8]_sc (.RN (TRST), .C (TCLK),
       .D (n_452), .SD (sc_CPU_Data_Path_in_alu_7_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_8_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[8] (.RN (RST), .C (CLK), .D
       (n_452), .Q (ff_CPU_Data_Path_in_alu_8_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[8]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_8_), .IN1 (sc_CPU_Data_Path_in_alu_8_),
       .S (TEN), .Q (CPU_Data_Path_in_alu[8]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[9]_sc (.RN (TRST), .C (TCLK),
       .D (n_451), .SD (sc_CPU_Data_Path_in_alu_8_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_9_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[9] (.RN (RST), .C (CLK), .D
       (n_451), .Q (ff_CPU_Data_Path_in_alu_9_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[9]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_9_), .IN1 (sc_CPU_Data_Path_in_alu_9_),
       .S (TEN), .Q (CPU_Data_Path_in_alu[9]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[10]_sc (.RN (TRST), .C (TCLK),
       .D (n_462), .SD (sc_CPU_Data_Path_in_alu_9_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_10_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[10] (.RN (RST), .C (CLK), .D
       (n_462), .Q (ff_CPU_Data_Path_in_alu_10_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[10]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_10_), .IN1
       (sc_CPU_Data_Path_in_alu_10_), .S (TEN), .Q
       (CPU_Data_Path_in_alu[10]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[11]_sc (.RN (TRST), .C (TCLK),
       .D (n_459), .SD (sc_CPU_Data_Path_in_alu_10_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_11_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[11] (.RN (RST), .C (CLK), .D
       (n_459), .Q (ff_CPU_Data_Path_in_alu_11_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[11]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_11_), .IN1
       (sc_CPU_Data_Path_in_alu_11_), .S (TEN), .Q
       (CPU_Data_Path_in_alu[11]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[12]_sc (.RN (TRST), .C (TCLK),
       .D (n_458), .SD (sc_CPU_Data_Path_in_alu_11_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_12_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[12] (.RN (RST), .C (CLK), .D
       (n_458), .Q (ff_CPU_Data_Path_in_alu_12_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[12]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_12_), .IN1
       (sc_CPU_Data_Path_in_alu_12_), .S (TEN), .Q
       (CPU_Data_Path_in_alu[12]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[13]_sc (.RN (TRST), .C (TCLK),
       .D (n_457), .SD (sc_CPU_Data_Path_in_alu_12_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_13_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[13] (.RN (RST), .C (CLK), .D
       (n_457), .Q (ff_CPU_Data_Path_in_alu_13_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[13]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_13_), .IN1
       (sc_CPU_Data_Path_in_alu_13_), .S (TEN), .Q
       (CPU_Data_Path_in_alu[13]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[14]_sc (.RN (TRST), .C (TCLK),
       .D (n_456), .SD (sc_CPU_Data_Path_in_alu_13_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_14_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[14] (.RN (RST), .C (CLK), .D
       (n_456), .Q (ff_CPU_Data_Path_in_alu_14_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[14]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_14_), .IN1
       (sc_CPU_Data_Path_in_alu_14_), .S (TEN), .Q
       (CPU_Data_Path_in_alu[14]));
  SDFRRQST_X1 \CPU_Data_Path_in_alu_reg[15]_sc (.RN (TRST), .C (TCLK),
       .D (n_463), .SD (sc_CPU_Data_Path_in_alu_14_), .SE (SE), .Q
       (sc_CPU_Data_Path_in_alu_15_));
  DFRRQST_X1 \CPU_Data_Path_in_alu_reg[15] (.RN (RST), .C (CLK), .D
       (n_463), .Q (ff_CPU_Data_Path_in_alu_15_));
  MU2ST_X2 \CPU_Data_Path_in_alu_reg[15]_mux (.IN0
       (ff_CPU_Data_Path_in_alu_15_), .IN1
       (sc_CPU_Data_Path_in_alu_15_), .S (TEN), .Q
       (CPU_Data_Path_in_alu[15]));
  SDFRRQST_X1 \CPU_Data_Path_INDR_reg[0]_sc (.RN (TRST), .C (TCLK), .D
       (n_431), .SD (sc_CPU_ACC_15_), .SE (SE), .Q (sc_CPU_INDR_0_));
  DFRRQST_X1 \CPU_Data_Path_INDR_reg[0] (.RN (RST), .C (CLK), .D
       (n_431), .Q (ff_CPU_INDR_0_));
  MU2ST_X2 \CPU_Data_Path_INDR_reg[0]_mux (.IN0 (ff_CPU_INDR_0_), .IN1
       (sc_CPU_INDR_0_), .S (TEN), .Q (CPU_INDR[0]));
  SDFRRQST_X1 \CPU_Data_Path_INDR_reg[1]_sc (.RN (TRST), .C (TCLK), .D
       (n_450), .SD (sc_CPU_INDR_0_), .SE (SE), .Q (sc_CPU_INDR_1_));
  DFRRQST_X1 \CPU_Data_Path_INDR_reg[1] (.RN (RST), .C (CLK), .D
       (n_450), .Q (ff_CPU_INDR_1_));
  MU2ST_X2 \CPU_Data_Path_INDR_reg[1]_mux (.IN0 (ff_CPU_INDR_1_), .IN1
       (sc_CPU_INDR_1_), .S (TEN), .Q (CPU_INDR[1]));
  SDFRRQST_X1 \CPU_Data_Path_INDR_reg[2]_sc (.RN (TRST), .C (TCLK), .D
       (n_512), .SD (sc_CPU_INDR_1_), .SE (SE), .Q (sc_CPU_INDR_2_));
  DFRRQST_X1 \CPU_Data_Path_INDR_reg[2] (.RN (RST), .C (CLK), .D
       (n_512), .Q (ff_CPU_INDR_2_));
  MU2ST_X2 \CPU_Data_Path_INDR_reg[2]_mux (.IN0 (ff_CPU_INDR_2_), .IN1
       (sc_CPU_INDR_2_), .S (TEN), .Q (CPU_INDR[2]));
  SDFRRQST_X1 \CPU_Data_Path_INDR_reg[3]_sc (.RN (TRST), .C (TCLK), .D
       (n_590), .SD (sc_CPU_INDR_2_), .SE (SE), .Q (sc_CPU_INDR_3_));
  DFRRQST_X1 \CPU_Data_Path_INDR_reg[3] (.RN (RST), .C (CLK), .D
       (n_590), .Q (ff_CPU_INDR_3_));
  MU2ST_X2 \CPU_Data_Path_INDR_reg[3]_mux (.IN0 (ff_CPU_INDR_3_), .IN1
       (sc_CPU_INDR_3_), .S (TEN), .Q (CPU_INDR[3]));
  SDFRRQST_X1 \CPU_Data_Path_INDR_reg[4]_sc (.RN (TRST), .C (TCLK), .D
       (n_644), .SD (sc_CPU_INDR_3_), .SE (SE), .Q (sc_CPU_INDR_4_));
  DFRRQST_X1 \CPU_Data_Path_INDR_reg[4] (.RN (RST), .C (CLK), .D
       (n_644), .Q (ff_CPU_INDR_4_));
  MU2ST_X2 \CPU_Data_Path_INDR_reg[4]_mux (.IN0 (ff_CPU_INDR_4_), .IN1
       (sc_CPU_INDR_4_), .S (TEN), .Q (CPU_INDR[4]));
  SDFRRQST_X1 \CPU_Data_Path_INDR_reg[5]_sc (.RN (TRST), .C (TCLK), .D
       (n_673), .SD (sc_CPU_INDR_4_), .SE (SE), .Q (sc_CPU_INDR_5_));
  DFRRQST_X1 \CPU_Data_Path_INDR_reg[5] (.RN (RST), .C (CLK), .D
       (n_673), .Q (ff_CPU_INDR_5_));
  MU2ST_X2 \CPU_Data_Path_INDR_reg[5]_mux (.IN0 (ff_CPU_INDR_5_), .IN1
       (sc_CPU_INDR_5_), .S (TEN), .Q (CPU_INDR[5]));
  SDFRRQST_X1 \CPU_Data_Path_INDR_reg[6]_sc (.RN (TRST), .C (TCLK), .D
       (n_710), .SD (sc_CPU_INDR_5_), .SE (SE), .Q (sc_CPU_INDR_6_));
  DFRRQST_X1 \CPU_Data_Path_INDR_reg[6] (.RN (RST), .C (CLK), .D
       (n_710), .Q (ff_CPU_INDR_6_));
  MU2ST_X2 \CPU_Data_Path_INDR_reg[6]_mux (.IN0 (ff_CPU_INDR_6_), .IN1
       (sc_CPU_INDR_6_), .S (TEN), .Q (CPU_INDR[6]));
  SDFRRQST_X1 \CPU_Data_Path_INDR_reg[7]_sc (.RN (TRST), .C (TCLK), .D
       (n_722), .SD (sc_CPU_INDR_6_), .SE (SE), .Q (sc_CPU_INDR_7_));
  DFRRQST_X1 \CPU_Data_Path_INDR_reg[7] (.RN (RST), .C (CLK), .D
       (n_722), .Q (ff_CPU_INDR_7_));
  MU2ST_X2 \CPU_Data_Path_INDR_reg[7]_mux (.IN0 (ff_CPU_INDR_7_), .IN1
       (sc_CPU_INDR_7_), .S (TEN), .Q (CPU_INDR[7]));
  SDFRRQST_X1 \CPU_Data_Path_reg_pc_reg[0]_sc (.RN (TRST), .C (TCLK),
       .D (n_581), .SD (sc_CPU_Data_Path_in_alu_15_), .SE (SE), .Q
       (sc_CPU_PC_0_));
  DFRRQST_X1 \CPU_Data_Path_reg_pc_reg[0] (.RN (RST), .C (CLK), .D
       (n_581), .Q (ff_CPU_PC_0_));
  MU2ST_X2 \CPU_Data_Path_reg_pc_reg[0]_mux (.IN0 (ff_CPU_PC_0_), .IN1
       (sc_CPU_PC_0_), .S (TEN), .Q (CPU_PC[0]));
  SDFRRQST_X1 \CPU_Data_Path_reg_pc_reg[1]_sc (.RN (TRST), .C (TCLK),
       .D (n_576), .SD (sc_CPU_PC_0_), .SE (SE), .Q (sc_CPU_PC_1_));
  DFRRQST_X1 \CPU_Data_Path_reg_pc_reg[1] (.RN (RST), .C (CLK), .D
       (n_576), .Q (ff_CPU_PC_1_));
  MU2ST_X2 \CPU_Data_Path_reg_pc_reg[1]_mux (.IN0 (ff_CPU_PC_1_), .IN1
       (sc_CPU_PC_1_), .S (TEN), .Q (CPU_PC[1]));
  SDFRRQST_X1 \CPU_Data_Path_reg_pc_reg[2]_sc (.RN (TRST), .C (TCLK),
       .D (n_625), .SD (sc_CPU_PC_1_), .SE (SE), .Q (sc_CPU_PC_2_));
  DFRRQST_X1 \CPU_Data_Path_reg_pc_reg[2] (.RN (RST), .C (CLK), .D
       (n_625), .Q (ff_CPU_PC_2_));
  MU2ST_X2 \CPU_Data_Path_reg_pc_reg[2]_mux (.IN0 (ff_CPU_PC_2_), .IN1
       (sc_CPU_PC_2_), .S (TEN), .Q (CPU_PC[2]));
  SDFRRQST_X1 \CPU_Data_Path_reg_pc_reg[3]_sc (.RN (TRST), .C (TCLK),
       .D (n_654), .SD (sc_CPU_PC_2_), .SE (SE), .Q (sc_CPU_PC_3_));
  DFRRQST_X1 \CPU_Data_Path_reg_pc_reg[3] (.RN (RST), .C (CLK), .D
       (n_654), .Q (ff_CPU_PC_3_));
  MU2ST_X2 \CPU_Data_Path_reg_pc_reg[3]_mux (.IN0 (ff_CPU_PC_3_), .IN1
       (sc_CPU_PC_3_), .S (TEN), .Q (CPU_PC[3]));
  SDFRRQST_X1 \CPU_Data_Path_reg_pc_reg[4]_sc (.RN (TRST), .C (TCLK),
       .D (n_624), .SD (sc_CPU_PC_3_), .SE (SE), .Q (sc_CPU_PC_4_));
  DFRRQST_X1 \CPU_Data_Path_reg_pc_reg[4] (.RN (RST), .C (CLK), .D
       (n_624), .Q (ff_CPU_PC_4_));
  MU2ST_X2 \CPU_Data_Path_reg_pc_reg[4]_mux (.IN0 (ff_CPU_PC_4_), .IN1
       (sc_CPU_PC_4_), .S (TEN), .Q (CPU_PC[4]));
  SDFRRQST_X1 \CPU_Data_Path_reg_pc_reg[5]_sc (.RN (TRST), .C (TCLK),
       .D (n_639), .SD (sc_CPU_PC_4_), .SE (SE), .Q (sc_CPU_PC_5_));
  DFRRQST_X1 \CPU_Data_Path_reg_pc_reg[5] (.RN (RST), .C (CLK), .D
       (n_639), .Q (ff_CPU_PC_5_));
  MU2ST_X2 \CPU_Data_Path_reg_pc_reg[5]_mux (.IN0 (ff_CPU_PC_5_), .IN1
       (sc_CPU_PC_5_), .S (TEN), .Q (CPU_PC[5]));
  SDFRRQST_X1 \CPU_Data_Path_reg_pc_reg[6]_sc (.RN (TRST), .C (TCLK),
       .D (n_640), .SD (sc_CPU_PC_5_), .SE (SE), .Q (sc_CPU_PC_6_));
  DFRRQST_X1 \CPU_Data_Path_reg_pc_reg[6] (.RN (RST), .C (CLK), .D
       (n_640), .Q (ff_CPU_PC_6_));
  MU2ST_X2 \CPU_Data_Path_reg_pc_reg[6]_mux (.IN0 (ff_CPU_PC_6_), .IN1
       (sc_CPU_PC_6_), .S (TEN), .Q (CPU_PC[6]));
  SDFRRQST_X1 \CPU_Data_Path_reg_pc_reg[7]_sc (.RN (TRST), .C (TCLK),
       .D (n_650), .SD (sc_CPU_PC_6_), .SE (SE), .Q (sc_CPU_PC_7_));
  DFRRQST_X1 \CPU_Data_Path_reg_pc_reg[7] (.RN (RST), .C (CLK), .D
       (n_650), .Q (ff_CPU_PC_7_));
  MU2ST_X2 \CPU_Data_Path_reg_pc_reg[7]_mux (.IN0 (ff_CPU_PC_7_), .IN1
       (sc_CPU_PC_7_), .S (TEN), .Q (CPU_PC[7]));
  SDFRRQST_X1 \CPU_Data_Path_ZN_reg[0]_sc (.RN (TRST), .C (TCLK), .D
       (n_922), .SD (sc_CPU_INDR_7_), .SE (SE), .Q (sc_CPU_ZN_0_));
  DFRRQST_X1 \CPU_Data_Path_ZN_reg[0] (.RN (RST), .C (CLK), .D (n_922),
       .Q (ff_CPU_ZN_0_));
  MU2ST_X2 \CPU_Data_Path_ZN_reg[0]_mux (.IN0 (ff_CPU_ZN_0_), .IN1
       (sc_CPU_ZN_0_), .S (TEN), .Q (CPU_ZN[0]));
  SDFRRQST_X1 \CPU_Data_Path_ZN_reg[1]_sc (.RN (TRST), .C (TCLK), .D
       (n_914), .SD (sc_CPU_ZN_0_), .SE (SE), .Q (sc_CPU_ZN_1_));
  DFRRQST_X1 \CPU_Data_Path_ZN_reg[1] (.RN (RST), .C (CLK), .D (n_914),
       .Q (ff_CPU_ZN_1_));
  MU2ST_X2 \CPU_Data_Path_ZN_reg[1]_mux (.IN0 (ff_CPU_ZN_1_), .IN1
       (sc_CPU_ZN_1_), .S (TEN), .Q (CPU_ZN[1]));
  SDFRRQST_X1 \PORT_OUT_reg[0]_sc (.RN (TRST), .C (TCLK), .D (n_265),
       .SD (sc_CPU_PC_7_), .SE (SE), .Q (sc_PORT_OUT_0_));
  DFRRQST_X1 \PORT_OUT_reg[0] (.RN (RST), .C (CLK), .D (n_265), .Q
       (ff_PORT_OUT_0_));
  MU2ST_X2 \PORT_OUT_reg[0]_mux (.IN0 (ff_PORT_OUT_0_), .IN1
       (sc_PORT_OUT_0_), .S (TEN), .Q (PORT_OUT[0]));
  SDFRRQST_X1 \PORT_OUT_reg[1]_sc (.RN (TRST), .C (TCLK), .D (n_267),
       .SD (sc_PORT_OUT_0_), .SE (SE), .Q (sc_PORT_OUT_1_));
  DFRRQST_X1 \PORT_OUT_reg[1] (.RN (RST), .C (CLK), .D (n_267), .Q
       (ff_PORT_OUT_1_));
  MU2ST_X2 \PORT_OUT_reg[1]_mux (.IN0 (ff_PORT_OUT_1_), .IN1
       (sc_PORT_OUT_1_), .S (TEN), .Q (PORT_OUT[1]));
  SDFRRQST_X1 \PORT_OUT_reg[2]_sc (.RN (TRST), .C (TCLK), .D (n_266),
       .SD (sc_PORT_OUT_1_), .SE (SE), .Q (sc_PORT_OUT_2_));
  DFRRQST_X1 \PORT_OUT_reg[2] (.RN (RST), .C (CLK), .D (n_266), .Q
       (ff_PORT_OUT_2_));
  MU2ST_X2 \PORT_OUT_reg[2]_mux (.IN0 (ff_PORT_OUT_2_), .IN1
       (sc_PORT_OUT_2_), .S (TEN), .Q (PORT_OUT[2]));
  SDFRRQST_X1 \PORT_OUT_reg[3]_sc (.RN (TRST), .C (TCLK), .D (n_261),
       .SD (sc_PORT_OUT_2_), .SE (SE), .Q (sc_PORT_OUT_3_));
  DFRRQST_X1 \PORT_OUT_reg[3] (.RN (RST), .C (CLK), .D (n_261), .Q
       (ff_PORT_OUT_3_));
  MU2ST_X2 \PORT_OUT_reg[3]_mux (.IN0 (ff_PORT_OUT_3_), .IN1
       (sc_PORT_OUT_3_), .S (TEN), .Q (PORT_OUT[3]));
  SDFRRQST_X1 \PORT_OUT_reg[4]_sc (.RN (TRST), .C (TCLK), .D (n_263),
       .SD (sc_PORT_OUT_3_), .SE (SE), .Q (sc_PORT_OUT_4_));
  DFRRQST_X1 \PORT_OUT_reg[4] (.RN (RST), .C (CLK), .D (n_263), .Q
       (ff_PORT_OUT_4_));
  MU2ST_X2 \PORT_OUT_reg[4]_mux (.IN0 (ff_PORT_OUT_4_), .IN1
       (sc_PORT_OUT_4_), .S (TEN), .Q (PORT_OUT[4]));
  SDFRRQST_X1 \PORT_OUT_reg[5]_sc (.RN (TRST), .C (TCLK), .D (n_262),
       .SD (sc_PORT_OUT_4_), .SE (SE), .Q (sc_PORT_OUT_5_));
  DFRRQST_X1 \PORT_OUT_reg[5] (.RN (RST), .C (CLK), .D (n_262), .Q
       (ff_PORT_OUT_5_));
  MU2ST_X2 \PORT_OUT_reg[5]_mux (.IN0 (ff_PORT_OUT_5_), .IN1
       (sc_PORT_OUT_5_), .S (TEN), .Q (PORT_OUT[5]));
  SDFRRQST_X1 \PORT_OUT_reg[6]_sc (.RN (TRST), .C (TCLK), .D (n_260),
       .SD (sc_PORT_OUT_5_), .SE (SE), .Q (sc_PORT_OUT_6_));
  DFRRQST_X1 \PORT_OUT_reg[6] (.RN (RST), .C (CLK), .D (n_260), .Q
       (ff_PORT_OUT_6_));
  MU2ST_X2 \PORT_OUT_reg[6]_mux (.IN0 (ff_PORT_OUT_6_), .IN1
       (sc_PORT_OUT_6_), .S (TEN), .Q (PORT_OUT[6]));
  SDFRRQST_X1 \PORT_OUT_reg[7]_sc (.RN (TRST), .C (TCLK), .D (n_264),
       .SD (sc_PORT_OUT_6_), .SE (SE), .Q (SDO));
  DFRRQST_X1 \PORT_OUT_reg[7] (.RN (RST), .C (CLK), .D (n_264), .Q
       (ff_PORT_OUT_7_));
  MU2ST_X2 \PORT_OUT_reg[7]_mux (.IN0 (ff_PORT_OUT_7_), .IN1 (SDO), .S
       (TEN), .Q (PORT_OUT[7]));
  BUST_X3 g3(.A (CPU_GM_ADDR[8]), .Q (n_343));
  NO3ST_X1 g5(.A (n_71), .B (CPU_state[1]), .C (CPU_state[0]), .Q
       (n_913));
  AO221ST_X1 g6(.A (n_210), .B (CPU_state[1]), .C (CPU_state[0]), .D
       (n_71), .E (n_913), .Q (n_915));
endmodule

module top(CLK, RST, HOLDn, PROG, MOSI, MISO, BRSTn, PORT_OUT, PORT_IN, PC_OF, PC_UF, TEN, TRST, TCLK, SDI, SDO, SE, PAD_TEST_OUT);

  input CLK, RST, HOLDn, PROG, MOSI, BRSTn, TEN, TRST, TCLK, SDI, SE;
  input [7:0] PORT_IN;
  output MISO, PC_OF, PC_UF, SDO, PAD_TEST_OUT;
  output [7:0] PORT_OUT;

  wire CLK, RST, HOLDn, PROG, MOSI, BRSTn, TEN, TRST, TCLK, SDI, SE, PAD_TEST_OUT;
  wire [7:0] PORT_IN;
  wire MISO, PC_OF, PC_UF, SDO;
  wire [7:0] PORT_OUT;


  wire CLK_c, RST_c, HOLDn_c, PROG_c, MOSI_c, BRSTn_c, TEN_c, TRST_c, TCLK_c, SDI_c, SE_c;
  wire [7:0] PORT_IN_c;
  wire MISO_c, PC_OF_c, PC_UF_c, SDO_c;
  wire [7:0] PORT_OUT_c;
  
  // NAND TREE CONNECTION from Port_in_0 - Port_in_7, MOSI, BRST, PROG, CLK,
  // RST, HOLD, TCLK, TRST, SE, TEN, SDI ---> PAD_TEST_OUT
  wire  PORT_IN_0_PO, 
        PORT_IN_1_PO,
	PORT_IN_2_PO, 
	PORT_IN_3_PO, 
	PORT_IN_4_PO,
	PORT_IN_5_PO,
	PORT_IN_6_PO, 
	PORT_IN_7_PO, 
	MOSI_PO,
	BRST_PO,
	PROG_PO, 
	CLK_PO,
	RST_PO, 
	HOLD_PO, 
	TCLK_PO, 
	TRST_PO, 
	SE_PO, 
	TEN_PO, 
	SDI_PO ;

wire VDD5R, GND5R, GND5O, VDD5O;

wire logic_0_1_net, logic_1_1_net;

SoC SOC(CLK_c, RST_c, HOLDn_c, PROG_c, MOSI_c, MISO_c, BRSTn_c, PORT_OUT_c, PORT_IN_c, PC_OF_c, PC_UF_c, TEN_c, TRST_c, TCLK_c, SDI_c, SDO_c, SE_c);

ICP PORT_IN_0_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(PORT_IN[0]),
	.PI(logic_1_1_net),
	.Y(PORT_IN_c[0]),
	.PO(PORT_IN_0_PO));

ICP PORT_IN_1_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(PORT_IN[1]),
	.PI(PORT_IN_0_PO),
	.Y(PORT_IN_c[1]),
	.PO(PORT_IN_1_PO));

ICP PORT_IN_2_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(PORT_IN[2]),
	.PI(PORT_IN_1_PO),
	.Y(PORT_IN_c[2]),
	.PO(PORT_IN_2_PO));

ICP PORT_IN_3_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(PORT_IN[3]),
	.PI(PORT_IN_2_PO),
	.Y(PORT_IN_c[3]),
	.PO(PORT_IN_3_PO));

ICP PORT_IN_4_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(PORT_IN[4]),
	.PI(PORT_IN_3_PO),
	.Y(PORT_IN_c[4]),
	.PO(PORT_IN_4_PO));

ICP PORT_IN_5_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(PORT_IN[5]),
	.PI(PORT_IN_4_PO),
	.Y(PORT_IN_c[5]),
	.PO(PORT_IN_5_PO));

ICP PORT_IN_6_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(PORT_IN[6]),
	.PI(PORT_IN_5_PO),
	.Y(PORT_IN_c[6]),
	.PO(PORT_IN_6_PO));

ICP PORT_IN_7_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(PORT_IN[7]),
	.PI(PORT_IN_6_PO),
	.Y(PORT_IN_c[7]),
	.PO(PORT_IN_7_PO));

ICP MOSI_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(MOSI),
	.PI(PORT_IN_7_PO),
	.Y(MOSI_c),
	.PO(MOSI_PO));


ICP BRSTn_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(BRSTn),
	.PI(MOSI_PO),
	.Y(BRSTn_c),
	.PO(BRST_PO));

ICP PROG_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(PROG),
	.PI(BRST_PO),
	.Y(PROG_c),
	.PO(PROG_PO));

ICP CLK_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(CLK),
	.PI(PROG_PO),
	.Y(CLK_c),
	.PO(CLK_PO));

ICP RST_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(RST),
	.PI(CLK_PO),
	.Y(RST_c),
	.PO(RST_PO));

ICP HOLDn_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(HOLDn),
	.PI(RST_PO),
	.Y(HOLDn_c),
	.PO(HOLD_PO));

ICP TCLK_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(TCLK),
	.PI(HOLD_PO),
	.Y(TCLK_c),
	.PO(TCLK_PO));

ICP TRST_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(TRST),
	.PI(TCLK_PO),
	.Y(TRST_c),
	.PO(TRST_PO));

ICP SE_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(SE),
	.PI(TRST_PO),
	.Y(SE_c),
	.PO(SE_PO));

ICP TEN_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(TEN),
	.PI(SE_PO),
	.Y(TEN_c),
	.PO(TEN_PO));

ICP SDI_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.PAD(SDI),
	.PI(TEN_PO),
	.Y(SDI_c),
	.PO(SDI_PO));

BT8P PAD_TEST_OUT_PAD (.VDD5O(VDD5O),
        .CLAMPC(),
        .VDD5R(VDD5R),
        .GND5R(GND5R),
        .GND5O(GND5O),
        .A(SDI_PO),
        .EN(logic_0_1_net),
        .PAD(PAD_TEST_OUT));

BT8P MISO_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(MISO_c),
	.EN(logic_0_1_net),
	.PAD(MISO));

BT8P PCOF_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PC_OF_c),
	.EN(logic_0_1_net),
	.PAD(PC_OF));

BT8P PORT_OUT_0_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PORT_OUT_c[0]),
	.EN(logic_0_1_net),
	.PAD(PORT_OUT[0]));

BT8P PORT_OUT_1_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PORT_OUT_c[1]),
	.EN(logic_0_1_net),
	.PAD(PORT_OUT[1]));

BT8P PORT_OUT_2_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PORT_OUT_c[2]),
	.EN(logic_0_1_net),
	.PAD(PORT_OUT[2]));

BT8P PORT_OUT_3_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PORT_OUT_c[3]),
	.EN(logic_0_1_net),
	.PAD(PORT_OUT[3]));

BT8P PORT_OUT_4_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PORT_OUT_c[4]),
	.EN(logic_0_1_net),
	.PAD(PORT_OUT[4]));

BT8P PORT_OUT_5_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PORT_OUT_c[5]),
	.EN(logic_0_1_net),
	.PAD(PORT_OUT[5]));

BT8P PORT_OUT_6_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PORT_OUT_c[6]),
	.EN(logic_0_1_net),
	.PAD(PORT_OUT[6]));

BT8P PORT_OUT_7_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PORT_OUT_c[7]),
	.EN(logic_0_1_net),
	.PAD(PORT_OUT[7]));

BT8P PCUF_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(PC_UF_c),
	.EN(logic_0_1_net),
	.PAD(PC_UF));

BT8P SDO_PAD (.VDD5O(VDD5O),
	.CLAMPC(),
	.VDD5R(VDD5R),
	.GND5R(GND5R),
	.GND5O(GND5O),
	.A(SDO_c),
	.EN(logic_0_1_net),
	.PAD(SDO));

   LOGIC_0 tie_0_cell (.Q(logic_0_1_net));
   LOGIC_1 tie_1_cell (.Q(logic_1_1_net));

endmodule

