{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601271952659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601271952659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 13:45:52 2020 " "Processing started: Mon Sep 28 13:45:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601271952659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601271952659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ap3216c_top -c ap3216c_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ap3216c_top -c ap3216c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601271952659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1601271953359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gong_cheng/23_ap3216c_top/rtl/led_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /gong_cheng/23_ap3216c_top/rtl/led_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_disp " "Found entity 1: led_disp" {  } { { "../rtl/led_disp.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/led_disp.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271953568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271953568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gong_cheng/23_ap3216c_top/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /gong_cheng/23_ap3216c_top/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271953868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271953868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap3216c_top " "Found entity 1: ap3216c_top" {  } { { "../rtl/ap3216c_top.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271953873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271953873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gong_cheng/23_ap3216c_top/rtl/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /gong_cheng/23_ap3216c_top/rtl/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/i2c_dri.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/i2c_dri.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271953878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271953878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gong_cheng/23_ap3216c_top/rtl/ap3216c.v 1 1 " "Found 1 design units, including 1 entities, in source file /gong_cheng/23_ap3216c_top/rtl/ap3216c.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap3216c " "Found entity 1: ap3216c" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271953883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271953883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ap3216c_top " "Elaborating entity \"ap3216c_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601271955823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dri\"" {  } { { "../rtl/ap3216c_top.v" "u_i2c_dri" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271955848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(84) " "Verilog HDL assignment warning at i2c_dri.v(84): truncated value with size 26 to match size of target (9)" {  } { { "../rtl/i2c_dri.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/i2c_dri.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601271955968 "|ap3216c_top|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ap3216c ap3216c:u_ap3216c " "Elaborating entity \"ap3216c\" for hierarchy \"ap3216c:u_ap3216c\"" {  } { { "../rtl/ap3216c_top.v" "u_ap3216c" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271955971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_of ap3216c.v(52) " "Verilog HDL or VHDL warning at ap3216c.v(52): object \"ir_of\" assigned a value but never read" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601271955973 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obj ap3216c.v(53) " "Verilog HDL or VHDL warning at ap3216c.v(53): object \"obj\" assigned a value but never read" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601271955973 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "als_data ap3216c.v(205) " "Verilog HDL Always Construct warning at ap3216c.v(205): inferring latch(es) for variable \"als_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1601271955976 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "i2c_ack ap3216c.v(32) " "Output port \"i2c_ack\" at ap3216c.v(32) has no driver" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1601271955978 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[0\] ap3216c.v(205) " "Inferred latch for \"als_data\[0\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955979 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[1\] ap3216c.v(205) " "Inferred latch for \"als_data\[1\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955979 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[2\] ap3216c.v(205) " "Inferred latch for \"als_data\[2\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955980 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[3\] ap3216c.v(205) " "Inferred latch for \"als_data\[3\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955980 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[4\] ap3216c.v(205) " "Inferred latch for \"als_data\[4\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955980 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[5\] ap3216c.v(205) " "Inferred latch for \"als_data\[5\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955980 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[6\] ap3216c.v(205) " "Inferred latch for \"als_data\[6\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955980 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[7\] ap3216c.v(205) " "Inferred latch for \"als_data\[7\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955980 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[8\] ap3216c.v(205) " "Inferred latch for \"als_data\[8\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955980 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[9\] ap3216c.v(205) " "Inferred latch for \"als_data\[9\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955980 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[10\] ap3216c.v(205) " "Inferred latch for \"als_data\[10\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955980 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[11\] ap3216c.v(205) " "Inferred latch for \"als_data\[11\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955981 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[12\] ap3216c.v(205) " "Inferred latch for \"als_data\[12\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955981 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[13\] ap3216c.v(205) " "Inferred latch for \"als_data\[13\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955981 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[14\] ap3216c.v(205) " "Inferred latch for \"als_data\[14\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955981 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "als_data\[15\] ap3216c.v(205) " "Inferred latch for \"als_data\[15\]\" at ap3216c.v(205)" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1601271955981 "|ap3216c_top|ap3216c:u_ap3216c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/ap3216c_top.v" "u_seg_led" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271956051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(62) " "Verilog HDL assignment warning at seg_led.v(62): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601271956084 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(63) " "Verilog HDL assignment warning at seg_led.v(63): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601271956084 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(64) " "Verilog HDL assignment warning at seg_led.v(64): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601271956084 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(65) " "Verilog HDL assignment warning at seg_led.v(65): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601271956084 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(66) " "Verilog HDL assignment warning at seg_led.v(66): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601271956084 "|ap3216c_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(67) " "Verilog HDL assignment warning at seg_led.v(67): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1601271956084 "|ap3216c_top|seg_led:u_seg_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_disp led_disp:u_led_disp " "Elaborating entity \"led_disp\" for hierarchy \"led_disp:u_led_disp\"" {  } { { "../rtl/ap3216c_top.v" "u_led_disp" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271956086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2124 " "Found entity 1: altsyncram_2124" {  } { { "db/altsyncram_2124.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/altsyncram_2124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271958437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271958437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271958836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271958836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271958966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271958966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271959178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271959178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271959278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271959278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271959416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271959416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271959671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271959671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271959789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271959789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271959929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271959929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271960021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271960021 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271960206 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ap3216c:u_ap3216c\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ap3216c:u_ap3216c\|Mult0\"" {  } { { "../rtl/ap3216c.v" "Mult0" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ap3216c:u_ap3216c\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ap3216c:u_ap3216c\|Div0\"" {  } { { "../rtl/ap3216c.v" "Div0" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div1\"" {  } { { "../rtl/seg_led.v" "Div1" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod2\"" {  } { { "../rtl/seg_led.v" "Mod2" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div0\"" {  } { { "../rtl/seg_led.v" "Div0" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod1\"" {  } { { "../rtl/seg_led.v" "Mod1" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod0\"" {  } { { "../rtl/seg_led.v" "Mod0" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div2\"" {  } { { "../rtl/seg_led.v" "Div2" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod3\"" {  } { { "../rtl/seg_led.v" "Mod3" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div3\"" {  } { { "../rtl/seg_led.v" "Div3" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod4\"" {  } { { "../rtl/seg_led.v" "Mod4" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963304 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1601271963304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ap3216c:u_ap3216c\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\"" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ap3216c:u_ap3216c\|lpm_mult:Mult0 " "Instantiated megafunction \"ap3216c:u_ap3216c\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963426 ""}  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601271963426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core ap3216c:u_ap3216c\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ap3216c:u_ap3216c\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] ap3216c:u_ap3216c\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271963724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271963724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ap3216c:u_ap3216c\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ap3216c:u_ap3216c\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271963843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271963843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ap3216c:u_ap3216c\|lpm_mult:Mult0\|altshift:external_latency_ffs ap3216c:u_ap3216c\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ap3216c:u_ap3216c\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ap3216c:u_ap3216c\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ap3216c:u_ap3216c\|lpm_divide:Div0\"" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271963950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ap3216c:u_ap3216c\|lpm_divide:Div0 " "Instantiated megafunction \"ap3216c:u_ap3216c\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271963950 ""}  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 206 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601271963950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div1\"" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271964429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div1 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964430 ""}  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601271964430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod2\"" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271964653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964653 ""}  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601271964653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div0\"" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271964868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964868 ""}  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601271964868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271964963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271964963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod0\"" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271964995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271964995 ""}  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601271964995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div2\"" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271965013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271965013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271965013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271965013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271965013 ""}  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601271965013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271965106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271965106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271965136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271965136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271965189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271965189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div3\"" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271965247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div3 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271965247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271965247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271965247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601271965247 ""}  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601271965247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271965346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271965346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271965373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271965373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601271965431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601271965431 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1601271966618 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_dri.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/i2c_dri.v" 43 -1 0 } } { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 189 -1 0 } } { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 241 -1 0 } } { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 41 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/i2c_dri.v" 62 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/i2c_dri.v" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1601271966900 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1601271966900 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/ap3216c_top.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601271967380 "|ap3216c_top|seg_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1601271967380 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271967833 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[1\]~14 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[1\]~14\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[1\]~14" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271968688 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271968688 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271968688 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271968688 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271968688 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "F:/gong_cheng/23_ap3216c_top/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271968688 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1601271968688 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1601271968797 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1601271968797 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601271968870 "|ap3216c_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1601271968870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271969034 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 83 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 83 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1601271970525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601271970611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601271970611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2156 " "Implemented 2156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601271971703 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601271971703 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1601271971703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2088 " "Implemented 2088 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601271971703 ""} { "Info" "ICUT_CUT_TM_RAMS" "41 " "Implemented 41 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1601271971703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601271971703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601271971832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 13:46:11 2020 " "Processing ended: Mon Sep 28 13:46:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601271971832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601271971832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601271971832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601271971832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601271975741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601271975742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 13:46:15 2020 " "Processing started: Mon Sep 28 13:46:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601271975742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601271975742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ap3216c_top -c ap3216c_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ap3216c_top -c ap3216c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601271975743 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1601271975884 ""}
{ "Info" "0" "" "Project  = ap3216c_top" {  } {  } 0 0 "Project  = ap3216c_top" 0 0 "Fitter" 0 0 1601271975885 ""}
{ "Info" "0" "" "Revision = ap3216c_top" {  } {  } 0 0 "Revision = ap3216c_top" 0 0 "Fitter" 0 0 1601271975885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1601271976068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ap3216c_top EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ap3216c_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601271976117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601271976182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601271976183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601271976183 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601271976444 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601271976663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601271976663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601271976663 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1601271976663 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 5459 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601271976669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 5461 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601271976669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 5463 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601271976669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 5465 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601271976669 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 5467 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601271976669 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1601271976669 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601271976671 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1601271976717 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1601271978074 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1601271978083 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1601271978083 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1601271978083 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1601271978083 ""}
{ "Info" "ISTA_SDC_FOUND" "TIMEING.sdc " "Reading SDC File: 'TIMEING.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601271978099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TIMEING.sdc 42 dri_clk port " "Ignored filter at TIMEING.sdc(42): dri_clk could not be matched with a port" {  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601271978100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TIMEING.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at TIMEING.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{dri_clk\} -period 1000.000 -waveform \{ 0.000 500.000 \} \[get_ports \{dri_clk\}\] " "create_clock -name \{dri_clk\} -period 1000.000 -waveform \{ 0.000 500.000 \} \[get_ports \{dri_clk\}\]" {  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1601271978101 ""}  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601271978101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1601271978101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TIMEING.sdc 101 rst_n clock or keeper or register or port or pin or cell or partition " "Ignored filter at TIMEING.sdc(101): rst_n could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601271978102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path TIMEING.sdc 101 Argument <from> is not an object ID " "Ignored set_false_path at TIMEING.sdc(101): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from rst_n -to * " "set_false_path -from rst_n -to *" {  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1601271978103 ""}  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601271978103 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601271978108 "|ap3216c_top|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "seg_led:u_seg_led\|dri_clk " "Node: seg_led:u_seg_led\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601271978108 "|ap3216c_top|seg_led:u_seg_led|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ap3216c:u_ap3216c\|als_done " "Node: ap3216c:u_ap3216c\|als_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601271978108 "|ap3216c_top|ap3216c:u_ap3216c|als_done"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1601271978119 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1601271978123 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1601271978124 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1601271978124 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1601271978124 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1601271978124 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601271978124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601271978246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dri\|dri_clk " "Destination node i2c_dri:u_i2c_dri\|dri_clk" {  } { { "../rtl/i2c_dri.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/i2c_dri.v" 48 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_led:u_seg_led\|dri_clk " "Destination node seg_led:u_seg_led\|dri_clk" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 41 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_led:u_seg_led|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601271978246 ""}  } { { "../rtl/ap3216c_top.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v" 24 0 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 5448 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601271978246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601271978247 ""}  } { { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 2038 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601271978247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601271978247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ap3216c:u_ap3216c\|als_done " "Destination node ap3216c:u_ap3216c\|als_done" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 50 0 0 } } { "e:/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ap3216c:u_ap3216c\|als_done" } } } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap3216c:u_ap3216c|als_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dri\|dri_clk~1 " "Destination node i2c_dri:u_i2c_dri\|dri_clk~1" {  } { { "../rtl/i2c_dri.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/i2c_dri.v" 48 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dri|dri_clk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 1299 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978247 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601271978247 ""}  } { { "../rtl/i2c_dri.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/i2c_dri.v" 48 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601271978247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg_led:u_seg_led\|dri_clk  " "Automatically promoted node seg_led:u_seg_led\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601271978248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_led:u_seg_led\|dri_clk~0 " "Destination node seg_led:u_seg_led\|dri_clk~0" {  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 41 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_led:u_seg_led|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 1304 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978248 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601271978248 ""}  } { { "../rtl/seg_led.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/seg_led.v" 41 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_led:u_seg_led|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601271978248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ap3216c:u_ap3216c\|als_done  " "Automatically promoted node ap3216c:u_ap3216c\|als_done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601271978248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ap3216c:u_ap3216c\|als_done~1 " "Destination node ap3216c:u_ap3216c\|als_done~1" {  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 50 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap3216c:u_ap3216c|als_done~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 1260 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[16\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[16\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 3325 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[16\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[16\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 3366 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978248 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601271978248 ""}  } { { "../rtl/ap3216c.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c.v" 50 0 0 } } { "e:/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ap3216c:u_ap3216c\|als_done" } } } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap3216c:u_ap3216c|als_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601271978248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601271978249 ""}  } { { "../rtl/ap3216c_top.v" "" { Text "F:/gong_cheng/23_ap3216c_top/rtl/ap3216c_top.v" 25 0 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 5447 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601271978249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1601271978249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 4032 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 2587 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1601271978249 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1601271978249 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "e:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 0 { 0 ""} 0 3285 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601271978249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601271978878 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601271978883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601271978883 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601271978888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601271978897 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601271978900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601271978901 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601271978905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601271979496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1601271979500 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601271979500 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601271979751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601271981154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601271981851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601271981944 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601271982808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601271982808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601271985056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/gong_cheng/23_ap3216c_top/par/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1601271988480 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601271988480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601271988786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1601271988788 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1601271988788 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601271988788 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1601271989007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601271989099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601271989743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601271989824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601271990485 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601271991282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/gong_cheng/23_ap3216c_top/par/output_files/ap3216c_top.fit.smsg " "Generated suppressed messages file F:/gong_cheng/23_ap3216c_top/par/output_files/ap3216c_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601271992426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5399 " "Peak virtual memory: 5399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601271993785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 13:46:33 2020 " "Processing ended: Mon Sep 28 13:46:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601271993785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601271993785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601271993785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601271993785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601271996544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601271996545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 13:46:36 2020 " "Processing started: Mon Sep 28 13:46:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601271996545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601271996545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ap3216c_top -c ap3216c_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ap3216c_top -c ap3216c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601271996545 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1601271997603 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601271997631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601271998074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 13:46:38 2020 " "Processing ended: Mon Sep 28 13:46:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601271998074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601271998074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601271998074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601271998074 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601271998730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601272000603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601272000604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 13:46:40 2020 " "Processing started: Mon Sep 28 13:46:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601272000604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601272000604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ap3216c_top -c ap3216c_top " "Command: quartus_sta ap3216c_top -c ap3216c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601272000604 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1601272000743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1601272000997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601272000997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601272001053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601272001053 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1601272001389 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001518 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001518 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1601272001518 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1601272001518 ""}
{ "Info" "ISTA_SDC_FOUND" "TIMEING.sdc " "Reading SDC File: 'TIMEING.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1601272001537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TIMEING.sdc 42 dri_clk port " "Ignored filter at TIMEING.sdc(42): dri_clk could not be matched with a port" {  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1601272001539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TIMEING.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at TIMEING.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{dri_clk\} -period 1000.000 -waveform \{ 0.000 500.000 \} \[get_ports \{dri_clk\}\] " "create_clock -name \{dri_clk\} -period 1000.000 -waveform \{ 0.000 500.000 \} \[get_ports \{dri_clk\}\]" {  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001539 ""}  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1601272001539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1601272001540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TIMEING.sdc 101 rst_n clock or keeper or register or port or pin or cell or partition " "Ignored filter at TIMEING.sdc(101): rst_n could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1601272001540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path TIMEING.sdc 101 Argument <from> is not an object ID " "Ignored set_false_path at TIMEING.sdc(101): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from rst_n -to * " "set_false_path -from rst_n -to *" {  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001541 ""}  } { { "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" "" { Text "F:/gong_cheng/23_ap3216c_top/par/TIMEING.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1601272001541 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1601272001556 "|ap3216c_top|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "seg_led:u_seg_led\|dri_clk " "Node: seg_led:u_seg_led\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1601272001556 "|ap3216c_top|seg_led:u_seg_led|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ap3216c:u_ap3216c\|als_done " "Node: ap3216c:u_ap3216c\|als_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1601272001556 "|ap3216c_top|ap3216c:u_ap3216c|als_done"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001671 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1601272001673 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1601272001705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.055 " "Worst-case setup slack is 12.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.055               0.000 sys_clk  " "   12.055               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.832               0.000 altera_reserved_tck  " "   42.832               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272001767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 sys_clk  " "    0.400               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272001788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.262 " "Worst-case recovery slack is 48.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.262               0.000 altera_reserved_tck  " "   48.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272001801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.604 " "Worst-case removal slack is 1.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604               0.000 altera_reserved_tck  " "    1.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272001823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.658 " "Worst-case minimum pulse width slack is 9.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.658               0.000 sys_clk  " "    9.658               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.447               0.000 altera_reserved_tck  " "   49.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272001834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272001834 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1601272002153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1601272002184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1601272002823 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1601272003036 "|ap3216c_top|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "seg_led:u_seg_led\|dri_clk " "Node: seg_led:u_seg_led\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1601272003036 "|ap3216c_top|seg_led:u_seg_led|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ap3216c:u_ap3216c\|als_done " "Node: ap3216c:u_ap3216c\|als_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1601272003036 "|ap3216c_top|ap3216c:u_ap3216c|als_done"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.645 " "Worst-case setup slack is 12.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.645               0.000 sys_clk  " "   12.645               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.441               0.000 altera_reserved_tck  " "   43.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 sys_clk  " "    0.388               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.524 " "Worst-case recovery slack is 48.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.524               0.000 altera_reserved_tck  " "   48.524               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.429 " "Worst-case removal slack is 1.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 altera_reserved_tck  " "    1.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.666 " "Worst-case minimum pulse width slack is 9.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.666               0.000 sys_clk  " "    9.666               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.298               0.000 altera_reserved_tck  " "   49.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003132 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1601272003350 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1601272003649 "|ap3216c_top|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "seg_led:u_seg_led\|dri_clk " "Node: seg_led:u_seg_led\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1601272003649 "|ap3216c_top|seg_led:u_seg_led|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ap3216c:u_ap3216c\|als_done " "Node: ap3216c:u_ap3216c\|als_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1601272003649 "|ap3216c_top|ap3216c:u_ap3216c|als_done"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.518 " "Worst-case setup slack is 16.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.518               0.000 sys_clk  " "   16.518               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.053               0.000 altera_reserved_tck  " "   47.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 sys_clk  " "    0.136               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 altera_reserved_tck  " "    0.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.405 " "Worst-case recovery slack is 49.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.405               0.000 altera_reserved_tck  " "   49.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.660 " "Worst-case removal slack is 0.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 altera_reserved_tck  " "    0.660               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 sys_clk  " "    9.371               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1601272003743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1601272003743 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1601272004509 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1601272004509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601272004827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 13:46:44 2020 " "Processing ended: Mon Sep 28 13:46:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601272004827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601272004827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601272004827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601272004827 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601272005600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601272011536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601272011536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 13:46:51 2020 " "Processing started: Mon Sep 28 13:46:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601272011536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1601272011536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ap3216c_top -c ap3216c_top --netlist_type=sgate " "Command: quartus_npp ap3216c_top -c ap3216c_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1601272011537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4474 " "Peak virtual memory: 4474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601272011709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 13:46:51 2020 " "Processing ended: Mon Sep 28 13:46:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601272011709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601272011709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601272011709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1601272011709 ""}
