--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml SPI_MASTER_MODULE_TX.twx SPI_MASTER_MODULE_TX.ncd -o
SPI_MASTER_MODULE_TX.twr SPI_MASTER_MODULE_TX.pcf

Design file:              SPI_MASTER_MODULE_TX.ncd
Physical constraint file: SPI_MASTER_MODULE_TX.pcf
Device,package,speed:     xc3s500e,vq100,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CONT        |    3.418(R)|    0.124(R)|CLK_BUFGP         |   0.000|
DATA_OUT<0> |    0.978(R)|    0.715(R)|CLK_BUFGP         |   0.000|
DATA_OUT<1> |    1.659(R)|    0.225(R)|CLK_BUFGP         |   0.000|
DATA_OUT<2> |    0.572(R)|    0.843(R)|CLK_BUFGP         |   0.000|
DATA_OUT<3> |    1.072(R)|    0.815(R)|CLK_BUFGP         |   0.000|
DATA_OUT<4> |    0.598(R)|    1.268(R)|CLK_BUFGP         |   0.000|
DATA_OUT<5> |    0.251(R)|    1.112(R)|CLK_BUFGP         |   0.000|
DATA_OUT<6> |    0.283(R)|    1.271(R)|CLK_BUFGP         |   0.000|
DATA_OUT<7> |    0.601(R)|    1.060(R)|CLK_BUFGP         |   0.000|
START_TX    |    3.094(R)|    0.752(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
BUSY              |    6.945(R)|CLK_BUFGP         |   0.000|
MOSI              |    7.128(R)|CLK_BUFGP         |   0.000|
OUTPUT_BUFFER_DATA|    7.366(R)|CLK_BUFGP         |   0.000|
OUTPUT_BUFFER_FULL|    7.281(R)|CLK_BUFGP         |   0.000|
SCLK              |    7.466(R)|CLK_BUFGP         |   0.000|
SS<0>             |   10.088(R)|CLK_BUFGP         |   0.000|
SS<1>             |   10.008(R)|CLK_BUFGP         |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.656|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADDRESS<0>     |SS<0>          |    6.663|
ADDRESS<0>     |SS<1>          |    6.605|
---------------+---------------+---------+


Analysis completed Tue Feb 17 17:20:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 182 MB



