{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 19:16:32 2020 " "Info: Processing started: Tue Dec 01 19:16:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Logic_move -c Logic_move --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Logic_move -c Logic_move --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cf\$latch " "Warning: Node \"cf\$latch\" is a latch" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "fbus " "Info: Assuming node \"fbus\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cf\$latch in_ALU\[7\] fbus 4.868 ns register " "Info: tsu for register \"cf\$latch\" (data pin = \"in_ALU\[7\]\", clock pin = \"fbus\") is 4.868 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.979 ns + Longest pin register " "Info: + Longest pin to register delay is 5.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns in_ALU\[7\] 1 PIN PIN_U15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U15; Fanout = 4; PIN Node = 'in_ALU\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_ALU[7] } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.206 ns) + CELL(0.366 ns) 5.389 ns cf~2 2 COMB LCCOMB_X1_Y7_N18 1 " "Info: 2: + IC(4.206 ns) + CELL(0.366 ns) = 5.389 ns; Loc. = LCCOMB_X1_Y7_N18; Fanout = 1; COMB Node = 'cf~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.572 ns" { in_ALU[7] cf~2 } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.346 ns) 5.979 ns cf\$latch 3 REG LCCOMB_X1_Y7_N16 1 " "Info: 3: + IC(0.244 ns) + CELL(0.346 ns) = 5.979 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 1; REG Node = 'cf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { cf~2 cf$latch } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 25.57 % ) " "Info: Total cell delay = 1.529 ns ( 25.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.450 ns ( 74.43 % ) " "Info: Total interconnect delay = 4.450 ns ( 74.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { in_ALU[7] cf~2 cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { in_ALU[7] {} in_ALU[7]~combout {} cf~2 {} cf$latch {} } { 0.000ns 0.000ns 4.206ns 0.244ns } { 0.000ns 0.817ns 0.366ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.483 ns + " "Info: + Micro setup delay of destination is 0.483 ns" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fbus destination 1.594 ns - Shortest register " "Info: - Shortest clock path from clock \"fbus\" to destination register is 1.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns fbus 1 CLK PIN_P17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P17; Fanout = 9; CLK Node = 'fbus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fbus } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.225 ns) 1.594 ns cf\$latch 2 REG LCCOMB_X1_Y7_N16 1 " "Info: 2: + IC(0.579 ns) + CELL(0.225 ns) = 1.594 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 1; REG Node = 'cf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { fbus cf$latch } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 63.68 % ) " "Info: Total cell delay = 1.015 ns ( 63.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.579 ns ( 36.32 % ) " "Info: Total interconnect delay = 0.579 ns ( 36.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { fbus cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.594 ns" { fbus {} fbus~combout {} cf$latch {} } { 0.000ns 0.000ns 0.579ns } { 0.000ns 0.790ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { in_ALU[7] cf~2 cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { in_ALU[7] {} in_ALU[7]~combout {} cf~2 {} cf$latch {} } { 0.000ns 0.000ns 4.206ns 0.244ns } { 0.000ns 0.817ns 0.366ns 0.346ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { fbus cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.594 ns" { fbus {} fbus~combout {} cf$latch {} } { 0.000ns 0.000ns 0.579ns } { 0.000ns 0.790ns 0.225ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fbus cf cf\$latch 4.429 ns register " "Info: tco from clock \"fbus\" to destination pin \"cf\" through register \"cf\$latch\" is 4.429 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fbus source 1.594 ns + Longest register " "Info: + Longest clock path from clock \"fbus\" to source register is 1.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns fbus 1 CLK PIN_P17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P17; Fanout = 9; CLK Node = 'fbus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fbus } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.225 ns) 1.594 ns cf\$latch 2 REG LCCOMB_X1_Y7_N16 1 " "Info: 2: + IC(0.579 ns) + CELL(0.225 ns) = 1.594 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 1; REG Node = 'cf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { fbus cf$latch } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 63.68 % ) " "Info: Total cell delay = 1.015 ns ( 63.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.579 ns ( 36.32 % ) " "Info: Total interconnect delay = 0.579 ns ( 36.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { fbus cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.594 ns" { fbus {} fbus~combout {} cf$latch {} } { 0.000ns 0.000ns 0.579ns } { 0.000ns 0.790ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.835 ns + Longest register pin " "Info: + Longest register to pin delay is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cf\$latch 1 REG LCCOMB_X1_Y7_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 1; REG Node = 'cf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf$latch } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(1.982 ns) 2.835 ns cf 2 PIN PIN_Y20 0 " "Info: 2: + IC(0.853 ns) + CELL(1.982 ns) = 2.835 ns; Loc. = PIN_Y20; Fanout = 0; PIN Node = 'cf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { cf$latch cf } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 69.91 % ) " "Info: Total cell delay = 1.982 ns ( 69.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.853 ns ( 30.09 % ) " "Info: Total interconnect delay = 0.853 ns ( 30.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { cf$latch cf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { cf$latch {} cf {} } { 0.000ns 0.853ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { fbus cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.594 ns" { fbus {} fbus~combout {} cf$latch {} } { 0.000ns 0.000ns 0.579ns } { 0.000ns 0.790ns 0.225ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { cf$latch cf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { cf$latch {} cf {} } { 0.000ns 0.853ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in_ALU\[2\] out_move\[2\] 9.664 ns Longest " "Info: Longest tpd from source pin \"in_ALU\[2\]\" to destination pin \"out_move\[2\]\" is 9.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns in_ALU\[2\] 1 PIN PIN_H19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H19; Fanout = 3; PIN Node = 'in_ALU\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_ALU[2] } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.666 ns) + CELL(0.225 ns) 5.701 ns out_move~26 2 COMB LCCOMB_X1_Y7_N24 1 " "Info: 2: + IC(4.666 ns) + CELL(0.225 ns) = 5.701 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'out_move~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { in_ALU[2] out_move~26 } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(2.154 ns) 9.664 ns out_move\[2\] 3 PIN PIN_D21 0 " "Info: 3: + IC(1.809 ns) + CELL(2.154 ns) = 9.664 ns; Loc. = PIN_D21; Fanout = 0; PIN Node = 'out_move\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { out_move~26 out_move[2] } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.189 ns ( 33.00 % ) " "Info: Total cell delay = 3.189 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.475 ns ( 67.00 % ) " "Info: Total interconnect delay = 6.475 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.664 ns" { in_ALU[2] out_move~26 out_move[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.664 ns" { in_ALU[2] {} in_ALU[2]~combout {} out_move~26 {} out_move[2] {} } { 0.000ns 0.000ns 4.666ns 1.809ns } { 0.000ns 0.810ns 0.225ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cf\$latch in_ALU\[0\] fbus -3.545 ns register " "Info: th for register \"cf\$latch\" (data pin = \"in_ALU\[0\]\", clock pin = \"fbus\") is -3.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fbus destination 1.594 ns + Longest register " "Info: + Longest clock path from clock \"fbus\" to destination register is 1.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns fbus 1 CLK PIN_P17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P17; Fanout = 9; CLK Node = 'fbus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fbus } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.225 ns) 1.594 ns cf\$latch 2 REG LCCOMB_X1_Y7_N16 1 " "Info: 2: + IC(0.579 ns) + CELL(0.225 ns) = 1.594 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 1; REG Node = 'cf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { fbus cf$latch } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 63.68 % ) " "Info: Total cell delay = 1.015 ns ( 63.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.579 ns ( 36.32 % ) " "Info: Total interconnect delay = 0.579 ns ( 36.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { fbus cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.594 ns" { fbus {} fbus~combout {} cf$latch {} } { 0.000ns 0.000ns 0.579ns } { 0.000ns 0.790ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.139 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns in_ALU\[0\] 1 PIN PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 4; PIN Node = 'in_ALU\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_ALU[0] } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.491 ns) + CELL(0.228 ns) 4.549 ns cf~2 2 COMB LCCOMB_X1_Y7_N18 1 " "Info: 2: + IC(3.491 ns) + CELL(0.228 ns) = 4.549 ns; Loc. = LCCOMB_X1_Y7_N18; Fanout = 1; COMB Node = 'cf~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { in_ALU[0] cf~2 } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.346 ns) 5.139 ns cf\$latch 3 REG LCCOMB_X1_Y7_N16 1 " "Info: 3: + IC(0.244 ns) + CELL(0.346 ns) = 5.139 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 1; REG Node = 'cf\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { cf~2 cf$latch } "NODE_NAME" } } { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 27.32 % ) " "Info: Total cell delay = 1.404 ns ( 27.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.735 ns ( 72.68 % ) " "Info: Total interconnect delay = 3.735 ns ( 72.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.139 ns" { in_ALU[0] cf~2 cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.139 ns" { in_ALU[0] {} in_ALU[0]~combout {} cf~2 {} cf$latch {} } { 0.000ns 0.000ns 3.491ns 0.244ns } { 0.000ns 0.830ns 0.228ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { fbus cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.594 ns" { fbus {} fbus~combout {} cf$latch {} } { 0.000ns 0.000ns 0.579ns } { 0.000ns 0.790ns 0.225ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.139 ns" { in_ALU[0] cf~2 cf$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.139 ns" { in_ALU[0] {} in_ALU[0]~combout {} cf~2 {} cf$latch {} } { 0.000ns 0.000ns 3.491ns 0.244ns } { 0.000ns 0.830ns 0.228ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 19:16:32 2020 " "Info: Processing ended: Tue Dec 01 19:16:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
