{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 14:41:20 2011 " "Info: Processing started: Wed Apr 20 14:41:20 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_interface -c memory_interface " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memory_interface -c memory_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab10/test_memory_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab10/test_memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_memory_interface-test_memory_interface_arch " "Info: Found design unit 1: test_memory_interface-test_memory_interface_arch" {  } { { "../test_memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/test_memory_interface.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_memory_interface " "Info: Found entity 1: test_memory_interface" {  } { { "../test_memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/test_memory_interface.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab10/rom_16x4_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab10/rom_16x4_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_16x4_sync-rom_16x4_sync_arch " "Info: Found design unit 1: rom_16x4_sync-rom_16x4_sync_arch" {  } { { "../rom_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/rom_16x4_sync.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_16x4_sync " "Info: Found entity 1: rom_16x4_sync" {  } { { "../rom_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/rom_16x4_sync.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab10/ram_16x4_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab10/ram_16x4_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_16x4_sync-ram_16x4_sync_arch " "Info: Found design unit 1: ram_16x4_sync-ram_16x4_sync_arch" {  } { { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_16x4_sync " "Info: Found entity 1: ram_16x4_sync" {  } { { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab10/memory_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab10/memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-memory_interface_arch " "Info: Found design unit 1: memory_interface-memory_interface_arch" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Info: Found entity 1: memory_interface" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab07/clock_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab07/clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-clock_div_arch " "Info: Found design unit 1: clock_div-clock_div_arch" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Info: Found entity 1: clock_div" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab07/dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab07/dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dff_arch " "Info: Found design unit 1: dflipflop-dff_arch" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_interface " "Info: Elaborating entity \"memory_interface\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG memory_interface.vhd(33) " "Warning (10541): VHDL Signal Declaration warning at memory_interface.vhd(33): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_count memory_interface.vhd(180) " "Warning (10492): VHDL Process Statement warning at memory_interface.vhd(180): signal \"addr_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_count memory_interface.vhd(190) " "Warning (10492): VHDL Process Statement warning at memory_interface.vhd(190): signal \"addr_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state memory_interface.vhd(173) " "Warning (10631): VHDL Process Statement warning at memory_interface.vhd(173): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 173 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_count_inc memory_interface.vhd(262) " "Warning (10492): VHDL Process Statement warning at memory_interface.vhd(262): signal \"addr_count_inc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_reg_load memory_interface.vhd(276) " "Warning (10492): VHDL Process Statement warning at memory_interface.vhd(276): signal \"x_reg_load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..12\] memory_interface.vhd(32) " "Warning (10873): Using initial value X (don't care) for net \"LEDR\[17..12\]\" at memory_interface.vhd(32)" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 32 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READ_ADDR_INC memory_interface.vhd(173) " "Info (10041): Inferred latch for \"next_state.READ_ADDR_INC\" at memory_interface.vhd(173)" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READ_RAM memory_interface.vhd(173) " "Info (10041): Inferred latch for \"next_state.READ_RAM\" at memory_interface.vhd(173)" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ADDR_CLR memory_interface.vhd(173) " "Info (10041): Inferred latch for \"next_state.ADDR_CLR\" at memory_interface.vhd(173)" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COPY_ADDR_INC memory_interface.vhd(173) " "Info (10041): Inferred latch for \"next_state.COPY_ADDR_INC\" at memory_interface.vhd(173)" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COPY memory_interface.vhd(173) " "Info (10041): Inferred latch for \"next_state.COPY\" at memory_interface.vhd(173)" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RST memory_interface.vhd(173) " "Info (10041): Inferred latch for \"next_state.RST\" at memory_interface.vhd(173)" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16x4_sync rom_16x4_sync:U1 " "Info: Elaborating entity \"rom_16x4_sync\" for hierarchy \"rom_16x4_sync:U1\"" {  } { { "../memory_interface.vhd" "U1" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x4_sync ram_16x4_sync:U2 " "Info: Elaborating entity \"ram_16x4_sync\" for hierarchy \"ram_16x4_sync:U2\"" {  } { { "../memory_interface.vhd" "U2" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:U3 " "Info: Elaborating entity \"clock_div\" for hierarchy \"clock_div:U3\"" {  } { { "../memory_interface.vhd" "U3" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop clock_div:U3\|dflipflop:D1 " "Info: Elaborating entity \"dflipflop\" for hierarchy \"clock_div:U3\|dflipflop:D1\"" {  } { { "../../lab07/clock_div.vhd" "D1" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div:U3\|Mux0 " "Warning: Found clock multiplexer clock_div:U3\|Mux0" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "ram_16x4_sync:U2\|RAM " "Info: RAM logic \"ram_16x4_sync:U2\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "../ram_16x4_sync.vhd" "RAM" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Warning (13410): Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Warning (13410): Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Warning (13410): Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Warning (13410): Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Warning (13410): Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Warning (13410): Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Warning (13410): Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Warning (13410): Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Warning (13410): Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Warning (13410): Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Warning (13410): Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Warning (13410): Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Warning (13410): Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Warning (13410): Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Warning (13410): Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Warning (13410): Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Warning (13410): Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[34\] GND " "Warning (13410): Pin \"GPIO_0\[34\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[35\] GND " "Warning (13410): Pin \"GPIO_0\[35\]\" is stuck at GND" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Info: Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Info: Implemented 62 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Info: Implemented 245 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 14:41:29 2011 " "Info: Processing ended: Wed Apr 20 14:41:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 14:41:31 2011 " "Info: Processing started: Wed Apr 20 14:41:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memory_interface -c memory_interface " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off memory_interface -c memory_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "memory_interface EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"memory_interface\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/EE367/Labs/lab10/Cyclone Implementation/" 0 { } { { 0 { 0 ""} 0 835 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/EE367/Labs/lab10/Cyclone Implementation/" 0 { } { { 0 { 0 ""} 0 836 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/EE367/Labs/lab10/Cyclone Implementation/" 0 { } { { 0 { 0 ""} 0 837 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_div:U3\|Mux0  " "Info: Automatically promoted node clock_div:U3\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_div:U3|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/EE367/Labs/lab10/Cyclone Implementation/" 0 { } { { 0 { 0 ""} 0 492 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.119 ns register register " "Info: Estimated most critical path is register to register delay of 4.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram_16x4_sync:U2\|RAM~43 1 REG LAB_X40_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X40_Y10; Fanout = 1; REG Node = 'ram_16x4_sync:U2\|RAM~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_16x4_sync:U2|RAM~43 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.419 ns) 1.385 ns ram_16x4_sync:U2\|RAM~161 2 COMB LAB_X42_Y7 1 " "Info: 2: + IC(0.966 ns) + CELL(0.419 ns) = 1.385 ns; Loc. = LAB_X42_Y7; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~161'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { ram_16x4_sync:U2|RAM~43 ram_16x4_sync:U2|RAM~161 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.271 ns) 2.433 ns ram_16x4_sync:U2\|RAM~162 3 COMB LAB_X41_Y9 1 " "Info: 3: + IC(0.777 ns) + CELL(0.271 ns) = 2.433 ns; Loc. = LAB_X41_Y9; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~162'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { ram_16x4_sync:U2|RAM~161 ram_16x4_sync:U2|RAM~162 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 3.474 ns ram_16x4_sync:U2\|RAM~163 4 COMB LAB_X41_Y10 1 " "Info: 4: + IC(0.891 ns) + CELL(0.150 ns) = 3.474 ns; Loc. = LAB_X41_Y10; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~163'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { ram_16x4_sync:U2|RAM~162 ram_16x4_sync:U2|RAM~163 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 4.035 ns ram_16x4_sync:U2\|RAM~166 5 COMB LAB_X41_Y10 1 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 4.035 ns; Loc. = LAB_X41_Y10; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~166'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { ram_16x4_sync:U2|RAM~163 ram_16x4_sync:U2|RAM~166 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.119 ns ram_16x4_sync:U2\|data_out\[2\] 6 REG LAB_X41_Y10 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.119 ns; Loc. = LAB_X41_Y10; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.195 ns ( 29.01 % ) " "Info: Total cell delay = 1.195 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.924 ns ( 70.99 % ) " "Info: Total interconnect delay = 2.924 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { ram_16x4_sync:U2|RAM~43 ram_16x4_sync:U2|RAM~161 ram_16x4_sync:U2|RAM~162 ram_16x4_sync:U2|RAM~163 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y11 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "62 " "Warning: Found 62 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/EE367/Labs/lab10/Cyclone Implementation/memory_interface.fit.smsg " "Info: Generated suppressed messages file Z:/EE367/Labs/lab10/Cyclone Implementation/memory_interface.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 345 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 345 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Info: Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 14:41:42 2011 " "Info: Processing ended: Wed Apr 20 14:41:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 14:41:45 2011 " "Info: Processing started: Wed Apr 20 14:41:45 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off memory_interface -c memory_interface " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off memory_interface -c memory_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 14:42:01 2011 " "Info: Processing ended: Wed Apr 20 14:42:01 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 14:42:02 2011 " "Info: Processing started: Wed Apr 20 14:42:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memory_interface -c memory_interface --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory_interface -c memory_interface --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[1\] " "Info: Assuming node \"SW\[1\]\" is an undefined clock" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is an undefined clock" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 30 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[2\] " "Info: Assuming node \"SW\[2\]\" is an undefined clock" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[4\] " "Info: Assuming node \"SW\[4\]\" is an undefined clock" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "54 " "Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D28\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D28\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D28\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D29\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D29\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D29\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D25\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D25\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D25\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D24\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D24\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D24\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D17\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D17\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D17\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D16\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D16\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D16\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D20\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D20\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D20\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D21\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D21\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D21\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D1\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D1\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D4\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D4\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D5\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D5\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D8\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D8\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D8\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D9\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D9\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D9\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D12\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D12\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D12\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D13\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D13\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D13\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~14 " "Info: Detected gated clock \"clock_div:U3\|Mux0~14\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D31\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D31\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D31\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D30\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D30\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D30\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D26\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D26\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D26\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~12 " "Info: Detected gated clock \"clock_div:U3\|Mux0~12\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D27\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D27\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D27\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D19\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D19\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D19\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D18\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D18\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D18\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~8 " "Info: Detected gated clock \"clock_div:U3\|Mux0~8\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D22\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D22\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D22\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~10 " "Info: Detected gated clock \"clock_div:U3\|Mux0~10\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D23\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D23\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D23\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~0 " "Info: Detected gated clock \"clock_div:U3\|Mux0~0\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D2\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D2\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D3\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D3\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D7\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D7\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D7\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~2 " "Info: Detected gated clock \"clock_div:U3\|Mux0~2\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D6\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D6\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~4 " "Info: Detected gated clock \"clock_div:U3\|Mux0~4\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D10\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D10\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D10\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D11\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D11\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D11\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D14\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D14\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D14\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~6 " "Info: Detected gated clock \"clock_div:U3\|Mux0~6\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U3\|dflipflop:D15\|Q " "Info: Detected ripple clock \"clock_div:U3\|dflipflop:D15\|Q\" as buffer" {  } { { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|dflipflop:D15\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~15 " "Info: Detected gated clock \"clock_div:U3\|Mux0~15\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~13 " "Info: Detected gated clock \"clock_div:U3\|Mux0~13\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~9 " "Info: Detected gated clock \"clock_div:U3\|Mux0~9\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~11 " "Info: Detected gated clock \"clock_div:U3\|Mux0~11\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~1 " "Info: Detected gated clock \"clock_div:U3\|Mux0~1\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~3 " "Info: Detected gated clock \"clock_div:U3\|Mux0~3\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~5 " "Info: Detected gated clock \"clock_div:U3\|Mux0~5\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~7 " "Info: Detected gated clock \"clock_div:U3\|Mux0~7\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~20 " "Info: Detected gated clock \"clock_div:U3\|Mux0~20\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~19 " "Info: Detected gated clock \"clock_div:U3\|Mux0~19\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~16 " "Info: Detected gated clock \"clock_div:U3\|Mux0~16\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~17 " "Info: Detected gated clock \"clock_div:U3\|Mux0~17\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~21 " "Info: Detected gated clock \"clock_div:U3\|Mux0~21\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0~18 " "Info: Detected gated clock \"clock_div:U3\|Mux0~18\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U3\|Mux0 " "Info: Detected gated clock \"clock_div:U3\|Mux0\" as buffer" {  } { { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U3\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[3\] register addr_count\[2\] register ram_16x4_sync:U2\|data_out\[2\] 208.42 MHz 4.798 ns Internal " "Info: Clock \"SW\[3\]\" has Internal fmax of 208.42 MHz between source register \"addr_count\[2\]\" and destination register \"ram_16x4_sync:U2\|data_out\[2\]\" (period= 4.798 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.440 ns + Longest register register " "Info: + Longest register to register delay is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[2\] 1 REG LCFF_X42_Y10_N13 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.393 ns) 1.308 ns ram_16x4_sync:U2\|RAM~157 2 COMB LCCOMB_X42_Y7_N16 1 " "Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~157'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 2.198 ns ram_16x4_sync:U2\|RAM~158 3 COMB LCCOMB_X41_Y7_N26 1 " "Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~158'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.419 ns) 3.356 ns ram_16x4_sync:U2\|RAM~166 4 COMB LCCOMB_X41_Y10_N18 1 " "Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~166'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.440 ns ram_16x4_sync:U2\|data_out\[2\] 5 REG LCFF_X41_Y10_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 38.78 % ) " "Info: Total cell delay = 1.334 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 61.22 % ) " "Info: Total interconnect delay = 2.106 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.144 ns - Smallest " "Info: - Smallest clock skew is -1.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 6.179 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[3\]\" to destination register is 6.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.150 ns) 2.757 ns clock_div:U3\|Mux0~21 2 COMB LCCOMB_X50_Y19_N28 1 " "Info: 2: + IC(1.608 ns) + CELL(0.150 ns) = 2.757 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { SW[3] clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.154 ns clock_div:U3\|Mux0 3 COMB LCCOMB_X50_Y19_N18 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.154 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 4.645 ns clock_div:U3\|Mux0~clkctrl 4 COMB CLKCTRL_G5 86 " "Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 4.645 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.179 ns ram_16x4_sync:U2\|data_out\[2\] 5 REG LCFF_X41_Y10_N19 3 " "Info: 5: + IC(0.997 ns) + CELL(0.537 ns) = 6.179 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 29.71 % ) " "Info: Total cell delay = 1.836 ns ( 29.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.343 ns ( 70.29 % ) " "Info: Total interconnect delay = 4.343 ns ( 70.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.179 ns" { SW[3] clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.179 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.608ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 7.323 ns - Longest register " "Info: - Longest clock path from clock \"SW\[3\]\" to source register is 7.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.438 ns) 3.098 ns clock_div:U3\|Mux0~18 2 COMB LCCOMB_X49_Y18_N2 1 " "Info: 2: + IC(1.661 ns) + CELL(0.438 ns) = 3.098 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { SW[3] clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 4.297 ns clock_div:U3\|Mux0 3 COMB LCCOMB_X50_Y19_N18 1 " "Info: 3: + IC(0.780 ns) + CELL(0.419 ns) = 4.297 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 5.788 ns clock_div:U3\|Mux0~clkctrl 4 COMB CLKCTRL_G5 86 " "Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 5.788 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 7.323 ns addr_count\[2\] 5 REG LCFF_X42_Y10_N13 35 " "Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 7.323 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.393 ns ( 32.68 % ) " "Info: Total cell delay = 2.393 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.930 ns ( 67.32 % ) " "Info: Total interconnect delay = 4.930 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { SW[3] clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.661ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.179 ns" { SW[3] clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.179 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.608ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { SW[3] clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.661ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.179 ns" { SW[3] clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.179 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.608ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { SW[3] clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.661ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[1\] register addr_count\[2\] register ram_16x4_sync:U2\|data_out\[2\] 187.09 MHz 5.345 ns Internal " "Info: Clock \"SW\[1\]\" has Internal fmax of 187.09 MHz between source register \"addr_count\[2\]\" and destination register \"ram_16x4_sync:U2\|data_out\[2\]\" (period= 5.345 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.440 ns + Longest register register " "Info: + Longest register to register delay is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[2\] 1 REG LCFF_X42_Y10_N13 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.393 ns) 1.308 ns ram_16x4_sync:U2\|RAM~157 2 COMB LCCOMB_X42_Y7_N16 1 " "Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~157'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 2.198 ns ram_16x4_sync:U2\|RAM~158 3 COMB LCCOMB_X41_Y7_N26 1 " "Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~158'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.419 ns) 3.356 ns ram_16x4_sync:U2\|RAM~166 4 COMB LCCOMB_X41_Y10_N18 1 " "Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~166'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.440 ns ram_16x4_sync:U2\|data_out\[2\] 5 REG LCFF_X41_Y10_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 38.78 % ) " "Info: Total cell delay = 1.334 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 61.22 % ) " "Info: Total interconnect delay = 2.106 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.691 ns - Smallest " "Info: - Smallest clock skew is -1.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 6.507 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[1\]\" to destination register is 6.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 2.163 ns clock_div:U3\|Mux0~15 2 COMB LCCOMB_X50_Y19_N0 1 " "Info: 2: + IC(1.014 ns) + CELL(0.150 ns) = 2.163 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { SW[1] clock_div:U3|Mux0~15 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.559 ns clock_div:U3\|Mux0~20 3 COMB LCCOMB_X50_Y19_N20 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.559 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.085 ns clock_div:U3\|Mux0~21 4 COMB LCCOMB_X50_Y19_N28 1 " "Info: 4: + IC(0.255 ns) + CELL(0.271 ns) = 3.085 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.482 ns clock_div:U3\|Mux0 5 COMB LCCOMB_X50_Y19_N18 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.482 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 4.973 ns clock_div:U3\|Mux0~clkctrl 6 COMB CLKCTRL_G5 86 " "Info: 6: + IC(1.491 ns) + CELL(0.000 ns) = 4.973 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.507 ns ram_16x4_sync:U2\|data_out\[2\] 7 REG LCFF_X41_Y10_N19 3 " "Info: 7: + IC(0.997 ns) + CELL(0.537 ns) = 6.507 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.257 ns ( 34.69 % ) " "Info: Total cell delay = 2.257 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.250 ns ( 65.31 % ) " "Info: Total interconnect delay = 4.250 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { SW[1] clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.014ns 0.246ns 0.255ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] source 8.198 ns - Longest register " "Info: - Longest clock path from clock \"SW\[1\]\" to source register is 8.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.271 ns) 2.386 ns clock_div:U3\|Mux0~6 2 COMB LCCOMB_X49_Y18_N16 1 " "Info: 2: + IC(1.116 ns) + CELL(0.271 ns) = 2.386 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { SW[1] clock_div:U3|Mux0~6 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 2.916 ns clock_div:U3\|Mux0~7 3 COMB LCCOMB_X49_Y18_N24 1 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 2.916 ns; Loc. = LCCOMB_X49_Y18_N24; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U3|Mux0~6 clock_div:U3|Mux0~7 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 3.448 ns clock_div:U3\|Mux0~17 4 COMB LCCOMB_X49_Y18_N4 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 3.448 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U3|Mux0~7 clock_div:U3|Mux0~17 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 3.973 ns clock_div:U3\|Mux0~18 5 COMB LCCOMB_X49_Y18_N2 1 " "Info: 5: + IC(0.254 ns) + CELL(0.271 ns) = 3.973 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 5.172 ns clock_div:U3\|Mux0 6 COMB LCCOMB_X50_Y19_N18 1 " "Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.172 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 6.663 ns clock_div:U3\|Mux0~clkctrl 7 COMB CLKCTRL_G5 86 " "Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.663 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 8.198 ns addr_count\[2\] 8 REG LCFF_X42_Y10_N13 35 " "Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.198 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.047 ns ( 37.17 % ) " "Info: Total cell delay = 3.047 ns ( 37.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.151 ns ( 62.83 % ) " "Info: Total interconnect delay = 5.151 ns ( 62.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { SW[1] clock_div:U3|Mux0~6 clock_div:U3|Mux0~7 clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~6 {} clock_div:U3|Mux0~7 {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.116ns 0.255ns 0.257ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.275ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { SW[1] clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.014ns 0.246ns 0.255ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { SW[1] clock_div:U3|Mux0~6 clock_div:U3|Mux0~7 clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~6 {} clock_div:U3|Mux0~7 {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.116ns 0.255ns 0.257ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.275ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { SW[1] clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.014ns 0.246ns 0.255ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { SW[1] clock_div:U3|Mux0~6 clock_div:U3|Mux0~7 clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~6 {} clock_div:U3|Mux0~7 {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.116ns 0.255ns 0.257ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.275ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[0\] register addr_count\[2\] register ram_16x4_sync:U2\|data_out\[2\] 209.82 MHz 4.766 ns Internal " "Info: Clock \"SW\[0\]\" has Internal fmax of 209.82 MHz between source register \"addr_count\[2\]\" and destination register \"ram_16x4_sync:U2\|data_out\[2\]\" (period= 4.766 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.440 ns + Longest register register " "Info: + Longest register to register delay is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[2\] 1 REG LCFF_X42_Y10_N13 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.393 ns) 1.308 ns ram_16x4_sync:U2\|RAM~157 2 COMB LCCOMB_X42_Y7_N16 1 " "Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~157'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 2.198 ns ram_16x4_sync:U2\|RAM~158 3 COMB LCCOMB_X41_Y7_N26 1 " "Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~158'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.419 ns) 3.356 ns ram_16x4_sync:U2\|RAM~166 4 COMB LCCOMB_X41_Y10_N18 1 " "Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~166'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.440 ns ram_16x4_sync:U2\|data_out\[2\] 5 REG LCFF_X41_Y10_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 38.78 % ) " "Info: Total cell delay = 1.334 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 61.22 % ) " "Info: Total interconnect delay = 2.106 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.112 ns - Smallest " "Info: - Smallest clock skew is -1.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 7.125 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[0\]\" to destination register is 7.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.271 ns) 2.247 ns clock_div:U3\|Mux0~14 2 COMB LCCOMB_X50_Y19_N16 1 " "Info: 2: + IC(0.977 ns) + CELL(0.271 ns) = 2.247 ns; Loc. = LCCOMB_X50_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { SW[0] clock_div:U3|Mux0~14 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.781 ns clock_div:U3\|Mux0~15 3 COMB LCCOMB_X50_Y19_N0 1 " "Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 2.781 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { clock_div:U3|Mux0~14 clock_div:U3|Mux0~15 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.177 ns clock_div:U3\|Mux0~20 4 COMB LCCOMB_X50_Y19_N20 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.177 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.703 ns clock_div:U3\|Mux0~21 5 COMB LCCOMB_X50_Y19_N28 1 " "Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 3.703 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.100 ns clock_div:U3\|Mux0 6 COMB LCCOMB_X50_Y19_N18 1 " "Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 4.100 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 5.591 ns clock_div:U3\|Mux0~clkctrl 7 COMB CLKCTRL_G5 86 " "Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 5.591 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 7.125 ns ram_16x4_sync:U2\|data_out\[2\] 8 REG LCFF_X41_Y10_N19 3 " "Info: 8: + IC(0.997 ns) + CELL(0.537 ns) = 7.125 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.653 ns ( 37.24 % ) " "Info: Total cell delay = 2.653 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 62.76 % ) " "Info: Total interconnect delay = 4.472 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { SW[0] clock_div:U3|Mux0~14 clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~14 {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 0.977ns 0.259ns 0.246ns 0.255ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 8.237 ns - Longest register " "Info: - Longest clock path from clock \"SW\[0\]\" to source register is 8.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.438 ns) 2.556 ns clock_div:U3\|Mux0~2 2 COMB LCCOMB_X49_Y18_N8 1 " "Info: 2: + IC(1.119 ns) + CELL(0.438 ns) = 2.556 ns; Loc. = LCCOMB_X49_Y18_N8; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { SW[0] clock_div:U3|Mux0~2 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 3.084 ns clock_div:U3\|Mux0~3 3 COMB LCCOMB_X49_Y18_N20 1 " "Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 3.084 ns; Loc. = LCCOMB_X49_Y18_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { clock_div:U3|Mux0~2 clock_div:U3|Mux0~3 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.614 ns clock_div:U3\|Mux0~16 4 COMB LCCOMB_X49_Y18_N28 1 " "Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.614 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U3|Mux0~3 clock_div:U3|Mux0~16 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.012 ns clock_div:U3\|Mux0~18 5 COMB LCCOMB_X49_Y18_N2 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.012 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 5.211 ns clock_div:U3\|Mux0 6 COMB LCCOMB_X50_Y19_N18 1 " "Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.211 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 6.702 ns clock_div:U3\|Mux0~clkctrl 7 COMB CLKCTRL_G5 86 " "Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.702 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 8.237 ns addr_count\[2\] 8 REG LCFF_X42_Y10_N13 35 " "Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.237 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.089 ns ( 37.50 % ) " "Info: Total cell delay = 3.089 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.148 ns ( 62.50 % ) " "Info: Total interconnect delay = 5.148 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.237 ns" { SW[0] clock_div:U3|Mux0~2 clock_div:U3|Mux0~3 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.237 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~2 {} clock_div:U3|Mux0~3 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.119ns 0.257ns 0.255ns 0.248ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.271ns 0.275ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { SW[0] clock_div:U3|Mux0~14 clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~14 {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 0.977ns 0.259ns 0.246ns 0.255ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.237 ns" { SW[0] clock_div:U3|Mux0~2 clock_div:U3|Mux0~3 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.237 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~2 {} clock_div:U3|Mux0~3 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.119ns 0.257ns 0.255ns 0.248ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.271ns 0.275ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { SW[0] clock_div:U3|Mux0~14 clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.125 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~14 {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 0.977ns 0.259ns 0.246ns 0.255ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.237 ns" { SW[0] clock_div:U3|Mux0~2 clock_div:U3|Mux0~3 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.237 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~2 {} clock_div:U3|Mux0~3 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.119ns 0.257ns 0.255ns 0.248ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.271ns 0.275ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register addr_count\[2\] register ram_16x4_sync:U2\|data_out\[2\] 23.57 MHz 42.428 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 23.57 MHz between source register \"addr_count\[2\]\" and destination register \"ram_16x4_sync:U2\|data_out\[2\]\" (period= 42.428 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.440 ns + Longest register register " "Info: + Longest register to register delay is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[2\] 1 REG LCFF_X42_Y10_N13 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.393 ns) 1.308 ns ram_16x4_sync:U2\|RAM~157 2 COMB LCCOMB_X42_Y7_N16 1 " "Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~157'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 2.198 ns ram_16x4_sync:U2\|RAM~158 3 COMB LCCOMB_X41_Y7_N26 1 " "Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~158'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.419 ns) 3.356 ns ram_16x4_sync:U2\|RAM~166 4 COMB LCCOMB_X41_Y10_N18 1 " "Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~166'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.440 ns ram_16x4_sync:U2\|data_out\[2\] 5 REG LCFF_X41_Y10_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 38.78 % ) " "Info: Total cell delay = 1.334 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 61.22 % ) " "Info: Total interconnect delay = 2.106 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-38.774 ns - Smallest " "Info: - Smallest clock skew is -38.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.328 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 8.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.419 ns) 2.916 ns clock_div:U3\|Mux0~0 2 COMB LCCOMB_X49_Y18_N10 1 " "Info: 2: + IC(1.498 ns) + CELL(0.419 ns) = 2.916 ns; Loc. = LCCOMB_X49_Y18_N10; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { CLOCK_50 clock_div:U3|Mux0~0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.310 ns clock_div:U3\|Mux0~1 3 COMB LCCOMB_X49_Y18_N26 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 3.310 ns; Loc. = LCCOMB_X49_Y18_N26; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clock_div:U3|Mux0~0 clock_div:U3|Mux0~1 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.706 ns clock_div:U3\|Mux0~16 4 COMB LCCOMB_X49_Y18_N28 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.706 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U3|Mux0~1 clock_div:U3|Mux0~16 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.104 ns clock_div:U3\|Mux0~18 5 COMB LCCOMB_X49_Y18_N2 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.104 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 5.303 ns clock_div:U3\|Mux0 6 COMB LCCOMB_X50_Y19_N18 1 " "Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.303 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 6.794 ns clock_div:U3\|Mux0~clkctrl 7 COMB CLKCTRL_G5 86 " "Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.794 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 8.328 ns ram_16x4_sync:U2\|data_out\[2\] 8 REG LCFF_X41_Y10_N19 3 " "Info: 8: + IC(0.997 ns) + CELL(0.537 ns) = 8.328 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.824 ns ( 33.91 % ) " "Info: Total cell delay = 2.824 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.504 ns ( 66.09 % ) " "Info: Total interconnect delay = 5.504 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.328 ns" { CLOCK_50 clock_div:U3|Mux0~0 clock_div:U3|Mux0~1 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.328 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|Mux0~0 {} clock_div:U3|Mux0~1 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.498ns 0.244ns 0.246ns 0.248ns 0.780ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.150ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 47.102 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 47.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.787 ns) 3.264 ns clock_div:U3\|dflipflop:D1\|Q 2 REG LCFF_X49_Y18_N23 3 " "Info: 2: + IC(1.478 ns) + CELL(0.787 ns) = 3.264 ns; Loc. = LCFF_X49_Y18_N23; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.787 ns) 4.345 ns clock_div:U3\|dflipflop:D2\|Q 3 REG LCFF_X49_Y18_N15 3 " "Info: 3: + IC(0.294 ns) + CELL(0.787 ns) = 4.345 ns; Loc. = LCFF_X49_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.787 ns) 5.571 ns clock_div:U3\|dflipflop:D3\|Q 4 REG LCFF_X50_Y18_N29 3 " "Info: 4: + IC(0.439 ns) + CELL(0.787 ns) = 5.571 ns; Loc. = LCFF_X50_Y18_N29; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 6.653 ns clock_div:U3\|dflipflop:D4\|Q 5 REG LCFF_X50_Y18_N21 3 " "Info: 5: + IC(0.295 ns) + CELL(0.787 ns) = 6.653 ns; Loc. = LCFF_X50_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.787 ns) 8.242 ns clock_div:U3\|dflipflop:D5\|Q 6 REG LCFF_X49_Y17_N9 3 " "Info: 6: + IC(0.802 ns) + CELL(0.787 ns) = 8.242 ns; Loc. = LCFF_X49_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 9.319 ns clock_div:U3\|dflipflop:D6\|Q 7 REG LCFF_X49_Y17_N1 3 " "Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.319 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.787 ns) 10.806 ns clock_div:U3\|dflipflop:D7\|Q 8 REG LCFF_X48_Y18_N15 3 " "Info: 8: + IC(0.700 ns) + CELL(0.787 ns) = 10.806 ns; Loc. = LCFF_X48_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 11.883 ns clock_div:U3\|dflipflop:D8\|Q 9 REG LCFF_X48_Y18_N9 3 " "Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.883 ns; Loc. = LCFF_X48_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 13.141 ns clock_div:U3\|dflipflop:D9\|Q 10 REG LCFF_X47_Y18_N9 3 " "Info: 10: + IC(0.471 ns) + CELL(0.787 ns) = 13.141 ns; Loc. = LCFF_X47_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 14.218 ns clock_div:U3\|dflipflop:D10\|Q 11 REG LCFF_X47_Y18_N3 3 " "Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.218 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.787 ns) 15.763 ns clock_div:U3\|dflipflop:D11\|Q 12 REG LCFF_X48_Y19_N25 3 " "Info: 12: + IC(0.758 ns) + CELL(0.787 ns) = 15.763 ns; Loc. = LCFF_X48_Y19_N25; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.840 ns clock_div:U3\|dflipflop:D12\|Q 13 REG LCFF_X48_Y19_N17 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.840 ns; Loc. = LCFF_X48_Y19_N17; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.787 ns) 18.401 ns clock_div:U3\|dflipflop:D13\|Q 14 REG LCFF_X48_Y17_N29 3 " "Info: 14: + IC(0.774 ns) + CELL(0.787 ns) = 18.401 ns; Loc. = LCFF_X48_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.787 ns) 19.482 ns clock_div:U3\|dflipflop:D14\|Q 15 REG LCFF_X48_Y17_N9 3 " "Info: 15: + IC(0.294 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X48_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 20.967 ns clock_div:U3\|dflipflop:D15\|Q 16 REG LCFF_X50_Y17_N5 3 " "Info: 16: + IC(0.698 ns) + CELL(0.787 ns) = 20.967 ns; Loc. = LCFF_X50_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 22.044 ns clock_div:U3\|dflipflop:D16\|Q 17 REG LCFF_X50_Y17_N1 3 " "Info: 17: + IC(0.290 ns) + CELL(0.787 ns) = 22.044 ns; Loc. = LCFF_X50_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.787 ns) 23.615 ns clock_div:U3\|dflipflop:D17\|Q 18 REG LCFF_X50_Y19_N23 3 " "Info: 18: + IC(0.784 ns) + CELL(0.787 ns) = 23.615 ns; Loc. = LCFF_X50_Y19_N23; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 24.697 ns clock_div:U3\|dflipflop:D18\|Q 19 REG LCFF_X50_Y19_N3 3 " "Info: 19: + IC(0.295 ns) + CELL(0.787 ns) = 24.697 ns; Loc. = LCFF_X50_Y19_N3; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.787 ns) 26.268 ns clock_div:U3\|dflipflop:D19\|Q 20 REG LCFF_X51_Y17_N29 3 " "Info: 20: + IC(0.784 ns) + CELL(0.787 ns) = 26.268 ns; Loc. = LCFF_X51_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 27.346 ns clock_div:U3\|dflipflop:D20\|Q 21 REG LCFF_X51_Y17_N5 3 " "Info: 21: + IC(0.291 ns) + CELL(0.787 ns) = 27.346 ns; Loc. = LCFF_X51_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 28.914 ns clock_div:U3\|dflipflop:D21\|Q 22 REG LCFF_X50_Y20_N17 3 " "Info: 22: + IC(0.781 ns) + CELL(0.787 ns) = 28.914 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 29.992 ns clock_div:U3\|dflipflop:D22\|Q 23 REG LCFF_X50_Y20_N11 3 " "Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 29.992 ns; Loc. = LCFF_X50_Y20_N11; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 31.560 ns clock_div:U3\|dflipflop:D23\|Q 24 REG LCFF_X51_Y18_N9 3 " "Info: 24: + IC(0.781 ns) + CELL(0.787 ns) = 31.560 ns; Loc. = LCFF_X51_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 32.637 ns clock_div:U3\|dflipflop:D24\|Q 25 REG LCFF_X51_Y18_N21 3 " "Info: 25: + IC(0.290 ns) + CELL(0.787 ns) = 32.637 ns; Loc. = LCFF_X51_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.787 ns) 34.189 ns clock_div:U3\|dflipflop:D25\|Q 26 REG LCFF_X51_Y19_N9 3 " "Info: 26: + IC(0.765 ns) + CELL(0.787 ns) = 34.189 ns; Loc. = LCFF_X51_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 35.266 ns clock_div:U3\|dflipflop:D26\|Q 27 REG LCFF_X51_Y19_N19 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 35.266 ns; Loc. = LCFF_X51_Y19_N19; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.787 ns) 36.747 ns clock_div:U3\|dflipflop:D27\|Q 28 REG LCFF_X49_Y19_N31 3 " "Info: 28: + IC(0.694 ns) + CELL(0.787 ns) = 36.747 ns; Loc. = LCFF_X49_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 37.822 ns clock_div:U3\|dflipflop:D28\|Q 29 REG LCFF_X49_Y19_N27 3 " "Info: 29: + IC(0.288 ns) + CELL(0.787 ns) = 37.822 ns; Loc. = LCFF_X49_Y19_N27; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.787 ns) 39.315 ns clock_div:U3\|dflipflop:D29\|Q 30 REG LCFF_X47_Y19_N9 3 " "Info: 30: + IC(0.706 ns) + CELL(0.787 ns) = 39.315 ns; Loc. = LCFF_X47_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 40.392 ns clock_div:U3\|dflipflop:D30\|Q 31 REG LCFF_X47_Y19_N31 3 " "Info: 31: + IC(0.290 ns) + CELL(0.787 ns) = 40.392 ns; Loc. = LCFF_X47_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 41.615 ns clock_div:U3\|dflipflop:D31\|Q 32 REG LCFF_X46_Y19_N29 1 " "Info: 32: + IC(0.436 ns) + CELL(0.787 ns) = 41.615 ns; Loc. = LCFF_X46_Y19_N29; Fanout = 1; REG Node = 'clock_div:U3\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.419 ns) 42.757 ns clock_div:U3\|Mux0~15 33 COMB LCCOMB_X50_Y19_N0 1 " "Info: 33: + IC(0.723 ns) + CELL(0.419 ns) = 42.757 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 43.153 ns clock_div:U3\|Mux0~20 34 COMB LCCOMB_X50_Y19_N20 1 " "Info: 34: + IC(0.246 ns) + CELL(0.150 ns) = 43.153 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 43.679 ns clock_div:U3\|Mux0~21 35 COMB LCCOMB_X50_Y19_N28 1 " "Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.679 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 44.076 ns clock_div:U3\|Mux0 36 COMB LCCOMB_X50_Y19_N18 1 " "Info: 36: + IC(0.247 ns) + CELL(0.150 ns) = 44.076 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 45.567 ns clock_div:U3\|Mux0~clkctrl 37 COMB CLKCTRL_G5 86 " "Info: 37: + IC(1.491 ns) + CELL(0.000 ns) = 45.567 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 47.102 ns addr_count\[2\] 38 REG LCFF_X42_Y10_N13 35 " "Info: 38: + IC(0.998 ns) + CELL(0.537 ns) = 47.102 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.923 ns ( 57.16 % ) " "Info: Total cell delay = 26.923 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.179 ns ( 42.84 % ) " "Info: Total interconnect delay = 20.179 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.102 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.102 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|dflipflop:D1|Q {} clock_div:U3|dflipflop:D2|Q {} clock_div:U3|dflipflop:D3|Q {} clock_div:U3|dflipflop:D4|Q {} clock_div:U3|dflipflop:D5|Q {} clock_div:U3|dflipflop:D6|Q {} clock_div:U3|dflipflop:D7|Q {} clock_div:U3|dflipflop:D8|Q {} clock_div:U3|dflipflop:D9|Q {} clock_div:U3|dflipflop:D10|Q {} clock_div:U3|dflipflop:D11|Q {} clock_div:U3|dflipflop:D12|Q {} clock_div:U3|dflipflop:D13|Q {} clock_div:U3|dflipflop:D14|Q {} clock_div:U3|dflipflop:D15|Q {} clock_div:U3|dflipflop:D16|Q {} clock_div:U3|dflipflop:D17|Q {} clock_div:U3|dflipflop:D18|Q {} clock_div:U3|dflipflop:D19|Q {} clock_div:U3|dflipflop:D20|Q {} clock_div:U3|dflipflop:D21|Q {} clock_div:U3|dflipflop:D22|Q {} clock_div:U3|dflipflop:D23|Q {} clock_div:U3|dflipflop:D24|Q {} clock_div:U3|dflipflop:D25|Q {} clock_div:U3|dflipflop:D26|Q {} clock_div:U3|dflipflop:D27|Q {} clock_div:U3|dflipflop:D28|Q {} clock_div:U3|dflipflop:D29|Q {} clock_div:U3|dflipflop:D30|Q {} clock_div:U3|dflipflop:D31|Q {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.478ns 0.294ns 0.439ns 0.295ns 0.802ns 0.290ns 0.700ns 0.290ns 0.471ns 0.290ns 0.758ns 0.290ns 0.774ns 0.294ns 0.698ns 0.290ns 0.784ns 0.295ns 0.784ns 0.291ns 0.781ns 0.291ns 0.781ns 0.290ns 0.765ns 0.290ns 0.694ns 0.288ns 0.706ns 0.290ns 0.436ns 0.723ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.328 ns" { CLOCK_50 clock_div:U3|Mux0~0 clock_div:U3|Mux0~1 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.328 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|Mux0~0 {} clock_div:U3|Mux0~1 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.498ns 0.244ns 0.246ns 0.248ns 0.780ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.150ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.102 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.102 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|dflipflop:D1|Q {} clock_div:U3|dflipflop:D2|Q {} clock_div:U3|dflipflop:D3|Q {} clock_div:U3|dflipflop:D4|Q {} clock_div:U3|dflipflop:D5|Q {} clock_div:U3|dflipflop:D6|Q {} clock_div:U3|dflipflop:D7|Q {} clock_div:U3|dflipflop:D8|Q {} clock_div:U3|dflipflop:D9|Q {} clock_div:U3|dflipflop:D10|Q {} clock_div:U3|dflipflop:D11|Q {} clock_div:U3|dflipflop:D12|Q {} clock_div:U3|dflipflop:D13|Q {} clock_div:U3|dflipflop:D14|Q {} clock_div:U3|dflipflop:D15|Q {} clock_div:U3|dflipflop:D16|Q {} clock_div:U3|dflipflop:D17|Q {} clock_div:U3|dflipflop:D18|Q {} clock_div:U3|dflipflop:D19|Q {} clock_div:U3|dflipflop:D20|Q {} clock_div:U3|dflipflop:D21|Q {} clock_div:U3|dflipflop:D22|Q {} clock_div:U3|dflipflop:D23|Q {} clock_div:U3|dflipflop:D24|Q {} clock_div:U3|dflipflop:D25|Q {} clock_div:U3|dflipflop:D26|Q {} clock_div:U3|dflipflop:D27|Q {} clock_div:U3|dflipflop:D28|Q {} clock_div:U3|dflipflop:D29|Q {} clock_div:U3|dflipflop:D30|Q {} clock_div:U3|dflipflop:D31|Q {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.478ns 0.294ns 0.439ns 0.295ns 0.802ns 0.290ns 0.700ns 0.290ns 0.471ns 0.290ns 0.758ns 0.290ns 0.774ns 0.294ns 0.698ns 0.290ns 0.784ns 0.295ns 0.784ns 0.291ns 0.781ns 0.291ns 0.781ns 0.290ns 0.765ns 0.290ns 0.694ns 0.288ns 0.706ns 0.290ns 0.436ns 0.723ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.328 ns" { CLOCK_50 clock_div:U3|Mux0~0 clock_div:U3|Mux0~1 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.328 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|Mux0~0 {} clock_div:U3|Mux0~1 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.498ns 0.244ns 0.246ns 0.248ns 0.780ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.150ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.102 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.102 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|dflipflop:D1|Q {} clock_div:U3|dflipflop:D2|Q {} clock_div:U3|dflipflop:D3|Q {} clock_div:U3|dflipflop:D4|Q {} clock_div:U3|dflipflop:D5|Q {} clock_div:U3|dflipflop:D6|Q {} clock_div:U3|dflipflop:D7|Q {} clock_div:U3|dflipflop:D8|Q {} clock_div:U3|dflipflop:D9|Q {} clock_div:U3|dflipflop:D10|Q {} clock_div:U3|dflipflop:D11|Q {} clock_div:U3|dflipflop:D12|Q {} clock_div:U3|dflipflop:D13|Q {} clock_div:U3|dflipflop:D14|Q {} clock_div:U3|dflipflop:D15|Q {} clock_div:U3|dflipflop:D16|Q {} clock_div:U3|dflipflop:D17|Q {} clock_div:U3|dflipflop:D18|Q {} clock_div:U3|dflipflop:D19|Q {} clock_div:U3|dflipflop:D20|Q {} clock_div:U3|dflipflop:D21|Q {} clock_div:U3|dflipflop:D22|Q {} clock_div:U3|dflipflop:D23|Q {} clock_div:U3|dflipflop:D24|Q {} clock_div:U3|dflipflop:D25|Q {} clock_div:U3|dflipflop:D26|Q {} clock_div:U3|dflipflop:D27|Q {} clock_div:U3|dflipflop:D28|Q {} clock_div:U3|dflipflop:D29|Q {} clock_div:U3|dflipflop:D30|Q {} clock_div:U3|dflipflop:D31|Q {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.478ns 0.294ns 0.439ns 0.295ns 0.802ns 0.290ns 0.700ns 0.290ns 0.471ns 0.290ns 0.758ns 0.290ns 0.774ns 0.294ns 0.698ns 0.290ns 0.784ns 0.295ns 0.784ns 0.291ns 0.781ns 0.291ns 0.781ns 0.290ns 0.765ns 0.290ns 0.694ns 0.288ns 0.706ns 0.290ns 0.436ns 0.723ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[2\] register addr_count\[2\] register ram_16x4_sync:U2\|data_out\[2\] 216.31 MHz 4.623 ns Internal " "Info: Clock \"SW\[2\]\" has Internal fmax of 216.31 MHz between source register \"addr_count\[2\]\" and destination register \"ram_16x4_sync:U2\|data_out\[2\]\" (period= 4.623 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.440 ns + Longest register register " "Info: + Longest register to register delay is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[2\] 1 REG LCFF_X42_Y10_N13 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.393 ns) 1.308 ns ram_16x4_sync:U2\|RAM~157 2 COMB LCCOMB_X42_Y7_N16 1 " "Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~157'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 2.198 ns ram_16x4_sync:U2\|RAM~158 3 COMB LCCOMB_X41_Y7_N26 1 " "Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~158'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.419 ns) 3.356 ns ram_16x4_sync:U2\|RAM~166 4 COMB LCCOMB_X41_Y10_N18 1 " "Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~166'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.440 ns ram_16x4_sync:U2\|data_out\[2\] 5 REG LCFF_X41_Y10_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 38.78 % ) " "Info: Total cell delay = 1.334 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 61.22 % ) " "Info: Total interconnect delay = 2.106 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.969 ns - Smallest " "Info: - Smallest clock skew is -0.969 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] destination 6.327 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[2\]\" to destination register is 6.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.420 ns) 2.379 ns clock_div:U3\|Mux0~20 2 COMB LCCOMB_X50_Y19_N20 1 " "Info: 2: + IC(0.960 ns) + CELL(0.420 ns) = 2.379 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { SW[2] clock_div:U3|Mux0~20 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 2.905 ns clock_div:U3\|Mux0~21 3 COMB LCCOMB_X50_Y19_N28 1 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 2.905 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.302 ns clock_div:U3\|Mux0 4 COMB LCCOMB_X50_Y19_N18 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 3.302 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 4.793 ns clock_div:U3\|Mux0~clkctrl 5 COMB CLKCTRL_G5 86 " "Info: 5: + IC(1.491 ns) + CELL(0.000 ns) = 4.793 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.327 ns ram_16x4_sync:U2\|data_out\[2\] 6 REG LCFF_X41_Y10_N19 3 " "Info: 6: + IC(0.997 ns) + CELL(0.537 ns) = 6.327 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.377 ns ( 37.57 % ) " "Info: Total cell delay = 2.377 ns ( 37.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.950 ns ( 62.43 % ) " "Info: Total interconnect delay = 3.950 ns ( 62.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { SW[2] clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 0.960ns 0.255ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] source 7.296 ns - Longest register " "Info: - Longest clock path from clock \"SW\[2\]\" to source register is 7.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.420 ns) 2.546 ns clock_div:U3\|Mux0~17 2 COMB LCCOMB_X49_Y18_N4 1 " "Info: 2: + IC(1.127 ns) + CELL(0.420 ns) = 2.546 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { SW[2] clock_div:U3|Mux0~17 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 3.071 ns clock_div:U3\|Mux0~18 3 COMB LCCOMB_X49_Y18_N2 1 " "Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 3.071 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 4.270 ns clock_div:U3\|Mux0 4 COMB LCCOMB_X50_Y19_N18 1 " "Info: 4: + IC(0.780 ns) + CELL(0.419 ns) = 4.270 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 5.761 ns clock_div:U3\|Mux0~clkctrl 5 COMB CLKCTRL_G5 86 " "Info: 5: + IC(1.491 ns) + CELL(0.000 ns) = 5.761 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 7.296 ns addr_count\[2\] 6 REG LCFF_X42_Y10_N13 35 " "Info: 6: + IC(0.998 ns) + CELL(0.537 ns) = 7.296 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.646 ns ( 36.27 % ) " "Info: Total cell delay = 2.646 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.650 ns ( 63.73 % ) " "Info: Total interconnect delay = 4.650 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { SW[2] clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.127ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { SW[2] clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 0.960ns 0.255ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { SW[2] clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.127ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { SW[2] clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 0.960ns 0.255ns 0.247ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { SW[2] clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.127ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[4\] register addr_count\[2\] register ram_16x4_sync:U2\|data_out\[2\] 273.6 MHz 3.655 ns Internal " "Info: Clock \"SW\[4\]\" has Internal fmax of 273.6 MHz between source register \"addr_count\[2\]\" and destination register \"ram_16x4_sync:U2\|data_out\[2\]\" (period= 3.655 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.440 ns + Longest register register " "Info: + Longest register to register delay is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[2\] 1 REG LCFF_X42_Y10_N13 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.393 ns) 1.308 ns ram_16x4_sync:U2\|RAM~157 2 COMB LCCOMB_X42_Y7_N16 1 " "Info: 2: + IC(0.915 ns) + CELL(0.393 ns) = 1.308 ns; Loc. = LCCOMB_X42_Y7_N16; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~157'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 2.198 ns ram_16x4_sync:U2\|RAM~158 3 COMB LCCOMB_X41_Y7_N26 1 " "Info: 3: + IC(0.452 ns) + CELL(0.438 ns) = 2.198 ns; Loc. = LCCOMB_X41_Y7_N26; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~158'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.419 ns) 3.356 ns ram_16x4_sync:U2\|RAM~166 4 COMB LCCOMB_X41_Y10_N18 1 " "Info: 4: + IC(0.739 ns) + CELL(0.419 ns) = 3.356 ns; Loc. = LCCOMB_X41_Y10_N18; Fanout = 1; COMB Node = 'ram_16x4_sync:U2\|RAM~166'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.440 ns ram_16x4_sync:U2\|data_out\[2\] 5 REG LCFF_X41_Y10_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.440 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 38.78 % ) " "Info: Total cell delay = 1.334 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 61.22 % ) " "Info: Total interconnect delay = 2.106 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] destination 6.151 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[4\]\" to destination register is 6.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.275 ns) 3.126 ns clock_div:U3\|Mux0 2 COMB LCCOMB_X50_Y19_N18 1 " "Info: 2: + IC(1.852 ns) + CELL(0.275 ns) = 3.126 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { SW[4] clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 4.617 ns clock_div:U3\|Mux0~clkctrl 3 COMB CLKCTRL_G5 86 " "Info: 3: + IC(1.491 ns) + CELL(0.000 ns) = 4.617 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 6.151 ns ram_16x4_sync:U2\|data_out\[2\] 4 REG LCFF_X41_Y10_N19 3 " "Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 6.151 ns; Loc. = LCFF_X41_Y10_N19; Fanout = 3; REG Node = 'ram_16x4_sync:U2\|data_out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 29.44 % ) " "Info: Total cell delay = 1.811 ns ( 29.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.340 ns ( 70.56 % ) " "Info: Total interconnect delay = 4.340 ns ( 70.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { SW[4] clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.151 ns" { SW[4] {} SW[4]~combout {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.852ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] source 6.152 ns - Longest register " "Info: - Longest clock path from clock \"SW\[4\]\" to source register is 6.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.275 ns) 3.126 ns clock_div:U3\|Mux0 2 COMB LCCOMB_X50_Y19_N18 1 " "Info: 2: + IC(1.852 ns) + CELL(0.275 ns) = 3.126 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { SW[4] clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 4.617 ns clock_div:U3\|Mux0~clkctrl 3 COMB CLKCTRL_G5 86 " "Info: 3: + IC(1.491 ns) + CELL(0.000 ns) = 4.617 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 6.152 ns addr_count\[2\] 4 REG LCFF_X42_Y10_N13 35 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 6.152 ns; Loc. = LCFF_X42_Y10_N13; Fanout = 35; REG Node = 'addr_count\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 29.44 % ) " "Info: Total cell delay = 1.811 ns ( 29.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.341 ns ( 70.56 % ) " "Info: Total interconnect delay = 4.341 ns ( 70.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { SW[4] clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.152 ns" { SW[4] {} SW[4]~combout {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.852ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { SW[4] clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.151 ns" { SW[4] {} SW[4]~combout {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.852ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { SW[4] clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.152 ns" { SW[4] {} SW[4]~combout {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.852ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ram_16x4_sync.vhd" "" { Text "Z:/EE367/Labs/lab10/ram_16x4_sync.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { addr_count[2] ram_16x4_sync:U2|RAM~157 ram_16x4_sync:U2|RAM~158 ram_16x4_sync:U2|RAM~166 ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { addr_count[2] {} ram_16x4_sync:U2|RAM~157 {} ram_16x4_sync:U2|RAM~158 {} ram_16x4_sync:U2|RAM~166 {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.915ns 0.452ns 0.739ns 0.000ns } { 0.000ns 0.393ns 0.438ns 0.419ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { SW[4] clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl ram_16x4_sync:U2|data_out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.151 ns" { SW[4] {} SW[4]~combout {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} ram_16x4_sync:U2|data_out[2] {} } { 0.000ns 0.000ns 1.852ns 1.491ns 0.997ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { SW[4] clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.152 ns" { SW[4] {} SW[4]~combout {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[2] {} } { 0.000ns 0.000ns 1.852ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[3\] 62 " "Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock \"SW\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "addr_count\[1\] addr_count\[1\] SW\[3\] 752 ps " "Info: Found hold time violation between source  pin or register \"addr_count\[1\]\" and destination pin or register \"addr_count\[1\]\" for clock \"SW\[3\]\" (Hold time is 752 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.143 ns + Largest " "Info: + Largest clock skew is 1.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 7.323 ns + Longest register " "Info: + Longest clock path from clock \"SW\[3\]\" to destination register is 7.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.438 ns) 3.098 ns clock_div:U3\|Mux0~18 2 COMB LCCOMB_X49_Y18_N2 1 " "Info: 2: + IC(1.661 ns) + CELL(0.438 ns) = 3.098 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { SW[3] clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 4.297 ns clock_div:U3\|Mux0 3 COMB LCCOMB_X50_Y19_N18 1 " "Info: 3: + IC(0.780 ns) + CELL(0.419 ns) = 4.297 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 5.788 ns clock_div:U3\|Mux0~clkctrl 4 COMB CLKCTRL_G5 86 " "Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 5.788 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 7.323 ns addr_count\[1\] 5 REG LCFF_X42_Y10_N19 36 " "Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 7.323 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.393 ns ( 32.68 % ) " "Info: Total cell delay = 2.393 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.930 ns ( 67.32 % ) " "Info: Total interconnect delay = 4.930 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { SW[3] clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.661ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 6.180 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[3\]\" to source register is 6.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.150 ns) 2.757 ns clock_div:U3\|Mux0~21 2 COMB LCCOMB_X50_Y19_N28 1 " "Info: 2: + IC(1.608 ns) + CELL(0.150 ns) = 2.757 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { SW[3] clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.154 ns clock_div:U3\|Mux0 3 COMB LCCOMB_X50_Y19_N18 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.154 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 4.645 ns clock_div:U3\|Mux0~clkctrl 4 COMB CLKCTRL_G5 86 " "Info: 4: + IC(1.491 ns) + CELL(0.000 ns) = 4.645 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 6.180 ns addr_count\[1\] 5 REG LCFF_X42_Y10_N19 36 " "Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 6.180 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 29.71 % ) " "Info: Total cell delay = 1.836 ns ( 29.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.344 ns ( 70.29 % ) " "Info: Total interconnect delay = 4.344 ns ( 70.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { SW[3] clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.608ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { SW[3] clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.661ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { SW[3] clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.608ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[1\] 1 REG LCFF_X42_Y10_N19 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns addr_count\[1\]~1 2 COMB LCCOMB_X42_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count\[1\]~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { addr_count[1] addr_count[1]~1 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns addr_count\[1\] 3 REG LCFF_X42_Y10_N19 36 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { SW[3] clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.661ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.180 ns" { SW[3] clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.180 ns" { SW[3] {} SW[3]~combout {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.608ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[1\] 129 " "Warning: Circuit may not operate. Detected 129 non-operational path(s) clocked by clock \"SW\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "addr_count\[1\] addr_count\[1\] SW\[1\] 1.299 ns " "Info: Found hold time violation between source  pin or register \"addr_count\[1\]\" and destination pin or register \"addr_count\[1\]\" for clock \"SW\[1\]\" (Hold time is 1.299 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.690 ns + Largest " "Info: + Largest clock skew is 1.690 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 8.198 ns + Longest register " "Info: + Longest clock path from clock \"SW\[1\]\" to destination register is 8.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.271 ns) 2.386 ns clock_div:U3\|Mux0~6 2 COMB LCCOMB_X49_Y18_N16 1 " "Info: 2: + IC(1.116 ns) + CELL(0.271 ns) = 2.386 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { SW[1] clock_div:U3|Mux0~6 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 2.916 ns clock_div:U3\|Mux0~7 3 COMB LCCOMB_X49_Y18_N24 1 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 2.916 ns; Loc. = LCCOMB_X49_Y18_N24; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U3|Mux0~6 clock_div:U3|Mux0~7 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 3.448 ns clock_div:U3\|Mux0~17 4 COMB LCCOMB_X49_Y18_N4 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 3.448 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { clock_div:U3|Mux0~7 clock_div:U3|Mux0~17 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 3.973 ns clock_div:U3\|Mux0~18 5 COMB LCCOMB_X49_Y18_N2 1 " "Info: 5: + IC(0.254 ns) + CELL(0.271 ns) = 3.973 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 5.172 ns clock_div:U3\|Mux0 6 COMB LCCOMB_X50_Y19_N18 1 " "Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.172 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 6.663 ns clock_div:U3\|Mux0~clkctrl 7 COMB CLKCTRL_G5 86 " "Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.663 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 8.198 ns addr_count\[1\] 8 REG LCFF_X42_Y10_N19 36 " "Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.198 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.047 ns ( 37.17 % ) " "Info: Total cell delay = 3.047 ns ( 37.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.151 ns ( 62.83 % ) " "Info: Total interconnect delay = 5.151 ns ( 62.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { SW[1] clock_div:U3|Mux0~6 clock_div:U3|Mux0~7 clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~6 {} clock_div:U3|Mux0~7 {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.116ns 0.255ns 0.257ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.275ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] source 6.508 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[1\]\" to source register is 6.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 2.163 ns clock_div:U3\|Mux0~15 2 COMB LCCOMB_X50_Y19_N0 1 " "Info: 2: + IC(1.014 ns) + CELL(0.150 ns) = 2.163 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { SW[1] clock_div:U3|Mux0~15 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.559 ns clock_div:U3\|Mux0~20 3 COMB LCCOMB_X50_Y19_N20 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.559 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.085 ns clock_div:U3\|Mux0~21 4 COMB LCCOMB_X50_Y19_N28 1 " "Info: 4: + IC(0.255 ns) + CELL(0.271 ns) = 3.085 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.482 ns clock_div:U3\|Mux0 5 COMB LCCOMB_X50_Y19_N18 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.482 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 4.973 ns clock_div:U3\|Mux0~clkctrl 6 COMB CLKCTRL_G5 86 " "Info: 6: + IC(1.491 ns) + CELL(0.000 ns) = 4.973 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 6.508 ns addr_count\[1\] 7 REG LCFF_X42_Y10_N19 36 " "Info: 7: + IC(0.998 ns) + CELL(0.537 ns) = 6.508 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.257 ns ( 34.68 % ) " "Info: Total cell delay = 2.257 ns ( 34.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.251 ns ( 65.32 % ) " "Info: Total interconnect delay = 4.251 ns ( 65.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { SW[1] clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.508 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.014ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { SW[1] clock_div:U3|Mux0~6 clock_div:U3|Mux0~7 clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~6 {} clock_div:U3|Mux0~7 {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.116ns 0.255ns 0.257ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.275ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { SW[1] clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.508 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.014ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[1\] 1 REG LCFF_X42_Y10_N19 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns addr_count\[1\]~1 2 COMB LCCOMB_X42_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count\[1\]~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { addr_count[1] addr_count[1]~1 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns addr_count\[1\] 3 REG LCFF_X42_Y10_N19 36 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { SW[1] clock_div:U3|Mux0~6 clock_div:U3|Mux0~7 clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~6 {} clock_div:U3|Mux0~7 {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.116ns 0.255ns 0.257ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.275ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { SW[1] clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.508 ns" { SW[1] {} SW[1]~combout {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.014ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[0\] 49 " "Warning: Circuit may not operate. Detected 49 non-operational path(s) clocked by clock \"SW\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "addr_count\[1\] addr_count\[1\] SW\[0\] 720 ps " "Info: Found hold time violation between source  pin or register \"addr_count\[1\]\" and destination pin or register \"addr_count\[1\]\" for clock \"SW\[0\]\" (Hold time is 720 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.111 ns + Largest " "Info: + Largest clock skew is 1.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 8.237 ns + Longest register " "Info: + Longest clock path from clock \"SW\[0\]\" to destination register is 8.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.438 ns) 2.556 ns clock_div:U3\|Mux0~2 2 COMB LCCOMB_X49_Y18_N8 1 " "Info: 2: + IC(1.119 ns) + CELL(0.438 ns) = 2.556 ns; Loc. = LCCOMB_X49_Y18_N8; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { SW[0] clock_div:U3|Mux0~2 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 3.084 ns clock_div:U3\|Mux0~3 3 COMB LCCOMB_X49_Y18_N20 1 " "Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 3.084 ns; Loc. = LCCOMB_X49_Y18_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { clock_div:U3|Mux0~2 clock_div:U3|Mux0~3 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.614 ns clock_div:U3\|Mux0~16 4 COMB LCCOMB_X49_Y18_N28 1 " "Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.614 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clock_div:U3|Mux0~3 clock_div:U3|Mux0~16 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.012 ns clock_div:U3\|Mux0~18 5 COMB LCCOMB_X49_Y18_N2 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.012 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 5.211 ns clock_div:U3\|Mux0 6 COMB LCCOMB_X50_Y19_N18 1 " "Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.211 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 6.702 ns clock_div:U3\|Mux0~clkctrl 7 COMB CLKCTRL_G5 86 " "Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.702 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 8.237 ns addr_count\[1\] 8 REG LCFF_X42_Y10_N19 36 " "Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.237 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.089 ns ( 37.50 % ) " "Info: Total cell delay = 3.089 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.148 ns ( 62.50 % ) " "Info: Total interconnect delay = 5.148 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.237 ns" { SW[0] clock_div:U3|Mux0~2 clock_div:U3|Mux0~3 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.237 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~2 {} clock_div:U3|Mux0~3 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.119ns 0.257ns 0.255ns 0.248ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.271ns 0.275ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 7.126 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[0\]\" to source register is 7.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.271 ns) 2.247 ns clock_div:U3\|Mux0~14 2 COMB LCCOMB_X50_Y19_N16 1 " "Info: 2: + IC(0.977 ns) + CELL(0.271 ns) = 2.247 ns; Loc. = LCCOMB_X50_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { SW[0] clock_div:U3|Mux0~14 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.781 ns clock_div:U3\|Mux0~15 3 COMB LCCOMB_X50_Y19_N0 1 " "Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 2.781 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { clock_div:U3|Mux0~14 clock_div:U3|Mux0~15 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.177 ns clock_div:U3\|Mux0~20 4 COMB LCCOMB_X50_Y19_N20 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.177 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.703 ns clock_div:U3\|Mux0~21 5 COMB LCCOMB_X50_Y19_N28 1 " "Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 3.703 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.100 ns clock_div:U3\|Mux0 6 COMB LCCOMB_X50_Y19_N18 1 " "Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 4.100 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 5.591 ns clock_div:U3\|Mux0~clkctrl 7 COMB CLKCTRL_G5 86 " "Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 5.591 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 7.126 ns addr_count\[1\] 8 REG LCFF_X42_Y10_N19 36 " "Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 7.126 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.653 ns ( 37.23 % ) " "Info: Total cell delay = 2.653 ns ( 37.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.473 ns ( 62.77 % ) " "Info: Total interconnect delay = 4.473 ns ( 62.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.126 ns" { SW[0] clock_div:U3|Mux0~14 clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.126 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~14 {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 0.977ns 0.259ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.237 ns" { SW[0] clock_div:U3|Mux0~2 clock_div:U3|Mux0~3 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.237 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~2 {} clock_div:U3|Mux0~3 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.119ns 0.257ns 0.255ns 0.248ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.271ns 0.275ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.126 ns" { SW[0] clock_div:U3|Mux0~14 clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.126 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~14 {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 0.977ns 0.259ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[1\] 1 REG LCFF_X42_Y10_N19 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns addr_count\[1\]~1 2 COMB LCCOMB_X42_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count\[1\]~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { addr_count[1] addr_count[1]~1 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns addr_count\[1\] 3 REG LCFF_X42_Y10_N19 36 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.237 ns" { SW[0] clock_div:U3|Mux0~2 clock_div:U3|Mux0~3 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.237 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~2 {} clock_div:U3|Mux0~3 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.119ns 0.257ns 0.255ns 0.248ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.438ns 0.271ns 0.275ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.126 ns" { SW[0] clock_div:U3|Mux0~14 clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.126 ns" { SW[0] {} SW[0]~combout {} clock_div:U3|Mux0~14 {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 0.977ns 0.259ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.271ns 0.275ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "addr_count\[1\] addr_count\[1\] CLOCK_50 38.382 ns " "Info: Found hold time violation between source  pin or register \"addr_count\[1\]\" and destination pin or register \"addr_count\[1\]\" for clock \"CLOCK_50\" (Hold time is 38.382 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "38.773 ns + Largest " "Info: + Largest clock skew is 38.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 47.102 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 47.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.787 ns) 3.264 ns clock_div:U3\|dflipflop:D1\|Q 2 REG LCFF_X49_Y18_N23 3 " "Info: 2: + IC(1.478 ns) + CELL(0.787 ns) = 3.264 ns; Loc. = LCFF_X49_Y18_N23; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.787 ns) 4.345 ns clock_div:U3\|dflipflop:D2\|Q 3 REG LCFF_X49_Y18_N15 3 " "Info: 3: + IC(0.294 ns) + CELL(0.787 ns) = 4.345 ns; Loc. = LCFF_X49_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.787 ns) 5.571 ns clock_div:U3\|dflipflop:D3\|Q 4 REG LCFF_X50_Y18_N29 3 " "Info: 4: + IC(0.439 ns) + CELL(0.787 ns) = 5.571 ns; Loc. = LCFF_X50_Y18_N29; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 6.653 ns clock_div:U3\|dflipflop:D4\|Q 5 REG LCFF_X50_Y18_N21 3 " "Info: 5: + IC(0.295 ns) + CELL(0.787 ns) = 6.653 ns; Loc. = LCFF_X50_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.787 ns) 8.242 ns clock_div:U3\|dflipflop:D5\|Q 6 REG LCFF_X49_Y17_N9 3 " "Info: 6: + IC(0.802 ns) + CELL(0.787 ns) = 8.242 ns; Loc. = LCFF_X49_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 9.319 ns clock_div:U3\|dflipflop:D6\|Q 7 REG LCFF_X49_Y17_N1 3 " "Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.319 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.787 ns) 10.806 ns clock_div:U3\|dflipflop:D7\|Q 8 REG LCFF_X48_Y18_N15 3 " "Info: 8: + IC(0.700 ns) + CELL(0.787 ns) = 10.806 ns; Loc. = LCFF_X48_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 11.883 ns clock_div:U3\|dflipflop:D8\|Q 9 REG LCFF_X48_Y18_N9 3 " "Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.883 ns; Loc. = LCFF_X48_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 13.141 ns clock_div:U3\|dflipflop:D9\|Q 10 REG LCFF_X47_Y18_N9 3 " "Info: 10: + IC(0.471 ns) + CELL(0.787 ns) = 13.141 ns; Loc. = LCFF_X47_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 14.218 ns clock_div:U3\|dflipflop:D10\|Q 11 REG LCFF_X47_Y18_N3 3 " "Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.218 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.787 ns) 15.763 ns clock_div:U3\|dflipflop:D11\|Q 12 REG LCFF_X48_Y19_N25 3 " "Info: 12: + IC(0.758 ns) + CELL(0.787 ns) = 15.763 ns; Loc. = LCFF_X48_Y19_N25; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.840 ns clock_div:U3\|dflipflop:D12\|Q 13 REG LCFF_X48_Y19_N17 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.840 ns; Loc. = LCFF_X48_Y19_N17; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.787 ns) 18.401 ns clock_div:U3\|dflipflop:D13\|Q 14 REG LCFF_X48_Y17_N29 3 " "Info: 14: + IC(0.774 ns) + CELL(0.787 ns) = 18.401 ns; Loc. = LCFF_X48_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.787 ns) 19.482 ns clock_div:U3\|dflipflop:D14\|Q 15 REG LCFF_X48_Y17_N9 3 " "Info: 15: + IC(0.294 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X48_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 20.967 ns clock_div:U3\|dflipflop:D15\|Q 16 REG LCFF_X50_Y17_N5 3 " "Info: 16: + IC(0.698 ns) + CELL(0.787 ns) = 20.967 ns; Loc. = LCFF_X50_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 22.044 ns clock_div:U3\|dflipflop:D16\|Q 17 REG LCFF_X50_Y17_N1 3 " "Info: 17: + IC(0.290 ns) + CELL(0.787 ns) = 22.044 ns; Loc. = LCFF_X50_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.787 ns) 23.615 ns clock_div:U3\|dflipflop:D17\|Q 18 REG LCFF_X50_Y19_N23 3 " "Info: 18: + IC(0.784 ns) + CELL(0.787 ns) = 23.615 ns; Loc. = LCFF_X50_Y19_N23; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 24.697 ns clock_div:U3\|dflipflop:D18\|Q 19 REG LCFF_X50_Y19_N3 3 " "Info: 19: + IC(0.295 ns) + CELL(0.787 ns) = 24.697 ns; Loc. = LCFF_X50_Y19_N3; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.787 ns) 26.268 ns clock_div:U3\|dflipflop:D19\|Q 20 REG LCFF_X51_Y17_N29 3 " "Info: 20: + IC(0.784 ns) + CELL(0.787 ns) = 26.268 ns; Loc. = LCFF_X51_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 27.346 ns clock_div:U3\|dflipflop:D20\|Q 21 REG LCFF_X51_Y17_N5 3 " "Info: 21: + IC(0.291 ns) + CELL(0.787 ns) = 27.346 ns; Loc. = LCFF_X51_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 28.914 ns clock_div:U3\|dflipflop:D21\|Q 22 REG LCFF_X50_Y20_N17 3 " "Info: 22: + IC(0.781 ns) + CELL(0.787 ns) = 28.914 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 29.992 ns clock_div:U3\|dflipflop:D22\|Q 23 REG LCFF_X50_Y20_N11 3 " "Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 29.992 ns; Loc. = LCFF_X50_Y20_N11; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 31.560 ns clock_div:U3\|dflipflop:D23\|Q 24 REG LCFF_X51_Y18_N9 3 " "Info: 24: + IC(0.781 ns) + CELL(0.787 ns) = 31.560 ns; Loc. = LCFF_X51_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 32.637 ns clock_div:U3\|dflipflop:D24\|Q 25 REG LCFF_X51_Y18_N21 3 " "Info: 25: + IC(0.290 ns) + CELL(0.787 ns) = 32.637 ns; Loc. = LCFF_X51_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.787 ns) 34.189 ns clock_div:U3\|dflipflop:D25\|Q 26 REG LCFF_X51_Y19_N9 3 " "Info: 26: + IC(0.765 ns) + CELL(0.787 ns) = 34.189 ns; Loc. = LCFF_X51_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 35.266 ns clock_div:U3\|dflipflop:D26\|Q 27 REG LCFF_X51_Y19_N19 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 35.266 ns; Loc. = LCFF_X51_Y19_N19; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.787 ns) 36.747 ns clock_div:U3\|dflipflop:D27\|Q 28 REG LCFF_X49_Y19_N31 3 " "Info: 28: + IC(0.694 ns) + CELL(0.787 ns) = 36.747 ns; Loc. = LCFF_X49_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 37.822 ns clock_div:U3\|dflipflop:D28\|Q 29 REG LCFF_X49_Y19_N27 3 " "Info: 29: + IC(0.288 ns) + CELL(0.787 ns) = 37.822 ns; Loc. = LCFF_X49_Y19_N27; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.787 ns) 39.315 ns clock_div:U3\|dflipflop:D29\|Q 30 REG LCFF_X47_Y19_N9 3 " "Info: 30: + IC(0.706 ns) + CELL(0.787 ns) = 39.315 ns; Loc. = LCFF_X47_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 40.392 ns clock_div:U3\|dflipflop:D30\|Q 31 REG LCFF_X47_Y19_N31 3 " "Info: 31: + IC(0.290 ns) + CELL(0.787 ns) = 40.392 ns; Loc. = LCFF_X47_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 41.615 ns clock_div:U3\|dflipflop:D31\|Q 32 REG LCFF_X46_Y19_N29 1 " "Info: 32: + IC(0.436 ns) + CELL(0.787 ns) = 41.615 ns; Loc. = LCFF_X46_Y19_N29; Fanout = 1; REG Node = 'clock_div:U3\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.419 ns) 42.757 ns clock_div:U3\|Mux0~15 33 COMB LCCOMB_X50_Y19_N0 1 " "Info: 33: + IC(0.723 ns) + CELL(0.419 ns) = 42.757 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 43.153 ns clock_div:U3\|Mux0~20 34 COMB LCCOMB_X50_Y19_N20 1 " "Info: 34: + IC(0.246 ns) + CELL(0.150 ns) = 43.153 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 43.679 ns clock_div:U3\|Mux0~21 35 COMB LCCOMB_X50_Y19_N28 1 " "Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.679 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 44.076 ns clock_div:U3\|Mux0 36 COMB LCCOMB_X50_Y19_N18 1 " "Info: 36: + IC(0.247 ns) + CELL(0.150 ns) = 44.076 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 45.567 ns clock_div:U3\|Mux0~clkctrl 37 COMB CLKCTRL_G5 86 " "Info: 37: + IC(1.491 ns) + CELL(0.000 ns) = 45.567 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 47.102 ns addr_count\[1\] 38 REG LCFF_X42_Y10_N19 36 " "Info: 38: + IC(0.998 ns) + CELL(0.537 ns) = 47.102 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.923 ns ( 57.16 % ) " "Info: Total cell delay = 26.923 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.179 ns ( 42.84 % ) " "Info: Total interconnect delay = 20.179 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.102 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.102 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|dflipflop:D1|Q {} clock_div:U3|dflipflop:D2|Q {} clock_div:U3|dflipflop:D3|Q {} clock_div:U3|dflipflop:D4|Q {} clock_div:U3|dflipflop:D5|Q {} clock_div:U3|dflipflop:D6|Q {} clock_div:U3|dflipflop:D7|Q {} clock_div:U3|dflipflop:D8|Q {} clock_div:U3|dflipflop:D9|Q {} clock_div:U3|dflipflop:D10|Q {} clock_div:U3|dflipflop:D11|Q {} clock_div:U3|dflipflop:D12|Q {} clock_div:U3|dflipflop:D13|Q {} clock_div:U3|dflipflop:D14|Q {} clock_div:U3|dflipflop:D15|Q {} clock_div:U3|dflipflop:D16|Q {} clock_div:U3|dflipflop:D17|Q {} clock_div:U3|dflipflop:D18|Q {} clock_div:U3|dflipflop:D19|Q {} clock_div:U3|dflipflop:D20|Q {} clock_div:U3|dflipflop:D21|Q {} clock_div:U3|dflipflop:D22|Q {} clock_div:U3|dflipflop:D23|Q {} clock_div:U3|dflipflop:D24|Q {} clock_div:U3|dflipflop:D25|Q {} clock_div:U3|dflipflop:D26|Q {} clock_div:U3|dflipflop:D27|Q {} clock_div:U3|dflipflop:D28|Q {} clock_div:U3|dflipflop:D29|Q {} clock_div:U3|dflipflop:D30|Q {} clock_div:U3|dflipflop:D31|Q {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.478ns 0.294ns 0.439ns 0.295ns 0.802ns 0.290ns 0.700ns 0.290ns 0.471ns 0.290ns 0.758ns 0.290ns 0.774ns 0.294ns 0.698ns 0.290ns 0.784ns 0.295ns 0.784ns 0.291ns 0.781ns 0.291ns 0.781ns 0.290ns 0.765ns 0.290ns 0.694ns 0.288ns 0.706ns 0.290ns 0.436ns 0.723ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.329 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 8.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.419 ns) 2.916 ns clock_div:U3\|Mux0~0 2 COMB LCCOMB_X49_Y18_N10 1 " "Info: 2: + IC(1.498 ns) + CELL(0.419 ns) = 2.916 ns; Loc. = LCCOMB_X49_Y18_N10; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { CLOCK_50 clock_div:U3|Mux0~0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.310 ns clock_div:U3\|Mux0~1 3 COMB LCCOMB_X49_Y18_N26 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 3.310 ns; Loc. = LCCOMB_X49_Y18_N26; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clock_div:U3|Mux0~0 clock_div:U3|Mux0~1 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.706 ns clock_div:U3\|Mux0~16 4 COMB LCCOMB_X49_Y18_N28 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.706 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U3|Mux0~1 clock_div:U3|Mux0~16 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.104 ns clock_div:U3\|Mux0~18 5 COMB LCCOMB_X49_Y18_N2 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.104 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 5.303 ns clock_div:U3\|Mux0 6 COMB LCCOMB_X50_Y19_N18 1 " "Info: 6: + IC(0.780 ns) + CELL(0.419 ns) = 5.303 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 6.794 ns clock_div:U3\|Mux0~clkctrl 7 COMB CLKCTRL_G5 86 " "Info: 7: + IC(1.491 ns) + CELL(0.000 ns) = 6.794 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 8.329 ns addr_count\[1\] 8 REG LCFF_X42_Y10_N19 36 " "Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.329 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.824 ns ( 33.91 % ) " "Info: Total cell delay = 2.824 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.505 ns ( 66.09 % ) " "Info: Total interconnect delay = 5.505 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { CLOCK_50 clock_div:U3|Mux0~0 clock_div:U3|Mux0~1 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|Mux0~0 {} clock_div:U3|Mux0~1 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.498ns 0.244ns 0.246ns 0.248ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.150ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.102 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.102 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|dflipflop:D1|Q {} clock_div:U3|dflipflop:D2|Q {} clock_div:U3|dflipflop:D3|Q {} clock_div:U3|dflipflop:D4|Q {} clock_div:U3|dflipflop:D5|Q {} clock_div:U3|dflipflop:D6|Q {} clock_div:U3|dflipflop:D7|Q {} clock_div:U3|dflipflop:D8|Q {} clock_div:U3|dflipflop:D9|Q {} clock_div:U3|dflipflop:D10|Q {} clock_div:U3|dflipflop:D11|Q {} clock_div:U3|dflipflop:D12|Q {} clock_div:U3|dflipflop:D13|Q {} clock_div:U3|dflipflop:D14|Q {} clock_div:U3|dflipflop:D15|Q {} clock_div:U3|dflipflop:D16|Q {} clock_div:U3|dflipflop:D17|Q {} clock_div:U3|dflipflop:D18|Q {} clock_div:U3|dflipflop:D19|Q {} clock_div:U3|dflipflop:D20|Q {} clock_div:U3|dflipflop:D21|Q {} clock_div:U3|dflipflop:D22|Q {} clock_div:U3|dflipflop:D23|Q {} clock_div:U3|dflipflop:D24|Q {} clock_div:U3|dflipflop:D25|Q {} clock_div:U3|dflipflop:D26|Q {} clock_div:U3|dflipflop:D27|Q {} clock_div:U3|dflipflop:D28|Q {} clock_div:U3|dflipflop:D29|Q {} clock_div:U3|dflipflop:D30|Q {} clock_div:U3|dflipflop:D31|Q {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.478ns 0.294ns 0.439ns 0.295ns 0.802ns 0.290ns 0.700ns 0.290ns 0.471ns 0.290ns 0.758ns 0.290ns 0.774ns 0.294ns 0.698ns 0.290ns 0.784ns 0.295ns 0.784ns 0.291ns 0.781ns 0.291ns 0.781ns 0.290ns 0.765ns 0.290ns 0.694ns 0.288ns 0.706ns 0.290ns 0.436ns 0.723ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { CLOCK_50 clock_div:U3|Mux0~0 clock_div:U3|Mux0~1 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|Mux0~0 {} clock_div:U3|Mux0~1 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.498ns 0.244ns 0.246ns 0.248ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.150ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[1\] 1 REG LCFF_X42_Y10_N19 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns addr_count\[1\]~1 2 COMB LCCOMB_X42_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count\[1\]~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { addr_count[1] addr_count[1]~1 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns addr_count\[1\] 3 REG LCFF_X42_Y10_N19 36 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.102 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.102 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|dflipflop:D1|Q {} clock_div:U3|dflipflop:D2|Q {} clock_div:U3|dflipflop:D3|Q {} clock_div:U3|dflipflop:D4|Q {} clock_div:U3|dflipflop:D5|Q {} clock_div:U3|dflipflop:D6|Q {} clock_div:U3|dflipflop:D7|Q {} clock_div:U3|dflipflop:D8|Q {} clock_div:U3|dflipflop:D9|Q {} clock_div:U3|dflipflop:D10|Q {} clock_div:U3|dflipflop:D11|Q {} clock_div:U3|dflipflop:D12|Q {} clock_div:U3|dflipflop:D13|Q {} clock_div:U3|dflipflop:D14|Q {} clock_div:U3|dflipflop:D15|Q {} clock_div:U3|dflipflop:D16|Q {} clock_div:U3|dflipflop:D17|Q {} clock_div:U3|dflipflop:D18|Q {} clock_div:U3|dflipflop:D19|Q {} clock_div:U3|dflipflop:D20|Q {} clock_div:U3|dflipflop:D21|Q {} clock_div:U3|dflipflop:D22|Q {} clock_div:U3|dflipflop:D23|Q {} clock_div:U3|dflipflop:D24|Q {} clock_div:U3|dflipflop:D25|Q {} clock_div:U3|dflipflop:D26|Q {} clock_div:U3|dflipflop:D27|Q {} clock_div:U3|dflipflop:D28|Q {} clock_div:U3|dflipflop:D29|Q {} clock_div:U3|dflipflop:D30|Q {} clock_div:U3|dflipflop:D31|Q {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.478ns 0.294ns 0.439ns 0.295ns 0.802ns 0.290ns 0.700ns 0.290ns 0.471ns 0.290ns 0.758ns 0.290ns 0.774ns 0.294ns 0.698ns 0.290ns 0.784ns 0.295ns 0.784ns 0.291ns 0.781ns 0.291ns 0.781ns 0.290ns 0.765ns 0.290ns 0.694ns 0.288ns 0.706ns 0.290ns 0.436ns 0.723ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { CLOCK_50 clock_div:U3|Mux0~0 clock_div:U3|Mux0~1 clock_div:U3|Mux0~16 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|Mux0~0 {} clock_div:U3|Mux0~1 {} clock_div:U3|Mux0~16 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.498ns 0.244ns 0.246ns 0.248ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.150ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[2\] 31 " "Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock \"SW\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "addr_count\[1\] addr_count\[1\] SW\[2\] 577 ps " "Info: Found hold time violation between source  pin or register \"addr_count\[1\]\" and destination pin or register \"addr_count\[1\]\" for clock \"SW\[2\]\" (Hold time is 577 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.968 ns + Largest " "Info: + Largest clock skew is 0.968 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] destination 7.296 ns + Longest register " "Info: + Longest clock path from clock \"SW\[2\]\" to destination register is 7.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.420 ns) 2.546 ns clock_div:U3\|Mux0~17 2 COMB LCCOMB_X49_Y18_N4 1 " "Info: 2: + IC(1.127 ns) + CELL(0.420 ns) = 2.546 ns; Loc. = LCCOMB_X49_Y18_N4; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { SW[2] clock_div:U3|Mux0~17 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 3.071 ns clock_div:U3\|Mux0~18 3 COMB LCCOMB_X49_Y18_N2 1 " "Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 3.071 ns; Loc. = LCCOMB_X49_Y18_N2; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.419 ns) 4.270 ns clock_div:U3\|Mux0 4 COMB LCCOMB_X50_Y19_N18 1 " "Info: 4: + IC(0.780 ns) + CELL(0.419 ns) = 4.270 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { clock_div:U3|Mux0~18 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 5.761 ns clock_div:U3\|Mux0~clkctrl 5 COMB CLKCTRL_G5 86 " "Info: 5: + IC(1.491 ns) + CELL(0.000 ns) = 5.761 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 7.296 ns addr_count\[1\] 6 REG LCFF_X42_Y10_N19 36 " "Info: 6: + IC(0.998 ns) + CELL(0.537 ns) = 7.296 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.646 ns ( 36.27 % ) " "Info: Total cell delay = 2.646 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.650 ns ( 63.73 % ) " "Info: Total interconnect delay = 4.650 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { SW[2] clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.127ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] source 6.328 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[2\]\" to source register is 6.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 4; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.420 ns) 2.379 ns clock_div:U3\|Mux0~20 2 COMB LCCOMB_X50_Y19_N20 1 " "Info: 2: + IC(0.960 ns) + CELL(0.420 ns) = 2.379 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { SW[2] clock_div:U3|Mux0~20 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 2.905 ns clock_div:U3\|Mux0~21 3 COMB LCCOMB_X50_Y19_N28 1 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 2.905 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.302 ns clock_div:U3\|Mux0 4 COMB LCCOMB_X50_Y19_N18 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 3.302 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 4.793 ns clock_div:U3\|Mux0~clkctrl 5 COMB CLKCTRL_G5 86 " "Info: 5: + IC(1.491 ns) + CELL(0.000 ns) = 4.793 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 6.328 ns addr_count\[1\] 6 REG LCFF_X42_Y10_N19 36 " "Info: 6: + IC(0.998 ns) + CELL(0.537 ns) = 6.328 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.377 ns ( 37.56 % ) " "Info: Total cell delay = 2.377 ns ( 37.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.951 ns ( 62.44 % ) " "Info: Total interconnect delay = 3.951 ns ( 62.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { SW[2] clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 0.960ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { SW[2] clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.127ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { SW[2] clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 0.960ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[1\] 1 REG LCFF_X42_Y10_N19 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns addr_count\[1\]~1 2 COMB LCCOMB_X42_Y10_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y10_N18; Fanout = 1; COMB Node = 'addr_count\[1\]~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { addr_count[1] addr_count[1]~1 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns addr_count\[1\] 3 REG LCFF_X42_Y10_N19 36 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y10_N19; Fanout = 36; REG Node = 'addr_count\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { SW[2] clock_div:U3|Mux0~17 clock_div:U3|Mux0~18 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~17 {} clock_div:U3|Mux0~18 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 1.127ns 0.254ns 0.780ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { SW[2] clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { SW[2] {} SW[2]~combout {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[1] {} } { 0.000ns 0.000ns 0.960ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.420ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { addr_count[1] addr_count[1]~1 addr_count[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { addr_count[1] {} addr_count[1]~1 {} addr_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 GPIO_0\[7\] addr_count\[3\] 54.300 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"GPIO_0\[7\]\" through register \"addr_count\[3\]\" is 54.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 47.102 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 47.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.787 ns) 3.264 ns clock_div:U3\|dflipflop:D1\|Q 2 REG LCFF_X49_Y18_N23 3 " "Info: 2: + IC(1.478 ns) + CELL(0.787 ns) = 3.264 ns; Loc. = LCFF_X49_Y18_N23; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.787 ns) 4.345 ns clock_div:U3\|dflipflop:D2\|Q 3 REG LCFF_X49_Y18_N15 3 " "Info: 3: + IC(0.294 ns) + CELL(0.787 ns) = 4.345 ns; Loc. = LCFF_X49_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.787 ns) 5.571 ns clock_div:U3\|dflipflop:D3\|Q 4 REG LCFF_X50_Y18_N29 3 " "Info: 4: + IC(0.439 ns) + CELL(0.787 ns) = 5.571 ns; Loc. = LCFF_X50_Y18_N29; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 6.653 ns clock_div:U3\|dflipflop:D4\|Q 5 REG LCFF_X50_Y18_N21 3 " "Info: 5: + IC(0.295 ns) + CELL(0.787 ns) = 6.653 ns; Loc. = LCFF_X50_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.787 ns) 8.242 ns clock_div:U3\|dflipflop:D5\|Q 6 REG LCFF_X49_Y17_N9 3 " "Info: 6: + IC(0.802 ns) + CELL(0.787 ns) = 8.242 ns; Loc. = LCFF_X49_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 9.319 ns clock_div:U3\|dflipflop:D6\|Q 7 REG LCFF_X49_Y17_N1 3 " "Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.319 ns; Loc. = LCFF_X49_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.787 ns) 10.806 ns clock_div:U3\|dflipflop:D7\|Q 8 REG LCFF_X48_Y18_N15 3 " "Info: 8: + IC(0.700 ns) + CELL(0.787 ns) = 10.806 ns; Loc. = LCFF_X48_Y18_N15; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 11.883 ns clock_div:U3\|dflipflop:D8\|Q 9 REG LCFF_X48_Y18_N9 3 " "Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.883 ns; Loc. = LCFF_X48_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 13.141 ns clock_div:U3\|dflipflop:D9\|Q 10 REG LCFF_X47_Y18_N9 3 " "Info: 10: + IC(0.471 ns) + CELL(0.787 ns) = 13.141 ns; Loc. = LCFF_X47_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 14.218 ns clock_div:U3\|dflipflop:D10\|Q 11 REG LCFF_X47_Y18_N3 3 " "Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.218 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.787 ns) 15.763 ns clock_div:U3\|dflipflop:D11\|Q 12 REG LCFF_X48_Y19_N25 3 " "Info: 12: + IC(0.758 ns) + CELL(0.787 ns) = 15.763 ns; Loc. = LCFF_X48_Y19_N25; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.840 ns clock_div:U3\|dflipflop:D12\|Q 13 REG LCFF_X48_Y19_N17 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.840 ns; Loc. = LCFF_X48_Y19_N17; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.787 ns) 18.401 ns clock_div:U3\|dflipflop:D13\|Q 14 REG LCFF_X48_Y17_N29 3 " "Info: 14: + IC(0.774 ns) + CELL(0.787 ns) = 18.401 ns; Loc. = LCFF_X48_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.787 ns) 19.482 ns clock_div:U3\|dflipflop:D14\|Q 15 REG LCFF_X48_Y17_N9 3 " "Info: 15: + IC(0.294 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X48_Y17_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 20.967 ns clock_div:U3\|dflipflop:D15\|Q 16 REG LCFF_X50_Y17_N5 3 " "Info: 16: + IC(0.698 ns) + CELL(0.787 ns) = 20.967 ns; Loc. = LCFF_X50_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 22.044 ns clock_div:U3\|dflipflop:D16\|Q 17 REG LCFF_X50_Y17_N1 3 " "Info: 17: + IC(0.290 ns) + CELL(0.787 ns) = 22.044 ns; Loc. = LCFF_X50_Y17_N1; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.787 ns) 23.615 ns clock_div:U3\|dflipflop:D17\|Q 18 REG LCFF_X50_Y19_N23 3 " "Info: 18: + IC(0.784 ns) + CELL(0.787 ns) = 23.615 ns; Loc. = LCFF_X50_Y19_N23; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 24.697 ns clock_div:U3\|dflipflop:D18\|Q 19 REG LCFF_X50_Y19_N3 3 " "Info: 19: + IC(0.295 ns) + CELL(0.787 ns) = 24.697 ns; Loc. = LCFF_X50_Y19_N3; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.787 ns) 26.268 ns clock_div:U3\|dflipflop:D19\|Q 20 REG LCFF_X51_Y17_N29 3 " "Info: 20: + IC(0.784 ns) + CELL(0.787 ns) = 26.268 ns; Loc. = LCFF_X51_Y17_N29; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 27.346 ns clock_div:U3\|dflipflop:D20\|Q 21 REG LCFF_X51_Y17_N5 3 " "Info: 21: + IC(0.291 ns) + CELL(0.787 ns) = 27.346 ns; Loc. = LCFF_X51_Y17_N5; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 28.914 ns clock_div:U3\|dflipflop:D21\|Q 22 REG LCFF_X50_Y20_N17 3 " "Info: 22: + IC(0.781 ns) + CELL(0.787 ns) = 28.914 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 29.992 ns clock_div:U3\|dflipflop:D22\|Q 23 REG LCFF_X50_Y20_N11 3 " "Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 29.992 ns; Loc. = LCFF_X50_Y20_N11; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 31.560 ns clock_div:U3\|dflipflop:D23\|Q 24 REG LCFF_X51_Y18_N9 3 " "Info: 24: + IC(0.781 ns) + CELL(0.787 ns) = 31.560 ns; Loc. = LCFF_X51_Y18_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 32.637 ns clock_div:U3\|dflipflop:D24\|Q 25 REG LCFF_X51_Y18_N21 3 " "Info: 25: + IC(0.290 ns) + CELL(0.787 ns) = 32.637 ns; Loc. = LCFF_X51_Y18_N21; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.787 ns) 34.189 ns clock_div:U3\|dflipflop:D25\|Q 26 REG LCFF_X51_Y19_N9 3 " "Info: 26: + IC(0.765 ns) + CELL(0.787 ns) = 34.189 ns; Loc. = LCFF_X51_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 35.266 ns clock_div:U3\|dflipflop:D26\|Q 27 REG LCFF_X51_Y19_N19 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 35.266 ns; Loc. = LCFF_X51_Y19_N19; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.787 ns) 36.747 ns clock_div:U3\|dflipflop:D27\|Q 28 REG LCFF_X49_Y19_N31 3 " "Info: 28: + IC(0.694 ns) + CELL(0.787 ns) = 36.747 ns; Loc. = LCFF_X49_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 37.822 ns clock_div:U3\|dflipflop:D28\|Q 29 REG LCFF_X49_Y19_N27 3 " "Info: 29: + IC(0.288 ns) + CELL(0.787 ns) = 37.822 ns; Loc. = LCFF_X49_Y19_N27; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.787 ns) 39.315 ns clock_div:U3\|dflipflop:D29\|Q 30 REG LCFF_X47_Y19_N9 3 " "Info: 30: + IC(0.706 ns) + CELL(0.787 ns) = 39.315 ns; Loc. = LCFF_X47_Y19_N9; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 40.392 ns clock_div:U3\|dflipflop:D30\|Q 31 REG LCFF_X47_Y19_N31 3 " "Info: 31: + IC(0.290 ns) + CELL(0.787 ns) = 40.392 ns; Loc. = LCFF_X47_Y19_N31; Fanout = 3; REG Node = 'clock_div:U3\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 41.615 ns clock_div:U3\|dflipflop:D31\|Q 32 REG LCFF_X46_Y19_N29 1 " "Info: 32: + IC(0.436 ns) + CELL(0.787 ns) = 41.615 ns; Loc. = LCFF_X46_Y19_N29; Fanout = 1; REG Node = 'clock_div:U3\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q } "NODE_NAME" } } { "../../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.419 ns) 42.757 ns clock_div:U3\|Mux0~15 33 COMB LCCOMB_X50_Y19_N0 1 " "Info: 33: + IC(0.723 ns) + CELL(0.419 ns) = 42.757 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 43.153 ns clock_div:U3\|Mux0~20 34 COMB LCCOMB_X50_Y19_N20 1 " "Info: 34: + IC(0.246 ns) + CELL(0.150 ns) = 43.153 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 43.679 ns clock_div:U3\|Mux0~21 35 COMB LCCOMB_X50_Y19_N28 1 " "Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.679 ns; Loc. = LCCOMB_X50_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 44.076 ns clock_div:U3\|Mux0 36 COMB LCCOMB_X50_Y19_N18 1 " "Info: 36: + IC(0.247 ns) + CELL(0.150 ns) = 44.076 ns; Loc. = LCCOMB_X50_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U3\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { clock_div:U3|Mux0~21 clock_div:U3|Mux0 } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 45.567 ns clock_div:U3\|Mux0~clkctrl 37 COMB CLKCTRL_G5 86 " "Info: 37: + IC(1.491 ns) + CELL(0.000 ns) = 45.567 ns; Loc. = CLKCTRL_G5; Fanout = 86; COMB Node = 'clock_div:U3\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl } "NODE_NAME" } } { "../../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 47.102 ns addr_count\[3\] 38 REG LCFF_X42_Y10_N7 34 " "Info: 38: + IC(0.998 ns) + CELL(0.537 ns) = 47.102 ns; Loc. = LCFF_X42_Y10_N7; Fanout = 34; REG Node = 'addr_count\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock_div:U3|Mux0~clkctrl addr_count[3] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.923 ns ( 57.16 % ) " "Info: Total cell delay = 26.923 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.179 ns ( 42.84 % ) " "Info: Total interconnect delay = 20.179 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.102 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.102 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|dflipflop:D1|Q {} clock_div:U3|dflipflop:D2|Q {} clock_div:U3|dflipflop:D3|Q {} clock_div:U3|dflipflop:D4|Q {} clock_div:U3|dflipflop:D5|Q {} clock_div:U3|dflipflop:D6|Q {} clock_div:U3|dflipflop:D7|Q {} clock_div:U3|dflipflop:D8|Q {} clock_div:U3|dflipflop:D9|Q {} clock_div:U3|dflipflop:D10|Q {} clock_div:U3|dflipflop:D11|Q {} clock_div:U3|dflipflop:D12|Q {} clock_div:U3|dflipflop:D13|Q {} clock_div:U3|dflipflop:D14|Q {} clock_div:U3|dflipflop:D15|Q {} clock_div:U3|dflipflop:D16|Q {} clock_div:U3|dflipflop:D17|Q {} clock_div:U3|dflipflop:D18|Q {} clock_div:U3|dflipflop:D19|Q {} clock_div:U3|dflipflop:D20|Q {} clock_div:U3|dflipflop:D21|Q {} clock_div:U3|dflipflop:D22|Q {} clock_div:U3|dflipflop:D23|Q {} clock_div:U3|dflipflop:D24|Q {} clock_div:U3|dflipflop:D25|Q {} clock_div:U3|dflipflop:D26|Q {} clock_div:U3|dflipflop:D27|Q {} clock_div:U3|dflipflop:D28|Q {} clock_div:U3|dflipflop:D29|Q {} clock_div:U3|dflipflop:D30|Q {} clock_div:U3|dflipflop:D31|Q {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[3] {} } { 0.000ns 0.000ns 1.478ns 0.294ns 0.439ns 0.295ns 0.802ns 0.290ns 0.700ns 0.290ns 0.471ns 0.290ns 0.758ns 0.290ns 0.774ns 0.294ns 0.698ns 0.290ns 0.784ns 0.295ns 0.784ns 0.291ns 0.781ns 0.291ns 0.781ns 0.290ns 0.765ns 0.290ns 0.694ns 0.288ns 0.706ns 0.290ns 0.436ns 0.723ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.948 ns + Longest register pin " "Info: + Longest register to pin delay is 6.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_count\[3\] 1 REG LCFF_X42_Y10_N7 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y10_N7; Fanout = 34; REG Node = 'addr_count\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_count[3] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.316 ns) + CELL(2.632 ns) 6.948 ns GPIO_0\[7\] 2 PIN PIN_J20 0 " "Info: 2: + IC(4.316 ns) + CELL(2.632 ns) = 6.948 ns; Loc. = PIN_J20; Fanout = 0; PIN Node = 'GPIO_0\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { addr_count[3] GPIO_0[7] } "NODE_NAME" } } { "../memory_interface.vhd" "" { Text "Z:/EE367/Labs/lab10/memory_interface.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 37.88 % ) " "Info: Total cell delay = 2.632 ns ( 37.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns ( 62.12 % ) " "Info: Total interconnect delay = 4.316 ns ( 62.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { addr_count[3] GPIO_0[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { addr_count[3] {} GPIO_0[7] {} } { 0.000ns 4.316ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "47.102 ns" { CLOCK_50 clock_div:U3|dflipflop:D1|Q clock_div:U3|dflipflop:D2|Q clock_div:U3|dflipflop:D3|Q clock_div:U3|dflipflop:D4|Q clock_div:U3|dflipflop:D5|Q clock_div:U3|dflipflop:D6|Q clock_div:U3|dflipflop:D7|Q clock_div:U3|dflipflop:D8|Q clock_div:U3|dflipflop:D9|Q clock_div:U3|dflipflop:D10|Q clock_div:U3|dflipflop:D11|Q clock_div:U3|dflipflop:D12|Q clock_div:U3|dflipflop:D13|Q clock_div:U3|dflipflop:D14|Q clock_div:U3|dflipflop:D15|Q clock_div:U3|dflipflop:D16|Q clock_div:U3|dflipflop:D17|Q clock_div:U3|dflipflop:D18|Q clock_div:U3|dflipflop:D19|Q clock_div:U3|dflipflop:D20|Q clock_div:U3|dflipflop:D21|Q clock_div:U3|dflipflop:D22|Q clock_div:U3|dflipflop:D23|Q clock_div:U3|dflipflop:D24|Q clock_div:U3|dflipflop:D25|Q clock_div:U3|dflipflop:D26|Q clock_div:U3|dflipflop:D27|Q clock_div:U3|dflipflop:D28|Q clock_div:U3|dflipflop:D29|Q clock_div:U3|dflipflop:D30|Q clock_div:U3|dflipflop:D31|Q clock_div:U3|Mux0~15 clock_div:U3|Mux0~20 clock_div:U3|Mux0~21 clock_div:U3|Mux0 clock_div:U3|Mux0~clkctrl addr_count[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "47.102 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U3|dflipflop:D1|Q {} clock_div:U3|dflipflop:D2|Q {} clock_div:U3|dflipflop:D3|Q {} clock_div:U3|dflipflop:D4|Q {} clock_div:U3|dflipflop:D5|Q {} clock_div:U3|dflipflop:D6|Q {} clock_div:U3|dflipflop:D7|Q {} clock_div:U3|dflipflop:D8|Q {} clock_div:U3|dflipflop:D9|Q {} clock_div:U3|dflipflop:D10|Q {} clock_div:U3|dflipflop:D11|Q {} clock_div:U3|dflipflop:D12|Q {} clock_div:U3|dflipflop:D13|Q {} clock_div:U3|dflipflop:D14|Q {} clock_div:U3|dflipflop:D15|Q {} clock_div:U3|dflipflop:D16|Q {} clock_div:U3|dflipflop:D17|Q {} clock_div:U3|dflipflop:D18|Q {} clock_div:U3|dflipflop:D19|Q {} clock_div:U3|dflipflop:D20|Q {} clock_div:U3|dflipflop:D21|Q {} clock_div:U3|dflipflop:D22|Q {} clock_div:U3|dflipflop:D23|Q {} clock_div:U3|dflipflop:D24|Q {} clock_div:U3|dflipflop:D25|Q {} clock_div:U3|dflipflop:D26|Q {} clock_div:U3|dflipflop:D27|Q {} clock_div:U3|dflipflop:D28|Q {} clock_div:U3|dflipflop:D29|Q {} clock_div:U3|dflipflop:D30|Q {} clock_div:U3|dflipflop:D31|Q {} clock_div:U3|Mux0~15 {} clock_div:U3|Mux0~20 {} clock_div:U3|Mux0~21 {} clock_div:U3|Mux0 {} clock_div:U3|Mux0~clkctrl {} addr_count[3] {} } { 0.000ns 0.000ns 1.478ns 0.294ns 0.439ns 0.295ns 0.802ns 0.290ns 0.700ns 0.290ns 0.471ns 0.290ns 0.758ns 0.290ns 0.774ns 0.294ns 0.698ns 0.290ns 0.784ns 0.295ns 0.784ns 0.291ns 0.781ns 0.291ns 0.781ns 0.290ns 0.765ns 0.290ns 0.694ns 0.288ns 0.706ns 0.290ns 0.436ns 0.723ns 0.246ns 0.255ns 0.247ns 1.491ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.419ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { addr_count[3] GPIO_0[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { addr_count[3] {} GPIO_0[7] {} } { 0.000ns 4.316ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 14:42:12 2011 " "Info: Processing ended: Wed Apr 20 14:42:12 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 413 s " "Info: Quartus II Full Compilation was successful. 0 errors, 413 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
