// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "12/08/2016 16:24:36"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ex20_top (
	CLOCK_50,
	SW,
	DAC_SDI,
	DAC_SCK,
	DAC_CS,
	DAC_LD,
	ADC_SDI,
	ADC_SCK,
	ADC_CS,
	ADC_SDO,
	PWM_OUT);
input 	CLOCK_50;
input 	[9:0] SW;
output 	DAC_SDI;
output 	DAC_SCK;
output 	DAC_CS;
output 	DAC_LD;
output 	ADC_SDI;
output 	ADC_SCK;
output 	ADC_CS;
input 	ADC_SDO;
output 	PWM_OUT;

// Design Ports Information
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DAC_SDI	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_SCK	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_CS	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_LD	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SDI	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SCK	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_CS	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PWM_OUT	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SDO	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DUMMY|Add3~8_resulta ;
wire \DUMMY|Add3~9 ;
wire \DUMMY|Add3~10 ;
wire \DUMMY|Add3~11 ;
wire \DUMMY|Add3~12 ;
wire \DUMMY|Add3~13 ;
wire \DUMMY|Add3~14 ;
wire \DUMMY|Add3~25 ;
wire \DUMMY|Add3~26 ;
wire \DUMMY|Add3~27 ;
wire \DUMMY|Add3~28 ;
wire \DUMMY|Add3~29 ;
wire \DUMMY|Add3~30 ;
wire \DUMMY|Add3~31 ;
wire \DUMMY|Add3~32 ;
wire \DUMMY|Add3~33 ;
wire \DUMMY|Add3~34 ;
wire \DUMMY|Add3~35 ;
wire \DUMMY|Add3~36 ;
wire \DUMMY|Add3~37 ;
wire \DUMMY|Add3~38 ;
wire \DUMMY|Add3~39 ;
wire \DUMMY|Add3~40 ;
wire \DUMMY|Add3~41 ;
wire \DUMMY|Add3~42 ;
wire \DUMMY|Add3~43 ;
wire \DUMMY|Add3~44 ;
wire \DUMMY|Add3~45 ;
wire \DUMMY|Add3~46 ;
wire \DUMMY|Add3~47 ;
wire \DUMMY|Add3~48 ;
wire \DUMMY|Add3~49 ;
wire \DUMMY|Add3~50 ;
wire \DUMMY|Add3~51 ;
wire \DUMMY|Add3~52 ;
wire \DUMMY|Add3~53 ;
wire \DUMMY|Add3~54 ;
wire \DUMMY|Add3~55 ;
wire \DUMMY|Add3~56 ;
wire \DUMMY|Add3~57 ;
wire \DUMMY|Add3~58 ;
wire \DUMMY|Add3~59 ;
wire \DUMMY|Add3~60 ;
wire \DUMMY|Add3~61 ;
wire \DUMMY|Add3~62 ;
wire \DUMMY|Add3~63 ;
wire \DUMMY|Add3~64 ;
wire \DUMMY|Add3~65 ;
wire \DUMMY|Add3~66 ;
wire \DUMMY|Add3~67 ;
wire \DUMMY|Add3~68 ;
wire \DUMMY|Add3~69 ;
wire \DUMMY|Add3~70 ;
wire \DUMMY|Add3~71 ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SPI_ADC|ctr[0]~DUPLICATE_q ;
wire \SPI_ADC|ctr~0_combout ;
wire \SPI_ADC|ctr~1_combout ;
wire \SPI_ADC|Add0~1_combout ;
wire \SPI_ADC|ctr~2_combout ;
wire \SPI_ADC|Add0~0_combout ;
wire \SPI_ADC|ctr[2]~DUPLICATE_q ;
wire \SPI_ADC|ctr[1]~DUPLICATE_q ;
wire \SPI_ADC|ctr[3]~DUPLICATE_q ;
wire \SPI_ADC|Equal0~0_combout ;
wire \SPI_ADC|clk_1MHz~0_combout ;
wire \SPI_ADC|clk_1MHz~q ;
wire \SPI_ADC|tick~0_combout ;
wire \SPI_ADC|tick~q ;
wire \SPI_DAC|state[0]~DUPLICATE_q ;
wire \SPI_DAC|state~0_combout ;
wire \SPI_DAC|state~1_combout ;
wire \SPI_DAC|state~2_combout ;
wire \SPI_DAC|state~3_combout ;
wire \GEN_10K|Add0~9_sumout ;
wire \GEN_10K|Add0~10 ;
wire \GEN_10K|Add0~13_sumout ;
wire \GEN_10K|Add0~14 ;
wire \GEN_10K|Add0~17_sumout ;
wire \GEN_10K|Add0~18 ;
wire \GEN_10K|Add0~45_sumout ;
wire \GEN_10K|Add0~46 ;
wire \GEN_10K|Add0~5_sumout ;
wire \GEN_10K|Add0~6 ;
wire \GEN_10K|Add0~49_sumout ;
wire \GEN_10K|Add0~50 ;
wire \GEN_10K|Add0~53_sumout ;
wire \GEN_10K|Add0~54 ;
wire \GEN_10K|Add0~21_sumout ;
wire \GEN_10K|Add0~22 ;
wire \GEN_10K|Add0~25_sumout ;
wire \GEN_10K|Add0~26 ;
wire \GEN_10K|Add0~1_sumout ;
wire \GEN_10K|Add0~2 ;
wire \GEN_10K|Add0~57_sumout ;
wire \GEN_10K|Add0~58 ;
wire \GEN_10K|Add0~61_sumout ;
wire \GEN_10K|Add0~62 ;
wire \GEN_10K|Add0~29_sumout ;
wire \GEN_10K|Add0~30 ;
wire \GEN_10K|Add0~33_sumout ;
wire \GEN_10K|Add0~34 ;
wire \GEN_10K|Add0~41_sumout ;
wire \GEN_10K|Add0~42 ;
wire \GEN_10K|Add0~37_sumout ;
wire \GEN_10K|Equal0~1_combout ;
wire \GEN_10K|Equal0~0_combout ;
wire \GEN_10K|Equal0~2_combout ;
wire \GEN_10K|Equal0~3_combout ;
wire \GEN_10K|tick~feeder_combout ;
wire \GEN_10K|tick~q ;
wire \SPI_DAC|sr_state.IDLE~q ;
wire \SPI_DAC|sr_state.IDLE~0_combout ;
wire \SPI_DAC|sr_state.IDLE~DUPLICATE_q ;
wire \SPI_DAC|state[2]~DUPLICATE_q ;
wire \SPI_DAC|Selector2~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_DAC|sr_state.WAIT_CSB_FALL~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_DAC|Selector3~0_combout ;
wire \SPI_DAC|WideNor0~combout ;
wire \SW[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \DUMMY|Equal0~0_combout ;
wire \SPI_ADC|state[0]~DUPLICATE_q ;
wire \SPI_ADC|state[1]~1_combout ;
wire \SPI_ADC|state[3]~3_combout ;
wire \SPI_ADC|state~0_combout ;
wire \SPI_ADC|state[4]~DUPLICATE_q ;
wire \SPI_ADC|Selector2~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_ADC|Selector0~0_combout ;
wire \SPI_ADC|sr_state.IDLE~q ;
wire \SPI_ADC|Selector1~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_ADC|adc_start~0_combout ;
wire \SPI_ADC|adc_start~q ;
wire \SPI_ADC|Selector5~0_combout ;
wire \SPI_ADC|state[2]~2_combout ;
wire \SPI_ADC|state[2]~DUPLICATE_q ;
wire \SPI_ADC|adc_start~DUPLICATE_q ;
wire \SPI_ADC|Selector4~0_combout ;
wire \SPI_ADC|adc_cs~q ;
wire \DUMMY|Add4~0_combout ;
wire \DUMMY|mclk_out~0_combout ;
wire \DUMMY|Add4~1_combout ;
wire \DUMMY|Equal1~0_combout ;
wire \DUMMY|sweep_clk~q ;
wire \DUMMY|ctr[0]~0_combout ;
wire \DUMMY|ctr[0]~feeder_combout ;
wire \DUMMY|Add6~34_cout ;
wire \DUMMY|Add6~9_sumout ;
wire \DUMMY|ctr[1]~feeder_combout ;
wire \DUMMY|ctr[1]~DUPLICATE_q ;
wire \DUMMY|Add6~10 ;
wire \DUMMY|Add6~13_sumout ;
wire \DUMMY|Add6~14 ;
wire \DUMMY|Add6~17_sumout ;
wire \DUMMY|ctr[3]~feeder_combout ;
wire \DUMMY|Add6~18 ;
wire \DUMMY|Add6~21_sumout ;
wire \DUMMY|ctr[4]~feeder_combout ;
wire \DUMMY|Add6~22 ;
wire \DUMMY|Add6~25_sumout ;
wire \DUMMY|Add6~26 ;
wire \DUMMY|Add6~29_sumout ;
wire \DUMMY|Add6~30 ;
wire \DUMMY|Add6~1_sumout ;
wire \DUMMY|Add6~2 ;
wire \DUMMY|Add6~5_sumout ;
wire \DUMMY|ctr[8]~feeder_combout ;
wire \DUMMY|ctr[7]~DUPLICATE_q ;
wire \DUMMY|Mux13~0_combout ;
wire \DUMMY|Mux12~0_combout ;
wire \DUMMY|Mux11~0_combout ;
wire \DUMMY|ctr[3]~DUPLICATE_q ;
wire \DUMMY|Mux10~0_combout ;
wire \DUMMY|ctr[4]~DUPLICATE_q ;
wire \DUMMY|Mux9~0_combout ;
wire \DUMMY|Mux8~0_combout ;
wire \DUMMY|Mux7~0_combout ;
wire \DUMMY|PULSE2|state.IDLE~0_combout ;
wire \DUMMY|PULSE2|state.IDLE~q ;
wire \DUMMY|PULSE2|pulse~1_combout ;
wire \DUMMY|PULSE2|pulse~q ;
wire \DUMMY|DELAY_A|PULSE2|state.IDLE~q ;
wire \DUMMY|DELAY_A|PULSE2|pulse~1_combout ;
wire \DUMMY|DELAY_A|PULSE2|pulse~q ;
wire \ADC_SDO~input_o ;
wire \SPI_ADC|WideOr0~0_combout ;
wire \SPI_ADC|shift_ena~q ;
wire \SPI_ADC|always3~0_combout ;
wire \SPI_ADC|Decoder0~0_combout ;
wire \SPI_ADC|adc_done~q ;
wire \DUMMY|DELAY_A|ctr[0]~0_combout ;
wire \DUMMY|DELAY_B|Add1~1_sumout ;
wire \DUMMY|DELAY_A|Add0~1_sumout ;
wire \DUMMY|DELAY_B|Add1~2 ;
wire \DUMMY|DELAY_B|Add1~5_sumout ;
wire \DUMMY|DELAY_A|Add0~2 ;
wire \DUMMY|DELAY_A|Add0~5_sumout ;
wire \DUMMY|DELAY_B|Add1~6 ;
wire \DUMMY|DELAY_B|Add1~9_sumout ;
wire \DUMMY|DELAY_A|Add0~6 ;
wire \DUMMY|DELAY_A|Add0~9_sumout ;
wire \DUMMY|DELAY_B|Add1~10 ;
wire \DUMMY|DELAY_B|Add1~13_sumout ;
wire \DUMMY|DELAY_A|Add0~10 ;
wire \DUMMY|DELAY_A|Add0~13_sumout ;
wire \DUMMY|DELAY_B|Add1~14 ;
wire \DUMMY|DELAY_B|Add1~17_sumout ;
wire \DUMMY|DELAY_A|Add0~14 ;
wire \DUMMY|DELAY_A|Add0~17_sumout ;
wire \DUMMY|DELAY_B|Add1~18 ;
wire \DUMMY|DELAY_B|Add1~21_sumout ;
wire \DUMMY|DELAY_A|Add0~18 ;
wire \DUMMY|DELAY_A|Add0~21_sumout ;
wire \DUMMY|DELAY_B|Add1~22 ;
wire \DUMMY|DELAY_B|Add1~25_sumout ;
wire \DUMMY|DELAY_A|Add0~22 ;
wire \DUMMY|DELAY_A|Add0~25_sumout ;
wire \DUMMY|KA[7]~0_combout ;
wire \DUMMY|DELAY_B|Add1~26 ;
wire \DUMMY|DELAY_B|Add1~29_sumout ;
wire \DUMMY|DELAY_A|Add0~26 ;
wire \DUMMY|DELAY_A|Add0~29_sumout ;
wire \DUMMY|Add8~0_combout ;
wire \DUMMY|DELAY_B|Add1~30 ;
wire \DUMMY|DELAY_B|Add1~33_sumout ;
wire \DUMMY|Add0~1_sumout ;
wire \SPI_ADC|shift_reg[4]~feeder_combout ;
wire \DUMMY|Add0~2 ;
wire \DUMMY|Add0~17_sumout ;
wire \SPI_ADC|shift_reg[5]~feeder_combout ;
wire \DUMMY|Add0~18 ;
wire \DUMMY|Add0~5_sumout ;
wire \DUMMY|Add0~6 ;
wire \DUMMY|Add0~13_sumout ;
wire \DUMMY|Add0~14 ;
wire \DUMMY|Add0~9_sumout ;
wire \DUMMY|Add0~10 ;
wire \DUMMY|Add0~21_sumout ;
wire \DUMMY|Add0~22 ;
wire \DUMMY|Add0~25_sumout ;
wire \DUMMY|DELAY_A|Add1~1_sumout ;
wire \DUMMY|DELAY_A|Add1~2 ;
wire \DUMMY|DELAY_A|Add1~5_sumout ;
wire \DUMMY|DELAY_A|Add1~6 ;
wire \DUMMY|DELAY_A|Add1~9_sumout ;
wire \DUMMY|DELAY_A|Add1~10 ;
wire \DUMMY|DELAY_A|Add1~13_sumout ;
wire \DUMMY|DELAY_A|Add1~14 ;
wire \DUMMY|DELAY_A|Add1~17_sumout ;
wire \DUMMY|DELAY_A|Add1~18 ;
wire \DUMMY|DELAY_A|Add1~21_sumout ;
wire \DUMMY|DELAY_A|Add1~22 ;
wire \DUMMY|DELAY_A|Add1~25_sumout ;
wire \DUMMY|DELAY_A|Add1~26 ;
wire \DUMMY|DELAY_A|Add1~29_sumout ;
wire \DUMMY|KA[8]~1_combout ;
wire \DUMMY|DELAY_A|Add1~30 ;
wire \DUMMY|DELAY_A|Add1~33_sumout ;
wire \DUMMY|Add3~mac_pl[0][16] ;
wire \DUMMY|Add3~mac_pl[0][15] ;
wire \DUMMY|Add3~mac_pl[0][14] ;
wire \DUMMY|Add3~mac_pl[0][13] ;
wire \DUMMY|Add3~mac_pl[0][12] ;
wire \DUMMY|Add3~mac_pl[0][11] ;
wire \DUMMY|Add3~mac_pl[0][10] ;
wire \DUMMY|Add1~26_cout ;
wire \DUMMY|Add1~22_cout ;
wire \DUMMY|Add1~18_cout ;
wire \DUMMY|Add1~14_cout ;
wire \DUMMY|Add1~10_cout ;
wire \DUMMY|Add1~6_cout ;
wire \DUMMY|Add1~1_sumout ;
wire \SPI_DAC|shift_reg[11]~feeder_combout ;
wire \DUMMY|data_out[8]~feeder_combout ;
wire \SPI_DAC|shift_reg[10]~feeder_combout ;
wire \DUMMY|data_out[7]~feeder_combout ;
wire \SPI_DAC|shift_reg[9]~feeder_combout ;
wire \DUMMY|data_out[6]~feeder_combout ;
wire \SPI_DAC|shift_reg[8]~feeder_combout ;
wire \DUMMY|data_out[5]~feeder_combout ;
wire \SPI_DAC|shift_reg[7]~feeder_combout ;
wire \DUMMY|data_out[4]~feeder_combout ;
wire \SPI_DAC|shift_reg[6]~feeder_combout ;
wire \DUMMY|data_out[3]~feeder_combout ;
wire \SPI_DAC|shift_reg[5]~feeder_combout ;
wire \DUMMY|Add3~mac_pl[0][9] ;
wire \DUMMY|data_out[2]~feeder_combout ;
wire \SPI_DAC|shift_reg[4]~feeder_combout ;
wire \DUMMY|Add3~mac_pl[0][8] ;
wire \DUMMY|data_out[1]~feeder_combout ;
wire \SPI_DAC|shift_reg[3]~feeder_combout ;
wire \DUMMY|Add3~mac_pl[0][7] ;
wire \DUMMY|data_out[0]~feeder_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE_q ;
wire \SPI_DAC|shift_reg~4_combout ;
wire \SPI_DAC|always5~0_combout ;
wire \SPI_DAC|shift_reg~3_combout ;
wire \SPI_DAC|shift_reg~2_combout ;
wire \SPI_DAC|shift_reg~1_combout ;
wire \SPI_DAC|shift_reg~0_combout ;
wire \SPI_DAC|dac_sck~combout ;
wire \SPI_DAC|Equal2~0_combout ;
wire \SPI_ADC|Selector6~0_combout ;
wire \SPI_ADC|adc_din~q ;
wire \SPI_ADC|adc_sck~combout ;
wire \PWM_DAC|count[0]~0_combout ;
wire \PWM_DAC|Add0~9_sumout ;
wire \PWM_DAC|Add0~10 ;
wire \PWM_DAC|Add0~5_sumout ;
wire \PWM_DAC|Add0~6 ;
wire \PWM_DAC|Add0~1_sumout ;
wire \PWM_DAC|Add0~2 ;
wire \PWM_DAC|Add0~25_sumout ;
wire \PWM_DAC|Add0~26 ;
wire \PWM_DAC|Add0~13_sumout ;
wire \PWM_DAC|Add0~14 ;
wire \PWM_DAC|Add0~21_sumout ;
wire \PWM_DAC|Add0~22 ;
wire \PWM_DAC|Add0~17_sumout ;
wire \PWM_DAC|Add0~18 ;
wire \PWM_DAC|Add0~33_sumout ;
wire \PWM_DAC|Add0~34 ;
wire \PWM_DAC|Add0~29_sumout ;
wire \PWM_DAC|LessThan0~7_combout ;
wire \PWM_DAC|LessThan0~4_combout ;
wire \PWM_DAC|LessThan0~2_combout ;
wire \PWM_DAC|LessThan0~5_combout ;
wire \PWM_DAC|LessThan0~0_combout ;
wire \PWM_DAC|LessThan0~1_combout ;
wire \PWM_DAC|LessThan0~3_combout ;
wire \PWM_DAC|LessThan0~6_combout ;
wire \PWM_DAC|LessThan0~8_combout ;
wire \PWM_DAC|pwm_out~q ;
wire [9:0] \DUMMY|data_out ;
wire [4:0] \SPI_ADC|ctr ;
wire [8:0] \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b ;
wire [9:0] \PWM_DAC|count ;
wire [15:0] \GEN_10K|count ;
wire [15:0] \SPI_DAC|shift_reg ;
wire [8:0] \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b ;
wire [4:0] \SPI_ADC|state ;
wire [4:0] \SPI_DAC|state ;
wire [9:0] \PWM_DAC|d ;
wire [2:0] \DUMMY|mclk_out ;
wire [9:0] \SPI_ADC|data_from_adc ;
wire [9:0] \SPI_ADC|shift_reg ;
wire [8:0] \DUMMY|ctr ;
wire [8:0] \DUMMY|DELAY_A|ctr ;
wire [8:0] \DUMMY|KA ;
wire [8:0] \DUMMY|KB ;

wire [63:0] \DUMMY|Add3~8_RESULTA_bus ;
wire [19:0] \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \DUMMY|Add3~8_resulta  = \DUMMY|Add3~8_RESULTA_bus [0];
assign \DUMMY|Add3~9  = \DUMMY|Add3~8_RESULTA_bus [1];
assign \DUMMY|Add3~10  = \DUMMY|Add3~8_RESULTA_bus [2];
assign \DUMMY|Add3~11  = \DUMMY|Add3~8_RESULTA_bus [3];
assign \DUMMY|Add3~12  = \DUMMY|Add3~8_RESULTA_bus [4];
assign \DUMMY|Add3~13  = \DUMMY|Add3~8_RESULTA_bus [5];
assign \DUMMY|Add3~14  = \DUMMY|Add3~8_RESULTA_bus [6];
assign \DUMMY|Add3~mac_pl[0][7]  = \DUMMY|Add3~8_RESULTA_bus [7];
assign \DUMMY|Add3~mac_pl[0][8]  = \DUMMY|Add3~8_RESULTA_bus [8];
assign \DUMMY|Add3~mac_pl[0][9]  = \DUMMY|Add3~8_RESULTA_bus [9];
assign \DUMMY|Add3~mac_pl[0][10]  = \DUMMY|Add3~8_RESULTA_bus [10];
assign \DUMMY|Add3~mac_pl[0][11]  = \DUMMY|Add3~8_RESULTA_bus [11];
assign \DUMMY|Add3~mac_pl[0][12]  = \DUMMY|Add3~8_RESULTA_bus [12];
assign \DUMMY|Add3~mac_pl[0][13]  = \DUMMY|Add3~8_RESULTA_bus [13];
assign \DUMMY|Add3~mac_pl[0][14]  = \DUMMY|Add3~8_RESULTA_bus [14];
assign \DUMMY|Add3~mac_pl[0][15]  = \DUMMY|Add3~8_RESULTA_bus [15];
assign \DUMMY|Add3~mac_pl[0][16]  = \DUMMY|Add3~8_RESULTA_bus [16];
assign \DUMMY|Add3~25  = \DUMMY|Add3~8_RESULTA_bus [17];
assign \DUMMY|Add3~26  = \DUMMY|Add3~8_RESULTA_bus [18];
assign \DUMMY|Add3~27  = \DUMMY|Add3~8_RESULTA_bus [19];
assign \DUMMY|Add3~28  = \DUMMY|Add3~8_RESULTA_bus [20];
assign \DUMMY|Add3~29  = \DUMMY|Add3~8_RESULTA_bus [21];
assign \DUMMY|Add3~30  = \DUMMY|Add3~8_RESULTA_bus [22];
assign \DUMMY|Add3~31  = \DUMMY|Add3~8_RESULTA_bus [23];
assign \DUMMY|Add3~32  = \DUMMY|Add3~8_RESULTA_bus [24];
assign \DUMMY|Add3~33  = \DUMMY|Add3~8_RESULTA_bus [25];
assign \DUMMY|Add3~34  = \DUMMY|Add3~8_RESULTA_bus [26];
assign \DUMMY|Add3~35  = \DUMMY|Add3~8_RESULTA_bus [27];
assign \DUMMY|Add3~36  = \DUMMY|Add3~8_RESULTA_bus [28];
assign \DUMMY|Add3~37  = \DUMMY|Add3~8_RESULTA_bus [29];
assign \DUMMY|Add3~38  = \DUMMY|Add3~8_RESULTA_bus [30];
assign \DUMMY|Add3~39  = \DUMMY|Add3~8_RESULTA_bus [31];
assign \DUMMY|Add3~40  = \DUMMY|Add3~8_RESULTA_bus [32];
assign \DUMMY|Add3~41  = \DUMMY|Add3~8_RESULTA_bus [33];
assign \DUMMY|Add3~42  = \DUMMY|Add3~8_RESULTA_bus [34];
assign \DUMMY|Add3~43  = \DUMMY|Add3~8_RESULTA_bus [35];
assign \DUMMY|Add3~44  = \DUMMY|Add3~8_RESULTA_bus [36];
assign \DUMMY|Add3~45  = \DUMMY|Add3~8_RESULTA_bus [37];
assign \DUMMY|Add3~46  = \DUMMY|Add3~8_RESULTA_bus [38];
assign \DUMMY|Add3~47  = \DUMMY|Add3~8_RESULTA_bus [39];
assign \DUMMY|Add3~48  = \DUMMY|Add3~8_RESULTA_bus [40];
assign \DUMMY|Add3~49  = \DUMMY|Add3~8_RESULTA_bus [41];
assign \DUMMY|Add3~50  = \DUMMY|Add3~8_RESULTA_bus [42];
assign \DUMMY|Add3~51  = \DUMMY|Add3~8_RESULTA_bus [43];
assign \DUMMY|Add3~52  = \DUMMY|Add3~8_RESULTA_bus [44];
assign \DUMMY|Add3~53  = \DUMMY|Add3~8_RESULTA_bus [45];
assign \DUMMY|Add3~54  = \DUMMY|Add3~8_RESULTA_bus [46];
assign \DUMMY|Add3~55  = \DUMMY|Add3~8_RESULTA_bus [47];
assign \DUMMY|Add3~56  = \DUMMY|Add3~8_RESULTA_bus [48];
assign \DUMMY|Add3~57  = \DUMMY|Add3~8_RESULTA_bus [49];
assign \DUMMY|Add3~58  = \DUMMY|Add3~8_RESULTA_bus [50];
assign \DUMMY|Add3~59  = \DUMMY|Add3~8_RESULTA_bus [51];
assign \DUMMY|Add3~60  = \DUMMY|Add3~8_RESULTA_bus [52];
assign \DUMMY|Add3~61  = \DUMMY|Add3~8_RESULTA_bus [53];
assign \DUMMY|Add3~62  = \DUMMY|Add3~8_RESULTA_bus [54];
assign \DUMMY|Add3~63  = \DUMMY|Add3~8_RESULTA_bus [55];
assign \DUMMY|Add3~64  = \DUMMY|Add3~8_RESULTA_bus [56];
assign \DUMMY|Add3~65  = \DUMMY|Add3~8_RESULTA_bus [57];
assign \DUMMY|Add3~66  = \DUMMY|Add3~8_RESULTA_bus [58];
assign \DUMMY|Add3~67  = \DUMMY|Add3~8_RESULTA_bus [59];
assign \DUMMY|Add3~68  = \DUMMY|Add3~8_RESULTA_bus [60];
assign \DUMMY|Add3~69  = \DUMMY|Add3~8_RESULTA_bus [61];
assign \DUMMY|Add3~70  = \DUMMY|Add3~8_RESULTA_bus [62];
assign \DUMMY|Add3~71  = \DUMMY|Add3~8_RESULTA_bus [63];

assign \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [0] = \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [1] = \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [2] = \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [3] = \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [4] = \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [5] = \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [6] = \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [7] = \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8] = \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [0] = \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [1] = \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [2] = \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [3] = \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [4] = \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [5] = \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [6] = \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [7] = \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8] = \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \DAC_SDI~output (
	.i(\SPI_DAC|shift_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SDI),
	.obar());
// synopsys translate_off
defparam \DAC_SDI~output .bus_hold = "false";
defparam \DAC_SDI~output .open_drain_output = "false";
defparam \DAC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \DAC_SCK~output (
	.i(!\SPI_DAC|dac_sck~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SCK),
	.obar());
// synopsys translate_off
defparam \DAC_SCK~output .bus_hold = "false";
defparam \DAC_SCK~output .open_drain_output = "false";
defparam \DAC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \DAC_CS~output (
	.i(\SPI_DAC|WideNor0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_CS),
	.obar());
// synopsys translate_off
defparam \DAC_CS~output .bus_hold = "false";
defparam \DAC_CS~output .open_drain_output = "false";
defparam \DAC_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \DAC_LD~output (
	.i(!\SPI_DAC|Equal2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_LD),
	.obar());
// synopsys translate_off
defparam \DAC_LD~output .bus_hold = "false";
defparam \DAC_LD~output .open_drain_output = "false";
defparam \DAC_LD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \ADC_SDI~output (
	.i(\SPI_ADC|adc_din~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDI),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
defparam \ADC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \ADC_SCK~output (
	.i(!\SPI_ADC|adc_sck~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCK),
	.obar());
// synopsys translate_off
defparam \ADC_SCK~output .bus_hold = "false";
defparam \ADC_SCK~output .open_drain_output = "false";
defparam \ADC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \ADC_CS~output (
	.i(!\SPI_ADC|adc_cs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS),
	.obar());
// synopsys translate_off
defparam \ADC_CS~output .bus_hold = "false";
defparam \ADC_CS~output .open_drain_output = "false";
defparam \ADC_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \PWM_OUT~output (
	.i(\PWM_DAC|pwm_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWM_OUT),
	.obar());
// synopsys translate_off
defparam \PWM_OUT~output .bus_hold = "false";
defparam \PWM_OUT~output .open_drain_output = "false";
defparam \PWM_OUT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X56_Y2_N49
dffeas \SPI_ADC|ctr[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N39
cyclonev_lcell_comb \SPI_ADC|ctr~0 (
// Equation(s):
// \SPI_ADC|ctr~0_combout  = ( \SPI_ADC|ctr [4] & ( !\SPI_ADC|ctr [2] $ (((\SPI_ADC|ctr[0]~DUPLICATE_q ) # (\SPI_ADC|ctr [1]))) ) ) # ( !\SPI_ADC|ctr [4] & ( (!\SPI_ADC|ctr [1] & ((!\SPI_ADC|ctr[0]~DUPLICATE_q  & (\SPI_ADC|ctr [3] & !\SPI_ADC|ctr [2])) # 
// (\SPI_ADC|ctr[0]~DUPLICATE_q  & ((\SPI_ADC|ctr [2]))))) # (\SPI_ADC|ctr [1] & (((\SPI_ADC|ctr [2])))) ) )

	.dataa(!\SPI_ADC|ctr [1]),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr[0]~DUPLICATE_q ),
	.datad(!\SPI_ADC|ctr [2]),
	.datae(gnd),
	.dataf(!\SPI_ADC|ctr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|ctr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|ctr~0 .extended_lut = "off";
defparam \SPI_ADC|ctr~0 .lut_mask = 64'h205F205FA05FA05F;
defparam \SPI_ADC|ctr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N41
dffeas \SPI_ADC|ctr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[2] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N48
cyclonev_lcell_comb \SPI_ADC|ctr~1 (
// Equation(s):
// \SPI_ADC|ctr~1_combout  = ( \SPI_ADC|ctr [2] & ( !\SPI_ADC|ctr [0] ) ) # ( !\SPI_ADC|ctr [2] & ( (!\SPI_ADC|ctr [0] & (((\SPI_ADC|ctr [1]) # (\SPI_ADC|ctr [3])) # (\SPI_ADC|ctr [4]))) ) )

	.dataa(!\SPI_ADC|ctr [4]),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr [1]),
	.datad(!\SPI_ADC|ctr [0]),
	.datae(gnd),
	.dataf(!\SPI_ADC|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|ctr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|ctr~1 .extended_lut = "off";
defparam \SPI_ADC|ctr~1 .lut_mask = 64'h7F007F00FF00FF00;
defparam \SPI_ADC|ctr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N50
dffeas \SPI_ADC|ctr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[0] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N12
cyclonev_lcell_comb \SPI_ADC|Add0~1 (
// Equation(s):
// \SPI_ADC|Add0~1_combout  = ( \SPI_ADC|ctr [2] & ( \SPI_ADC|ctr [3] ) ) # ( !\SPI_ADC|ctr [2] & ( !\SPI_ADC|ctr [3] $ (((\SPI_ADC|ctr [0]) # (\SPI_ADC|ctr [1]))) ) )

	.dataa(!\SPI_ADC|ctr [1]),
	.datab(gnd),
	.datac(!\SPI_ADC|ctr [0]),
	.datad(!\SPI_ADC|ctr [3]),
	.datae(gnd),
	.dataf(!\SPI_ADC|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Add0~1 .extended_lut = "off";
defparam \SPI_ADC|Add0~1 .lut_mask = 64'hA05FA05F00FF00FF;
defparam \SPI_ADC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N14
dffeas \SPI_ADC|ctr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[3] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N51
cyclonev_lcell_comb \SPI_ADC|ctr~2 (
// Equation(s):
// \SPI_ADC|ctr~2_combout  = ( \SPI_ADC|ctr [2] & ( !\SPI_ADC|ctr[0]~DUPLICATE_q  $ (\SPI_ADC|ctr [1]) ) ) # ( !\SPI_ADC|ctr [2] & ( (!\SPI_ADC|ctr[0]~DUPLICATE_q  & (!\SPI_ADC|ctr [1] & ((\SPI_ADC|ctr [3]) # (\SPI_ADC|ctr [4])))) # 
// (\SPI_ADC|ctr[0]~DUPLICATE_q  & (((\SPI_ADC|ctr [1])))) ) )

	.dataa(!\SPI_ADC|ctr [4]),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr[0]~DUPLICATE_q ),
	.datad(!\SPI_ADC|ctr [1]),
	.datae(gnd),
	.dataf(!\SPI_ADC|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|ctr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|ctr~2 .extended_lut = "off";
defparam \SPI_ADC|ctr~2 .lut_mask = 64'h700F700FF00FF00F;
defparam \SPI_ADC|ctr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N53
dffeas \SPI_ADC|ctr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[1] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N36
cyclonev_lcell_comb \SPI_ADC|Add0~0 (
// Equation(s):
// \SPI_ADC|Add0~0_combout  = ( \SPI_ADC|ctr [2] & ( \SPI_ADC|ctr [4] ) ) # ( !\SPI_ADC|ctr [2] & ( !\SPI_ADC|ctr [4] $ ((((\SPI_ADC|ctr [0]) # (\SPI_ADC|ctr [3])) # (\SPI_ADC|ctr [1]))) ) )

	.dataa(!\SPI_ADC|ctr [1]),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr [0]),
	.datad(!\SPI_ADC|ctr [4]),
	.datae(gnd),
	.dataf(!\SPI_ADC|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Add0~0 .extended_lut = "off";
defparam \SPI_ADC|Add0~0 .lut_mask = 64'h807F807F00FF00FF;
defparam \SPI_ADC|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N37
dffeas \SPI_ADC|ctr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[4] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N40
dffeas \SPI_ADC|ctr[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[2]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N52
dffeas \SPI_ADC|ctr[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N13
dffeas \SPI_ADC|ctr[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N0
cyclonev_lcell_comb \SPI_ADC|Equal0~0 (
// Equation(s):
// \SPI_ADC|Equal0~0_combout  = ( !\SPI_ADC|ctr[3]~DUPLICATE_q  & ( (!\SPI_ADC|ctr[2]~DUPLICATE_q  & (!\SPI_ADC|ctr[1]~DUPLICATE_q  & !\SPI_ADC|ctr[0]~DUPLICATE_q )) ) )

	.dataa(!\SPI_ADC|ctr[2]~DUPLICATE_q ),
	.datab(!\SPI_ADC|ctr[1]~DUPLICATE_q ),
	.datac(!\SPI_ADC|ctr[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|ctr[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Equal0~0 .extended_lut = "off";
defparam \SPI_ADC|Equal0~0 .lut_mask = 64'h8080808000000000;
defparam \SPI_ADC|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N30
cyclonev_lcell_comb \SPI_ADC|clk_1MHz~0 (
// Equation(s):
// \SPI_ADC|clk_1MHz~0_combout  = ( \SPI_ADC|clk_1MHz~q  & ( \SPI_ADC|ctr[3]~DUPLICATE_q  ) ) # ( \SPI_ADC|clk_1MHz~q  & ( !\SPI_ADC|ctr[3]~DUPLICATE_q  & ( (((\SPI_ADC|ctr [2]) # (\SPI_ADC|ctr [0])) # (\SPI_ADC|ctr [4])) # (\SPI_ADC|ctr [1]) ) ) ) # ( 
// !\SPI_ADC|clk_1MHz~q  & ( !\SPI_ADC|ctr[3]~DUPLICATE_q  & ( (!\SPI_ADC|ctr [1] & (!\SPI_ADC|ctr [4] & (!\SPI_ADC|ctr [0] & !\SPI_ADC|ctr [2]))) ) ) )

	.dataa(!\SPI_ADC|ctr [1]),
	.datab(!\SPI_ADC|ctr [4]),
	.datac(!\SPI_ADC|ctr [0]),
	.datad(!\SPI_ADC|ctr [2]),
	.datae(!\SPI_ADC|clk_1MHz~q ),
	.dataf(!\SPI_ADC|ctr[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|clk_1MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz~0 .extended_lut = "off";
defparam \SPI_ADC|clk_1MHz~0 .lut_mask = 64'h80007FFF0000FFFF;
defparam \SPI_ADC|clk_1MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N31
dffeas \SPI_ADC|clk_1MHz (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|clk_1MHz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz .is_wysiwyg = "true";
defparam \SPI_ADC|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N6
cyclonev_lcell_comb \SPI_ADC|tick~0 (
// Equation(s):
// \SPI_ADC|tick~0_combout  = ( \SPI_ADC|tick~q  & ( \SPI_ADC|clk_1MHz~q  & ( (!\SPI_ADC|ctr [4] & \SPI_ADC|Equal0~0_combout ) ) ) ) # ( \SPI_ADC|tick~q  & ( !\SPI_ADC|clk_1MHz~q  & ( (!\SPI_ADC|ctr [4] & \SPI_ADC|Equal0~0_combout ) ) ) ) # ( 
// !\SPI_ADC|tick~q  & ( !\SPI_ADC|clk_1MHz~q  & ( (!\SPI_ADC|ctr [4] & \SPI_ADC|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|ctr [4]),
	.datac(!\SPI_ADC|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\SPI_ADC|tick~q ),
	.dataf(!\SPI_ADC|clk_1MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|tick~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|tick~0 .extended_lut = "off";
defparam \SPI_ADC|tick~0 .lut_mask = 64'h0C0C0C0C00000C0C;
defparam \SPI_ADC|tick~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N2
dffeas \SPI_ADC|tick (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|tick~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|tick .is_wysiwyg = "true";
defparam \SPI_ADC|tick .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N37
dffeas \SPI_DAC|state[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_DAC|state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N12
cyclonev_lcell_comb \SPI_DAC|state~0 (
// Equation(s):
// \SPI_DAC|state~0_combout  = ( \SPI_DAC|state [1] & ( !\SPI_DAC|state [4] $ (((!\SPI_DAC|state [2]) # ((!\SPI_DAC|state [3]) # (!\SPI_DAC|state[0]~DUPLICATE_q )))) ) ) # ( !\SPI_DAC|state [1] & ( (\SPI_DAC|state [4] & (((!\SPI_DAC|state[0]~DUPLICATE_q ) # 
// (\SPI_DAC|state [3])) # (\SPI_DAC|state [2]))) ) )

	.dataa(!\SPI_DAC|state [2]),
	.datab(!\SPI_DAC|state [3]),
	.datac(!\SPI_DAC|state[0]~DUPLICATE_q ),
	.datad(!\SPI_DAC|state [4]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|state~0 .extended_lut = "off";
defparam \SPI_DAC|state~0 .lut_mask = 64'h00F700F701FE01FE;
defparam \SPI_DAC|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N14
dffeas \SPI_DAC|state[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[4] .is_wysiwyg = "true";
defparam \SPI_DAC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N15
cyclonev_lcell_comb \SPI_DAC|state~1 (
// Equation(s):
// \SPI_DAC|state~1_combout  = ( \SPI_DAC|state[0]~DUPLICATE_q  & ( (!\SPI_DAC|state [1] & (((!\SPI_DAC|state [4]) # (\SPI_DAC|state [3])) # (\SPI_DAC|state [2]))) ) ) # ( !\SPI_DAC|state[0]~DUPLICATE_q  & ( \SPI_DAC|state [1] ) )

	.dataa(!\SPI_DAC|state [2]),
	.datab(!\SPI_DAC|state [3]),
	.datac(!\SPI_DAC|state [4]),
	.datad(!\SPI_DAC|state [1]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|state~1 .extended_lut = "off";
defparam \SPI_DAC|state~1 .lut_mask = 64'h00FF00FFF700F700;
defparam \SPI_DAC|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N17
dffeas \SPI_DAC|state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[1] .is_wysiwyg = "true";
defparam \SPI_DAC|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N51
cyclonev_lcell_comb \SPI_DAC|state~2 (
// Equation(s):
// \SPI_DAC|state~2_combout  = ( \SPI_DAC|state[0]~DUPLICATE_q  & ( !\SPI_DAC|state [1] $ (!\SPI_DAC|state [2]) ) ) # ( !\SPI_DAC|state[0]~DUPLICATE_q  & ( \SPI_DAC|state [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_DAC|state [1]),
	.datad(!\SPI_DAC|state [2]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|state~2 .extended_lut = "off";
defparam \SPI_DAC|state~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \SPI_DAC|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N53
dffeas \SPI_DAC|state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[2] .is_wysiwyg = "true";
defparam \SPI_DAC|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N54
cyclonev_lcell_comb \SPI_DAC|state~3 (
// Equation(s):
// \SPI_DAC|state~3_combout  = ( \SPI_DAC|state [3] & ( \SPI_DAC|state[0]~DUPLICATE_q  & ( (!\SPI_DAC|state [2]) # (!\SPI_DAC|state [1]) ) ) ) # ( !\SPI_DAC|state [3] & ( \SPI_DAC|state[0]~DUPLICATE_q  & ( (\SPI_DAC|state [2] & \SPI_DAC|state [1]) ) ) ) # ( 
// \SPI_DAC|state [3] & ( !\SPI_DAC|state[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_DAC|state [2]),
	.datad(!\SPI_DAC|state [1]),
	.datae(!\SPI_DAC|state [3]),
	.dataf(!\SPI_DAC|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|state~3 .extended_lut = "off";
defparam \SPI_DAC|state~3 .lut_mask = 64'h0000FFFF000FFFF0;
defparam \SPI_DAC|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N56
dffeas \SPI_DAC|state[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[3] .is_wysiwyg = "true";
defparam \SPI_DAC|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N0
cyclonev_lcell_comb \GEN_10K|Add0~9 (
// Equation(s):
// \GEN_10K|Add0~9_sumout  = SUM(( \GEN_10K|count [0] ) + ( VCC ) + ( !VCC ))
// \GEN_10K|Add0~10  = CARRY(( \GEN_10K|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~9_sumout ),
	.cout(\GEN_10K|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~9 .extended_lut = "off";
defparam \GEN_10K|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N2
dffeas \GEN_10K|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[0] .is_wysiwyg = "true";
defparam \GEN_10K|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N3
cyclonev_lcell_comb \GEN_10K|Add0~13 (
// Equation(s):
// \GEN_10K|Add0~13_sumout  = SUM(( \GEN_10K|count [1] ) + ( VCC ) + ( \GEN_10K|Add0~10  ))
// \GEN_10K|Add0~14  = CARRY(( \GEN_10K|count [1] ) + ( VCC ) + ( \GEN_10K|Add0~10  ))

	.dataa(!\GEN_10K|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~13_sumout ),
	.cout(\GEN_10K|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~13 .extended_lut = "off";
defparam \GEN_10K|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N5
dffeas \GEN_10K|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[1] .is_wysiwyg = "true";
defparam \GEN_10K|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N6
cyclonev_lcell_comb \GEN_10K|Add0~17 (
// Equation(s):
// \GEN_10K|Add0~17_sumout  = SUM(( \GEN_10K|count [2] ) + ( VCC ) + ( \GEN_10K|Add0~14  ))
// \GEN_10K|Add0~18  = CARRY(( \GEN_10K|count [2] ) + ( VCC ) + ( \GEN_10K|Add0~14  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~17_sumout ),
	.cout(\GEN_10K|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~17 .extended_lut = "off";
defparam \GEN_10K|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N8
dffeas \GEN_10K|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[2] .is_wysiwyg = "true";
defparam \GEN_10K|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N9
cyclonev_lcell_comb \GEN_10K|Add0~45 (
// Equation(s):
// \GEN_10K|Add0~45_sumout  = SUM(( \GEN_10K|count [3] ) + ( VCC ) + ( \GEN_10K|Add0~18  ))
// \GEN_10K|Add0~46  = CARRY(( \GEN_10K|count [3] ) + ( VCC ) + ( \GEN_10K|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~45_sumout ),
	.cout(\GEN_10K|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~45 .extended_lut = "off";
defparam \GEN_10K|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N11
dffeas \GEN_10K|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[3] .is_wysiwyg = "true";
defparam \GEN_10K|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N12
cyclonev_lcell_comb \GEN_10K|Add0~5 (
// Equation(s):
// \GEN_10K|Add0~5_sumout  = SUM(( \GEN_10K|count [4] ) + ( VCC ) + ( \GEN_10K|Add0~46  ))
// \GEN_10K|Add0~6  = CARRY(( \GEN_10K|count [4] ) + ( VCC ) + ( \GEN_10K|Add0~46  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~5_sumout ),
	.cout(\GEN_10K|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~5 .extended_lut = "off";
defparam \GEN_10K|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N14
dffeas \GEN_10K|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[4] .is_wysiwyg = "true";
defparam \GEN_10K|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N15
cyclonev_lcell_comb \GEN_10K|Add0~49 (
// Equation(s):
// \GEN_10K|Add0~49_sumout  = SUM(( \GEN_10K|count [5] ) + ( VCC ) + ( \GEN_10K|Add0~6  ))
// \GEN_10K|Add0~50  = CARRY(( \GEN_10K|count [5] ) + ( VCC ) + ( \GEN_10K|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~49_sumout ),
	.cout(\GEN_10K|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~49 .extended_lut = "off";
defparam \GEN_10K|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N17
dffeas \GEN_10K|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[5] .is_wysiwyg = "true";
defparam \GEN_10K|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N18
cyclonev_lcell_comb \GEN_10K|Add0~53 (
// Equation(s):
// \GEN_10K|Add0~53_sumout  = SUM(( \GEN_10K|count [6] ) + ( VCC ) + ( \GEN_10K|Add0~50  ))
// \GEN_10K|Add0~54  = CARRY(( \GEN_10K|count [6] ) + ( VCC ) + ( \GEN_10K|Add0~50  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~53_sumout ),
	.cout(\GEN_10K|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~53 .extended_lut = "off";
defparam \GEN_10K|Add0~53 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N19
dffeas \GEN_10K|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[6] .is_wysiwyg = "true";
defparam \GEN_10K|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N21
cyclonev_lcell_comb \GEN_10K|Add0~21 (
// Equation(s):
// \GEN_10K|Add0~21_sumout  = SUM(( \GEN_10K|count [7] ) + ( VCC ) + ( \GEN_10K|Add0~54  ))
// \GEN_10K|Add0~22  = CARRY(( \GEN_10K|count [7] ) + ( VCC ) + ( \GEN_10K|Add0~54  ))

	.dataa(!\GEN_10K|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~21_sumout ),
	.cout(\GEN_10K|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~21 .extended_lut = "off";
defparam \GEN_10K|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N23
dffeas \GEN_10K|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[7] .is_wysiwyg = "true";
defparam \GEN_10K|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N24
cyclonev_lcell_comb \GEN_10K|Add0~25 (
// Equation(s):
// \GEN_10K|Add0~25_sumout  = SUM(( \GEN_10K|count [8] ) + ( VCC ) + ( \GEN_10K|Add0~22  ))
// \GEN_10K|Add0~26  = CARRY(( \GEN_10K|count [8] ) + ( VCC ) + ( \GEN_10K|Add0~22  ))

	.dataa(!\GEN_10K|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~25_sumout ),
	.cout(\GEN_10K|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~25 .extended_lut = "off";
defparam \GEN_10K|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N26
dffeas \GEN_10K|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[8] .is_wysiwyg = "true";
defparam \GEN_10K|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N27
cyclonev_lcell_comb \GEN_10K|Add0~1 (
// Equation(s):
// \GEN_10K|Add0~1_sumout  = SUM(( \GEN_10K|count [9] ) + ( VCC ) + ( \GEN_10K|Add0~26  ))
// \GEN_10K|Add0~2  = CARRY(( \GEN_10K|count [9] ) + ( VCC ) + ( \GEN_10K|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\GEN_10K|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~1_sumout ),
	.cout(\GEN_10K|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~1 .extended_lut = "off";
defparam \GEN_10K|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \GEN_10K|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N29
dffeas \GEN_10K|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[9] .is_wysiwyg = "true";
defparam \GEN_10K|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N30
cyclonev_lcell_comb \GEN_10K|Add0~57 (
// Equation(s):
// \GEN_10K|Add0~57_sumout  = SUM(( \GEN_10K|count [10] ) + ( VCC ) + ( \GEN_10K|Add0~2  ))
// \GEN_10K|Add0~58  = CARRY(( \GEN_10K|count [10] ) + ( VCC ) + ( \GEN_10K|Add0~2  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~57_sumout ),
	.cout(\GEN_10K|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~57 .extended_lut = "off";
defparam \GEN_10K|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N32
dffeas \GEN_10K|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[10] .is_wysiwyg = "true";
defparam \GEN_10K|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N33
cyclonev_lcell_comb \GEN_10K|Add0~61 (
// Equation(s):
// \GEN_10K|Add0~61_sumout  = SUM(( \GEN_10K|count [11] ) + ( VCC ) + ( \GEN_10K|Add0~58  ))
// \GEN_10K|Add0~62  = CARRY(( \GEN_10K|count [11] ) + ( VCC ) + ( \GEN_10K|Add0~58  ))

	.dataa(!\GEN_10K|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~61_sumout ),
	.cout(\GEN_10K|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~61 .extended_lut = "off";
defparam \GEN_10K|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N35
dffeas \GEN_10K|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[11] .is_wysiwyg = "true";
defparam \GEN_10K|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N36
cyclonev_lcell_comb \GEN_10K|Add0~29 (
// Equation(s):
// \GEN_10K|Add0~29_sumout  = SUM(( \GEN_10K|count [12] ) + ( VCC ) + ( \GEN_10K|Add0~62  ))
// \GEN_10K|Add0~30  = CARRY(( \GEN_10K|count [12] ) + ( VCC ) + ( \GEN_10K|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~29_sumout ),
	.cout(\GEN_10K|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~29 .extended_lut = "off";
defparam \GEN_10K|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N38
dffeas \GEN_10K|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[12] .is_wysiwyg = "true";
defparam \GEN_10K|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N39
cyclonev_lcell_comb \GEN_10K|Add0~33 (
// Equation(s):
// \GEN_10K|Add0~33_sumout  = SUM(( \GEN_10K|count [13] ) + ( VCC ) + ( \GEN_10K|Add0~30  ))
// \GEN_10K|Add0~34  = CARRY(( \GEN_10K|count [13] ) + ( VCC ) + ( \GEN_10K|Add0~30  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~33_sumout ),
	.cout(\GEN_10K|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~33 .extended_lut = "off";
defparam \GEN_10K|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N41
dffeas \GEN_10K|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[13] .is_wysiwyg = "true";
defparam \GEN_10K|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N42
cyclonev_lcell_comb \GEN_10K|Add0~41 (
// Equation(s):
// \GEN_10K|Add0~41_sumout  = SUM(( VCC ) + ( \GEN_10K|count [14] ) + ( \GEN_10K|Add0~34  ))
// \GEN_10K|Add0~42  = CARRY(( VCC ) + ( \GEN_10K|count [14] ) + ( \GEN_10K|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\GEN_10K|count [14]),
	.datag(gnd),
	.cin(\GEN_10K|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~41_sumout ),
	.cout(\GEN_10K|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~41 .extended_lut = "off";
defparam \GEN_10K|Add0~41 .lut_mask = 64'h0000FF000000FFFF;
defparam \GEN_10K|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N44
dffeas \GEN_10K|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[14] .is_wysiwyg = "true";
defparam \GEN_10K|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N45
cyclonev_lcell_comb \GEN_10K|Add0~37 (
// Equation(s):
// \GEN_10K|Add0~37_sumout  = SUM(( \GEN_10K|count [15] ) + ( VCC ) + ( \GEN_10K|Add0~42  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~37 .extended_lut = "off";
defparam \GEN_10K|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N47
dffeas \GEN_10K|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[15] .is_wysiwyg = "true";
defparam \GEN_10K|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N54
cyclonev_lcell_comb \GEN_10K|Equal0~1 (
// Equation(s):
// \GEN_10K|Equal0~1_combout  = ( !\GEN_10K|count [15] & ( !\GEN_10K|count [14] & ( (!\GEN_10K|count [13] & (!\GEN_10K|count [12] & !\GEN_10K|count [3])) ) ) )

	.dataa(gnd),
	.datab(!\GEN_10K|count [13]),
	.datac(!\GEN_10K|count [12]),
	.datad(!\GEN_10K|count [3]),
	.datae(!\GEN_10K|count [15]),
	.dataf(!\GEN_10K|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~1 .extended_lut = "off";
defparam \GEN_10K|Equal0~1 .lut_mask = 64'hC000000000000000;
defparam \GEN_10K|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N48
cyclonev_lcell_comb \GEN_10K|Equal0~0 (
// Equation(s):
// \GEN_10K|Equal0~0_combout  = ( !\GEN_10K|count [0] & ( !\GEN_10K|count [8] & ( (!\GEN_10K|count [1] & (!\GEN_10K|count [2] & !\GEN_10K|count [7])) ) ) )

	.dataa(!\GEN_10K|count [1]),
	.datab(!\GEN_10K|count [2]),
	.datac(!\GEN_10K|count [7]),
	.datad(gnd),
	.datae(!\GEN_10K|count [0]),
	.dataf(!\GEN_10K|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~0 .extended_lut = "off";
defparam \GEN_10K|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \GEN_10K|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N6
cyclonev_lcell_comb \GEN_10K|Equal0~2 (
// Equation(s):
// \GEN_10K|Equal0~2_combout  = ( !\GEN_10K|count [6] & ( !\GEN_10K|count [10] & ( (!\GEN_10K|count [5] & !\GEN_10K|count [11]) ) ) )

	.dataa(!\GEN_10K|count [5]),
	.datab(gnd),
	.datac(!\GEN_10K|count [11]),
	.datad(gnd),
	.datae(!\GEN_10K|count [6]),
	.dataf(!\GEN_10K|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~2 .extended_lut = "off";
defparam \GEN_10K|Equal0~2 .lut_mask = 64'hA0A0000000000000;
defparam \GEN_10K|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N15
cyclonev_lcell_comb \GEN_10K|Equal0~3 (
// Equation(s):
// \GEN_10K|Equal0~3_combout  = ( \GEN_10K|Equal0~0_combout  & ( \GEN_10K|Equal0~2_combout  & ( (!\GEN_10K|count [9] & (!\GEN_10K|count [4] & \GEN_10K|Equal0~1_combout )) ) ) )

	.dataa(!\GEN_10K|count [9]),
	.datab(!\GEN_10K|count [4]),
	.datac(!\GEN_10K|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\GEN_10K|Equal0~0_combout ),
	.dataf(!\GEN_10K|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~3 .extended_lut = "off";
defparam \GEN_10K|Equal0~3 .lut_mask = 64'h0000000000000808;
defparam \GEN_10K|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N30
cyclonev_lcell_comb \GEN_10K|tick~feeder (
// Equation(s):
// \GEN_10K|tick~feeder_combout  = \GEN_10K|Equal0~3_combout 

	.dataa(gnd),
	.datab(!\GEN_10K|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|tick~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|tick~feeder .extended_lut = "off";
defparam \GEN_10K|tick~feeder .lut_mask = 64'h3333333333333333;
defparam \GEN_10K|tick~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N32
dffeas \GEN_10K|tick (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|tick~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|tick .is_wysiwyg = "true";
defparam \GEN_10K|tick .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N46
dffeas \SPI_DAC|sr_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|sr_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N45
cyclonev_lcell_comb \SPI_DAC|sr_state.IDLE~0 (
// Equation(s):
// \SPI_DAC|sr_state.IDLE~0_combout  = ( \SPI_DAC|WideNor0~combout  & ( (!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q  & ((\SPI_DAC|sr_state.IDLE~q ) # (\GEN_10K|tick~q ))) ) ) # ( !\SPI_DAC|WideNor0~combout  & ( ((\SPI_DAC|sr_state.IDLE~q ) # 
// (\SPI_DAC|sr_state.WAIT_CSB_FALL~q )) # (\GEN_10K|tick~q ) ) )

	.dataa(!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.datab(!\GEN_10K|tick~q ),
	.datac(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datad(!\SPI_DAC|sr_state.IDLE~q ),
	.datae(gnd),
	.dataf(!\SPI_DAC|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|sr_state.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|sr_state.IDLE~0 .extended_lut = "off";
defparam \SPI_DAC|sr_state.IDLE~0 .lut_mask = 64'h3FFF3FFF22AA22AA;
defparam \SPI_DAC|sr_state.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N47
dffeas \SPI_DAC|sr_state.IDLE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|sr_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.IDLE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.IDLE~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.IDLE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N52
dffeas \SPI_DAC|state[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_DAC|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N24
cyclonev_lcell_comb \SPI_DAC|Selector2~0 (
// Equation(s):
// \SPI_DAC|Selector2~0_combout  = ( \SPI_DAC|state[2]~DUPLICATE_q  & ( \SPI_DAC|state [1] & ( \SPI_DAC|sr_state.IDLE~DUPLICATE_q  ) ) ) # ( !\SPI_DAC|state[2]~DUPLICATE_q  & ( \SPI_DAC|state [1] & ( \SPI_DAC|sr_state.IDLE~DUPLICATE_q  ) ) ) # ( 
// \SPI_DAC|state[2]~DUPLICATE_q  & ( !\SPI_DAC|state [1] & ( \SPI_DAC|sr_state.IDLE~DUPLICATE_q  ) ) ) # ( !\SPI_DAC|state[2]~DUPLICATE_q  & ( !\SPI_DAC|state [1] & ( (\SPI_DAC|sr_state.IDLE~DUPLICATE_q  & ((!\SPI_DAC|state [0] $ (!\SPI_DAC|state [4])) # 
// (\SPI_DAC|state [3]))) ) ) )

	.dataa(!\SPI_DAC|state [0]),
	.datab(!\SPI_DAC|state [4]),
	.datac(!\SPI_DAC|state [3]),
	.datad(!\SPI_DAC|sr_state.IDLE~DUPLICATE_q ),
	.datae(!\SPI_DAC|state[2]~DUPLICATE_q ),
	.dataf(!\SPI_DAC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector2~0 .extended_lut = "off";
defparam \SPI_DAC|Selector2~0 .lut_mask = 64'h006F00FF00FF00FF;
defparam \SPI_DAC|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N26
dffeas \SPI_DAC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N42
cyclonev_lcell_comb \SPI_DAC|sr_state.WAIT_CSB_FALL~0 (
// Equation(s):
// \SPI_DAC|sr_state.WAIT_CSB_FALL~0_combout  = ( \SPI_DAC|sr_state.IDLE~q  & ( (!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q  & (\SPI_DAC|WideNor0~combout  & \SPI_DAC|sr_state.WAIT_CSB_FALL~q )) ) ) # ( !\SPI_DAC|sr_state.IDLE~q  & ( (!\SPI_DAC|WideNor0~combout  & 
// (((\GEN_10K|tick~q  & !\SPI_DAC|sr_state.WAIT_CSB_FALL~q )))) # (\SPI_DAC|WideNor0~combout  & (!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q  & ((\SPI_DAC|sr_state.WAIT_CSB_FALL~q ) # (\GEN_10K|tick~q )))) ) )

	.dataa(!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.datab(!\GEN_10K|tick~q ),
	.datac(!\SPI_DAC|WideNor0~combout ),
	.datad(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datae(gnd),
	.dataf(!\SPI_DAC|sr_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|sr_state.WAIT_CSB_FALL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL~0 .extended_lut = "off";
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL~0 .lut_mask = 64'h320A320A000A000A;
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N44
dffeas \SPI_DAC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|sr_state.WAIT_CSB_FALL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N36
cyclonev_lcell_comb \SPI_DAC|Selector3~0 (
// Equation(s):
// \SPI_DAC|Selector3~0_combout  = ( !\SPI_DAC|state [0] & ( \SPI_DAC|state [1] ) ) # ( !\SPI_DAC|state [0] & ( !\SPI_DAC|state [1] & ( (((\SPI_DAC|sr_state.WAIT_CSB_FALL~q ) # (\SPI_DAC|state [2])) # (\SPI_DAC|state [4])) # (\SPI_DAC|state [3]) ) ) )

	.dataa(!\SPI_DAC|state [3]),
	.datab(!\SPI_DAC|state [4]),
	.datac(!\SPI_DAC|state [2]),
	.datad(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datae(!\SPI_DAC|state [0]),
	.dataf(!\SPI_DAC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector3~0 .extended_lut = "off";
defparam \SPI_DAC|Selector3~0 .lut_mask = 64'h7FFF0000FFFF0000;
defparam \SPI_DAC|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N38
dffeas \SPI_DAC|state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[0] .is_wysiwyg = "true";
defparam \SPI_DAC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N6
cyclonev_lcell_comb \SPI_DAC|WideNor0 (
// Equation(s):
// \SPI_DAC|WideNor0~combout  = ( !\SPI_DAC|state [1] & ( (!\SPI_DAC|state [2] & (!\SPI_DAC|state [3] & (!\SPI_DAC|state [0] $ (\SPI_DAC|state [4])))) ) )

	.dataa(!\SPI_DAC|state [0]),
	.datab(!\SPI_DAC|state [4]),
	.datac(!\SPI_DAC|state [2]),
	.datad(!\SPI_DAC|state [3]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|WideNor0 .extended_lut = "off";
defparam \SPI_DAC|WideNor0 .lut_mask = 64'h9000900000000000;
defparam \SPI_DAC|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N33
cyclonev_lcell_comb \DUMMY|Equal0~0 (
// Equation(s):
// \DUMMY|Equal0~0_combout  = ( !\SW[2]~input_o  & ( !\SW[1]~input_o  & ( (!\SW[3]~input_o  & !\SW[0]~input_o ) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Equal0~0 .extended_lut = "off";
defparam \DUMMY|Equal0~0 .lut_mask = 64'hA0A0000000000000;
defparam \DUMMY|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N56
dffeas \SPI_ADC|state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|state[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[2] .is_wysiwyg = "true";
defparam \SPI_ADC|state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N49
dffeas \SPI_ADC|state[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N57
cyclonev_lcell_comb \SPI_ADC|state[1]~1 (
// Equation(s):
// \SPI_ADC|state[1]~1_combout  = ( \SPI_ADC|state[0]~DUPLICATE_q  & ( !\SPI_ADC|tick~q  $ (!\SPI_ADC|state [1]) ) ) # ( !\SPI_ADC|state[0]~DUPLICATE_q  & ( \SPI_ADC|state [1] ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|tick~q ),
	.datac(gnd),
	.datad(!\SPI_ADC|state [1]),
	.datae(gnd),
	.dataf(!\SPI_ADC|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[1]~1 .extended_lut = "off";
defparam \SPI_ADC|state[1]~1 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \SPI_ADC|state[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N58
dffeas \SPI_ADC|state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|state[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[1] .is_wysiwyg = "true";
defparam \SPI_ADC|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N33
cyclonev_lcell_comb \SPI_ADC|state[3]~3 (
// Equation(s):
// \SPI_ADC|state[3]~3_combout  = ( \SPI_ADC|state[0]~DUPLICATE_q  & ( !\SPI_ADC|state [3] $ (((!\SPI_ADC|state [1]) # ((!\SPI_ADC|state[2]~DUPLICATE_q ) # (!\SPI_ADC|tick~q )))) ) ) # ( !\SPI_ADC|state[0]~DUPLICATE_q  & ( \SPI_ADC|state [3] ) )

	.dataa(!\SPI_ADC|state [1]),
	.datab(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datac(!\SPI_ADC|tick~q ),
	.datad(!\SPI_ADC|state [3]),
	.datae(gnd),
	.dataf(!\SPI_ADC|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[3]~3 .extended_lut = "off";
defparam \SPI_ADC|state[3]~3 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \SPI_ADC|state[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N34
dffeas \SPI_ADC|state[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|state[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[3] .is_wysiwyg = "true";
defparam \SPI_ADC|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N41
dffeas \SPI_ADC|state[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[4] .is_wysiwyg = "true";
defparam \SPI_ADC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N39
cyclonev_lcell_comb \SPI_ADC|state~0 (
// Equation(s):
// \SPI_ADC|state~0_combout  = ( \SPI_ADC|state [4] & ( \SPI_ADC|state [1] & ( (!\SPI_ADC|state [2]) # ((!\SPI_ADC|state[0]~DUPLICATE_q ) # (!\SPI_ADC|state [3])) ) ) ) # ( !\SPI_ADC|state [4] & ( \SPI_ADC|state [1] & ( (\SPI_ADC|state [2] & 
// (\SPI_ADC|state[0]~DUPLICATE_q  & \SPI_ADC|state [3])) ) ) ) # ( \SPI_ADC|state [4] & ( !\SPI_ADC|state [1] & ( ((\SPI_ADC|state [3]) # (\SPI_ADC|state[0]~DUPLICATE_q )) # (\SPI_ADC|state [2]) ) ) )

	.dataa(!\SPI_ADC|state [2]),
	.datab(gnd),
	.datac(!\SPI_ADC|state[0]~DUPLICATE_q ),
	.datad(!\SPI_ADC|state [3]),
	.datae(!\SPI_ADC|state [4]),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state~0 .extended_lut = "off";
defparam \SPI_ADC|state~0 .lut_mask = 64'h00005FFF0005FFFA;
defparam \SPI_ADC|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N40
dffeas \SPI_ADC|state[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[4]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|state[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N30
cyclonev_lcell_comb \SPI_ADC|Selector2~0 (
// Equation(s):
// \SPI_ADC|Selector2~0_combout  = ( \SPI_ADC|sr_state.IDLE~q  & ( \SPI_ADC|adc_cs~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|adc_cs~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|sr_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector2~0 .extended_lut = "off";
defparam \SPI_ADC|Selector2~0 .lut_mask = 64'h0000000000FF00FF;
defparam \SPI_ADC|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N32
dffeas \SPI_ADC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N9
cyclonev_lcell_comb \SPI_ADC|Selector0~0 (
// Equation(s):
// \SPI_ADC|Selector0~0_combout  = (!\GEN_10K|tick~q  & (\SPI_ADC|sr_state.IDLE~q  & ((!\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ) # (\SPI_ADC|adc_cs~q )))) # (\GEN_10K|tick~q  & (((!\SPI_ADC|sr_state.WAIT_CSB_HIGH~q )) # (\SPI_ADC|adc_cs~q )))

	.dataa(!\GEN_10K|tick~q ),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(!\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.datad(!\SPI_ADC|sr_state.IDLE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector0~0 .extended_lut = "off";
defparam \SPI_ADC|Selector0~0 .lut_mask = 64'h51F351F351F351F3;
defparam \SPI_ADC|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N10
dffeas \SPI_ADC|sr_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N6
cyclonev_lcell_comb \SPI_ADC|Selector1~0 (
// Equation(s):
// \SPI_ADC|Selector1~0_combout  = ( \SPI_ADC|sr_state.IDLE~q  & ( (!\SPI_ADC|adc_cs~q  & \SPI_ADC|sr_state.WAIT_CSB_FALL~q ) ) ) # ( !\SPI_ADC|sr_state.IDLE~q  & ( ((!\SPI_ADC|adc_cs~q  & \SPI_ADC|sr_state.WAIT_CSB_FALL~q )) # (\GEN_10K|tick~q ) ) )

	.dataa(!\GEN_10K|tick~q ),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(gnd),
	.datad(!\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|sr_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector1~0 .extended_lut = "off";
defparam \SPI_ADC|Selector1~0 .lut_mask = 64'h55DD55DD00CC00CC;
defparam \SPI_ADC|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N8
dffeas \SPI_ADC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N15
cyclonev_lcell_comb \SPI_ADC|adc_start~0 (
// Equation(s):
// \SPI_ADC|adc_start~0_combout  = ( \SPI_ADC|sr_state.IDLE~q  & ( (\SPI_ADC|adc_start~q  & ((\SPI_ADC|sr_state.WAIT_CSB_FALL~q ) # (\SPI_ADC|adc_cs~q ))) ) ) # ( !\SPI_ADC|sr_state.IDLE~q  & ( (\SPI_ADC|adc_start~q ) # (\GEN_10K|tick~q ) ) )

	.dataa(!\GEN_10K|tick~q ),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(!\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datad(!\SPI_ADC|adc_start~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|sr_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|adc_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|adc_start~0 .extended_lut = "off";
defparam \SPI_ADC|adc_start~0 .lut_mask = 64'h55FF55FF003F003F;
defparam \SPI_ADC|adc_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N17
dffeas \SPI_ADC|adc_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|adc_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_start .is_wysiwyg = "true";
defparam \SPI_ADC|adc_start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N48
cyclonev_lcell_comb \SPI_ADC|Selector5~0 (
// Equation(s):
// \SPI_ADC|Selector5~0_combout  = ( !\SPI_ADC|state [0] & ( \SPI_ADC|state [1] ) ) # ( !\SPI_ADC|state [0] & ( !\SPI_ADC|state [1] & ( (((!\SPI_ADC|state[4]~DUPLICATE_q  & \SPI_ADC|adc_start~q )) # (\SPI_ADC|state[2]~DUPLICATE_q )) # (\SPI_ADC|state [3]) ) 
// ) )

	.dataa(!\SPI_ADC|state[4]~DUPLICATE_q ),
	.datab(!\SPI_ADC|adc_start~q ),
	.datac(!\SPI_ADC|state [3]),
	.datad(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datae(!\SPI_ADC|state [0]),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector5~0 .extended_lut = "off";
defparam \SPI_ADC|Selector5~0 .lut_mask = 64'h2FFF0000FFFF0000;
defparam \SPI_ADC|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N50
dffeas \SPI_ADC|state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[0] .is_wysiwyg = "true";
defparam \SPI_ADC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N54
cyclonev_lcell_comb \SPI_ADC|state[2]~2 (
// Equation(s):
// \SPI_ADC|state[2]~2_combout  = ( \SPI_ADC|state [1] & ( !\SPI_ADC|state [2] $ (((!\SPI_ADC|state [0]) # (!\SPI_ADC|tick~q ))) ) ) # ( !\SPI_ADC|state [1] & ( \SPI_ADC|state [2] ) )

	.dataa(!\SPI_ADC|state [0]),
	.datab(!\SPI_ADC|tick~q ),
	.datac(gnd),
	.datad(!\SPI_ADC|state [2]),
	.datae(gnd),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[2]~2 .extended_lut = "off";
defparam \SPI_ADC|state[2]~2 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \SPI_ADC|state[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N55
dffeas \SPI_ADC|state[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|state[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N16
dffeas \SPI_ADC|adc_start~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|adc_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_start~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_start~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|adc_start~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N24
cyclonev_lcell_comb \SPI_ADC|Selector4~0 (
// Equation(s):
// \SPI_ADC|Selector4~0_combout  = ( \SPI_ADC|state[4]~DUPLICATE_q  & ( \SPI_ADC|adc_start~DUPLICATE_q  & ( (((\SPI_ADC|state [1]) # (\SPI_ADC|state [3])) # (\SPI_ADC|state[0]~DUPLICATE_q )) # (\SPI_ADC|state[2]~DUPLICATE_q ) ) ) ) # ( 
// !\SPI_ADC|state[4]~DUPLICATE_q  & ( \SPI_ADC|adc_start~DUPLICATE_q  ) ) # ( \SPI_ADC|state[4]~DUPLICATE_q  & ( !\SPI_ADC|adc_start~DUPLICATE_q  & ( (((\SPI_ADC|state [1]) # (\SPI_ADC|state [3])) # (\SPI_ADC|state[0]~DUPLICATE_q )) # 
// (\SPI_ADC|state[2]~DUPLICATE_q ) ) ) ) # ( !\SPI_ADC|state[4]~DUPLICATE_q  & ( !\SPI_ADC|adc_start~DUPLICATE_q  & ( (((\SPI_ADC|state [1]) # (\SPI_ADC|state [3])) # (\SPI_ADC|state[0]~DUPLICATE_q )) # (\SPI_ADC|state[2]~DUPLICATE_q ) ) ) )

	.dataa(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datab(!\SPI_ADC|state[0]~DUPLICATE_q ),
	.datac(!\SPI_ADC|state [3]),
	.datad(!\SPI_ADC|state [1]),
	.datae(!\SPI_ADC|state[4]~DUPLICATE_q ),
	.dataf(!\SPI_ADC|adc_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector4~0 .extended_lut = "off";
defparam \SPI_ADC|Selector4~0 .lut_mask = 64'h7FFF7FFFFFFF7FFF;
defparam \SPI_ADC|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N26
dffeas \SPI_ADC|adc_cs (
	.clk(\CLOCK_50~input_o ),
	.d(\SPI_ADC|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_cs .is_wysiwyg = "true";
defparam \SPI_ADC|adc_cs .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N18
cyclonev_lcell_comb \DUMMY|Add4~0 (
// Equation(s):
// \DUMMY|Add4~0_combout  = ( \DUMMY|mclk_out [2] & ( !\DUMMY|mclk_out [1] $ (\DUMMY|mclk_out [0]) ) ) # ( !\DUMMY|mclk_out [2] & ( (!\DUMMY|mclk_out [1] & (!\DUMMY|mclk_out [0] & (!\SW[2]~input_o  $ (!\SW[1]~input_o )))) # (\DUMMY|mclk_out [1] & 
// (\DUMMY|mclk_out [0])) ) )

	.dataa(!\DUMMY|mclk_out [1]),
	.datab(!\DUMMY|mclk_out [0]),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\DUMMY|mclk_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add4~0 .extended_lut = "off";
defparam \DUMMY|Add4~0 .lut_mask = 64'h1991199199999999;
defparam \DUMMY|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N50
dffeas \DUMMY|mclk_out[1] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(gnd),
	.asdata(\DUMMY|Add4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|mclk_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|mclk_out[1] .is_wysiwyg = "true";
defparam \DUMMY|mclk_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N21
cyclonev_lcell_comb \DUMMY|mclk_out~0 (
// Equation(s):
// \DUMMY|mclk_out~0_combout  = ( \DUMMY|mclk_out [2] & ( !\DUMMY|mclk_out [0] ) ) # ( !\DUMMY|mclk_out [2] & ( (!\DUMMY|mclk_out [0] & ((\SW[1]~input_o ) # (\DUMMY|mclk_out [1]))) ) )

	.dataa(!\DUMMY|mclk_out [1]),
	.datab(!\DUMMY|mclk_out [0]),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|mclk_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|mclk_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|mclk_out~0 .extended_lut = "off";
defparam \DUMMY|mclk_out~0 .lut_mask = 64'h4C4C4C4CCCCCCCCC;
defparam \DUMMY|mclk_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N53
dffeas \DUMMY|mclk_out[0] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(gnd),
	.asdata(\DUMMY|mclk_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|mclk_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|mclk_out[0] .is_wysiwyg = "true";
defparam \DUMMY|mclk_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \DUMMY|Add4~1 (
// Equation(s):
// \DUMMY|Add4~1_combout  = ( \SW[3]~input_o  & ( \DUMMY|mclk_out [1] & ( \DUMMY|mclk_out [2] ) ) ) # ( !\SW[3]~input_o  & ( \DUMMY|mclk_out [1] & ( \DUMMY|mclk_out [2] ) ) ) # ( \SW[3]~input_o  & ( !\DUMMY|mclk_out [1] & ( (!\DUMMY|mclk_out [0] & 
// (!\SW[1]~input_o  & (!\SW[2]~input_o  & !\DUMMY|mclk_out [2]))) # (\DUMMY|mclk_out [0] & (((\DUMMY|mclk_out [2])))) ) ) ) # ( !\SW[3]~input_o  & ( !\DUMMY|mclk_out [1] & ( (!\DUMMY|mclk_out [0] & (!\DUMMY|mclk_out [2] & ((\SW[2]~input_o ) # 
// (\SW[1]~input_o )))) # (\DUMMY|mclk_out [0] & (((\DUMMY|mclk_out [2])))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\DUMMY|mclk_out [0]),
	.datac(!\SW[2]~input_o ),
	.datad(!\DUMMY|mclk_out [2]),
	.datae(!\SW[3]~input_o ),
	.dataf(!\DUMMY|mclk_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add4~1 .extended_lut = "off";
defparam \DUMMY|Add4~1 .lut_mask = 64'h4C33803300FF00FF;
defparam \DUMMY|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N5
dffeas \DUMMY|mclk_out[2] (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(gnd),
	.asdata(\DUMMY|Add4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|mclk_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|mclk_out[2] .is_wysiwyg = "true";
defparam \DUMMY|mclk_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N0
cyclonev_lcell_comb \DUMMY|Equal1~0 (
// Equation(s):
// \DUMMY|Equal1~0_combout  = ( !\DUMMY|mclk_out [1] & ( (!\DUMMY|mclk_out [2] & !\DUMMY|mclk_out [0]) ) )

	.dataa(gnd),
	.datab(!\DUMMY|mclk_out [2]),
	.datac(!\DUMMY|mclk_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|mclk_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Equal1~0 .extended_lut = "off";
defparam \DUMMY|Equal1~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \DUMMY|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N2
dffeas \DUMMY|sweep_clk (
	.clk(!\SPI_ADC|adc_cs~q ),
	.d(\DUMMY|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|sweep_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|sweep_clk .is_wysiwyg = "true";
defparam \DUMMY|sweep_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N3
cyclonev_lcell_comb \DUMMY|ctr[0]~0 (
// Equation(s):
// \DUMMY|ctr[0]~0_combout  = !\DUMMY|ctr [0]

	.dataa(!\DUMMY|ctr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|ctr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|ctr[0]~0 .extended_lut = "off";
defparam \DUMMY|ctr[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \DUMMY|ctr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N21
cyclonev_lcell_comb \DUMMY|ctr[0]~feeder (
// Equation(s):
// \DUMMY|ctr[0]~feeder_combout  = \DUMMY|ctr[0]~0_combout 

	.dataa(!\DUMMY|ctr[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|ctr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|ctr[0]~feeder .extended_lut = "off";
defparam \DUMMY|ctr[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \DUMMY|ctr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N23
dffeas \DUMMY|ctr[0] (
	.clk(\DUMMY|sweep_clk~q ),
	.d(\DUMMY|ctr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[0] .is_wysiwyg = "true";
defparam \DUMMY|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N30
cyclonev_lcell_comb \DUMMY|Add6~34 (
// Equation(s):
// \DUMMY|Add6~34_cout  = CARRY(( \DUMMY|ctr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|ctr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\DUMMY|Add6~34_cout ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add6~34 .extended_lut = "off";
defparam \DUMMY|Add6~34 .lut_mask = 64'h0000000000000F0F;
defparam \DUMMY|Add6~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N33
cyclonev_lcell_comb \DUMMY|Add6~9 (
// Equation(s):
// \DUMMY|Add6~9_sumout  = SUM(( \DUMMY|ctr[1]~DUPLICATE_q  ) + ( VCC ) + ( \DUMMY|Add6~34_cout  ))
// \DUMMY|Add6~10  = CARRY(( \DUMMY|ctr[1]~DUPLICATE_q  ) + ( VCC ) + ( \DUMMY|Add6~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|ctr[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add6~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add6~9_sumout ),
	.cout(\DUMMY|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add6~9 .extended_lut = "off";
defparam \DUMMY|Add6~9 .lut_mask = 64'h0000000000000F0F;
defparam \DUMMY|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N12
cyclonev_lcell_comb \DUMMY|ctr[1]~feeder (
// Equation(s):
// \DUMMY|ctr[1]~feeder_combout  = ( \DUMMY|Add6~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|ctr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|ctr[1]~feeder .extended_lut = "off";
defparam \DUMMY|ctr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUMMY|ctr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N14
dffeas \DUMMY|ctr[1]~DUPLICATE (
	.clk(\DUMMY|sweep_clk~q ),
	.d(\DUMMY|ctr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \DUMMY|ctr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \DUMMY|Add6~13 (
// Equation(s):
// \DUMMY|Add6~13_sumout  = SUM(( \DUMMY|ctr [2] ) + ( VCC ) + ( \DUMMY|Add6~10  ))
// \DUMMY|Add6~14  = CARRY(( \DUMMY|ctr [2] ) + ( VCC ) + ( \DUMMY|Add6~10  ))

	.dataa(gnd),
	.datab(!\DUMMY|ctr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add6~13_sumout ),
	.cout(\DUMMY|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add6~13 .extended_lut = "off";
defparam \DUMMY|Add6~13 .lut_mask = 64'h0000000000003333;
defparam \DUMMY|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N16
dffeas \DUMMY|ctr[2] (
	.clk(\DUMMY|sweep_clk~q ),
	.d(gnd),
	.asdata(\DUMMY|Add6~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[2] .is_wysiwyg = "true";
defparam \DUMMY|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N39
cyclonev_lcell_comb \DUMMY|Add6~17 (
// Equation(s):
// \DUMMY|Add6~17_sumout  = SUM(( \DUMMY|ctr [3] ) + ( VCC ) + ( \DUMMY|Add6~14  ))
// \DUMMY|Add6~18  = CARRY(( \DUMMY|ctr [3] ) + ( VCC ) + ( \DUMMY|Add6~14  ))

	.dataa(!\DUMMY|ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add6~17_sumout ),
	.cout(\DUMMY|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add6~17 .extended_lut = "off";
defparam \DUMMY|Add6~17 .lut_mask = 64'h0000000000005555;
defparam \DUMMY|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N27
cyclonev_lcell_comb \DUMMY|ctr[3]~feeder (
// Equation(s):
// \DUMMY|ctr[3]~feeder_combout  = ( \DUMMY|Add6~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|ctr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|ctr[3]~feeder .extended_lut = "off";
defparam \DUMMY|ctr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUMMY|ctr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N29
dffeas \DUMMY|ctr[3] (
	.clk(\DUMMY|sweep_clk~q ),
	.d(\DUMMY|ctr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[3] .is_wysiwyg = "true";
defparam \DUMMY|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N42
cyclonev_lcell_comb \DUMMY|Add6~21 (
// Equation(s):
// \DUMMY|Add6~21_sumout  = SUM(( \DUMMY|ctr [4] ) + ( VCC ) + ( \DUMMY|Add6~18  ))
// \DUMMY|Add6~22  = CARRY(( \DUMMY|ctr [4] ) + ( VCC ) + ( \DUMMY|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|ctr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add6~21_sumout ),
	.cout(\DUMMY|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add6~21 .extended_lut = "off";
defparam \DUMMY|Add6~21 .lut_mask = 64'h0000000000000F0F;
defparam \DUMMY|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N24
cyclonev_lcell_comb \DUMMY|ctr[4]~feeder (
// Equation(s):
// \DUMMY|ctr[4]~feeder_combout  = ( \DUMMY|Add6~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|ctr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|ctr[4]~feeder .extended_lut = "off";
defparam \DUMMY|ctr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUMMY|ctr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N26
dffeas \DUMMY|ctr[4] (
	.clk(\DUMMY|sweep_clk~q ),
	.d(\DUMMY|ctr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[4] .is_wysiwyg = "true";
defparam \DUMMY|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N45
cyclonev_lcell_comb \DUMMY|Add6~25 (
// Equation(s):
// \DUMMY|Add6~25_sumout  = SUM(( \DUMMY|ctr [5] ) + ( VCC ) + ( \DUMMY|Add6~22  ))
// \DUMMY|Add6~26  = CARRY(( \DUMMY|ctr [5] ) + ( VCC ) + ( \DUMMY|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|ctr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add6~25_sumout ),
	.cout(\DUMMY|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add6~25 .extended_lut = "off";
defparam \DUMMY|Add6~25 .lut_mask = 64'h0000000000000F0F;
defparam \DUMMY|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N22
dffeas \DUMMY|ctr[5] (
	.clk(\DUMMY|sweep_clk~q ),
	.d(gnd),
	.asdata(\DUMMY|Add6~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[5] .is_wysiwyg = "true";
defparam \DUMMY|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N48
cyclonev_lcell_comb \DUMMY|Add6~29 (
// Equation(s):
// \DUMMY|Add6~29_sumout  = SUM(( \DUMMY|ctr [6] ) + ( VCC ) + ( \DUMMY|Add6~26  ))
// \DUMMY|Add6~30  = CARRY(( \DUMMY|ctr [6] ) + ( VCC ) + ( \DUMMY|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|ctr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add6~29_sumout ),
	.cout(\DUMMY|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add6~29 .extended_lut = "off";
defparam \DUMMY|Add6~29 .lut_mask = 64'h0000000000000F0F;
defparam \DUMMY|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N58
dffeas \DUMMY|ctr[6] (
	.clk(\DUMMY|sweep_clk~q ),
	.d(gnd),
	.asdata(\DUMMY|Add6~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[6] .is_wysiwyg = "true";
defparam \DUMMY|ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N51
cyclonev_lcell_comb \DUMMY|Add6~1 (
// Equation(s):
// \DUMMY|Add6~1_sumout  = SUM(( \DUMMY|ctr [7] ) + ( VCC ) + ( \DUMMY|Add6~30  ))
// \DUMMY|Add6~2  = CARRY(( \DUMMY|ctr [7] ) + ( VCC ) + ( \DUMMY|Add6~30  ))

	.dataa(!\DUMMY|ctr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add6~1_sumout ),
	.cout(\DUMMY|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add6~1 .extended_lut = "off";
defparam \DUMMY|Add6~1 .lut_mask = 64'h0000000000005555;
defparam \DUMMY|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N20
dffeas \DUMMY|ctr[7] (
	.clk(\DUMMY|sweep_clk~q ),
	.d(gnd),
	.asdata(\DUMMY|Add6~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[7] .is_wysiwyg = "true";
defparam \DUMMY|ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N54
cyclonev_lcell_comb \DUMMY|Add6~5 (
// Equation(s):
// \DUMMY|Add6~5_sumout  = SUM(( \DUMMY|ctr [8] ) + ( VCC ) + ( \DUMMY|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|ctr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add6~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add6~5 .extended_lut = "off";
defparam \DUMMY|Add6~5 .lut_mask = 64'h0000000000000F0F;
defparam \DUMMY|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N9
cyclonev_lcell_comb \DUMMY|ctr[8]~feeder (
// Equation(s):
// \DUMMY|ctr[8]~feeder_combout  = ( \DUMMY|Add6~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|ctr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|ctr[8]~feeder .extended_lut = "off";
defparam \DUMMY|ctr[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUMMY|ctr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N10
dffeas \DUMMY|ctr[8] (
	.clk(\DUMMY|sweep_clk~q ),
	.d(\DUMMY|ctr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[8] .is_wysiwyg = "true";
defparam \DUMMY|ctr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N19
dffeas \DUMMY|ctr[7]~DUPLICATE (
	.clk(\DUMMY|sweep_clk~q ),
	.d(gnd),
	.asdata(\DUMMY|Add6~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[7]~DUPLICATE .is_wysiwyg = "true";
defparam \DUMMY|ctr[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N12
cyclonev_lcell_comb \DUMMY|Mux13~0 (
// Equation(s):
// \DUMMY|Mux13~0_combout  = !\DUMMY|ctr [8] $ (((!\DUMMY|ctr[7]~DUPLICATE_q ) # (!\DUMMY|ctr [0])))

	.dataa(!\DUMMY|ctr [8]),
	.datab(!\DUMMY|ctr[7]~DUPLICATE_q ),
	.datac(!\DUMMY|ctr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Mux13~0 .extended_lut = "off";
defparam \DUMMY|Mux13~0 .lut_mask = 64'h5656565656565656;
defparam \DUMMY|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N13
dffeas \DUMMY|ctr[1] (
	.clk(\DUMMY|sweep_clk~q ),
	.d(\DUMMY|ctr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[1] .is_wysiwyg = "true";
defparam \DUMMY|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N42
cyclonev_lcell_comb \DUMMY|Mux12~0 (
// Equation(s):
// \DUMMY|Mux12~0_combout  = ( \DUMMY|ctr[7]~DUPLICATE_q  & ( !\DUMMY|ctr [8] $ (!\DUMMY|ctr [1]) ) ) # ( !\DUMMY|ctr[7]~DUPLICATE_q  & ( \DUMMY|ctr [8] ) )

	.dataa(gnd),
	.datab(!\DUMMY|ctr [8]),
	.datac(!\DUMMY|ctr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|ctr[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Mux12~0 .extended_lut = "off";
defparam \DUMMY|Mux12~0 .lut_mask = 64'h333333333C3C3C3C;
defparam \DUMMY|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N36
cyclonev_lcell_comb \DUMMY|Mux11~0 (
// Equation(s):
// \DUMMY|Mux11~0_combout  = !\DUMMY|ctr [8] $ (((!\DUMMY|ctr[7]~DUPLICATE_q ) # (!\DUMMY|ctr [2])))

	.dataa(gnd),
	.datab(!\DUMMY|ctr[7]~DUPLICATE_q ),
	.datac(!\DUMMY|ctr [2]),
	.datad(!\DUMMY|ctr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Mux11~0 .extended_lut = "off";
defparam \DUMMY|Mux11~0 .lut_mask = 64'h03FC03FC03FC03FC;
defparam \DUMMY|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N28
dffeas \DUMMY|ctr[3]~DUPLICATE (
	.clk(\DUMMY|sweep_clk~q ),
	.d(\DUMMY|ctr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \DUMMY|ctr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N51
cyclonev_lcell_comb \DUMMY|Mux10~0 (
// Equation(s):
// \DUMMY|Mux10~0_combout  = !\DUMMY|ctr [8] $ (((!\DUMMY|ctr[7]~DUPLICATE_q ) # (!\DUMMY|ctr[3]~DUPLICATE_q )))

	.dataa(!\DUMMY|ctr [8]),
	.datab(!\DUMMY|ctr[7]~DUPLICATE_q ),
	.datac(!\DUMMY|ctr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Mux10~0 .extended_lut = "off";
defparam \DUMMY|Mux10~0 .lut_mask = 64'h5656565656565656;
defparam \DUMMY|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N25
dffeas \DUMMY|ctr[4]~DUPLICATE (
	.clk(\DUMMY|sweep_clk~q ),
	.d(\DUMMY|ctr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \DUMMY|ctr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N57
cyclonev_lcell_comb \DUMMY|Mux9~0 (
// Equation(s):
// \DUMMY|Mux9~0_combout  = !\DUMMY|ctr [8] $ (((!\DUMMY|ctr[4]~DUPLICATE_q ) # (!\DUMMY|ctr[7]~DUPLICATE_q )))

	.dataa(!\DUMMY|ctr[4]~DUPLICATE_q ),
	.datab(!\DUMMY|ctr[7]~DUPLICATE_q ),
	.datac(!\DUMMY|ctr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Mux9~0 .extended_lut = "off";
defparam \DUMMY|Mux9~0 .lut_mask = 64'h1E1E1E1E1E1E1E1E;
defparam \DUMMY|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N15
cyclonev_lcell_comb \DUMMY|Mux8~0 (
// Equation(s):
// \DUMMY|Mux8~0_combout  = !\DUMMY|ctr [8] $ (((!\DUMMY|ctr[7]~DUPLICATE_q ) # (!\DUMMY|ctr [5])))

	.dataa(!\DUMMY|ctr [8]),
	.datab(!\DUMMY|ctr[7]~DUPLICATE_q ),
	.datac(!\DUMMY|ctr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Mux8~0 .extended_lut = "off";
defparam \DUMMY|Mux8~0 .lut_mask = 64'h5656565656565656;
defparam \DUMMY|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N21
cyclonev_lcell_comb \DUMMY|Mux7~0 (
// Equation(s):
// \DUMMY|Mux7~0_combout  = !\DUMMY|ctr [8] $ (((!\DUMMY|ctr [6]) # (!\DUMMY|ctr[7]~DUPLICATE_q )))

	.dataa(!\DUMMY|ctr [6]),
	.datab(gnd),
	.datac(!\DUMMY|ctr [8]),
	.datad(!\DUMMY|ctr[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Mux7~0 .extended_lut = "off";
defparam \DUMMY|Mux7~0 .lut_mask = 64'h0F5A0F5A0F5A0F5A;
defparam \DUMMY|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N12
cyclonev_lcell_comb \DUMMY|PULSE2|state.IDLE~0 (
// Equation(s):
// \DUMMY|PULSE2|state.IDLE~0_combout  = !\SPI_ADC|adc_cs~q 

	.dataa(gnd),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|PULSE2|state.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|PULSE2|state.IDLE~0 .extended_lut = "off";
defparam \DUMMY|PULSE2|state.IDLE~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \DUMMY|PULSE2|state.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N14
dffeas \DUMMY|PULSE2|state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|PULSE2|state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|PULSE2|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|PULSE2|state.IDLE .is_wysiwyg = "true";
defparam \DUMMY|PULSE2|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N30
cyclonev_lcell_comb \DUMMY|PULSE2|pulse~1 (
// Equation(s):
// \DUMMY|PULSE2|pulse~1_combout  = ( !\DUMMY|PULSE2|state.IDLE~q  & ( !\SPI_ADC|adc_cs~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|adc_cs~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|PULSE2|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|PULSE2|pulse~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|PULSE2|pulse~1 .extended_lut = "off";
defparam \DUMMY|PULSE2|pulse~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \DUMMY|PULSE2|pulse~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N32
dffeas \DUMMY|PULSE2|pulse (
	.clk(\CLOCK_50~input_o ),
	.d(\DUMMY|PULSE2|pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|PULSE2|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|PULSE2|pulse .is_wysiwyg = "true";
defparam \DUMMY|PULSE2|pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N41
dffeas \DUMMY|DELAY_A|PULSE2|state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|PULSE2|pulse~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|PULSE2|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|PULSE2|state.IDLE .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|PULSE2|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N30
cyclonev_lcell_comb \DUMMY|DELAY_A|PULSE2|pulse~1 (
// Equation(s):
// \DUMMY|DELAY_A|PULSE2|pulse~1_combout  = (!\DUMMY|DELAY_A|PULSE2|state.IDLE~q  & \DUMMY|PULSE2|pulse~q )

	.dataa(gnd),
	.datab(!\DUMMY|DELAY_A|PULSE2|state.IDLE~q ),
	.datac(!\DUMMY|PULSE2|pulse~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|DELAY_A|PULSE2|pulse~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|PULSE2|pulse~1 .extended_lut = "off";
defparam \DUMMY|DELAY_A|PULSE2|pulse~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \DUMMY|DELAY_A|PULSE2|pulse~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N31
dffeas \DUMMY|DELAY_A|PULSE2|pulse (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|DELAY_A|PULSE2|pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|PULSE2|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|PULSE2|pulse .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|PULSE2|pulse .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N33
cyclonev_lcell_comb \SPI_ADC|WideOr0~0 (
// Equation(s):
// \SPI_ADC|WideOr0~0_combout  = ( \SPI_ADC|state [1] & ( ((!\SPI_ADC|state [3] & ((\SPI_ADC|state[2]~DUPLICATE_q ))) # (\SPI_ADC|state [3] & ((!\SPI_ADC|state[0]~DUPLICATE_q ) # (!\SPI_ADC|state[2]~DUPLICATE_q )))) # (\SPI_ADC|state[4]~DUPLICATE_q ) ) ) # ( 
// !\SPI_ADC|state [1] & ( (((\SPI_ADC|state[4]~DUPLICATE_q  & \SPI_ADC|state[0]~DUPLICATE_q )) # (\SPI_ADC|state[2]~DUPLICATE_q )) # (\SPI_ADC|state [3]) ) )

	.dataa(!\SPI_ADC|state [3]),
	.datab(!\SPI_ADC|state[4]~DUPLICATE_q ),
	.datac(!\SPI_ADC|state[0]~DUPLICATE_q ),
	.datad(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|WideOr0~0 .extended_lut = "off";
defparam \SPI_ADC|WideOr0~0 .lut_mask = 64'h57FF57FF77FB77FB;
defparam \SPI_ADC|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N20
dffeas \SPI_ADC|shift_ena (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_ena .is_wysiwyg = "true";
defparam \SPI_ADC|shift_ena .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N18
cyclonev_lcell_comb \SPI_ADC|always3~0 (
// Equation(s):
// \SPI_ADC|always3~0_combout  = ( \SPI_ADC|adc_cs~q  & ( (\SPI_ADC|tick~q  & \SPI_ADC|shift_ena~q ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|tick~q ),
	.datac(gnd),
	.datad(!\SPI_ADC|shift_ena~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|adc_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|always3~0 .extended_lut = "off";
defparam \SPI_ADC|always3~0 .lut_mask = 64'h0000000000330033;
defparam \SPI_ADC|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N11
dffeas \SPI_ADC|shift_reg[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ADC_SDO~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[0] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N8
dffeas \SPI_ADC|shift_reg[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[1] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N45
cyclonev_lcell_comb \SPI_ADC|Decoder0~0 (
// Equation(s):
// \SPI_ADC|Decoder0~0_combout  = ( \SPI_ADC|state[2]~DUPLICATE_q  & ( \SPI_ADC|state [1] & ( (\SPI_ADC|state [3] & (!\SPI_ADC|state [4] & \SPI_ADC|state[0]~DUPLICATE_q )) ) ) )

	.dataa(!\SPI_ADC|state [3]),
	.datab(!\SPI_ADC|state [4]),
	.datac(!\SPI_ADC|state[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Decoder0~0 .extended_lut = "off";
defparam \SPI_ADC|Decoder0~0 .lut_mask = 64'h0000000000000404;
defparam \SPI_ADC|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N47
dffeas \SPI_ADC|adc_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_done .is_wysiwyg = "true";
defparam \SPI_ADC|adc_done .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N14
dffeas \SPI_ADC|data_from_adc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[1] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N32
dffeas \DUMMY|KA[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|ctr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KA[0] .is_wysiwyg = "true";
defparam \DUMMY|KA[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N45
cyclonev_lcell_comb \DUMMY|DELAY_A|ctr[0]~0 (
// Equation(s):
// \DUMMY|DELAY_A|ctr[0]~0_combout  = !\DUMMY|DELAY_A|ctr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DUMMY|DELAY_A|ctr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|DELAY_A|ctr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[0]~0 .extended_lut = "off";
defparam \DUMMY|DELAY_A|ctr[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \DUMMY|DELAY_A|ctr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N2
dffeas \DUMMY|DELAY_A|ctr[0] (
	.clk(!\DUMMY|PULSE2|pulse~q ),
	.d(gnd),
	.asdata(\DUMMY|DELAY_A|ctr[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[0] .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N0
cyclonev_lcell_comb \DUMMY|DELAY_B|Add1~1 (
// Equation(s):
// \DUMMY|DELAY_B|Add1~1_sumout  = SUM(( \DUMMY|DELAY_A|ctr [0] ) + ( \DUMMY|KA [0] ) + ( !VCC ))
// \DUMMY|DELAY_B|Add1~2  = CARRY(( \DUMMY|DELAY_A|ctr [0] ) + ( \DUMMY|KA [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\DUMMY|KA [0]),
	.datac(!\DUMMY|DELAY_A|ctr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_B|Add1~1_sumout ),
	.cout(\DUMMY|DELAY_B|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|Add1~1 .extended_lut = "off";
defparam \DUMMY|DELAY_B|Add1~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \DUMMY|DELAY_B|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N35
dffeas \DUMMY|KA[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|ctr[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KA[1] .is_wysiwyg = "true";
defparam \DUMMY|KA[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N0
cyclonev_lcell_comb \DUMMY|DELAY_A|Add0~1 (
// Equation(s):
// \DUMMY|DELAY_A|Add0~1_sumout  = SUM(( \DUMMY|DELAY_A|ctr [0] ) + ( \DUMMY|DELAY_A|ctr [1] ) + ( !VCC ))
// \DUMMY|DELAY_A|Add0~2  = CARRY(( \DUMMY|DELAY_A|ctr [0] ) + ( \DUMMY|DELAY_A|ctr [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [1]),
	.datad(!\DUMMY|DELAY_A|ctr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add0~1_sumout ),
	.cout(\DUMMY|DELAY_A|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add0~1 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \DUMMY|DELAY_A|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N14
dffeas \DUMMY|DELAY_A|ctr[1] (
	.clk(!\DUMMY|PULSE2|pulse~q ),
	.d(gnd),
	.asdata(\DUMMY|DELAY_A|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[1] .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N3
cyclonev_lcell_comb \DUMMY|DELAY_B|Add1~5 (
// Equation(s):
// \DUMMY|DELAY_B|Add1~5_sumout  = SUM(( \DUMMY|DELAY_A|ctr [1] ) + ( \DUMMY|KA [1] ) + ( \DUMMY|DELAY_B|Add1~2  ))
// \DUMMY|DELAY_B|Add1~6  = CARRY(( \DUMMY|DELAY_A|ctr [1] ) + ( \DUMMY|KA [1] ) + ( \DUMMY|DELAY_B|Add1~2  ))

	.dataa(!\DUMMY|KA [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DUMMY|DELAY_A|ctr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_B|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_B|Add1~5_sumout ),
	.cout(\DUMMY|DELAY_B|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|Add1~5 .extended_lut = "off";
defparam \DUMMY|DELAY_B|Add1~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \DUMMY|DELAY_B|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N37
dffeas \DUMMY|KA[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|ctr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KA[2] .is_wysiwyg = "true";
defparam \DUMMY|KA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N3
cyclonev_lcell_comb \DUMMY|DELAY_A|Add0~5 (
// Equation(s):
// \DUMMY|DELAY_A|Add0~5_sumout  = SUM(( \DUMMY|DELAY_A|ctr [2] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~2  ))
// \DUMMY|DELAY_A|Add0~6  = CARRY(( \DUMMY|DELAY_A|ctr [2] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add0~5_sumout ),
	.cout(\DUMMY|DELAY_A|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add0~5 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUMMY|DELAY_A|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N55
dffeas \DUMMY|DELAY_A|ctr[2] (
	.clk(!\DUMMY|PULSE2|pulse~q ),
	.d(gnd),
	.asdata(\DUMMY|DELAY_A|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[2] .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N6
cyclonev_lcell_comb \DUMMY|DELAY_B|Add1~9 (
// Equation(s):
// \DUMMY|DELAY_B|Add1~9_sumout  = SUM(( \DUMMY|DELAY_A|ctr [2] ) + ( \DUMMY|KA [2] ) + ( \DUMMY|DELAY_B|Add1~6  ))
// \DUMMY|DELAY_B|Add1~10  = CARRY(( \DUMMY|DELAY_A|ctr [2] ) + ( \DUMMY|KA [2] ) + ( \DUMMY|DELAY_B|Add1~6  ))

	.dataa(gnd),
	.datab(!\DUMMY|KA [2]),
	.datac(!\DUMMY|DELAY_A|ctr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_B|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_B|Add1~9_sumout ),
	.cout(\DUMMY|DELAY_B|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|Add1~9 .extended_lut = "off";
defparam \DUMMY|DELAY_B|Add1~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \DUMMY|DELAY_B|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N6
cyclonev_lcell_comb \DUMMY|DELAY_A|Add0~9 (
// Equation(s):
// \DUMMY|DELAY_A|Add0~9_sumout  = SUM(( \DUMMY|DELAY_A|ctr [3] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~6  ))
// \DUMMY|DELAY_A|Add0~10  = CARRY(( \DUMMY|DELAY_A|ctr [3] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~6  ))

	.dataa(gnd),
	.datab(!\DUMMY|DELAY_A|ctr [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add0~9_sumout ),
	.cout(\DUMMY|DELAY_A|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add0~9 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \DUMMY|DELAY_A|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N23
dffeas \DUMMY|DELAY_A|ctr[3] (
	.clk(!\DUMMY|PULSE2|pulse~q ),
	.d(gnd),
	.asdata(\DUMMY|DELAY_A|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[3] .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N41
dffeas \DUMMY|KA[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|ctr[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KA[3] .is_wysiwyg = "true";
defparam \DUMMY|KA[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N9
cyclonev_lcell_comb \DUMMY|DELAY_B|Add1~13 (
// Equation(s):
// \DUMMY|DELAY_B|Add1~13_sumout  = SUM(( \DUMMY|DELAY_A|ctr [3] ) + ( \DUMMY|KA [3] ) + ( \DUMMY|DELAY_B|Add1~10  ))
// \DUMMY|DELAY_B|Add1~14  = CARRY(( \DUMMY|DELAY_A|ctr [3] ) + ( \DUMMY|KA [3] ) + ( \DUMMY|DELAY_B|Add1~10  ))

	.dataa(!\DUMMY|DELAY_A|ctr [3]),
	.datab(gnd),
	.datac(!\DUMMY|KA [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_B|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_B|Add1~13_sumout ),
	.cout(\DUMMY|DELAY_B|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|Add1~13 .extended_lut = "off";
defparam \DUMMY|DELAY_B|Add1~13 .lut_mask = 64'h0000F0F000005555;
defparam \DUMMY|DELAY_B|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N9
cyclonev_lcell_comb \DUMMY|DELAY_A|Add0~13 (
// Equation(s):
// \DUMMY|DELAY_A|Add0~13_sumout  = SUM(( \DUMMY|DELAY_A|ctr [4] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~10  ))
// \DUMMY|DELAY_A|Add0~14  = CARRY(( \DUMMY|DELAY_A|ctr [4] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~10  ))

	.dataa(!\DUMMY|DELAY_A|ctr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add0~13_sumout ),
	.cout(\DUMMY|DELAY_A|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add0~13 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \DUMMY|DELAY_A|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N50
dffeas \DUMMY|DELAY_A|ctr[4] (
	.clk(!\DUMMY|PULSE2|pulse~q ),
	.d(gnd),
	.asdata(\DUMMY|DELAY_A|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[4] .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N44
dffeas \DUMMY|KA[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|ctr[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KA[4] .is_wysiwyg = "true";
defparam \DUMMY|KA[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N12
cyclonev_lcell_comb \DUMMY|DELAY_B|Add1~17 (
// Equation(s):
// \DUMMY|DELAY_B|Add1~17_sumout  = SUM(( \DUMMY|DELAY_A|ctr [4] ) + ( \DUMMY|KA [4] ) + ( \DUMMY|DELAY_B|Add1~14  ))
// \DUMMY|DELAY_B|Add1~18  = CARRY(( \DUMMY|DELAY_A|ctr [4] ) + ( \DUMMY|KA [4] ) + ( \DUMMY|DELAY_B|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|KA [4]),
	.datag(gnd),
	.cin(\DUMMY|DELAY_B|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_B|Add1~17_sumout ),
	.cout(\DUMMY|DELAY_B|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|Add1~17 .extended_lut = "off";
defparam \DUMMY|DELAY_B|Add1~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \DUMMY|DELAY_B|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N12
cyclonev_lcell_comb \DUMMY|DELAY_A|Add0~17 (
// Equation(s):
// \DUMMY|DELAY_A|Add0~17_sumout  = SUM(( \DUMMY|DELAY_A|ctr [5] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~14  ))
// \DUMMY|DELAY_A|Add0~18  = CARRY(( \DUMMY|DELAY_A|ctr [5] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add0~17_sumout ),
	.cout(\DUMMY|DELAY_A|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add0~17 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUMMY|DELAY_A|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N8
dffeas \DUMMY|DELAY_A|ctr[5] (
	.clk(!\DUMMY|PULSE2|pulse~q ),
	.d(gnd),
	.asdata(\DUMMY|DELAY_A|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[5] .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N47
dffeas \DUMMY|KA[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|ctr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KA[5] .is_wysiwyg = "true";
defparam \DUMMY|KA[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N15
cyclonev_lcell_comb \DUMMY|DELAY_B|Add1~21 (
// Equation(s):
// \DUMMY|DELAY_B|Add1~21_sumout  = SUM(( \DUMMY|KA [5] ) + ( \DUMMY|DELAY_A|ctr [5] ) + ( \DUMMY|DELAY_B|Add1~18  ))
// \DUMMY|DELAY_B|Add1~22  = CARRY(( \DUMMY|KA [5] ) + ( \DUMMY|DELAY_A|ctr [5] ) + ( \DUMMY|DELAY_B|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [5]),
	.datad(!\DUMMY|KA [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_B|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_B|Add1~21_sumout ),
	.cout(\DUMMY|DELAY_B|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|Add1~21 .extended_lut = "off";
defparam \DUMMY|DELAY_B|Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \DUMMY|DELAY_B|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N50
dffeas \DUMMY|KA[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|ctr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KA[6] .is_wysiwyg = "true";
defparam \DUMMY|KA[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N15
cyclonev_lcell_comb \DUMMY|DELAY_A|Add0~21 (
// Equation(s):
// \DUMMY|DELAY_A|Add0~21_sumout  = SUM(( \DUMMY|DELAY_A|ctr [6] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~18  ))
// \DUMMY|DELAY_A|Add0~22  = CARRY(( \DUMMY|DELAY_A|ctr [6] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add0~21_sumout ),
	.cout(\DUMMY|DELAY_A|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add0~21 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUMMY|DELAY_A|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N40
dffeas \DUMMY|DELAY_A|ctr[6] (
	.clk(!\DUMMY|PULSE2|pulse~q ),
	.d(gnd),
	.asdata(\DUMMY|DELAY_A|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[6] .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|ctr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N18
cyclonev_lcell_comb \DUMMY|DELAY_B|Add1~25 (
// Equation(s):
// \DUMMY|DELAY_B|Add1~25_sumout  = SUM(( \DUMMY|KA [6] ) + ( \DUMMY|DELAY_A|ctr [6] ) + ( \DUMMY|DELAY_B|Add1~22  ))
// \DUMMY|DELAY_B|Add1~26  = CARRY(( \DUMMY|KA [6] ) + ( \DUMMY|DELAY_A|ctr [6] ) + ( \DUMMY|DELAY_B|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|KA [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|DELAY_A|ctr [6]),
	.datag(gnd),
	.cin(\DUMMY|DELAY_B|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_B|Add1~25_sumout ),
	.cout(\DUMMY|DELAY_B|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|Add1~25 .extended_lut = "off";
defparam \DUMMY|DELAY_B|Add1~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \DUMMY|DELAY_B|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N18
cyclonev_lcell_comb \DUMMY|DELAY_A|Add0~25 (
// Equation(s):
// \DUMMY|DELAY_A|Add0~25_sumout  = SUM(( \DUMMY|DELAY_A|ctr [7] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~22  ))
// \DUMMY|DELAY_A|Add0~26  = CARRY(( \DUMMY|DELAY_A|ctr [7] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add0~25_sumout ),
	.cout(\DUMMY|DELAY_A|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add0~25 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUMMY|DELAY_A|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N5
dffeas \DUMMY|DELAY_A|ctr[7] (
	.clk(!\DUMMY|PULSE2|pulse~q ),
	.d(gnd),
	.asdata(\DUMMY|DELAY_A|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[7] .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N15
cyclonev_lcell_comb \DUMMY|KA[7]~0 (
// Equation(s):
// \DUMMY|KA[7]~0_combout  = ( !\DUMMY|ctr[7]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|ctr[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|KA[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|KA[7]~0 .extended_lut = "off";
defparam \DUMMY|KA[7]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DUMMY|KA[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N17
dffeas \DUMMY|KA[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|KA[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KA[7] .is_wysiwyg = "true";
defparam \DUMMY|KA[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N21
cyclonev_lcell_comb \DUMMY|DELAY_B|Add1~29 (
// Equation(s):
// \DUMMY|DELAY_B|Add1~29_sumout  = SUM(( \DUMMY|DELAY_A|ctr [7] ) + ( \DUMMY|KA [7] ) + ( \DUMMY|DELAY_B|Add1~26  ))
// \DUMMY|DELAY_B|Add1~30  = CARRY(( \DUMMY|DELAY_A|ctr [7] ) + ( \DUMMY|KA [7] ) + ( \DUMMY|DELAY_B|Add1~26  ))

	.dataa(!\DUMMY|DELAY_A|ctr [7]),
	.datab(gnd),
	.datac(!\DUMMY|KA [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_B|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_B|Add1~29_sumout ),
	.cout(\DUMMY|DELAY_B|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|Add1~29 .extended_lut = "off";
defparam \DUMMY|DELAY_B|Add1~29 .lut_mask = 64'h0000F0F000005555;
defparam \DUMMY|DELAY_B|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N21
cyclonev_lcell_comb \DUMMY|DELAY_A|Add0~29 (
// Equation(s):
// \DUMMY|DELAY_A|Add0~29_sumout  = SUM(( \DUMMY|DELAY_A|ctr [8] ) + ( GND ) + ( \DUMMY|DELAY_A|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add0~29 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \DUMMY|DELAY_A|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N44
dffeas \DUMMY|DELAY_A|ctr[8] (
	.clk(!\DUMMY|PULSE2|pulse~q ),
	.d(gnd),
	.asdata(\DUMMY|DELAY_A|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY_A|ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY_A|ctr[8] .is_wysiwyg = "true";
defparam \DUMMY|DELAY_A|ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N48
cyclonev_lcell_comb \DUMMY|Add8~0 (
// Equation(s):
// \DUMMY|Add8~0_combout  = !\DUMMY|ctr [8] $ (!\DUMMY|ctr[7]~DUPLICATE_q )

	.dataa(!\DUMMY|ctr [8]),
	.datab(!\DUMMY|ctr[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add8~0 .extended_lut = "off";
defparam \DUMMY|Add8~0 .lut_mask = 64'h6666666666666666;
defparam \DUMMY|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N26
dffeas \DUMMY|KB[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|Add8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KB[8] .is_wysiwyg = "true";
defparam \DUMMY|KB[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N24
cyclonev_lcell_comb \DUMMY|DELAY_B|Add1~33 (
// Equation(s):
// \DUMMY|DELAY_B|Add1~33_sumout  = SUM(( \DUMMY|KB [8] ) + ( \DUMMY|DELAY_A|ctr [8] ) + ( \DUMMY|DELAY_B|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [8]),
	.datad(!\DUMMY|KB [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_B|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_B|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|Add1~33 .extended_lut = "off";
defparam \DUMMY|DELAY_B|Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \DUMMY|DELAY_B|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N17
dffeas \SPI_ADC|shift_reg[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N8
dffeas \SPI_ADC|data_from_adc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[2] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N14
dffeas \SPI_ADC|shift_reg[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N32
dffeas \SPI_ADC|data_from_adc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[3] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N30
cyclonev_lcell_comb \DUMMY|Add0~1 (
// Equation(s):
// \DUMMY|Add0~1_sumout  = SUM(( \SPI_ADC|data_from_adc [3] ) + ( VCC ) + ( !VCC ))
// \DUMMY|Add0~2  = CARRY(( \SPI_ADC|data_from_adc [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add0~1_sumout ),
	.cout(\DUMMY|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add0~1 .extended_lut = "off";
defparam \DUMMY|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \DUMMY|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N27
cyclonev_lcell_comb \SPI_ADC|shift_reg[4]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[4]~feeder_combout  = \SPI_ADC|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|shift_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[4]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_ADC|shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N28
dffeas \SPI_ADC|shift_reg[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N35
dffeas \SPI_ADC|data_from_adc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[4] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N33
cyclonev_lcell_comb \DUMMY|Add0~17 (
// Equation(s):
// \DUMMY|Add0~17_sumout  = SUM(( \SPI_ADC|data_from_adc [4] ) + ( VCC ) + ( \DUMMY|Add0~2  ))
// \DUMMY|Add0~18  = CARRY(( \SPI_ADC|data_from_adc [4] ) + ( VCC ) + ( \DUMMY|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add0~17_sumout ),
	.cout(\DUMMY|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add0~17 .extended_lut = "off";
defparam \DUMMY|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \DUMMY|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N24
cyclonev_lcell_comb \SPI_ADC|shift_reg[5]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[5]~feeder_combout  = \SPI_ADC|shift_reg [4]

	.dataa(gnd),
	.datab(!\SPI_ADC|shift_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \SPI_ADC|shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N25
dffeas \SPI_ADC|shift_reg[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N38
dffeas \SPI_ADC|data_from_adc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[5] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N36
cyclonev_lcell_comb \DUMMY|Add0~5 (
// Equation(s):
// \DUMMY|Add0~5_sumout  = SUM(( \SPI_ADC|data_from_adc [5] ) + ( VCC ) + ( \DUMMY|Add0~18  ))
// \DUMMY|Add0~6  = CARRY(( \SPI_ADC|data_from_adc [5] ) + ( VCC ) + ( \DUMMY|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add0~5_sumout ),
	.cout(\DUMMY|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add0~5 .extended_lut = "off";
defparam \DUMMY|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \DUMMY|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N59
dffeas \SPI_ADC|shift_reg[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N41
dffeas \SPI_ADC|data_from_adc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[6] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N39
cyclonev_lcell_comb \DUMMY|Add0~13 (
// Equation(s):
// \DUMMY|Add0~13_sumout  = SUM(( \SPI_ADC|data_from_adc [6] ) + ( VCC ) + ( \DUMMY|Add0~6  ))
// \DUMMY|Add0~14  = CARRY(( \SPI_ADC|data_from_adc [6] ) + ( VCC ) + ( \DUMMY|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add0~13_sumout ),
	.cout(\DUMMY|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add0~13 .extended_lut = "off";
defparam \DUMMY|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \DUMMY|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N55
dffeas \SPI_ADC|shift_reg[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N44
dffeas \SPI_ADC|data_from_adc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[7] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N42
cyclonev_lcell_comb \DUMMY|Add0~9 (
// Equation(s):
// \DUMMY|Add0~9_sumout  = SUM(( \SPI_ADC|data_from_adc [7] ) + ( GND ) + ( \DUMMY|Add0~14  ))
// \DUMMY|Add0~10  = CARRY(( \SPI_ADC|data_from_adc [7] ) + ( GND ) + ( \DUMMY|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add0~9_sumout ),
	.cout(\DUMMY|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add0~9 .extended_lut = "off";
defparam \DUMMY|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \DUMMY|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N4
dffeas \SPI_ADC|shift_reg[8] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N47
dffeas \SPI_ADC|data_from_adc[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[8] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N45
cyclonev_lcell_comb \DUMMY|Add0~21 (
// Equation(s):
// \DUMMY|Add0~21_sumout  = SUM(( \SPI_ADC|data_from_adc [8] ) + ( GND ) + ( \DUMMY|Add0~10  ))
// \DUMMY|Add0~22  = CARRY(( \SPI_ADC|data_from_adc [8] ) + ( GND ) + ( \DUMMY|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add0~21_sumout ),
	.cout(\DUMMY|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add0~21 .extended_lut = "off";
defparam \DUMMY|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \DUMMY|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N1
dffeas \SPI_ADC|shift_reg[9] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N50
dffeas \SPI_ADC|data_from_adc[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[9] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N48
cyclonev_lcell_comb \DUMMY|Add0~25 (
// Equation(s):
// \DUMMY|Add0~25_sumout  = SUM(( \SPI_ADC|data_from_adc [9] ) + ( VCC ) + ( \DUMMY|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add0~25 .extended_lut = "off";
defparam \DUMMY|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \DUMMY|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\DUMMY|DELAY_A|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\DUMMY|DELAY_A|PULSE2|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\DUMMY|Add0~25_sumout ,\DUMMY|Add0~21_sumout ,\DUMMY|Add0~9_sumout ,\DUMMY|Add0~13_sumout ,\DUMMY|Add0~5_sumout ,\DUMMY|Add0~17_sumout ,\DUMMY|Add0~1_sumout ,\SPI_ADC|data_from_adc [2],\SPI_ADC|data_from_adc [1]}),
	.portaaddr({\DUMMY|DELAY_B|Add1~33_sumout ,\DUMMY|DELAY_B|Add1~29_sumout ,\DUMMY|DELAY_B|Add1~25_sumout ,\DUMMY|DELAY_B|Add1~21_sumout ,\DUMMY|DELAY_B|Add1~17_sumout ,\DUMMY|DELAY_B|Add1~13_sumout ,\DUMMY|DELAY_B|Add1~9_sumout ,\DUMMY|DELAY_B|Add1~5_sumout ,
\DUMMY|DELAY_B|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\DUMMY|DELAY_A|ctr [8],\DUMMY|DELAY_A|ctr [7],\DUMMY|DELAY_A|ctr [6],\DUMMY|DELAY_A|ctr [5],\DUMMY|DELAY_A|ctr [4],\DUMMY|DELAY_A|ctr [3],\DUMMY|DELAY_A|ctr [2],\DUMMY|DELAY_A|ctr [1],\DUMMY|DELAY_A|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processor:DUMMY|delay:DELAY_B|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N30
cyclonev_lcell_comb \DUMMY|DELAY_A|Add1~1 (
// Equation(s):
// \DUMMY|DELAY_A|Add1~1_sumout  = SUM(( \DUMMY|KA [0] ) + ( \DUMMY|DELAY_A|ctr [0] ) + ( !VCC ))
// \DUMMY|DELAY_A|Add1~2  = CARRY(( \DUMMY|KA [0] ) + ( \DUMMY|DELAY_A|ctr [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [0]),
	.datad(!\DUMMY|KA [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add1~1_sumout ),
	.cout(\DUMMY|DELAY_A|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add1~1 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \DUMMY|DELAY_A|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N33
cyclonev_lcell_comb \DUMMY|DELAY_A|Add1~5 (
// Equation(s):
// \DUMMY|DELAY_A|Add1~5_sumout  = SUM(( \DUMMY|KA [1] ) + ( \DUMMY|DELAY_A|ctr [1] ) + ( \DUMMY|DELAY_A|Add1~2  ))
// \DUMMY|DELAY_A|Add1~6  = CARRY(( \DUMMY|KA [1] ) + ( \DUMMY|DELAY_A|ctr [1] ) + ( \DUMMY|DELAY_A|Add1~2  ))

	.dataa(!\DUMMY|DELAY_A|ctr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DUMMY|KA [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add1~5_sumout ),
	.cout(\DUMMY|DELAY_A|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add1~5 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add1~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \DUMMY|DELAY_A|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N36
cyclonev_lcell_comb \DUMMY|DELAY_A|Add1~9 (
// Equation(s):
// \DUMMY|DELAY_A|Add1~9_sumout  = SUM(( \DUMMY|KA [2] ) + ( \DUMMY|DELAY_A|ctr [2] ) + ( \DUMMY|DELAY_A|Add1~6  ))
// \DUMMY|DELAY_A|Add1~10  = CARRY(( \DUMMY|KA [2] ) + ( \DUMMY|DELAY_A|ctr [2] ) + ( \DUMMY|DELAY_A|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [2]),
	.datad(!\DUMMY|KA [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add1~9_sumout ),
	.cout(\DUMMY|DELAY_A|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add1~9 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \DUMMY|DELAY_A|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N39
cyclonev_lcell_comb \DUMMY|DELAY_A|Add1~13 (
// Equation(s):
// \DUMMY|DELAY_A|Add1~13_sumout  = SUM(( \DUMMY|KA [3] ) + ( \DUMMY|DELAY_A|ctr [3] ) + ( \DUMMY|DELAY_A|Add1~10  ))
// \DUMMY|DELAY_A|Add1~14  = CARRY(( \DUMMY|KA [3] ) + ( \DUMMY|DELAY_A|ctr [3] ) + ( \DUMMY|DELAY_A|Add1~10  ))

	.dataa(!\DUMMY|DELAY_A|ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DUMMY|KA [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add1~13_sumout ),
	.cout(\DUMMY|DELAY_A|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add1~13 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add1~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \DUMMY|DELAY_A|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N42
cyclonev_lcell_comb \DUMMY|DELAY_A|Add1~17 (
// Equation(s):
// \DUMMY|DELAY_A|Add1~17_sumout  = SUM(( \DUMMY|KA [4] ) + ( \DUMMY|DELAY_A|ctr [4] ) + ( \DUMMY|DELAY_A|Add1~14  ))
// \DUMMY|DELAY_A|Add1~18  = CARRY(( \DUMMY|KA [4] ) + ( \DUMMY|DELAY_A|ctr [4] ) + ( \DUMMY|DELAY_A|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [4]),
	.datad(!\DUMMY|KA [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add1~17_sumout ),
	.cout(\DUMMY|DELAY_A|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add1~17 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \DUMMY|DELAY_A|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N45
cyclonev_lcell_comb \DUMMY|DELAY_A|Add1~21 (
// Equation(s):
// \DUMMY|DELAY_A|Add1~21_sumout  = SUM(( \DUMMY|KA [5] ) + ( \DUMMY|DELAY_A|ctr [5] ) + ( \DUMMY|DELAY_A|Add1~18  ))
// \DUMMY|DELAY_A|Add1~22  = CARRY(( \DUMMY|KA [5] ) + ( \DUMMY|DELAY_A|ctr [5] ) + ( \DUMMY|DELAY_A|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [5]),
	.datad(!\DUMMY|KA [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add1~21_sumout ),
	.cout(\DUMMY|DELAY_A|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add1~21 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \DUMMY|DELAY_A|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N48
cyclonev_lcell_comb \DUMMY|DELAY_A|Add1~25 (
// Equation(s):
// \DUMMY|DELAY_A|Add1~25_sumout  = SUM(( \DUMMY|KA [6] ) + ( \DUMMY|DELAY_A|ctr [6] ) + ( \DUMMY|DELAY_A|Add1~22  ))
// \DUMMY|DELAY_A|Add1~26  = CARRY(( \DUMMY|KA [6] ) + ( \DUMMY|DELAY_A|ctr [6] ) + ( \DUMMY|DELAY_A|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [6]),
	.datad(!\DUMMY|KA [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add1~25_sumout ),
	.cout(\DUMMY|DELAY_A|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add1~25 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \DUMMY|DELAY_A|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N51
cyclonev_lcell_comb \DUMMY|DELAY_A|Add1~29 (
// Equation(s):
// \DUMMY|DELAY_A|Add1~29_sumout  = SUM(( \DUMMY|DELAY_A|ctr [7] ) + ( \DUMMY|KA [7] ) + ( \DUMMY|DELAY_A|Add1~26  ))
// \DUMMY|DELAY_A|Add1~30  = CARRY(( \DUMMY|DELAY_A|ctr [7] ) + ( \DUMMY|KA [7] ) + ( \DUMMY|DELAY_A|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|KA [7]),
	.datad(!\DUMMY|DELAY_A|ctr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add1~29_sumout ),
	.cout(\DUMMY|DELAY_A|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add1~29 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \DUMMY|DELAY_A|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N51
cyclonev_lcell_comb \DUMMY|KA[8]~1 (
// Equation(s):
// \DUMMY|KA[8]~1_combout  = !\DUMMY|Add8~0_combout 

	.dataa(!\DUMMY|Add8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|KA[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|KA[8]~1 .extended_lut = "off";
defparam \DUMMY|KA[8]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \DUMMY|KA[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N52
dffeas \DUMMY|KA[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|KA[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|KA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|KA[8] .is_wysiwyg = "true";
defparam \DUMMY|KA[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N54
cyclonev_lcell_comb \DUMMY|DELAY_A|Add1~33 (
// Equation(s):
// \DUMMY|DELAY_A|Add1~33_sumout  = SUM(( \DUMMY|DELAY_A|ctr [8] ) + ( \DUMMY|KA [8] ) + ( \DUMMY|DELAY_A|Add1~30  ))

	.dataa(!\DUMMY|KA [8]),
	.datab(gnd),
	.datac(!\DUMMY|DELAY_A|ctr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|DELAY_A|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|DELAY_A|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|Add1~33 .extended_lut = "off";
defparam \DUMMY|DELAY_A|Add1~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \DUMMY|DELAY_A|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\DUMMY|DELAY_A|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\DUMMY|DELAY_A|PULSE2|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\DUMMY|Add0~25_sumout ,\DUMMY|Add0~21_sumout ,\DUMMY|Add0~9_sumout ,\DUMMY|Add0~13_sumout ,\DUMMY|Add0~5_sumout ,\DUMMY|Add0~17_sumout ,\DUMMY|Add0~1_sumout ,\SPI_ADC|data_from_adc [2],\SPI_ADC|data_from_adc [1]}),
	.portaaddr({\DUMMY|DELAY_A|Add1~33_sumout ,\DUMMY|DELAY_A|Add1~29_sumout ,\DUMMY|DELAY_A|Add1~25_sumout ,\DUMMY|DELAY_A|Add1~21_sumout ,\DUMMY|DELAY_A|Add1~17_sumout ,\DUMMY|DELAY_A|Add1~13_sumout ,\DUMMY|DELAY_A|Add1~9_sumout ,\DUMMY|DELAY_A|Add1~5_sumout ,
\DUMMY|DELAY_A|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\DUMMY|DELAY_A|ctr [8],\DUMMY|DELAY_A|ctr [7],\DUMMY|DELAY_A|ctr [6],\DUMMY|DELAY_A|ctr [5],\DUMMY|DELAY_A|ctr [4],\DUMMY|DELAY_A|ctr [3],\DUMMY|DELAY_A|ctr [2],\DUMMY|DELAY_A|ctr [1],\DUMMY|DELAY_A|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processor:DUMMY|delay:DELAY_A|RAM:DELAY|altsyncram:altsyncram_component|altsyncram_4j02:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: DSP_X54_Y2_N0
cyclonev_mac \DUMMY|Add3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({!\DUMMY|Mux7~0_combout ,!\DUMMY|Mux8~0_combout ,!\DUMMY|Mux9~0_combout ,!\DUMMY|Mux10~0_combout ,!\DUMMY|Mux11~0_combout ,!\DUMMY|Mux12~0_combout ,!\DUMMY|Mux13~0_combout }),
	.ay({\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],
\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],
\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [7],
\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [6],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [5],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [4],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [3],
\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [2],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [1],\DUMMY|DELAY_B|DELAY|altsyncram_component|auto_generated|q_b [0]}),
	.az(26'b00000000000000000000000000),
	.bx({\DUMMY|Mux7~0_combout ,\DUMMY|Mux8~0_combout ,\DUMMY|Mux9~0_combout ,\DUMMY|Mux10~0_combout ,\DUMMY|Mux11~0_combout ,\DUMMY|Mux12~0_combout ,\DUMMY|Mux13~0_combout }),
	.by({\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],
\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],
\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [8],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [7],
\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [6],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [5],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [4],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [3],
\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [2],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [1],\DUMMY|DELAY_A|DELAY|altsyncram_component|auto_generated|q_b [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\DUMMY|Add3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \DUMMY|Add3~8 .accumulate_clock = "none";
defparam \DUMMY|Add3~8 .ax_clock = "0";
defparam \DUMMY|Add3~8 .ax_width = 7;
defparam \DUMMY|Add3~8 .ay_scan_in_clock = "none";
defparam \DUMMY|Add3~8 .ay_scan_in_width = 19;
defparam \DUMMY|Add3~8 .ay_use_scan_in = "false";
defparam \DUMMY|Add3~8 .az_clock = "none";
defparam \DUMMY|Add3~8 .bx_clock = "0";
defparam \DUMMY|Add3~8 .bx_width = 7;
defparam \DUMMY|Add3~8 .by_clock = "none";
defparam \DUMMY|Add3~8 .by_use_scan_in = "false";
defparam \DUMMY|Add3~8 .by_width = 19;
defparam \DUMMY|Add3~8 .bz_clock = "none";
defparam \DUMMY|Add3~8 .coef_a_0 = 0;
defparam \DUMMY|Add3~8 .coef_a_1 = 0;
defparam \DUMMY|Add3~8 .coef_a_2 = 0;
defparam \DUMMY|Add3~8 .coef_a_3 = 0;
defparam \DUMMY|Add3~8 .coef_a_4 = 0;
defparam \DUMMY|Add3~8 .coef_a_5 = 0;
defparam \DUMMY|Add3~8 .coef_a_6 = 0;
defparam \DUMMY|Add3~8 .coef_a_7 = 0;
defparam \DUMMY|Add3~8 .coef_b_0 = 0;
defparam \DUMMY|Add3~8 .coef_b_1 = 0;
defparam \DUMMY|Add3~8 .coef_b_2 = 0;
defparam \DUMMY|Add3~8 .coef_b_3 = 0;
defparam \DUMMY|Add3~8 .coef_b_4 = 0;
defparam \DUMMY|Add3~8 .coef_b_5 = 0;
defparam \DUMMY|Add3~8 .coef_b_6 = 0;
defparam \DUMMY|Add3~8 .coef_b_7 = 0;
defparam \DUMMY|Add3~8 .coef_sel_a_clock = "none";
defparam \DUMMY|Add3~8 .coef_sel_b_clock = "none";
defparam \DUMMY|Add3~8 .delay_scan_out_ay = "false";
defparam \DUMMY|Add3~8 .delay_scan_out_by = "false";
defparam \DUMMY|Add3~8 .enable_double_accum = "false";
defparam \DUMMY|Add3~8 .load_const_clock = "none";
defparam \DUMMY|Add3~8 .load_const_value = 0;
defparam \DUMMY|Add3~8 .mode_sub_location = 0;
defparam \DUMMY|Add3~8 .negate_clock = "none";
defparam \DUMMY|Add3~8 .operand_source_max = "input";
defparam \DUMMY|Add3~8 .operand_source_may = "input";
defparam \DUMMY|Add3~8 .operand_source_mbx = "input";
defparam \DUMMY|Add3~8 .operand_source_mby = "input";
defparam \DUMMY|Add3~8 .operation_mode = "m18x18_sumof2";
defparam \DUMMY|Add3~8 .output_clock = "0";
defparam \DUMMY|Add3~8 .preadder_subtract_a = "false";
defparam \DUMMY|Add3~8 .preadder_subtract_b = "false";
defparam \DUMMY|Add3~8 .result_a_width = 64;
defparam \DUMMY|Add3~8 .signed_max = "false";
defparam \DUMMY|Add3~8 .signed_may = "true";
defparam \DUMMY|Add3~8 .signed_mbx = "false";
defparam \DUMMY|Add3~8 .signed_mby = "true";
defparam \DUMMY|Add3~8 .sub_clock = "none";
defparam \DUMMY|Add3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N0
cyclonev_lcell_comb \DUMMY|Add1~26 (
// Equation(s):
// \DUMMY|Add1~26_cout  = CARRY(( (\DUMMY|Equal0~0_combout  & \DUMMY|Add0~1_sumout ) ) + ( (!\DUMMY|Equal0~0_combout  & \DUMMY|Add3~mac_pl[0][10] ) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\DUMMY|Equal0~0_combout ),
	.datac(!\DUMMY|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add3~mac_pl[0][10] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\DUMMY|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add1~26 .extended_lut = "off";
defparam \DUMMY|Add1~26 .lut_mask = 64'h0000FF3300000303;
defparam \DUMMY|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N3
cyclonev_lcell_comb \DUMMY|Add1~22 (
// Equation(s):
// \DUMMY|Add1~22_cout  = CARRY(( (\DUMMY|Equal0~0_combout  & \DUMMY|Add0~17_sumout ) ) + ( (\DUMMY|Add3~mac_pl[0][11]  & !\DUMMY|Equal0~0_combout ) ) + ( \DUMMY|Add1~26_cout  ))

	.dataa(!\DUMMY|Add3~mac_pl[0][11] ),
	.datab(gnd),
	.datac(!\DUMMY|Equal0~0_combout ),
	.datad(!\DUMMY|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\DUMMY|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add1~22 .extended_lut = "off";
defparam \DUMMY|Add1~22 .lut_mask = 64'h0000AFAF0000000F;
defparam \DUMMY|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N6
cyclonev_lcell_comb \DUMMY|Add1~18 (
// Equation(s):
// \DUMMY|Add1~18_cout  = CARRY(( (!\DUMMY|Equal0~0_combout  & \DUMMY|Add3~mac_pl[0][12] ) ) + ( (\DUMMY|Equal0~0_combout  & \DUMMY|Add0~5_sumout ) ) + ( \DUMMY|Add1~22_cout  ))

	.dataa(gnd),
	.datab(!\DUMMY|Equal0~0_combout ),
	.datac(!\DUMMY|Add3~mac_pl[0][12] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add0~5_sumout ),
	.datag(gnd),
	.cin(\DUMMY|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\DUMMY|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add1~18 .extended_lut = "off";
defparam \DUMMY|Add1~18 .lut_mask = 64'h0000FFCC00000C0C;
defparam \DUMMY|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N9
cyclonev_lcell_comb \DUMMY|Add1~14 (
// Equation(s):
// \DUMMY|Add1~14_cout  = CARRY(( (\DUMMY|Equal0~0_combout  & \DUMMY|Add0~13_sumout ) ) + ( (\DUMMY|Add3~mac_pl[0][13]  & !\DUMMY|Equal0~0_combout ) ) + ( \DUMMY|Add1~18_cout  ))

	.dataa(!\DUMMY|Add3~mac_pl[0][13] ),
	.datab(!\DUMMY|Equal0~0_combout ),
	.datac(!\DUMMY|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\DUMMY|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add1~14 .extended_lut = "off";
defparam \DUMMY|Add1~14 .lut_mask = 64'h0000BBBB00000303;
defparam \DUMMY|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N12
cyclonev_lcell_comb \DUMMY|Add1~10 (
// Equation(s):
// \DUMMY|Add1~10_cout  = CARRY(( (\DUMMY|Equal0~0_combout  & \DUMMY|Add0~9_sumout ) ) + ( (!\DUMMY|Equal0~0_combout  & \DUMMY|Add3~mac_pl[0][14] ) ) + ( \DUMMY|Add1~14_cout  ))

	.dataa(gnd),
	.datab(!\DUMMY|Equal0~0_combout ),
	.datac(!\DUMMY|Add3~mac_pl[0][14] ),
	.datad(!\DUMMY|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\DUMMY|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add1~10 .extended_lut = "off";
defparam \DUMMY|Add1~10 .lut_mask = 64'h0000F3F300000033;
defparam \DUMMY|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N15
cyclonev_lcell_comb \DUMMY|Add1~6 (
// Equation(s):
// \DUMMY|Add1~6_cout  = CARRY(( (!\DUMMY|Equal0~0_combout  & \DUMMY|Add3~mac_pl[0][15] ) ) + ( (\DUMMY|Equal0~0_combout  & \DUMMY|Add0~21_sumout ) ) + ( \DUMMY|Add1~10_cout  ))

	.dataa(gnd),
	.datab(!\DUMMY|Equal0~0_combout ),
	.datac(!\DUMMY|Add0~21_sumout ),
	.datad(!\DUMMY|Add3~mac_pl[0][15] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DUMMY|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\DUMMY|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add1~6 .extended_lut = "off";
defparam \DUMMY|Add1~6 .lut_mask = 64'h0000FCFC000000CC;
defparam \DUMMY|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N18
cyclonev_lcell_comb \DUMMY|Add1~1 (
// Equation(s):
// \DUMMY|Add1~1_sumout  = SUM(( (\DUMMY|Add3~mac_pl[0][16] ) # (\DUMMY|Equal0~0_combout ) ) + ( (!\DUMMY|Equal0~0_combout ) # (\DUMMY|Add0~25_sumout ) ) + ( \DUMMY|Add1~6_cout  ))

	.dataa(gnd),
	.datab(!\DUMMY|Equal0~0_combout ),
	.datac(!\DUMMY|Add3~mac_pl[0][16] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add0~25_sumout ),
	.datag(gnd),
	.cin(\DUMMY|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\DUMMY|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|Add1~1 .extended_lut = "off";
defparam \DUMMY|Add1~1 .lut_mask = 64'h0000330000003F3F;
defparam \DUMMY|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N20
dffeas \DUMMY|data_out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[9] .is_wysiwyg = "true";
defparam \DUMMY|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N0
cyclonev_lcell_comb \SPI_DAC|shift_reg[11]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[11]~feeder_combout  = \DUMMY|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|data_out [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[11]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_DAC|shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N45
cyclonev_lcell_comb \DUMMY|data_out[8]~feeder (
// Equation(s):
// \DUMMY|data_out[8]~feeder_combout  = \DUMMY|Add3~mac_pl[0][15] 

	.dataa(!\DUMMY|Add3~mac_pl[0][15] ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|data_out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|data_out[8]~feeder .extended_lut = "off";
defparam \DUMMY|data_out[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \DUMMY|data_out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N47
dffeas \DUMMY|data_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|data_out[8]~feeder_combout ),
	.asdata(\DUMMY|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DUMMY|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[8] .is_wysiwyg = "true";
defparam \DUMMY|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N9
cyclonev_lcell_comb \SPI_DAC|shift_reg[10]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[10]~feeder_combout  = \DUMMY|data_out [8]

	.dataa(!\DUMMY|data_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[10]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \SPI_DAC|shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N42
cyclonev_lcell_comb \DUMMY|data_out[7]~feeder (
// Equation(s):
// \DUMMY|data_out[7]~feeder_combout  = ( \DUMMY|Add3~mac_pl[0][14]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add3~mac_pl[0][14] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|data_out[7]~feeder .extended_lut = "off";
defparam \DUMMY|data_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUMMY|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N44
dffeas \DUMMY|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|data_out[7]~feeder_combout ),
	.asdata(\DUMMY|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DUMMY|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[7] .is_wysiwyg = "true";
defparam \DUMMY|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N42
cyclonev_lcell_comb \SPI_DAC|shift_reg[9]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[9]~feeder_combout  = \DUMMY|data_out [7]

	.dataa(gnd),
	.datab(!\DUMMY|data_out [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[9]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \SPI_DAC|shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N48
cyclonev_lcell_comb \DUMMY|data_out[6]~feeder (
// Equation(s):
// \DUMMY|data_out[6]~feeder_combout  = ( \DUMMY|Add3~mac_pl[0][13]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add3~mac_pl[0][13] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|data_out[6]~feeder .extended_lut = "off";
defparam \DUMMY|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUMMY|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N50
dffeas \DUMMY|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|data_out[6]~feeder_combout ),
	.asdata(\DUMMY|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DUMMY|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[6] .is_wysiwyg = "true";
defparam \DUMMY|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N45
cyclonev_lcell_comb \SPI_DAC|shift_reg[8]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[8]~feeder_combout  = \DUMMY|data_out [6]

	.dataa(!\DUMMY|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[8]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \SPI_DAC|shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N39
cyclonev_lcell_comb \DUMMY|data_out[5]~feeder (
// Equation(s):
// \DUMMY|data_out[5]~feeder_combout  = ( \DUMMY|Add3~mac_pl[0][12]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add3~mac_pl[0][12] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|data_out[5]~feeder .extended_lut = "off";
defparam \DUMMY|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUMMY|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N41
dffeas \DUMMY|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|data_out[5]~feeder_combout ),
	.asdata(\DUMMY|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DUMMY|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[5] .is_wysiwyg = "true";
defparam \DUMMY|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N6
cyclonev_lcell_comb \SPI_DAC|shift_reg[7]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[7]~feeder_combout  = \DUMMY|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUMMY|data_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[7]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_DAC|shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N27
cyclonev_lcell_comb \DUMMY|data_out[4]~feeder (
// Equation(s):
// \DUMMY|data_out[4]~feeder_combout  = \DUMMY|Add3~mac_pl[0][11] 

	.dataa(!\DUMMY|Add3~mac_pl[0][11] ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|data_out[4]~feeder .extended_lut = "off";
defparam \DUMMY|data_out[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \DUMMY|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N29
dffeas \DUMMY|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|data_out[4]~feeder_combout ),
	.asdata(\DUMMY|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DUMMY|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[4] .is_wysiwyg = "true";
defparam \DUMMY|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N18
cyclonev_lcell_comb \SPI_DAC|shift_reg[6]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[6]~feeder_combout  = \DUMMY|data_out [4]

	.dataa(gnd),
	.datab(!\DUMMY|data_out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[6]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \SPI_DAC|shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N24
cyclonev_lcell_comb \DUMMY|data_out[3]~feeder (
// Equation(s):
// \DUMMY|data_out[3]~feeder_combout  = ( \DUMMY|Add3~mac_pl[0][10]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add3~mac_pl[0][10] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|data_out[3]~feeder .extended_lut = "off";
defparam \DUMMY|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUMMY|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N26
dffeas \DUMMY|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|data_out[3]~feeder_combout ),
	.asdata(\DUMMY|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DUMMY|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[3] .is_wysiwyg = "true";
defparam \DUMMY|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N3
cyclonev_lcell_comb \SPI_DAC|shift_reg[5]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[5]~feeder_combout  = \DUMMY|data_out [3]

	.dataa(!\DUMMY|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[5]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \SPI_DAC|shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N30
cyclonev_lcell_comb \DUMMY|data_out[2]~feeder (
// Equation(s):
// \DUMMY|data_out[2]~feeder_combout  = \DUMMY|Add3~mac_pl[0][9] 

	.dataa(gnd),
	.datab(!\DUMMY|Add3~mac_pl[0][9] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|data_out[2]~feeder .extended_lut = "off";
defparam \DUMMY|data_out[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \DUMMY|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N32
dffeas \DUMMY|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|data_out[2]~feeder_combout ),
	.asdata(\SPI_ADC|data_from_adc [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DUMMY|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[2] .is_wysiwyg = "true";
defparam \DUMMY|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N54
cyclonev_lcell_comb \SPI_DAC|shift_reg[4]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[4]~feeder_combout  = ( \DUMMY|data_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[4]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N33
cyclonev_lcell_comb \DUMMY|data_out[1]~feeder (
// Equation(s):
// \DUMMY|data_out[1]~feeder_combout  = ( \DUMMY|Add3~mac_pl[0][8]  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|Add3~mac_pl[0][8] ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|data_out[1]~feeder .extended_lut = "off";
defparam \DUMMY|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DUMMY|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N35
dffeas \DUMMY|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|data_out[1]~feeder_combout ),
	.asdata(\SPI_ADC|data_from_adc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DUMMY|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[1] .is_wysiwyg = "true";
defparam \DUMMY|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N57
cyclonev_lcell_comb \SPI_DAC|shift_reg[3]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[3]~feeder_combout  = ( \DUMMY|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUMMY|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[3]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N36
cyclonev_lcell_comb \DUMMY|data_out[0]~feeder (
// Equation(s):
// \DUMMY|data_out[0]~feeder_combout  = \DUMMY|Add3~mac_pl[0][7] 

	.dataa(gnd),
	.datab(!\DUMMY|Add3~mac_pl[0][7] ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUMMY|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUMMY|data_out[0]~feeder .extended_lut = "off";
defparam \DUMMY|data_out[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \DUMMY|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N53
dffeas \SPI_ADC|data_from_adc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[0] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y2_N38
dffeas \DUMMY|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DUMMY|data_out[0]~feeder_combout ),
	.asdata(\SPI_ADC|data_from_adc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DUMMY|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[0] .is_wysiwyg = "true";
defparam \DUMMY|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N43
dffeas \SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|sr_state.WAIT_CSB_FALL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N21
cyclonev_lcell_comb \SPI_DAC|shift_reg~4 (
// Equation(s):
// \SPI_DAC|shift_reg~4_combout  = ( \SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE_q  & ( (\SPI_ADC|tick~q  & (\DUMMY|data_out [0] & \SPI_DAC|WideNor0~combout )) ) )

	.dataa(!\SPI_ADC|tick~q ),
	.datab(gnd),
	.datac(!\DUMMY|data_out [0]),
	.datad(!\SPI_DAC|WideNor0~combout ),
	.datae(gnd),
	.dataf(!\SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~4 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~4 .lut_mask = 64'h0000000000050005;
defparam \SPI_DAC|shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N23
dffeas \SPI_DAC|shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N27
cyclonev_lcell_comb \SPI_DAC|always5~0 (
// Equation(s):
// \SPI_DAC|always5~0_combout  = ( \SPI_ADC|tick~q  & ( \SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE_q  & ( !\SPI_DAC|WideNor0~combout  ) ) ) # ( !\SPI_ADC|tick~q  & ( \SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE_q  ) ) # ( \SPI_ADC|tick~q  & ( 
// !\SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE_q  ) ) # ( !\SPI_ADC|tick~q  & ( !\SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE_q  ) )

	.dataa(!\SPI_DAC|WideNor0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_ADC|tick~q ),
	.dataf(!\SPI_DAC|sr_state.WAIT_CSB_FALL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|always5~0 .extended_lut = "off";
defparam \SPI_DAC|always5~0 .lut_mask = 64'hFFFFFFFFFFFFAAAA;
defparam \SPI_DAC|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N59
dffeas \SPI_DAC|shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg[3]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always5~0_combout ),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N56
dffeas \SPI_DAC|shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg[4]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always5~0_combout ),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N5
dffeas \SPI_DAC|shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg[5]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always5~0_combout ),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N20
dffeas \SPI_DAC|shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg[6]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always5~0_combout ),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N7
dffeas \SPI_DAC|shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg[7]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always5~0_combout ),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N46
dffeas \SPI_DAC|shift_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg[8]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always5~0_combout ),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N43
dffeas \SPI_DAC|shift_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg[9]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always5~0_combout ),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N11
dffeas \SPI_DAC|shift_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg[10]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always5~0_combout ),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[10] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N2
dffeas \SPI_DAC|shift_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg[11]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always5~0_combout ),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[11] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N48
cyclonev_lcell_comb \SPI_DAC|shift_reg~3 (
// Equation(s):
// \SPI_DAC|shift_reg~3_combout  = ( \SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( ((\SPI_ADC|tick~q  & \SPI_DAC|WideNor0~combout )) # (\SPI_DAC|shift_reg [11]) ) ) # ( !\SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( \SPI_DAC|shift_reg [11] ) )

	.dataa(!\SPI_ADC|tick~q ),
	.datab(!\SPI_DAC|WideNor0~combout ),
	.datac(!\SPI_DAC|shift_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~3 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~3 .lut_mask = 64'h0F0F0F0F1F1F1F1F;
defparam \SPI_DAC|shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N49
dffeas \SPI_DAC|shift_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[12] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N21
cyclonev_lcell_comb \SPI_DAC|shift_reg~2 (
// Equation(s):
// \SPI_DAC|shift_reg~2_combout  = ( \SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( ((\SPI_ADC|tick~q  & \SPI_DAC|WideNor0~combout )) # (\SPI_DAC|shift_reg [12]) ) ) # ( !\SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( \SPI_DAC|shift_reg [12] ) )

	.dataa(!\SPI_ADC|tick~q ),
	.datab(!\SPI_DAC|WideNor0~combout ),
	.datac(gnd),
	.datad(!\SPI_DAC|shift_reg [12]),
	.datae(gnd),
	.dataf(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~2 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~2 .lut_mask = 64'h00FF00FF11FF11FF;
defparam \SPI_DAC|shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N23
dffeas \SPI_DAC|shift_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[13] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N18
cyclonev_lcell_comb \SPI_DAC|shift_reg~1 (
// Equation(s):
// \SPI_DAC|shift_reg~1_combout  = ( \SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( ((\SPI_ADC|tick~q  & \SPI_DAC|WideNor0~combout )) # (\SPI_DAC|shift_reg [13]) ) ) # ( !\SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( \SPI_DAC|shift_reg [13] ) )

	.dataa(!\SPI_ADC|tick~q ),
	.datab(!\SPI_DAC|WideNor0~combout ),
	.datac(!\SPI_DAC|shift_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~1 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~1 .lut_mask = 64'h0F0F0F0F1F1F1F1F;
defparam \SPI_DAC|shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N20
dffeas \SPI_DAC|shift_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[14] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N30
cyclonev_lcell_comb \SPI_DAC|shift_reg~0 (
// Equation(s):
// \SPI_DAC|shift_reg~0_combout  = ( \SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( (!\SPI_ADC|tick~q  & (((\SPI_DAC|shift_reg [15])))) # (\SPI_ADC|tick~q  & (!\SPI_DAC|WideNor0~combout  & (\SPI_DAC|shift_reg [14]))) ) ) # ( !\SPI_DAC|sr_state.WAIT_CSB_FALL~q  & ( 
// (!\SPI_ADC|tick~q  & ((\SPI_DAC|shift_reg [15]))) # (\SPI_ADC|tick~q  & (\SPI_DAC|shift_reg [14])) ) )

	.dataa(!\SPI_ADC|tick~q ),
	.datab(!\SPI_DAC|WideNor0~combout ),
	.datac(!\SPI_DAC|shift_reg [14]),
	.datad(!\SPI_DAC|shift_reg [15]),
	.datae(gnd),
	.dataf(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~0 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~0 .lut_mask = 64'h05AF05AF04AE04AE;
defparam \SPI_DAC|shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N31
dffeas \SPI_DAC|shift_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[15] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N0
cyclonev_lcell_comb \SPI_DAC|dac_sck (
// Equation(s):
// \SPI_DAC|dac_sck~combout  = ( \SPI_DAC|state [3] & ( \SPI_DAC|state [4] & ( \SPI_ADC|clk_1MHz~q  ) ) ) # ( !\SPI_DAC|state [3] & ( \SPI_DAC|state [4] & ( ((\SPI_DAC|state[0]~DUPLICATE_q  & (!\SPI_DAC|state[2]~DUPLICATE_q  & !\SPI_DAC|state [1]))) # 
// (\SPI_ADC|clk_1MHz~q ) ) ) ) # ( \SPI_DAC|state [3] & ( !\SPI_DAC|state [4] & ( \SPI_ADC|clk_1MHz~q  ) ) ) # ( !\SPI_DAC|state [3] & ( !\SPI_DAC|state [4] & ( ((!\SPI_DAC|state[0]~DUPLICATE_q  & (!\SPI_DAC|state[2]~DUPLICATE_q  & !\SPI_DAC|state [1]))) # 
// (\SPI_ADC|clk_1MHz~q ) ) ) )

	.dataa(!\SPI_DAC|state[0]~DUPLICATE_q ),
	.datab(!\SPI_DAC|state[2]~DUPLICATE_q ),
	.datac(!\SPI_ADC|clk_1MHz~q ),
	.datad(!\SPI_DAC|state [1]),
	.datae(!\SPI_DAC|state [3]),
	.dataf(!\SPI_DAC|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|dac_sck~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|dac_sck .extended_lut = "off";
defparam \SPI_DAC|dac_sck .lut_mask = 64'h8F0F0F0F4F0F0F0F;
defparam \SPI_DAC|dac_sck .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N9
cyclonev_lcell_comb \SPI_DAC|Equal2~0 (
// Equation(s):
// \SPI_DAC|Equal2~0_combout  = ( !\SPI_DAC|state [2] & ( (\SPI_DAC|state [0] & (\SPI_DAC|state [4] & (!\SPI_DAC|state [1] & !\SPI_DAC|state [3]))) ) )

	.dataa(!\SPI_DAC|state [0]),
	.datab(!\SPI_DAC|state [4]),
	.datac(!\SPI_DAC|state [1]),
	.datad(!\SPI_DAC|state [3]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Equal2~0 .extended_lut = "off";
defparam \SPI_DAC|Equal2~0 .lut_mask = 64'h1000100000000000;
defparam \SPI_DAC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N0
cyclonev_lcell_comb \SPI_ADC|Selector6~0 (
// Equation(s):
// \SPI_ADC|Selector6~0_combout  = ( !\SPI_ADC|state[4]~DUPLICATE_q  & ( \SPI_ADC|state [1] & ( (!\SPI_ADC|state [3] & !\SPI_ADC|state[2]~DUPLICATE_q ) ) ) ) # ( !\SPI_ADC|state[4]~DUPLICATE_q  & ( !\SPI_ADC|state [1] & ( (!\SPI_ADC|state [3] & 
// (!\SPI_ADC|state[2]~DUPLICATE_q  & ((\SPI_ADC|adc_start~q ) # (\SPI_ADC|state [0])))) ) ) )

	.dataa(!\SPI_ADC|state [0]),
	.datab(!\SPI_ADC|adc_start~q ),
	.datac(!\SPI_ADC|state [3]),
	.datad(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datae(!\SPI_ADC|state[4]~DUPLICATE_q ),
	.dataf(!\SPI_ADC|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector6~0 .extended_lut = "off";
defparam \SPI_ADC|Selector6~0 .lut_mask = 64'h70000000F0000000;
defparam \SPI_ADC|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N1
dffeas \SPI_ADC|adc_din (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_din~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_din .is_wysiwyg = "true";
defparam \SPI_ADC|adc_din .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N3
cyclonev_lcell_comb \SPI_ADC|adc_sck (
// Equation(s):
// \SPI_ADC|adc_sck~combout  = ( \SPI_ADC|clk_1MHz~q  ) # ( !\SPI_ADC|clk_1MHz~q  & ( !\SPI_ADC|adc_cs~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|adc_cs~q ),
	.datad(gnd),
	.datae(!\SPI_ADC|clk_1MHz~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|adc_sck~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|adc_sck .extended_lut = "off";
defparam \SPI_ADC|adc_sck .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \SPI_ADC|adc_sck .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N33
cyclonev_lcell_comb \PWM_DAC|count[0]~0 (
// Equation(s):
// \PWM_DAC|count[0]~0_combout  = !\PWM_DAC|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DAC|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|count[0]~0 .extended_lut = "off";
defparam \PWM_DAC|count[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \PWM_DAC|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N34
dffeas \PWM_DAC|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[0] .is_wysiwyg = "true";
defparam \PWM_DAC|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N30
cyclonev_lcell_comb \PWM_DAC|Add0~9 (
// Equation(s):
// \PWM_DAC|Add0~9_sumout  = SUM(( \PWM_DAC|count [1] ) + ( \PWM_DAC|count [0] ) + ( !VCC ))
// \PWM_DAC|Add0~10  = CARRY(( \PWM_DAC|count [1] ) + ( \PWM_DAC|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM_DAC|count [0]),
	.datad(!\PWM_DAC|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DAC|Add0~9_sumout ),
	.cout(\PWM_DAC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|Add0~9 .extended_lut = "off";
defparam \PWM_DAC|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \PWM_DAC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N32
dffeas \PWM_DAC|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[1] .is_wysiwyg = "true";
defparam \PWM_DAC|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N33
cyclonev_lcell_comb \PWM_DAC|Add0~5 (
// Equation(s):
// \PWM_DAC|Add0~5_sumout  = SUM(( \PWM_DAC|count [2] ) + ( GND ) + ( \PWM_DAC|Add0~10  ))
// \PWM_DAC|Add0~6  = CARRY(( \PWM_DAC|count [2] ) + ( GND ) + ( \PWM_DAC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DAC|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DAC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DAC|Add0~5_sumout ),
	.cout(\PWM_DAC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|Add0~5 .extended_lut = "off";
defparam \PWM_DAC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DAC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N35
dffeas \PWM_DAC|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[2] .is_wysiwyg = "true";
defparam \PWM_DAC|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N36
cyclonev_lcell_comb \PWM_DAC|Add0~1 (
// Equation(s):
// \PWM_DAC|Add0~1_sumout  = SUM(( \PWM_DAC|count [3] ) + ( GND ) + ( \PWM_DAC|Add0~6  ))
// \PWM_DAC|Add0~2  = CARRY(( \PWM_DAC|count [3] ) + ( GND ) + ( \PWM_DAC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DAC|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DAC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DAC|Add0~1_sumout ),
	.cout(\PWM_DAC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|Add0~1 .extended_lut = "off";
defparam \PWM_DAC|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DAC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N38
dffeas \PWM_DAC|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[3] .is_wysiwyg = "true";
defparam \PWM_DAC|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N39
cyclonev_lcell_comb \PWM_DAC|Add0~25 (
// Equation(s):
// \PWM_DAC|Add0~25_sumout  = SUM(( \PWM_DAC|count [4] ) + ( GND ) + ( \PWM_DAC|Add0~2  ))
// \PWM_DAC|Add0~26  = CARRY(( \PWM_DAC|count [4] ) + ( GND ) + ( \PWM_DAC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DAC|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DAC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DAC|Add0~25_sumout ),
	.cout(\PWM_DAC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|Add0~25 .extended_lut = "off";
defparam \PWM_DAC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DAC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N41
dffeas \PWM_DAC|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[4] .is_wysiwyg = "true";
defparam \PWM_DAC|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N42
cyclonev_lcell_comb \PWM_DAC|Add0~13 (
// Equation(s):
// \PWM_DAC|Add0~13_sumout  = SUM(( \PWM_DAC|count [5] ) + ( GND ) + ( \PWM_DAC|Add0~26  ))
// \PWM_DAC|Add0~14  = CARRY(( \PWM_DAC|count [5] ) + ( GND ) + ( \PWM_DAC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DAC|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DAC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DAC|Add0~13_sumout ),
	.cout(\PWM_DAC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|Add0~13 .extended_lut = "off";
defparam \PWM_DAC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DAC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N44
dffeas \PWM_DAC|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[5] .is_wysiwyg = "true";
defparam \PWM_DAC|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N45
cyclonev_lcell_comb \PWM_DAC|Add0~21 (
// Equation(s):
// \PWM_DAC|Add0~21_sumout  = SUM(( \PWM_DAC|count [6] ) + ( GND ) + ( \PWM_DAC|Add0~14  ))
// \PWM_DAC|Add0~22  = CARRY(( \PWM_DAC|count [6] ) + ( GND ) + ( \PWM_DAC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DAC|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DAC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DAC|Add0~21_sumout ),
	.cout(\PWM_DAC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|Add0~21 .extended_lut = "off";
defparam \PWM_DAC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DAC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N47
dffeas \PWM_DAC|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[6] .is_wysiwyg = "true";
defparam \PWM_DAC|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N48
cyclonev_lcell_comb \PWM_DAC|Add0~17 (
// Equation(s):
// \PWM_DAC|Add0~17_sumout  = SUM(( \PWM_DAC|count [7] ) + ( GND ) + ( \PWM_DAC|Add0~22  ))
// \PWM_DAC|Add0~18  = CARRY(( \PWM_DAC|count [7] ) + ( GND ) + ( \PWM_DAC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DAC|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DAC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DAC|Add0~17_sumout ),
	.cout(\PWM_DAC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|Add0~17 .extended_lut = "off";
defparam \PWM_DAC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DAC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N50
dffeas \PWM_DAC|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[7] .is_wysiwyg = "true";
defparam \PWM_DAC|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N51
cyclonev_lcell_comb \PWM_DAC|Add0~33 (
// Equation(s):
// \PWM_DAC|Add0~33_sumout  = SUM(( \PWM_DAC|count [8] ) + ( GND ) + ( \PWM_DAC|Add0~18  ))
// \PWM_DAC|Add0~34  = CARRY(( \PWM_DAC|count [8] ) + ( GND ) + ( \PWM_DAC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DAC|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DAC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DAC|Add0~33_sumout ),
	.cout(\PWM_DAC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|Add0~33 .extended_lut = "off";
defparam \PWM_DAC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DAC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N52
dffeas \PWM_DAC|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[8] .is_wysiwyg = "true";
defparam \PWM_DAC|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N54
cyclonev_lcell_comb \PWM_DAC|Add0~29 (
// Equation(s):
// \PWM_DAC|Add0~29_sumout  = SUM(( \PWM_DAC|count [9] ) + ( GND ) + ( \PWM_DAC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DAC|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DAC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DAC|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|Add0~29 .extended_lut = "off";
defparam \PWM_DAC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DAC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N56
dffeas \PWM_DAC|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|count[9] .is_wysiwyg = "true";
defparam \PWM_DAC|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N16
dffeas \PWM_DAC|d[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[9] .is_wysiwyg = "true";
defparam \PWM_DAC|d[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N14
dffeas \PWM_DAC|d[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[8] .is_wysiwyg = "true";
defparam \PWM_DAC|d[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N15
cyclonev_lcell_comb \PWM_DAC|LessThan0~7 (
// Equation(s):
// \PWM_DAC|LessThan0~7_combout  = ( \PWM_DAC|d [8] & ( (\PWM_DAC|count [9] & !\PWM_DAC|d [9]) ) ) # ( !\PWM_DAC|d [8] & ( (!\PWM_DAC|count [8] & (\PWM_DAC|count [9] & !\PWM_DAC|d [9])) # (\PWM_DAC|count [8] & ((!\PWM_DAC|d [9]) # (\PWM_DAC|count [9]))) ) )

	.dataa(!\PWM_DAC|count [8]),
	.datab(!\PWM_DAC|count [9]),
	.datac(gnd),
	.datad(!\PWM_DAC|d [9]),
	.datae(gnd),
	.dataf(!\PWM_DAC|d [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|LessThan0~7 .extended_lut = "off";
defparam \PWM_DAC|LessThan0~7 .lut_mask = 64'h7711771133003300;
defparam \PWM_DAC|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N26
dffeas \PWM_DAC|d[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[4] .is_wysiwyg = "true";
defparam \PWM_DAC|d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y2_N22
dffeas \PWM_DAC|d[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[7] .is_wysiwyg = "true";
defparam \PWM_DAC|d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y2_N19
dffeas \PWM_DAC|d[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[6] .is_wysiwyg = "true";
defparam \PWM_DAC|d[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N21
cyclonev_lcell_comb \PWM_DAC|LessThan0~4 (
// Equation(s):
// \PWM_DAC|LessThan0~4_combout  = ( \PWM_DAC|d [6] & ( (\PWM_DAC|count [7] & !\PWM_DAC|d [7]) ) ) # ( !\PWM_DAC|d [6] & ( (!\PWM_DAC|count [7] & (\PWM_DAC|count [6] & !\PWM_DAC|d [7])) # (\PWM_DAC|count [7] & ((!\PWM_DAC|d [7]) # (\PWM_DAC|count [6]))) ) )

	.dataa(!\PWM_DAC|count [7]),
	.datab(!\PWM_DAC|count [6]),
	.datac(gnd),
	.datad(!\PWM_DAC|d [7]),
	.datae(gnd),
	.dataf(!\PWM_DAC|d [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|LessThan0~4 .extended_lut = "off";
defparam \PWM_DAC|LessThan0~4 .lut_mask = 64'h7711771155005500;
defparam \PWM_DAC|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N14
dffeas \PWM_DAC|d[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[5] .is_wysiwyg = "true";
defparam \PWM_DAC|d[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N18
cyclonev_lcell_comb \PWM_DAC|LessThan0~2 (
// Equation(s):
// \PWM_DAC|LessThan0~2_combout  = ( \PWM_DAC|d [7] & ( (\PWM_DAC|count [7] & (!\PWM_DAC|count [6] $ (\PWM_DAC|d [6]))) ) ) # ( !\PWM_DAC|d [7] & ( (!\PWM_DAC|count [7] & (!\PWM_DAC|count [6] $ (\PWM_DAC|d [6]))) ) )

	.dataa(!\PWM_DAC|count [7]),
	.datab(!\PWM_DAC|count [6]),
	.datac(gnd),
	.datad(!\PWM_DAC|d [6]),
	.datae(gnd),
	.dataf(!\PWM_DAC|d [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|LessThan0~2 .extended_lut = "off";
defparam \PWM_DAC|LessThan0~2 .lut_mask = 64'h8822882244114411;
defparam \PWM_DAC|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N12
cyclonev_lcell_comb \PWM_DAC|LessThan0~5 (
// Equation(s):
// \PWM_DAC|LessThan0~5_combout  = ( \PWM_DAC|d [5] & ( \PWM_DAC|LessThan0~2_combout  & ( (!\PWM_DAC|LessThan0~4_combout  & (((!\PWM_DAC|count [4]) # (!\PWM_DAC|count [5])) # (\PWM_DAC|d [4]))) ) ) ) # ( !\PWM_DAC|d [5] & ( \PWM_DAC|LessThan0~2_combout  & ( 
// (!\PWM_DAC|LessThan0~4_combout  & (!\PWM_DAC|count [5] & ((!\PWM_DAC|count [4]) # (\PWM_DAC|d [4])))) ) ) ) # ( \PWM_DAC|d [5] & ( !\PWM_DAC|LessThan0~2_combout  & ( !\PWM_DAC|LessThan0~4_combout  ) ) ) # ( !\PWM_DAC|d [5] & ( 
// !\PWM_DAC|LessThan0~2_combout  & ( !\PWM_DAC|LessThan0~4_combout  ) ) )

	.dataa(!\PWM_DAC|d [4]),
	.datab(!\PWM_DAC|count [4]),
	.datac(!\PWM_DAC|LessThan0~4_combout ),
	.datad(!\PWM_DAC|count [5]),
	.datae(!\PWM_DAC|d [5]),
	.dataf(!\PWM_DAC|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|LessThan0~5 .extended_lut = "off";
defparam \PWM_DAC|LessThan0~5 .lut_mask = 64'hF0F0F0F0D000F0D0;
defparam \PWM_DAC|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N5
dffeas \PWM_DAC|d[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[0] .is_wysiwyg = "true";
defparam \PWM_DAC|d[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y2_N8
dffeas \PWM_DAC|d[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[1] .is_wysiwyg = "true";
defparam \PWM_DAC|d[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N6
cyclonev_lcell_comb \PWM_DAC|LessThan0~0 (
// Equation(s):
// \PWM_DAC|LessThan0~0_combout  = ( \PWM_DAC|d [1] & ( \PWM_DAC|count [0] & ( (\PWM_DAC|count [1] & !\PWM_DAC|d [0]) ) ) ) # ( !\PWM_DAC|d [1] & ( \PWM_DAC|count [0] & ( (!\PWM_DAC|d [0]) # (\PWM_DAC|count [1]) ) ) ) # ( !\PWM_DAC|d [1] & ( !\PWM_DAC|count 
// [0] & ( \PWM_DAC|count [1] ) ) )

	.dataa(gnd),
	.datab(!\PWM_DAC|count [1]),
	.datac(!\PWM_DAC|d [0]),
	.datad(gnd),
	.datae(!\PWM_DAC|d [1]),
	.dataf(!\PWM_DAC|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|LessThan0~0 .extended_lut = "off";
defparam \PWM_DAC|LessThan0~0 .lut_mask = 64'h33330000F3F33030;
defparam \PWM_DAC|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N2
dffeas \PWM_DAC|d[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[3] .is_wysiwyg = "true";
defparam \PWM_DAC|d[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y2_N11
dffeas \PWM_DAC|d[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|d[2] .is_wysiwyg = "true";
defparam \PWM_DAC|d[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N0
cyclonev_lcell_comb \PWM_DAC|LessThan0~1 (
// Equation(s):
// \PWM_DAC|LessThan0~1_combout  = ( \PWM_DAC|d [3] & ( \PWM_DAC|d [2] & ( (\PWM_DAC|count [2] & (\PWM_DAC|LessThan0~0_combout  & \PWM_DAC|count [3])) ) ) ) # ( !\PWM_DAC|d [3] & ( \PWM_DAC|d [2] & ( ((\PWM_DAC|count [2] & \PWM_DAC|LessThan0~0_combout )) # 
// (\PWM_DAC|count [3]) ) ) ) # ( \PWM_DAC|d [3] & ( !\PWM_DAC|d [2] & ( (\PWM_DAC|count [3] & ((\PWM_DAC|LessThan0~0_combout ) # (\PWM_DAC|count [2]))) ) ) ) # ( !\PWM_DAC|d [3] & ( !\PWM_DAC|d [2] & ( ((\PWM_DAC|count [3]) # (\PWM_DAC|LessThan0~0_combout 
// )) # (\PWM_DAC|count [2]) ) ) )

	.dataa(!\PWM_DAC|count [2]),
	.datab(!\PWM_DAC|LessThan0~0_combout ),
	.datac(!\PWM_DAC|count [3]),
	.datad(gnd),
	.datae(!\PWM_DAC|d [3]),
	.dataf(!\PWM_DAC|d [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|LessThan0~1 .extended_lut = "off";
defparam \PWM_DAC|LessThan0~1 .lut_mask = 64'h7F7F07071F1F0101;
defparam \PWM_DAC|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N24
cyclonev_lcell_comb \PWM_DAC|LessThan0~3 (
// Equation(s):
// \PWM_DAC|LessThan0~3_combout  = ( \PWM_DAC|d [4] & ( \PWM_DAC|count [5] & ( (\PWM_DAC|count [4] & (\PWM_DAC|LessThan0~2_combout  & \PWM_DAC|d [5])) ) ) ) # ( !\PWM_DAC|d [4] & ( \PWM_DAC|count [5] & ( (!\PWM_DAC|count [4] & (\PWM_DAC|LessThan0~2_combout  
// & \PWM_DAC|d [5])) ) ) ) # ( \PWM_DAC|d [4] & ( !\PWM_DAC|count [5] & ( (\PWM_DAC|count [4] & (\PWM_DAC|LessThan0~2_combout  & !\PWM_DAC|d [5])) ) ) ) # ( !\PWM_DAC|d [4] & ( !\PWM_DAC|count [5] & ( (!\PWM_DAC|count [4] & (\PWM_DAC|LessThan0~2_combout  & 
// !\PWM_DAC|d [5])) ) ) )

	.dataa(gnd),
	.datab(!\PWM_DAC|count [4]),
	.datac(!\PWM_DAC|LessThan0~2_combout ),
	.datad(!\PWM_DAC|d [5]),
	.datae(!\PWM_DAC|d [4]),
	.dataf(!\PWM_DAC|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|LessThan0~3 .extended_lut = "off";
defparam \PWM_DAC|LessThan0~3 .lut_mask = 64'h0C000300000C0003;
defparam \PWM_DAC|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N12
cyclonev_lcell_comb \PWM_DAC|LessThan0~6 (
// Equation(s):
// \PWM_DAC|LessThan0~6_combout  = ( \PWM_DAC|d [9] & ( (\PWM_DAC|count [9] & (!\PWM_DAC|count [8] $ (\PWM_DAC|d [8]))) ) ) # ( !\PWM_DAC|d [9] & ( (!\PWM_DAC|count [9] & (!\PWM_DAC|count [8] $ (\PWM_DAC|d [8]))) ) )

	.dataa(!\PWM_DAC|count [8]),
	.datab(!\PWM_DAC|count [9]),
	.datac(gnd),
	.datad(!\PWM_DAC|d [8]),
	.datae(gnd),
	.dataf(!\PWM_DAC|d [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|LessThan0~6 .extended_lut = "off";
defparam \PWM_DAC|LessThan0~6 .lut_mask = 64'h8844884422112211;
defparam \PWM_DAC|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N36
cyclonev_lcell_comb \PWM_DAC|LessThan0~8 (
// Equation(s):
// \PWM_DAC|LessThan0~8_combout  = ( \PWM_DAC|LessThan0~3_combout  & ( \PWM_DAC|LessThan0~6_combout  & ( (!\PWM_DAC|LessThan0~7_combout  & (\PWM_DAC|LessThan0~5_combout  & !\PWM_DAC|LessThan0~1_combout )) ) ) ) # ( !\PWM_DAC|LessThan0~3_combout  & ( 
// \PWM_DAC|LessThan0~6_combout  & ( (!\PWM_DAC|LessThan0~7_combout  & \PWM_DAC|LessThan0~5_combout ) ) ) ) # ( \PWM_DAC|LessThan0~3_combout  & ( !\PWM_DAC|LessThan0~6_combout  & ( !\PWM_DAC|LessThan0~7_combout  ) ) ) # ( !\PWM_DAC|LessThan0~3_combout  & ( 
// !\PWM_DAC|LessThan0~6_combout  & ( !\PWM_DAC|LessThan0~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\PWM_DAC|LessThan0~7_combout ),
	.datac(!\PWM_DAC|LessThan0~5_combout ),
	.datad(!\PWM_DAC|LessThan0~1_combout ),
	.datae(!\PWM_DAC|LessThan0~3_combout ),
	.dataf(!\PWM_DAC|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DAC|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DAC|LessThan0~8 .extended_lut = "off";
defparam \PWM_DAC|LessThan0~8 .lut_mask = 64'hCCCCCCCC0C0C0C00;
defparam \PWM_DAC|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N37
dffeas \PWM_DAC|pwm_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DAC|LessThan0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DAC|pwm_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DAC|pwm_out .is_wysiwyg = "true";
defparam \PWM_DAC|pwm_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
