    22.396.689.709      Number of clock cycless                   
    28.870.204.343      Number of instruction              #    1,29  insns per Number of clock cycles        
                 2      cpu-migrations                                              
       5,846773271 seconds time elapsed
            49.335      Number of X87 uops executed                                                      [57,17%]
     1.201.458.512      Number of SSE or AVX-128 double precision FP scalar uops executed                                                      [57,10%]
                 0      Number of SSE or AVX-128 single precision FP scalar uops executed                                                      [57,12%]
                 0      Number of SSE or AVX-128 single precision FP packed uops executed                                                      [57,25%]
                 0      Counts 256-bit packed floating point                                                      [57,20%]
                 0      Counts 256-bit packed single-precision                                                      [57,16%]
    12.950.848.863      Counts 256-bit packed double-precision                                                      [57,09%]
       5,968033049 seconds time elapsed
            14.546      Cache misses              #   18,341 % of all cache refs     [50,22%]
            79.309      Cache references                                             [75,11%]
       146.237.528      mem-loads:p                                                  [74,97%]
     1.447.210.472      mem-stores:p                                                 [25,03%]
       5,866455168 seconds time elapsed
    13.610.677.336      L1-dcache-loads                                              [80,03%]
           113.437      L1-dcache-load-misses     #    0,00% of all L1-dcache hits   [80,09%]
     1.446.776.861      L1-dcache-stores                                             [79,92%]
            30.808      L1-dcache-store-misses                                       [79,94%]
                 0      L1-dcache-prefetches                                        
             5.742      L1-dcache-prefetch-misses                                    [80,01%]
       5,705614067 seconds time elapsed
                 0      L1-icache-loads                                             
           237.740      L1-icache-load-misses                                       
                 0      L1-icache-prefetches                                        
                 0      L1-icache-prefetch-misses                                   
       5,748277519 seconds time elapsed
            11.635      LLC-loads                                                    [66,65%]
            10.420      LLC-load-misses           #   89,56% of all LL-cache hits    [66,65%]
            10.502      LLC-stores                                                   [66,65%]
            13.759      LLC-store-misses                                             [66,70%]
             9.899      LLC-prefetches                                               [66,71%]
             7.856      LLC-prefetch-misses                                          [66,65%]
       6,693093471 seconds time elapsed
    13.610.322.906      dTLB-loads                                                  
             3.518      dTLB-load-misses          #    0,00% of all dTLB cache hits 
     1.446.418.991      dTLB-stores                                                 
               418      dTLB-store-misses                                           
                 0      dTLB-prefetches                                             
                 0      dTLB-prefetch-misses                                        
       5,670627101 seconds time elapsed
             7.537      iTLB-loads                                                  
             1.844      iTLB-load-misses          #   24,47% of all iTLB cache hits 
       161.877.681      branch-loads                                                
            18.743      branch-load-misses                                          
       5,661781935 seconds time elapsed
    39.797.901.136      Stalled cycles                                                      [49,90%]
         1.839.273      CYCLES_L2_PENDING                                                     [49,96%]
    19.870.660.304      CYCLES_LDM_PENDING                                                     [50,10%]
         2.077.311      CYCLES_L1D_PENDING                                                     [50,14%]
     4.297.971.596      CYCLES_NO_EXECUTE                                                     [50,10%]
           777.320      STALLS_L2_PENDING                                                      [50,04%]
         1.089.401      STALLS_L1D_PENDING                                                     [37,45%]
     2.684.462.734      STALLS_LDM_PENDING                                                     [49,90%]
       5,812703670 seconds time elapsed
       240.864.172      Counts arithmetic multiply operations                                                      
     3.934.096.944      Cycles that the divider is active, includes integer and floating point                                                     
                 0      Number of cycles the divider is activated, includes integer and floating point                                                     
       5,918489920 seconds time elapsed
    42.672.237.030      Uops executed                                                      [49,90%]
    42.675.038.389      Counts total number of uops executed from any thread per cycle                                                      [49,96%]
    42.610.400.157      Counts total number of uops executed per thread each cycle                                                      [50,10%]
    69.650.933.956      Number of cycles with no uops executed                                                      [50,14%]
                 0      Cycles where at least 1 uop was executed per thread:p                                                    [50,10%]
                 0      Cycles where at least 2 uops were executed per thread:p                                                    [50,04%]
                 0      Cycles where at least 3 uops were executed per thread:p                                                    [49,97%]
                 0      Cycles where at least 4 uops were executed per thread:p                                                    [49,90%]
       5,813120274 seconds time elapsed
    14.484.580.519      Uops dispatch to specific ports                                                      [57,17%]
    10.826.290.434      Cycles in which a uop is dispatched on port 0                                                      [57,17%]
     8.209.968.845      Cycles in which a uop is dispatched on port 1                                                      [57,17%]
     7.416.257.405      Cycles in which a uop is dispatched on port 2                                                      [57,17%]
     7.641.924.245      Cycles in which a uop is dispatched on port 3                                                      [57,11%]
     1.447.908.761      Cycles in which a uop is dispatched on port 4                                                      [57,10%]
     7.555.154.958      Cycles in which a uop is dispatched on port 5                                                      [57,14%]
       5,940435713 seconds time elapsed
    32.186.959.060      Uops issued                                                      [57,09%]
    32.099.764.471      Number of uops issued by the RAT to the Reservation Station (RS)                                                      [57,20%]
    15.645.702.391      Alias to ANY:c=1:i=1:t=1                                                     [57,23%]
    21.841.403.610      Alias to ANY:c=1:i=1                                                     [57,24%]
            41.703      Number of flags-merge uops allocated. Such uops adds delay                                                      [57,17%]
        40.189.758      Number of slow LEA or similar uops allocated                                                      [57,10%]
                 0      Number of multiply packed scalar single precision uops allocated                                                      [57,03%]
       5,724671282 seconds time elapsed
                 0      Ilnstruction Cache accesses                                                     
           244.486      Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses                                                     
         2.380.465      Number of cycles wher a code-fetch stalled due to L1 instruction cache miss or iTLB miss                                                     
        58.733.369      Number of Instruction Cache,Buffer                                                     
       5,825684412 seconds time elapsed
        16.696.501      Instruction Length Decoder stalls                                                     
             1.391      Stall caused by changing prefix length of the instruction                                                     
        16.695.128      Stall cycles due to IQ full                                                     
       5,937837548 seconds time elapsed
            42.707      Resource related stall cycles                                                      [79,98%]
    13.801.631.043      Cycles stalled due to Resource Related reason                                                      [80,02%]
    11.930.729.916      Cycles stalled due to no eligible RS entry available                                                      [80,02%]
            71.982      Cycles stalled due to no store buffers available                                                      [80,02%]
            77.056      Cycles stalled due to re-order buffer full                                                      [79,95%]
       5,886638134 seconds time elapsed
