verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/shifter_31.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/pipeline_25.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/compare_29.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/boolean_30.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/adder_28.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/edge_detector_12.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/button_conditioner_13.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/alu_18.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/seven_seg_9.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/score_display_11.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/score_8.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/padB_7.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/padA_6.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/logic_4.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/drawing_3.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/display_2.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/ball_5.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/1DProject/Pong with ALU/work/planAhead/Pong!/Pong!.srcs/sources_1/imports/verilog/mojo_top_0.v"
