$date
	Wed Sep 07 14:10:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TOP $end
$var wire 1 ! y $end
$var wire 2 " nxt_AB [1:0] $end
$var wire 2 # cur_AB [1:0] $end
$var reg 1 $ CLOCK $end
$var reg 1 % t_reset $end
$var reg 1 & x $end
$scope module O1 $end
$var wire 1 $ clock $end
$var wire 1 % reset $end
$var wire 2 ' s_out [1:0] $end
$var wire 1 & x_in $end
$var wire 1 ! y $end
$var wire 2 ( n_out [1:0] $end
$var parameter 2 ) S0 $end
$var parameter 2 * S1 $end
$var parameter 2 + S2 $end
$var parameter 2 , S3 $end
$var reg 2 - next_state [1:0] $end
$var reg 2 . state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 ,
b10 +
b1 *
b0 )
$end
#0
$dumpvars
b0 .
b0 -
b0 (
b0 '
0&
0%
0$
b0 #
b0 "
0!
$end
#5
1%
#10
1$
#12
b1 "
b1 (
b1 -
1&
#15
0$
#20
b10 "
b10 (
b10 -
b1 #
b1 '
b1 .
1$
#25
0$
#30
b11 "
b11 (
b11 -
b10 #
b10 '
b10 .
1$
#35
0$
#40
1!
b11 #
b11 '
b11 .
1$
#42
b0 "
b0 (
b0 -
0&
#45
0$
#50
0!
b0 #
b0 '
b0 .
1$
#55
0$
#60
1$
#65
0$
#70
1$
#72
b1 "
b1 (
b1 -
1&
#75
0$
#80
b10 "
b10 (
b10 -
b1 #
b1 '
b1 .
1$
#85
0$
#102
b0 "
b0 (
b0 -
0&
#132
b10 "
b10 (
b10 -
1&
#162
b0 "
b0 (
b0 -
0&
#192
b10 "
b10 (
b10 -
1&
#200
