set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {counter_4_bit.vho counter_4_bit_vhd.sdo}}
	{{"Fast Model"} {counter_4_bit_fast.vho counter_4_bit_vhd_fast.sdo}}
}
