/* Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 3.4.2 -fPIC -Os) */

(* src = "design.sv:2" *)
module gates(a, b, c, d, e);
  (* src = "design.sv:2" *)
  input a;
  (* src = "design.sv:2" *)
  input b;
  (* src = "design.sv:3" *)
  output c;
  (* src = "design.sv:3" *)
  output d;
  (* src = "design.sv:3" *)
  output e;
  assign c = a & (* src = "design.sv:4" *) b;
  assign d = a | (* src = "design.sv:5" *) b;
  assign e = a ^ (* src = "design.sv:6" *) b;
endmodule
