
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dfc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015cc  08005ebc  08005ebc  00006ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007488  08007488  00009264  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007488  08007488  00009264  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007488  08007488  00009264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007488  08007488  00008488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800748c  0800748c  0000848c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  08007490  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000948  20000264  080076f4  00009264  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bac  080076f4  00009bac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009264  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026c6c  00000000  00000000  0000928c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000078bb  00000000  00000000  0002fef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000d40c  00000000  00000000  000377b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f0  00000000  00000000  00044bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001d19  00000000  00000000  00045eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bf3b  00000000  00000000  00047bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000264fc  00000000  00000000  00063b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f952  00000000  00000000  0008a000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00119952  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003594  00000000  00000000  00119998  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  0011cf2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000264 	.word	0x20000264
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005ea4 	.word	0x08005ea4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000268 	.word	0x20000268
 8000104:	08005ea4 	.word	0x08005ea4

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	@ 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	@ 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <init_nrf>:
uint8_t tx_addr[5] = { '0', '0', '0', '0', '1' };
	uint16_t data = 0;

	uint8_t dataR[PLD_S];
void init_nrf(void)
{
 800041c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t tx_addr2[5] = { '0', '0', '0', '0', '1' };
 800041e:	2405      	movs	r4, #5
 8000420:	0022      	movs	r2, r4
 8000422:	4937      	ldr	r1, [pc, #220]	@ (8000500 <init_nrf+0xe4>)
 8000424:	a802      	add	r0, sp, #8
 8000426:	f005 f8f5 	bl	8005614 <memcpy>

	  csn_high();
 800042a:	f004 fc09 	bl	8004c40 <csn_high>
	  ce_high();
 800042e:	f004 fc0d 	bl	8004c4c <ce_high>

	  BSP_delayMs(5);
 8000432:	0020      	movs	r0, r4
 8000434:	f000 f9b8 	bl	80007a8 <BSP_delayMs>

	  ce_low();
 8000438:	f004 fc0e 	bl	8004c58 <ce_low>

	  nrf24_init();
 800043c:	f004 fe56 	bl	80050ec <nrf24_init>
	  uint8_t reg = nrf24_r_reg(0x00,1 );
 8000440:	2101      	movs	r1, #1
 8000442:	2000      	movs	r0, #0
 8000444:	f004 fc44 	bl	8004cd0 <nrf24_r_reg>
	  (void)reg;

	  nrf24_auto_ack_all(auto_ack);
 8000448:	2001      	movs	r0, #1
 800044a:	f004 fdfc 	bl	8005046 <nrf24_auto_ack_all>
	  nrf24_en_ack_pld(disable);
 800044e:	2000      	movs	r0, #0
 8000450:	f004 fe0a 	bl	8005068 <nrf24_en_ack_pld>
	  nrf24_dpl(disable);
 8000454:	2000      	movs	r0, #0
 8000456:	f004 fdc3 	bl	8004fe0 <nrf24_dpl>

	  nrf24_set_crc(en_crc, _2byte);
 800045a:	2101      	movs	r1, #1
 800045c:	0008      	movs	r0, r1
 800045e:	f004 fd29 	bl	8004eb4 <nrf24_set_crc>

	  nrf24_tx_pwr(_0dbm);
 8000462:	2003      	movs	r0, #3
 8000464:	f004 fc89 	bl	8004d7a <nrf24_tx_pwr>
	  nrf24_data_rate(_1mbps);
 8000468:	2000      	movs	r0, #0
 800046a:	f004 fc98 	bl	8004d9e <nrf24_data_rate>
	  nrf24_set_channel(76);
 800046e:	204c      	movs	r0, #76	@ 0x4c
 8000470:	f004 fcac 	bl	8004dcc <nrf24_set_channel>
	  nrf24_set_addr_width(5);
 8000474:	0020      	movs	r0, r4
 8000476:	f004 fd32 	bl	8004ede <nrf24_set_addr_width>

	  nrf24_set_rx_dpl(0, disable);
 800047a:	2100      	movs	r1, #0
 800047c:	0008      	movs	r0, r1
 800047e:	f004 fdc5 	bl	800500c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(1, disable);
 8000482:	2100      	movs	r1, #0
 8000484:	2001      	movs	r0, #1
 8000486:	f004 fdc1 	bl	800500c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(2, disable);
 800048a:	2100      	movs	r1, #0
 800048c:	2002      	movs	r0, #2
 800048e:	f004 fdbd 	bl	800500c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(3, disable);
 8000492:	2100      	movs	r1, #0
 8000494:	2003      	movs	r0, #3
 8000496:	f004 fdb9 	bl	800500c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(4, disable);
 800049a:	2100      	movs	r1, #0
 800049c:	2004      	movs	r0, #4
 800049e:	f004 fdb5 	bl	800500c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(5, disable);
 80004a2:	0020      	movs	r0, r4
 80004a4:	2100      	movs	r1, #0
 80004a6:	f004 fdb1 	bl	800500c <nrf24_set_rx_dpl>

	  nrf24_pipe_pld_size(0, PLD_S);
 80004aa:	2120      	movs	r1, #32
 80004ac:	2000      	movs	r0, #0
 80004ae:	f004 fc9d 	bl	8004dec <nrf24_pipe_pld_size>

	  nrf24_auto_retr_delay(4);
 80004b2:	2004      	movs	r0, #4
 80004b4:	f004 fdee 	bl	8005094 <nrf24_auto_retr_delay>
	  nrf24_auto_retr_limit(10);
 80004b8:	200a      	movs	r0, #10
 80004ba:	f004 fdfd 	bl	80050b8 <nrf24_auto_retr_limit>

	  nrf24_open_tx_pipe(tx_addr2);
 80004be:	a802      	add	r0, sp, #8
 80004c0:	f004 fc8d 	bl	8004dde <nrf24_open_tx_pipe>
	  nrf24_open_rx_pipe(0, tx_addr2);
 80004c4:	a902      	add	r1, sp, #8
 80004c6:	2000      	movs	r0, #0
 80004c8:	f004 fcb0 	bl	8004e2c <nrf24_open_rx_pipe>
	  ce_high();
 80004cc:	f004 fbbe 	bl	8004c4c <ce_high>
	  //nrf24_listen();
	  nrf24_clear_rx_dr();
 80004d0:	f004 fd28 	bl	8004f24 <nrf24_clear_rx_dr>
	      nrf24_clear_tx_ds();
 80004d4:	f004 fd56 	bl	8004f84 <nrf24_clear_tx_ds>
	      nrf24_clear_max_rt();
 80004d8:	f004 fd61 	bl	8004f9e <nrf24_clear_max_rt>

	      // Flush RX FIFO
	      nrf24_flush_rx();
 80004dc:	f004 fd16 	bl	8004f0c <nrf24_flush_rx>

	      // Power up
	      nrf24_pwr_up();
 80004e0:	f004 fc3c 	bl	8004d5c <nrf24_pwr_up>
	      BSP_delayMs(2);
 80004e4:	2002      	movs	r0, #2
 80004e6:	f000 f95f 	bl	80007a8 <BSP_delayMs>

	      // Start listening (this might set MASK_RX_DR=1)
	      nrf24_listen();
 80004ea:	f004 fd65 	bl	8004fb8 <nrf24_listen>
	      // Enable RX_DR interrupt
	          uint8_t config_val = 0x0F;  // RX mode, powered up, interrupts enabled
 80004ee:	466b      	mov	r3, sp
 80004f0:	1dd9      	adds	r1, r3, #7
 80004f2:	230f      	movs	r3, #15
	          nrf24_w_reg(0x00, &config_val, 1);
 80004f4:	2201      	movs	r2, #1
 80004f6:	2000      	movs	r0, #0
	          uint8_t config_val = 0x0F;  // RX mode, powered up, interrupts enabled
 80004f8:	700b      	strb	r3, [r1, #0]
	          nrf24_w_reg(0x00, &config_val, 1);
 80004fa:	f004 fbb3 	bl	8004c64 <nrf24_w_reg>
}
 80004fe:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8000500:	08005ebc 	.word	0x08005ebc

08000504 <init_accelerometer>:
extern I2C_HandleTypeDef hi2c1;
static int compute_tiltX(int32_t rawX, int32_t rawZ);


void init_accelerometer(void) //tap detection
{
 8000504:	b5f0      	push	{r4, r5, r6, r7, lr}
	//clear the interrupt
	uint8_t int_source;
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &int_source, 1, HAL_MAX_DELAY);
 8000506:	2316      	movs	r3, #22
 8000508:	2701      	movs	r7, #1
 800050a:	2401      	movs	r4, #1
{
 800050c:	b087      	sub	sp, #28
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &int_source, 1, HAL_MAX_DELAY);
 800050e:	4e34      	ldr	r6, [pc, #208]	@ (80005e0 <init_accelerometer+0xdc>)
 8000510:	427f      	negs	r7, r7
 8000512:	446b      	add	r3, sp
 8000514:	9300      	str	r3, [sp, #0]
 8000516:	2230      	movs	r2, #48	@ 0x30
 8000518:	0023      	movs	r3, r4
 800051a:	21a6      	movs	r1, #166	@ 0xa6
 800051c:	0030      	movs	r0, r6
 800051e:	9702      	str	r7, [sp, #8]
 8000520:	9401      	str	r4, [sp, #4]

	uint8_t data;

	// Full resolution ±2g
	data = 0x08;
 8000522:	2517      	movs	r5, #23
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &int_source, 1, HAL_MAX_DELAY);
 8000524:	f002 fdb6 	bl	8003094 <HAL_I2C_Mem_Read>
	data = 0x08;
 8000528:	2308      	movs	r3, #8
 800052a:	446d      	add	r5, sp
 800052c:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x31, 1, &data, 1, HAL_MAX_DELAY);
 800052e:	2231      	movs	r2, #49	@ 0x31
 8000530:	0023      	movs	r3, r4
 8000532:	21a6      	movs	r1, #166	@ 0xa6
 8000534:	0030      	movs	r0, r6
 8000536:	9702      	str	r7, [sp, #8]
 8000538:	9401      	str	r4, [sp, #4]
 800053a:	9500      	str	r5, [sp, #0]
 800053c:	f002 fcd0 	bl	8002ee0 <HAL_I2C_Mem_Write>

	//Tap threshold (adjust)
	data = 0xc8;
 8000540:	23c8      	movs	r3, #200	@ 0xc8
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, REG_THRESH_SHAKE , 1, &data, 1, HAL_MAX_DELAY);
 8000542:	221d      	movs	r2, #29
	data = 0xc8;
 8000544:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, REG_THRESH_SHAKE , 1, &data, 1, HAL_MAX_DELAY);
 8000546:	21a6      	movs	r1, #166	@ 0xa6
 8000548:	0023      	movs	r3, r4
 800054a:	0030      	movs	r0, r6
 800054c:	9702      	str	r7, [sp, #8]
 800054e:	9401      	str	r4, [sp, #4]
 8000550:	9500      	str	r5, [sp, #0]
 8000552:	f002 fcc5 	bl	8002ee0 <HAL_I2C_Mem_Write>

	 //Tap duration
	data = 0x90;
 8000556:	2390      	movs	r3, #144	@ 0x90
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x21, 1, &data, 1, HAL_MAX_DELAY);
 8000558:	2221      	movs	r2, #33	@ 0x21
	data = 0x90;
 800055a:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x21, 1, &data, 1, HAL_MAX_DELAY);
 800055c:	21a6      	movs	r1, #166	@ 0xa6
 800055e:	0023      	movs	r3, r4
 8000560:	0030      	movs	r0, r6
 8000562:	9702      	str	r7, [sp, #8]
 8000564:	9401      	str	r4, [sp, #4]
 8000566:	9500      	str	r5, [sp, #0]
 8000568:	f002 fcba 	bl	8002ee0 <HAL_I2C_Mem_Write>

	// Enable tap on XYZ
	data = 0x07;
 800056c:	2307      	movs	r3, #7
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2A, 1, &data, 1, HAL_MAX_DELAY);
 800056e:	222a      	movs	r2, #42	@ 0x2a
	data = 0x07;
 8000570:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2A, 1, &data, 1, HAL_MAX_DELAY);
 8000572:	21a6      	movs	r1, #166	@ 0xa6
 8000574:	0023      	movs	r3, r4
 8000576:	0030      	movs	r0, r6
 8000578:	9702      	str	r7, [sp, #8]
 800057a:	9401      	str	r4, [sp, #4]
 800057c:	9500      	str	r5, [sp, #0]
 800057e:	f002 fcaf 	bl	8002ee0 <HAL_I2C_Mem_Write>

	// Route single-tap interrupt to INT1
	data = 0x00;
 8000582:	2300      	movs	r3, #0
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2F, 1, &data, 1, HAL_MAX_DELAY);
 8000584:	222f      	movs	r2, #47	@ 0x2f
	data = 0x00;
 8000586:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2F, 1, &data, 1, HAL_MAX_DELAY);
 8000588:	21a6      	movs	r1, #166	@ 0xa6
 800058a:	0023      	movs	r3, r4
 800058c:	0030      	movs	r0, r6
 800058e:	9702      	str	r7, [sp, #8]
 8000590:	9401      	str	r4, [sp, #4]
 8000592:	9500      	str	r5, [sp, #0]
 8000594:	f002 fca4 	bl	8002ee0 <HAL_I2C_Mem_Write>

	// Enable single tap interrupt
	data = 0x40;
 8000598:	2340      	movs	r3, #64	@ 0x40
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2E, 1, &data, 1, HAL_MAX_DELAY);
 800059a:	222e      	movs	r2, #46	@ 0x2e
	data = 0x40;
 800059c:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2E, 1, &data, 1, HAL_MAX_DELAY);
 800059e:	21a6      	movs	r1, #166	@ 0xa6
 80005a0:	0023      	movs	r3, r4
 80005a2:	0030      	movs	r0, r6
 80005a4:	9702      	str	r7, [sp, #8]
 80005a6:	9401      	str	r4, [sp, #4]
 80005a8:	9500      	str	r5, [sp, #0]
 80005aa:	f002 fc99 	bl	8002ee0 <HAL_I2C_Mem_Write>

	// Measurement mode
	data = 0x08;
 80005ae:	2308      	movs	r3, #8
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2D, 1, &data, 1, HAL_MAX_DELAY);
 80005b0:	222d      	movs	r2, #45	@ 0x2d
	data = 0x08;
 80005b2:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, 0x2D, 1, &data, 1, HAL_MAX_DELAY);
 80005b4:	21a6      	movs	r1, #166	@ 0xa6
 80005b6:	0023      	movs	r3, r4
 80005b8:	0030      	movs	r0, r6
 80005ba:	9702      	str	r7, [sp, #8]
 80005bc:	9401      	str	r4, [sp, #4]
 80005be:	9500      	str	r5, [sp, #0]
 80005c0:	f002 fc8e 	bl	8002ee0 <HAL_I2C_Mem_Write>

	// clear the interrupt

	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &int_source, 1, HAL_MAX_DELAY);
 80005c4:	2316      	movs	r3, #22
 80005c6:	446b      	add	r3, sp
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2230      	movs	r2, #48	@ 0x30
 80005cc:	0023      	movs	r3, r4
 80005ce:	21a6      	movs	r1, #166	@ 0xa6
 80005d0:	0030      	movs	r0, r6
 80005d2:	9702      	str	r7, [sp, #8]
 80005d4:	9401      	str	r4, [sp, #4]
 80005d6:	f002 fd5d 	bl	8003094 <HAL_I2C_Mem_Read>
}
 80005da:	b007      	add	sp, #28
 80005dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)
 80005e0:	200004d8 	.word	0x200004d8

080005e4 <accelerometer_init_polling>:
void accelerometer_init_polling(void)
{
 80005e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t data;

    // 1) Disable all interrupts
    data = 0x00;
 80005e6:	2517      	movs	r5, #23
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_INT_ENABLE, 1, &data, 1, HAL_MAX_DELAY);
 80005e8:	2701      	movs	r7, #1
 80005ea:	2401      	movs	r4, #1
    data = 0x00;
 80005ec:	2300      	movs	r3, #0
{
 80005ee:	b087      	sub	sp, #28
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_INT_ENABLE, 1, &data, 1, HAL_MAX_DELAY);
 80005f0:	4e12      	ldr	r6, [pc, #72]	@ (800063c <accelerometer_init_polling+0x58>)
    data = 0x00;
 80005f2:	446d      	add	r5, sp
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_INT_ENABLE, 1, &data, 1, HAL_MAX_DELAY);
 80005f4:	427f      	negs	r7, r7
    data = 0x00;
 80005f6:	702b      	strb	r3, [r5, #0]
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_INT_ENABLE, 1, &data, 1, HAL_MAX_DELAY);
 80005f8:	222e      	movs	r2, #46	@ 0x2e
 80005fa:	0023      	movs	r3, r4
 80005fc:	21a6      	movs	r1, #166	@ 0xa6
 80005fe:	0030      	movs	r0, r6
 8000600:	9702      	str	r7, [sp, #8]
 8000602:	9401      	str	r4, [sp, #4]
 8000604:	9500      	str	r5, [sp, #0]
 8000606:	f002 fc6b 	bl	8002ee0 <HAL_I2C_Mem_Write>

    // 2) Set measurement range: ±2g, right justified, full resolution
    data = 0x08;
 800060a:	2308      	movs	r3, #8
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_DATA_FORMAT_R, 1, &data, 1, HAL_MAX_DELAY);
 800060c:	2231      	movs	r2, #49	@ 0x31
    data = 0x08;
 800060e:	702b      	strb	r3, [r5, #0]
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_DATA_FORMAT_R, 1, &data, 1, HAL_MAX_DELAY);
 8000610:	21a6      	movs	r1, #166	@ 0xa6
 8000612:	0023      	movs	r3, r4
 8000614:	0030      	movs	r0, r6
 8000616:	9702      	str	r7, [sp, #8]
 8000618:	9401      	str	r4, [sp, #4]
 800061a:	9500      	str	r5, [sp, #0]
 800061c:	f002 fc60 	bl	8002ee0 <HAL_I2C_Mem_Write>

    // 3) Put ADXL345 into measurement mode
    data = 0x08;  // Measure bit
 8000620:	2308      	movs	r3, #8
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_POWER_CTL_R, 1, &data, 1, HAL_MAX_DELAY);
 8000622:	222d      	movs	r2, #45	@ 0x2d
    data = 0x08;  // Measure bit
 8000624:	702b      	strb	r3, [r5, #0]
    HAL_I2C_Mem_Write(&hi2c1, ADXL_ADDR, ADXL_POWER_CTL_R, 1, &data, 1, HAL_MAX_DELAY);
 8000626:	21a6      	movs	r1, #166	@ 0xa6
 8000628:	0023      	movs	r3, r4
 800062a:	0030      	movs	r0, r6
 800062c:	9702      	str	r7, [sp, #8]
 800062e:	9401      	str	r4, [sp, #4]
 8000630:	9500      	str	r5, [sp, #0]
 8000632:	f002 fc55 	bl	8002ee0 <HAL_I2C_Mem_Write>
}
 8000636:	b007      	add	sp, #28
 8000638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800063a:	46c0      	nop			@ (mov r8, r8)
 800063c:	200004d8 	.word	0x200004d8

08000640 <read_accelerometer>:
void read_accelerometer(int16_t *x, int16_t *y, int16_t *z)
{
	uint8_t buffer[6];

	// Read 6 bytes starting at DATAX0
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, ADXL_DATA_START_ADDR, 1, buffer, 6, HAL_MAX_DELAY);
 8000640:	2301      	movs	r3, #1
{
 8000642:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000644:	0007      	movs	r7, r0
 8000646:	b087      	sub	sp, #28
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, ADXL_DATA_START_ADDR, 1, buffer, 6, HAL_MAX_DELAY);
 8000648:	425b      	negs	r3, r3
 800064a:	ac04      	add	r4, sp, #16
{
 800064c:	000e      	movs	r6, r1
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, ADXL_DATA_START_ADDR, 1, buffer, 6, HAL_MAX_DELAY);
 800064e:	9302      	str	r3, [sp, #8]
 8000650:	3307      	adds	r3, #7
{
 8000652:	0015      	movs	r5, r2
	HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, ADXL_DATA_START_ADDR, 1, buffer, 6, HAL_MAX_DELAY);
 8000654:	9301      	str	r3, [sp, #4]
 8000656:	2232      	movs	r2, #50	@ 0x32
 8000658:	21a6      	movs	r1, #166	@ 0xa6
 800065a:	9400      	str	r4, [sp, #0]
 800065c:	3b05      	subs	r3, #5
 800065e:	4805      	ldr	r0, [pc, #20]	@ (8000674 <read_accelerometer+0x34>)
 8000660:	f002 fd18 	bl	8003094 <HAL_I2C_Mem_Read>

	// Combine into 16-bit signed integers (little endian)
	*x = (int16_t)((buffer[1] << 8) | buffer[0]);
 8000664:	8823      	ldrh	r3, [r4, #0]
 8000666:	803b      	strh	r3, [r7, #0]
	*y = (int16_t)((buffer[3] << 8) | buffer[2]);
 8000668:	8863      	ldrh	r3, [r4, #2]
 800066a:	8033      	strh	r3, [r6, #0]
	*z = (int16_t)((buffer[5] << 8) | buffer[4]);
 800066c:	88a3      	ldrh	r3, [r4, #4]
 800066e:	802b      	strh	r3, [r5, #0]
}
 8000670:	b007      	add	sp, #28
 8000672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000674:	200004d8 	.word	0x200004d8

08000678 <read_accelerometer_tilt>:

void read_accelerometer_tilt(int * xtilt, int * ytilt)
{
 8000678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067a:	b085      	sub	sp, #20
	int16_t rawX, rawY, rawZ;
	read_accelerometer(&rawX, &rawY, &rawZ);
 800067c:	ab02      	add	r3, sp, #8
 800067e:	1c9f      	adds	r7, r3, #2
 8000680:	ae03      	add	r6, sp, #12
 8000682:	1d9a      	adds	r2, r3, #6
{
 8000684:	0005      	movs	r5, r0
 8000686:	000c      	movs	r4, r1
	read_accelerometer(&rawX, &rawY, &rawZ);
 8000688:	0038      	movs	r0, r7
 800068a:	0031      	movs	r1, r6
 800068c:	f7ff ffd8 	bl	8000640 <read_accelerometer>


	//g force conversion
	int x_mg = (rawX * 1000) / 256;
 8000690:	2300      	movs	r3, #0
 8000692:	5ef9      	ldrsh	r1, [r7, r3]
 8000694:	23fa      	movs	r3, #250	@ 0xfa
 8000696:	22ff      	movs	r2, #255	@ 0xff
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	4359      	muls	r1, r3
 800069c:	17c8      	asrs	r0, r1, #31
 800069e:	4010      	ands	r0, r2
 80006a0:	1840      	adds	r0, r0, r1
	int y_mg = (rawY * 1000) / 256;
 80006a2:	2100      	movs	r1, #0
 80006a4:	5e76      	ldrsh	r6, [r6, r1]
	int x_mg = (rawX * 1000) / 256;
 80006a6:	1200      	asrs	r0, r0, #8
	int y_mg = (rawY * 1000) / 256;
 80006a8:	435e      	muls	r6, r3
 80006aa:	17f1      	asrs	r1, r6, #31
 80006ac:	4011      	ands	r1, r2
 80006ae:	1989      	adds	r1, r1, r6
 80006b0:	1209      	asrs	r1, r1, #8
 80006b2:	9101      	str	r1, [sp, #4]
	int z_mg = (rawZ * 1000) / 256;
 80006b4:	a902      	add	r1, sp, #8
 80006b6:	2606      	movs	r6, #6
 80006b8:	5f89      	ldrsh	r1, [r1, r6]
 80006ba:	434b      	muls	r3, r1
 80006bc:	17de      	asrs	r6, r3, #31
 80006be:	4016      	ands	r6, r2
 80006c0:	18f6      	adds	r6, r6, r3
 80006c2:	1236      	asrs	r6, r6, #8

}

static int compute_tiltX(int32_t x_mg, int32_t z_mg)
{
    if(z_mg == 0) z_mg = 1; // avoid divide by zero
 80006c4:	d100      	bne.n	80006c8 <read_accelerometer_tilt+0x50>
 80006c6:	3601      	adds	r6, #1

    int tiltX = (x_mg * 100) / z_mg;
 80006c8:	2764      	movs	r7, #100	@ 0x64
 80006ca:	0031      	movs	r1, r6
 80006cc:	4378      	muls	r0, r7
 80006ce:	f7ff fdb9 	bl	8000244 <__divsi3>

    if(tiltX > 100) tiltX = 100;
    if(tiltX < -100) tiltX = -100;
 80006d2:	0003      	movs	r3, r0
 80006d4:	3364      	adds	r3, #100	@ 0x64
 80006d6:	da0f      	bge.n	80006f8 <read_accelerometer_tilt+0x80>
 80006d8:	2064      	movs	r0, #100	@ 0x64
 80006da:	4240      	negs	r0, r0
	*xtilt = compute_tiltX(x_mg, z_mg);
 80006dc:	6028      	str	r0, [r5, #0]
    int tiltX = (x_mg * 100) / z_mg;
 80006de:	9801      	ldr	r0, [sp, #4]
 80006e0:	0031      	movs	r1, r6
 80006e2:	4378      	muls	r0, r7
 80006e4:	f7ff fdae 	bl	8000244 <__divsi3>
    if(tiltX < -100) tiltX = -100;
 80006e8:	0003      	movs	r3, r0
 80006ea:	3364      	adds	r3, #100	@ 0x64
 80006ec:	da08      	bge.n	8000700 <read_accelerometer_tilt+0x88>
 80006ee:	2064      	movs	r0, #100	@ 0x64
 80006f0:	4240      	negs	r0, r0
	*ytilt = compute_tiltX(y_mg, z_mg);
 80006f2:	6020      	str	r0, [r4, #0]
}
 80006f4:	b005      	add	sp, #20
 80006f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	*xtilt = compute_tiltX(x_mg, z_mg);
 80006f8:	2864      	cmp	r0, #100	@ 0x64
 80006fa:	ddef      	ble.n	80006dc <read_accelerometer_tilt+0x64>
 80006fc:	0038      	movs	r0, r7
 80006fe:	e7ed      	b.n	80006dc <read_accelerometer_tilt+0x64>
	*ytilt = compute_tiltX(y_mg, z_mg);
 8000700:	2864      	cmp	r0, #100	@ 0x64
 8000702:	ddf6      	ble.n	80006f2 <read_accelerometer_tilt+0x7a>
 8000704:	2064      	movs	r0, #100	@ 0x64
 8000706:	e7f4      	b.n	80006f2 <read_accelerometer_tilt+0x7a>

08000708 <RTC_ReadTime>:
}



static void RTC_ReadTime(uint8_t *hours, uint8_t *minutes, uint8_t *seconds)
{
 8000708:	b5f0      	push	{r4, r5, r6, r7, lr}
{
  register uint32_t temp;

  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU));
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
                      ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)) << RTC_OFFSET_HOUR) |  \
 800070a:	260f      	movs	r6, #15
  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU));
 800070c:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <RTC_ReadTime+0x5c>)
 800070e:	4d16      	ldr	r5, [pc, #88]	@ (8000768 <RTC_ReadTime+0x60>)
 8000710:	681c      	ldr	r4, [r3, #0]
 8000712:	4025      	ands	r5, r4
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
 8000714:	0d2b      	lsrs	r3, r5, #20
                      ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)) << RTC_OFFSET_HOUR) |  \
 8000716:	0c2f      	lsrs	r7, r5, #16
 8000718:	4037      	ands	r7, r6
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
 800071a:	011b      	lsls	r3, r3, #4
 800071c:	433b      	orrs	r3, r7
                    (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | \
                      ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)) << RTC_OFFSET_MINUTE) | \
                    ((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos)));
 800071e:	277f      	movs	r7, #127	@ 0x7f
                      ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)) << RTC_OFFSET_HOUR) |  \
 8000720:	041b      	lsls	r3, r3, #16
                    ((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos)));
 8000722:	403c      	ands	r4, r7
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
 8000724:	4323      	orrs	r3, r4
                    (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | \
 8000726:	3f0f      	subs	r7, #15
 8000728:	0a2c      	lsrs	r4, r5, #8
                      ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)) << RTC_OFFSET_MINUTE) | \
 800072a:	0a2d      	lsrs	r5, r5, #8
 800072c:	4035      	ands	r5, r6
                    (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | \
 800072e:	403c      	ands	r4, r7
 8000730:	432c      	orrs	r4, r5
    uint8_t m1 = (tr >> RTC_TR_MNT_Pos) & 0x7;    // tens of minutes
    uint8_t m0 = (tr >> RTC_TR_MNU_Pos) & 0xF;    // units of minutes
    uint8_t s1 = (tr >> RTC_TR_ST_Pos) & 0x7;     // tens of seconds
    uint8_t s0 = (tr >> RTC_TR_SU_Pos) & 0xF;     // units of seconds

    *hours   = h1 * 10 + h0;
 8000732:	250a      	movs	r5, #10
    uint8_t h1 = (tr >> RTC_TR_HT_Pos) & 0x3;     // tens of hours
 8000734:	0d1f      	lsrs	r7, r3, #20
    *hours   = h1 * 10 + h0;
 8000736:	436f      	muls	r7, r5
                      ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)) << RTC_OFFSET_MINUTE) | \
 8000738:	0224      	lsls	r4, r4, #8
  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | \
 800073a:	431c      	orrs	r4, r3
    uint8_t h0 = (tr >> RTC_TR_HU_Pos) & 0xF;     // units of hours
 800073c:	0c1b      	lsrs	r3, r3, #16
 800073e:	4033      	ands	r3, r6
    *hours   = h1 * 10 + h0;
 8000740:	18ff      	adds	r7, r7, r3
 8000742:	7007      	strb	r7, [r0, #0]
    uint8_t m1 = (tr >> RTC_TR_MNT_Pos) & 0x7;    // tens of minutes
 8000744:	2007      	movs	r0, #7
 8000746:	0b23      	lsrs	r3, r4, #12
 8000748:	4003      	ands	r3, r0
    *minutes = m1 * 10 + m0;
 800074a:	436b      	muls	r3, r5
    uint8_t m0 = (tr >> RTC_TR_MNU_Pos) & 0xF;    // units of minutes
 800074c:	0a27      	lsrs	r7, r4, #8
 800074e:	4037      	ands	r7, r6
    *minutes = m1 * 10 + m0;
 8000750:	19db      	adds	r3, r3, r7
 8000752:	700b      	strb	r3, [r1, #0]
    uint8_t s1 = (tr >> RTC_TR_ST_Pos) & 0x7;     // tens of seconds
 8000754:	0923      	lsrs	r3, r4, #4
 8000756:	4003      	ands	r3, r0
    *seconds = s1 * 10 + s0;
 8000758:	435d      	muls	r5, r3
    uint8_t s0 = (tr >> RTC_TR_SU_Pos) & 0xF;     // units of seconds
 800075a:	4034      	ands	r4, r6
    *seconds = s1 * 10 + s0;
 800075c:	192d      	adds	r5, r5, r4
 800075e:	7015      	strb	r5, [r2, #0]
}
 8000760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000762:	46c0      	nop			@ (mov r8, r8)
 8000764:	40002800 	.word	0x40002800
 8000768:	003f7f7f 	.word	0x003f7f7f

0800076c <Q_onError>:
    for (;;) {
 800076c:	e7fe      	b.n	800076c <Q_onError>
	...

08000770 <SysTick_Handler>:
    QF_TICK_X(0U, (void *)0);
 8000770:	2100      	movs	r1, #0
    sysTickCounter++;
 8000772:	4a0b      	ldr	r2, [pc, #44]	@ (80007a0 <SysTick_Handler+0x30>)
void SysTick_Handler(void) {
 8000774:	b510      	push	{r4, lr}
    sysTickCounter++;
 8000776:	8813      	ldrh	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 8000778:	0008      	movs	r0, r1
    sysTickCounter++;
 800077a:	3301      	adds	r3, #1
 800077c:	b29b      	uxth	r3, r3
 800077e:	8013      	strh	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 8000780:	f004 f91c 	bl	80049bc <QTimeEvt_tick_>
    QK_ISR_EXIT();    // inform QK about exiting an ISR
 8000784:	f003 fbc6 	bl	8003f14 <QF_int_disable_>
 8000788:	f004 f960 	bl	8004a4c <QK_sched_>
 800078c:	2800      	cmp	r0, #0
 800078e:	d003      	beq.n	8000798 <SysTick_Handler+0x28>
 8000790:	2280      	movs	r2, #128	@ 0x80
 8000792:	4b04      	ldr	r3, [pc, #16]	@ (80007a4 <SysTick_Handler+0x34>)
 8000794:	0552      	lsls	r2, r2, #21
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	f003 fbca 	bl	8003f30 <QF_int_enable_>
}
 800079c:	bd10      	pop	{r4, pc}
 800079e:	46c0      	nop			@ (mov r8, r8)
 80007a0:	200003d8 	.word	0x200003d8
 80007a4:	e000ed04 	.word	0xe000ed04

080007a8 <BSP_delayMs>:
    uint32_t start = sysTickCounter;
 80007a8:	4903      	ldr	r1, [pc, #12]	@ (80007b8 <BSP_delayMs+0x10>)
 80007aa:	880a      	ldrh	r2, [r1, #0]
 80007ac:	b292      	uxth	r2, r2
    while ((sysTickCounter - start) < ms);
 80007ae:	880b      	ldrh	r3, [r1, #0]
 80007b0:	1a9b      	subs	r3, r3, r2
 80007b2:	4283      	cmp	r3, r0
 80007b4:	d3fb      	bcc.n	80007ae <BSP_delayMs+0x6>
}
 80007b6:	4770      	bx	lr
 80007b8:	200003d8 	.word	0x200003d8

080007bc <EXTI0_1_IRQHandler>:
    QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 80007bc:	480c      	ldr	r0, [pc, #48]	@ (80007f0 <EXTI0_1_IRQHandler+0x34>)
{
 80007be:	b510      	push	{r4, lr}
    QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 80007c0:	2300      	movs	r3, #0
 80007c2:	490c      	ldr	r1, [pc, #48]	@ (80007f4 <EXTI0_1_IRQHandler+0x38>)
 80007c4:	4a0c      	ldr	r2, [pc, #48]	@ (80007f8 <EXTI0_1_IRQHandler+0x3c>)
 80007c6:	6800      	ldr	r0, [r0, #0]
 80007c8:	f003 fdea 	bl	80043a0 <QActive_post_>
    __HAL_GPIO_EXTI_CLEAR_IT(RF_BUTTON_PIN);
 80007cc:	2201      	movs	r2, #1
 80007ce:	4b0b      	ldr	r3, [pc, #44]	@ (80007fc <EXTI0_1_IRQHandler+0x40>)
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]
    QK_ISR_EXIT();
 80007d4:	f003 fb9e 	bl	8003f14 <QF_int_disable_>
 80007d8:	f004 f938 	bl	8004a4c <QK_sched_>
 80007dc:	2800      	cmp	r0, #0
 80007de:	d003      	beq.n	80007e8 <EXTI0_1_IRQHandler+0x2c>
 80007e0:	2280      	movs	r2, #128	@ 0x80
 80007e2:	4b07      	ldr	r3, [pc, #28]	@ (8000800 <EXTI0_1_IRQHandler+0x44>)
 80007e4:	0552      	lsls	r2, r2, #21
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	f003 fba2 	bl	8003f30 <QF_int_enable_>
}
 80007ec:	bd10      	pop	{r4, pc}
 80007ee:	46c0      	nop			@ (mov r8, r8)
 80007f0:	08005f68 	.word	0x08005f68
 80007f4:	08005f28 	.word	0x08005f28
 80007f8:	0000ffff 	.word	0x0000ffff
 80007fc:	40021800 	.word	0x40021800
 8000800:	e000ed04 	.word	0xe000ed04

08000804 <TIM3_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8000804:	4b1a      	ldr	r3, [pc, #104]	@ (8000870 <TIM3_IRQHandler+0x6c>)
{
 8000806:	b570      	push	{r4, r5, r6, lr}
 8000808:	691a      	ldr	r2, [r3, #16]
 800080a:	0792      	lsls	r2, r2, #30
 800080c:	d522      	bpl.n	8000854 <TIM3_IRQHandler+0x50>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800080e:	2203      	movs	r2, #3
 8000810:	4252      	negs	r2, r2
 8000812:	611a      	str	r2, [r3, #16]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8000814:	6b59      	ldr	r1, [r3, #52]	@ 0x34
		if(capture >= 79 && capture <= 90)
 8000816:	4c17      	ldr	r4, [pc, #92]	@ (8000874 <TIM3_IRQHandler+0x70>)
 8000818:	000b      	movs	r3, r1
 800081a:	3b4f      	subs	r3, #79	@ 0x4f
 800081c:	2b0b      	cmp	r3, #11
 800081e:	d816      	bhi.n	800084e <TIM3_IRQHandler+0x4a>
			start_dht11 = true;
 8000820:	2301      	movs	r3, #1
 8000822:	7023      	strb	r3, [r4, #0]
		timestamps[pulseCount] = capture;
 8000824:	4d14      	ldr	r5, [pc, #80]	@ (8000878 <TIM3_IRQHandler+0x74>)
 8000826:	4a15      	ldr	r2, [pc, #84]	@ (800087c <TIM3_IRQHandler+0x78>)
 8000828:	782b      	ldrb	r3, [r5, #0]
 800082a:	0098      	lsls	r0, r3, #2
		pulseCount++;
 800082c:	3301      	adds	r3, #1
 800082e:	b2db      	uxtb	r3, r3
		timestamps[pulseCount] = capture;
 8000830:	5081      	str	r1, [r0, r2]
		pulseCount++;
 8000832:	702b      	strb	r3, [r5, #0]
		if (pulseCount >= TIMESTAMP_SIZE) {
 8000834:	2b51      	cmp	r3, #81	@ 0x51
 8000836:	d90d      	bls.n	8000854 <TIM3_IRQHandler+0x50>
		    QACTIVE_POST(AO_Sensor, &dht11CompleteEvt, 0U);
 8000838:	4811      	ldr	r0, [pc, #68]	@ (8000880 <TIM3_IRQHandler+0x7c>)
 800083a:	2300      	movs	r3, #0
 800083c:	4911      	ldr	r1, [pc, #68]	@ (8000884 <TIM3_IRQHandler+0x80>)
 800083e:	4a12      	ldr	r2, [pc, #72]	@ (8000888 <TIM3_IRQHandler+0x84>)
 8000840:	6800      	ldr	r0, [r0, #0]
 8000842:	f003 fdad 	bl	80043a0 <QActive_post_>
		    pulseCount = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	702b      	strb	r3, [r5, #0]
		    start_dht11 = false;
 800084a:	7023      	strb	r3, [r4, #0]
    QK_ISR_EXIT();
 800084c:	e002      	b.n	8000854 <TIM3_IRQHandler+0x50>
		if(!start_dht11) //ignore stuff before ACK
 800084e:	7823      	ldrb	r3, [r4, #0]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d1e7      	bne.n	8000824 <TIM3_IRQHandler+0x20>
			QK_ISR_EXIT();
 8000854:	f003 fb5e 	bl	8003f14 <QF_int_disable_>
 8000858:	f004 f8f8 	bl	8004a4c <QK_sched_>
 800085c:	2800      	cmp	r0, #0
 800085e:	d003      	beq.n	8000868 <TIM3_IRQHandler+0x64>
 8000860:	2280      	movs	r2, #128	@ 0x80
 8000862:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <TIM3_IRQHandler+0x88>)
 8000864:	0552      	lsls	r2, r2, #21
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	f003 fb62 	bl	8003f30 <QF_int_enable_>
}
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	46c0      	nop			@ (mov r8, r8)
 8000870:	40000400 	.word	0x40000400
 8000874:	2000028c 	.word	0x2000028c
 8000878:	2000028d 	.word	0x2000028d
 800087c:	20000290 	.word	0x20000290
 8000880:	08005f6c 	.word	0x08005f6c
 8000884:	08005f20 	.word	0x08005f20
 8000888:	0000ffff 	.word	0x0000ffff
 800088c:	e000ed04 	.word	0xe000ed04

08000890 <BSP_get_timestamps>:
void BSP_get_timestamps(uint32_t *dest) {
 8000890:	b510      	push	{r4, lr}
 8000892:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 8000894:	f003 fb5a 	bl	8003f4c <QF_crit_entry_>
    memcpy(dest, timestamps, sizeof(timestamps));
 8000898:	22a4      	movs	r2, #164	@ 0xa4
 800089a:	4904      	ldr	r1, [pc, #16]	@ (80008ac <BSP_get_timestamps+0x1c>)
 800089c:	0052      	lsls	r2, r2, #1
 800089e:	0020      	movs	r0, r4
 80008a0:	f004 feb8 	bl	8005614 <memcpy>
    QF_CRIT_EXIT();
 80008a4:	f003 fb60 	bl	8003f68 <QF_crit_exit_>
}
 80008a8:	bd10      	pop	{r4, pc}
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	20000290 	.word	0x20000290

080008b0 <EXTI4_15_IRQHandler>:
{
 80008b0:	b510      	push	{r4, lr}
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80008b2:	2040      	movs	r0, #64	@ 0x40
 80008b4:	f002 f970 	bl	8002b98 <HAL_GPIO_EXTI_IRQHandler>
    QK_ISR_EXIT();
 80008b8:	f003 fb2c 	bl	8003f14 <QF_int_disable_>
 80008bc:	f004 f8c6 	bl	8004a4c <QK_sched_>
 80008c0:	2800      	cmp	r0, #0
 80008c2:	d003      	beq.n	80008cc <EXTI4_15_IRQHandler+0x1c>
 80008c4:	2280      	movs	r2, #128	@ 0x80
 80008c6:	4b03      	ldr	r3, [pc, #12]	@ (80008d4 <EXTI4_15_IRQHandler+0x24>)
 80008c8:	0552      	lsls	r2, r2, #21
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	f003 fb30 	bl	8003f30 <QF_int_enable_>
}
 80008d0:	bd10      	pop	{r4, pc}
 80008d2:	46c0      	nop			@ (mov r8, r8)
 80008d4:	e000ed04 	.word	0xe000ed04

080008d8 <HAL_GPIO_EXTI_Rising_Callback>:
{
 80008d8:	b570      	push	{r4, r5, r6, lr}
 80008da:	0004      	movs	r4, r0
 80008dc:	b086      	sub	sp, #24
		 if (GPIO_Pin == GPIO_PIN_6) {
 80008de:	2840      	cmp	r0, #64	@ 0x40
 80008e0:	d126      	bne.n	8000930 <HAL_GPIO_EXTI_Rising_Callback+0x58>
		        HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &src, 1, HAL_MAX_DELAY);
 80008e2:	2301      	movs	r3, #1
 80008e4:	2517      	movs	r5, #23
 80008e6:	4e13      	ldr	r6, [pc, #76]	@ (8000934 <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 80008e8:	425b      	negs	r3, r3
 80008ea:	9302      	str	r3, [sp, #8]
 80008ec:	446d      	add	r5, sp
 80008ee:	3302      	adds	r3, #2
 80008f0:	9301      	str	r3, [sp, #4]
 80008f2:	2230      	movs	r2, #48	@ 0x30
 80008f4:	21a6      	movs	r1, #166	@ 0xa6
 80008f6:	0030      	movs	r0, r6
 80008f8:	9500      	str	r5, [sp, #0]
 80008fa:	f002 fbcb 	bl	8003094 <HAL_I2C_Mem_Read>
				if(src & 0x40) // SINGLE_TAP bit
 80008fe:	782b      	ldrb	r3, [r5, #0]
 8000900:	4223      	tst	r3, r4
 8000902:	d006      	beq.n	8000912 <HAL_GPIO_EXTI_Rising_Callback+0x3a>
					QACTIVE_POST(AO_Main_App, &dht11CompleteEvt, 0U);
 8000904:	480c      	ldr	r0, [pc, #48]	@ (8000938 <HAL_GPIO_EXTI_Rising_Callback+0x60>)
 8000906:	2300      	movs	r3, #0
 8000908:	490c      	ldr	r1, [pc, #48]	@ (800093c <HAL_GPIO_EXTI_Rising_Callback+0x64>)
 800090a:	4a0d      	ldr	r2, [pc, #52]	@ (8000940 <HAL_GPIO_EXTI_Rising_Callback+0x68>)
 800090c:	6800      	ldr	r0, [r0, #0]
 800090e:	f003 fd47 	bl	80043a0 <QActive_post_>
				HAL_I2C_Mem_Read(&hi2c1, ADXL_ADDR, 0x30, 1, &src, 1, HAL_MAX_DELAY);
 8000912:	2301      	movs	r3, #1
 8000914:	425b      	negs	r3, r3
 8000916:	9302      	str	r3, [sp, #8]
 8000918:	3302      	adds	r3, #2
 800091a:	2230      	movs	r2, #48	@ 0x30
 800091c:	9301      	str	r3, [sp, #4]
 800091e:	21a6      	movs	r1, #166	@ 0xa6
 8000920:	0030      	movs	r0, r6
 8000922:	9500      	str	r5, [sp, #0]
 8000924:	f002 fbb6 	bl	8003094 <HAL_I2C_Mem_Read>
				__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000928:	2240      	movs	r2, #64	@ 0x40
 800092a:	4b06      	ldr	r3, [pc, #24]	@ (8000944 <HAL_GPIO_EXTI_Rising_Callback+0x6c>)
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
}
 8000930:	b006      	add	sp, #24
 8000932:	bd70      	pop	{r4, r5, r6, pc}
 8000934:	200004d8 	.word	0x200004d8
 8000938:	08005f70 	.word	0x08005f70
 800093c:	08005f18 	.word	0x08005f18
 8000940:	0000ffff 	.word	0x0000ffff
 8000944:	40021800 	.word	0x40021800

08000948 <RTC_IRQHandler>:
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRA(const RTC_TypeDef *RTCx)
{
  return ((READ_BIT(RTCx->SR, RTC_SR_ALRAF) == (RTC_SR_ALRAF)) ? 1UL : 0UL);
 8000948:	2301      	movs	r3, #1
{
 800094a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800094c:	4c23      	ldr	r4, [pc, #140]	@ (80009dc <RTC_IRQHandler+0x94>)
 800094e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8000950:	421a      	tst	r2, r3
 8000952:	d041      	beq.n	80009d8 <RTC_IRQHandler+0x90>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8000954:	2280      	movs	r2, #128	@ 0x80
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_ALRA(RTC_TypeDef *RTCx)
{
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000956:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8000958:	4b21      	ldr	r3, [pc, #132]	@ (80009e0 <RTC_IRQHandler+0x98>)
 800095a:	0312      	lsls	r2, r2, #12
 800095c:	60da      	str	r2, [r3, #12]
    RTC_ReadTime(&hour, &min, &sec);
 800095e:	466b      	mov	r3, sp
 8000960:	1dde      	adds	r6, r3, #7
 8000962:	1d9f      	adds	r7, r3, #6
 8000964:	1d5d      	adds	r5, r3, #5
 8000966:	0032      	movs	r2, r6
 8000968:	0039      	movs	r1, r7
 800096a:	0028      	movs	r0, r5
 800096c:	f7ff fecc 	bl	8000708 <RTC_ReadTime>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000970:	23ca      	movs	r3, #202	@ 0xca
 8000972:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000974:	3b77      	subs	r3, #119	@ 0x77
 8000976:	6263      	str	r3, [r4, #36]	@ 0x24
  CLEAR_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000978:	69a3      	ldr	r3, [r4, #24]
 800097a:	4a1a      	ldr	r2, [pc, #104]	@ (80009e4 <RTC_IRQHandler+0x9c>)
 800097c:	4013      	ands	r3, r2
 800097e:	61a3      	str	r3, [r4, #24]
        if (min > 0 || sec > 0) {
 8000980:	783b      	ldrb	r3, [r7, #0]
 8000982:	7832      	ldrb	r2, [r6, #0]
 8000984:	4313      	orrs	r3, r2
 8000986:	d002      	beq.n	800098e <RTC_IRQHandler+0x46>
            hour++;
 8000988:	782b      	ldrb	r3, [r5, #0]
 800098a:	3301      	adds	r3, #1
 800098c:	702b      	strb	r3, [r5, #0]
        hour = (hour + hours) % 24;
 800098e:	7828      	ldrb	r0, [r5, #0]
 8000990:	2118      	movs	r1, #24
 8000992:	3003      	adds	r0, #3
 8000994:	f7ff fc52 	bl	800023c <__aeabi_uidivmod>
 8000998:	b2ce      	uxtb	r6, r1
            ((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos);
 800099a:	0030      	movs	r0, r6
 800099c:	210a      	movs	r1, #10
 800099e:	f7ff fbc7 	bl	8000130 <__udivsi3>
 80009a2:	210a      	movs	r1, #10
 80009a4:	b2c5      	uxtb	r5, r0
 80009a6:	0030      	movs	r0, r6
 80009a8:	f7ff fc48 	bl	800023c <__aeabi_uidivmod>
 80009ac:	b2c9      	uxtb	r1, r1
        LL_RTC_WriteReg(RTC, ALRMAR,
 80009ae:	4b0e      	ldr	r3, [pc, #56]	@ (80009e8 <RTC_IRQHandler+0xa0>)
            ((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos);
 80009b0:	0409      	lsls	r1, r1, #16
 80009b2:	052d      	lsls	r5, r5, #20
 80009b4:	430d      	orrs	r5, r1
        LL_RTC_WriteReg(RTC, ALRMAR,
 80009b6:	431d      	orrs	r5, r3
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 80009b8:	2301      	movs	r3, #1
 80009ba:	6425      	str	r5, [r4, #64]	@ 0x40
 80009bc:	65e3      	str	r3, [r4, #92]	@ 0x5c
  SET_BIT(RTCx->CR, RTC_CR_ALRAE);
 80009be:	69a2      	ldr	r2, [r4, #24]
 80009c0:	33ff      	adds	r3, #255	@ 0xff
 80009c2:	4313      	orrs	r3, r2
 80009c4:	61a3      	str	r3, [r4, #24]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80009c6:	23ff      	movs	r3, #255	@ 0xff
		QACTIVE_POST(AO_Main_App, &pollSensorEvt, (void*)0);
 80009c8:	4808      	ldr	r0, [pc, #32]	@ (80009ec <RTC_IRQHandler+0xa4>)
 80009ca:	6263      	str	r3, [r4, #36]	@ 0x24
 80009cc:	4908      	ldr	r1, [pc, #32]	@ (80009f0 <RTC_IRQHandler+0xa8>)
 80009ce:	2300      	movs	r3, #0
 80009d0:	4a08      	ldr	r2, [pc, #32]	@ (80009f4 <RTC_IRQHandler+0xac>)
 80009d2:	6800      	ldr	r0, [r0, #0]
 80009d4:	f003 fce4 	bl	80043a0 <QActive_post_>
}
 80009d8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80009da:	46c0      	nop			@ (mov r8, r8)
 80009dc:	40002800 	.word	0x40002800
 80009e0:	40021800 	.word	0x40021800
 80009e4:	fffffeff 	.word	0xfffffeff
 80009e8:	80008080 	.word	0x80008080
 80009ec:	08005f70 	.word	0x08005f70
 80009f0:	08005f10 	.word	0x08005f10
 80009f4:	0000ffff 	.word	0x0000ffff

080009f8 <adc_seed>:
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80009f8:	4b07      	ldr	r3, [pc, #28]	@ (8000a18 <adc_seed+0x20>)
 80009fa:	4908      	ldr	r1, [pc, #32]	@ (8000a1c <adc_seed+0x24>)
 80009fc:	689a      	ldr	r2, [r3, #8]
 80009fe:	400a      	ands	r2, r1
 8000a00:	2104      	movs	r1, #4
 8000a02:	430a      	orrs	r2, r1
 8000a04:	609a      	str	r2, [r3, #8]
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	420a      	tst	r2, r1
 8000a0a:	d0fc      	beq.n	8000a06 <adc_seed+0xe>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8000a0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8000a0e:	6019      	str	r1, [r3, #0]
    seed = LL_ADC_REG_ReadConversionData12(ADC1);

    // Clear the EOC flag
    LL_ADC_ClearFlag_EOC(ADC1);

    rndSeed = seed;
 8000a10:	4b03      	ldr	r3, [pc, #12]	@ (8000a20 <adc_seed+0x28>)
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8000a12:	801a      	strh	r2, [r3, #0]
}
 8000a14:	4770      	bx	lr
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	40012400 	.word	0x40012400
 8000a1c:	7fffffe8 	.word	0x7fffffe8
 8000a20:	20000000 	.word	0x20000000

08000a24 <BSP_init>:
void BSP_init(void) {
 8000a24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a26:	b08d      	sub	sp, #52	@ 0x34
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000U);
 8000a28:	f002 fe62 	bl	80036f0 <HAL_RCC_GetHCLKFreq>
 8000a2c:	21fa      	movs	r1, #250	@ 0xfa
 8000a2e:	0089      	lsls	r1, r1, #2
 8000a30:	f7ff fb7e 	bl	8000130 <__udivsi3>
 8000a34:	f001 ffd4 	bl	80029e0 <HAL_SYSTICK_Config>
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000a38:	2201      	movs	r2, #1
 8000a3a:	4991      	ldr	r1, [pc, #580]	@ (8000c80 <BSP_init+0x25c>)
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000a3c:	2403      	movs	r4, #3
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000a3e:	680b      	ldr	r3, [r1, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a40:	25ff      	movs	r5, #255	@ 0xff
 8000a42:	4313      	orrs	r3, r2
 8000a44:	600b      	str	r3, [r1, #0]
 8000a46:	498f      	ldr	r1, [pc, #572]	@ (8000c84 <BSP_init+0x260>)
 8000a48:	680b      	ldr	r3, [r1, #0]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	600b      	str	r3, [r1, #0]
 8000a4e:	4b8e      	ldr	r3, [pc, #568]	@ (8000c88 <BSP_init+0x264>)
 8000a50:	6819      	ldr	r1, [r3, #0]
 8000a52:	4311      	orrs	r1, r2
 8000a54:	6019      	str	r1, [r3, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8000a56:	6898      	ldr	r0, [r3, #8]
 8000a58:	498c      	ldr	r1, [pc, #560]	@ (8000c8c <BSP_init+0x268>)
 8000a5a:	4008      	ands	r0, r1
 8000a5c:	2104      	movs	r1, #4
 8000a5e:	4301      	orrs	r1, r0
 8000a60:	6099      	str	r1, [r3, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8000a62:	6898      	ldr	r0, [r3, #8]
 8000a64:	498a      	ldr	r1, [pc, #552]	@ (8000c90 <BSP_init+0x26c>)
 8000a66:	4008      	ands	r0, r1
 8000a68:	2150      	movs	r1, #80	@ 0x50
 8000a6a:	4301      	orrs	r1, r0
 8000a6c:	6099      	str	r1, [r3, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000a6e:	4989      	ldr	r1, [pc, #548]	@ (8000c94 <BSP_init+0x270>)
 8000a70:	6808      	ldr	r0, [r1, #0]
 8000a72:	43a0      	bics	r0, r4
 8000a74:	4310      	orrs	r0, r2
 8000a76:	6008      	str	r0, [r1, #0]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8000a78:	6a18      	ldr	r0, [r3, #32]
 8000a7a:	3407      	adds	r4, #7
 8000a7c:	4320      	orrs	r0, r4
 8000a7e:	6218      	str	r0, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000a80:	6808      	ldr	r0, [r1, #0]
 8000a82:	3402      	adds	r4, #2
 8000a84:	43a0      	bics	r0, r4
 8000a86:	6008      	str	r0, [r1, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8000a88:	6808      	ldr	r0, [r1, #0]
 8000a8a:	34e4      	adds	r4, #228	@ 0xe4
 8000a8c:	43a0      	bics	r0, r4
 8000a8e:	6008      	str	r0, [r1, #0]
 8000a90:	20c4      	movs	r0, #196	@ 0xc4
 8000a92:	4c81      	ldr	r4, [pc, #516]	@ (8000c98 <BSP_init+0x274>)
 8000a94:	0080      	lsls	r0, r0, #2
 8000a96:	5821      	ldr	r1, [r4, r0]
 8000a98:	43a9      	bics	r1, r5
 8000a9a:	5021      	str	r1, [r4, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a9c:	2180      	movs	r1, #128	@ 0x80
 8000a9e:	0249      	lsls	r1, r1, #9
 8000aa0:	6021      	str	r1, [r4, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000aa2:	6a19      	ldr	r1, [r3, #32]
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000aa4:	2640      	movs	r6, #64	@ 0x40
 8000aa6:	4311      	orrs	r1, r2
 8000aa8:	6219      	str	r1, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000aaa:	6819      	ldr	r1, [r3, #0]
    __HAL_RCC_PWR_CLK_ENABLE();
 8000aac:	4d7b      	ldr	r5, [pc, #492]	@ (8000c9c <BSP_init+0x278>)
 8000aae:	4311      	orrs	r1, r2
 8000ab0:	6019      	str	r1, [r3, #0]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8000ab2:	2102      	movs	r1, #2
 8000ab4:	68d8      	ldr	r0, [r3, #12]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ab6:	af05      	add	r7, sp, #20
 8000ab8:	4301      	orrs	r1, r0
 8000aba:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(ADCx->CR,
 8000abc:	4978      	ldr	r1, [pc, #480]	@ (8000ca0 <BSP_init+0x27c>)
 8000abe:	4879      	ldr	r0, [pc, #484]	@ (8000ca4 <BSP_init+0x280>)
 8000ac0:	688b      	ldr	r3, [r1, #8]
 8000ac2:	4003      	ands	r3, r0
 8000ac4:	431a      	orrs	r2, r3
 8000ac6:	608a      	str	r2, [r1, #8]
	ssd1306_Init();
 8000ac8:	f004 fcea 	bl	80054a0 <ssd1306_Init>
 8000acc:	4a76      	ldr	r2, [pc, #472]	@ (8000ca8 <BSP_init+0x284>)
 8000ace:	6813      	ldr	r3, [r2, #0]
 8000ad0:	4333      	orrs	r3, r6
 8000ad2:	6013      	str	r3, [r2, #0]
	init_nrf();
 8000ad4:	f7ff fca2 	bl	800041c <init_nrf>
	init_accelerometer(); //tap/shake detection
 8000ad8:	f7ff fd14 	bl	8000504 <init_accelerometer>
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000adc:	2214      	movs	r2, #20
 8000ade:	2100      	movs	r1, #0
 8000ae0:	a806      	add	r0, sp, #24
 8000ae2:	f004 fd63 	bl	80055ac <memset>
    __HAL_RCC_PWR_CLK_ENABLE();
 8000ae6:	2280      	movs	r2, #128	@ 0x80
 8000ae8:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8000aea:	0552      	lsls	r2, r2, #21
 8000aec:	4313      	orrs	r3, r2
 8000aee:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8000af0:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000af2:	0038      	movs	r0, r7
    __HAL_RCC_PWR_CLK_ENABLE();
 8000af4:	4013      	ands	r3, r2
 8000af6:	9304      	str	r3, [sp, #16]
 8000af8:	9b04      	ldr	r3, [sp, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000afa:	2380      	movs	r3, #128	@ 0x80
 8000afc:	009b      	lsls	r3, r3, #2
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000afe:	9605      	str	r6, [sp, #20]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b00:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b02:	f002 fe0b 	bl	800371c <HAL_RCCEx_PeriphCLKConfig>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	d001      	beq.n	8000b0e <BSP_init+0xea>
        Error_Handler();
 8000b0a:	f000 fa73 	bl	8000ff4 <Error_Handler>
    __HAL_RCC_RTC_ENABLE();
 8000b0e:	2380      	movs	r3, #128	@ 0x80
 8000b10:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8000b12:	021b      	lsls	r3, r3, #8
 8000b14:	4313      	orrs	r3, r2
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b16:	22c0      	movs	r2, #192	@ 0xc0
 8000b18:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8000b1a:	0092      	lsls	r2, r2, #2
 8000b1c:	58a3      	ldr	r3, [r4, r2]
 8000b1e:	4963      	ldr	r1, [pc, #396]	@ (8000cac <BSP_init+0x288>)
 8000b20:	400b      	ands	r3, r1
 8000b22:	50a3      	str	r3, [r4, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b24:	2304      	movs	r3, #4
 8000b26:	6023      	str	r3, [r4, #0]
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000b28:	4c61      	ldr	r4, [pc, #388]	@ (8000cb0 <BSP_init+0x28c>)
 8000b2a:	3b03      	subs	r3, #3
 8000b2c:	65e3      	str	r3, [r4, #92]	@ 0x5c
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000b2e:	33c9      	adds	r3, #201	@ 0xc9
 8000b30:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000b32:	3b77      	subs	r3, #119	@ 0x77
 8000b34:	6263      	str	r3, [r4, #36]	@ 0x24
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000b36:	2380      	movs	r3, #128	@ 0x80
 8000b38:	485e      	ldr	r0, [pc, #376]	@ (8000cb4 <BSP_init+0x290>)
 8000b3a:	031b      	lsls	r3, r3, #12
 8000b3c:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 8000b3e:	495e      	ldr	r1, [pc, #376]	@ (8000cb8 <BSP_init+0x294>)
 8000b40:	431a      	orrs	r2, r3
 8000b42:	67c2      	str	r2, [r0, #124]	@ 0x7c
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000b44:	680a      	ldr	r2, [r1, #0]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	600b      	str	r3, [r1, #0]
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableIT_ALRA(RTC_TypeDef *RTCx)
{
  SET_BIT(RTCx->CR, RTC_CR_ALRAIE);
 8000b4a:	2380      	movs	r3, #128	@ 0x80
 8000b4c:	69a2      	ldr	r2, [r4, #24]
 8000b4e:	015b      	lsls	r3, r3, #5
 8000b50:	4313      	orrs	r3, r2
 8000b52:	61a3      	str	r3, [r4, #24]
    RTC_ReadTime(&hour, &min, &sec);
 8000b54:	ab02      	add	r3, sp, #8
 8000b56:	1dde      	adds	r6, r3, #7
 8000b58:	1d98      	adds	r0, r3, #6
 8000b5a:	003a      	movs	r2, r7
 8000b5c:	0031      	movs	r1, r6
 8000b5e:	f7ff fdd3 	bl	8000708 <RTC_ReadTime>
    sec += seconds;
 8000b62:	783b      	ldrb	r3, [r7, #0]
 8000b64:	3304      	adds	r3, #4
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	9300      	str	r3, [sp, #0]
 8000b6a:	703b      	strb	r3, [r7, #0]
    if (sec >= 60) {
 8000b6c:	2b3b      	cmp	r3, #59	@ 0x3b
 8000b6e:	d90b      	bls.n	8000b88 <BSP_init+0x164>
        min += sec / 60;
 8000b70:	213c      	movs	r1, #60	@ 0x3c
 8000b72:	0018      	movs	r0, r3
 8000b74:	f7ff fadc 	bl	8000130 <__udivsi3>
 8000b78:	7833      	ldrb	r3, [r6, #0]
        sec %= 60;
 8000b7a:	213c      	movs	r1, #60	@ 0x3c
        min += sec / 60;
 8000b7c:	18c0      	adds	r0, r0, r3
 8000b7e:	7030      	strb	r0, [r6, #0]
        sec %= 60;
 8000b80:	9800      	ldr	r0, [sp, #0]
 8000b82:	f7ff fb5b 	bl	800023c <__aeabi_uidivmod>
 8000b86:	7039      	strb	r1, [r7, #0]
    if (min >= 60) {
 8000b88:	7833      	ldrb	r3, [r6, #0]
 8000b8a:	9300      	str	r3, [sp, #0]
 8000b8c:	2b3b      	cmp	r3, #59	@ 0x3b
 8000b8e:	d90d      	bls.n	8000bac <BSP_init+0x188>
        hour += min / 60;
 8000b90:	213c      	movs	r1, #60	@ 0x3c
 8000b92:	0018      	movs	r0, r3
 8000b94:	f7ff facc 	bl	8000130 <__udivsi3>
 8000b98:	ab02      	add	r3, sp, #8
 8000b9a:	799b      	ldrb	r3, [r3, #6]
 8000b9c:	aa02      	add	r2, sp, #8
 8000b9e:	181b      	adds	r3, r3, r0
        min %= 60;
 8000ba0:	213c      	movs	r1, #60	@ 0x3c
 8000ba2:	9800      	ldr	r0, [sp, #0]
        hour += min / 60;
 8000ba4:	7193      	strb	r3, [r2, #6]
        min %= 60;
 8000ba6:	f7ff fb49 	bl	800023c <__aeabi_uidivmod>
 8000baa:	7031      	strb	r1, [r6, #0]
    hour %= 24;
 8000bac:	ab02      	add	r3, sp, #8
 8000bae:	7998      	ldrb	r0, [r3, #6]
 8000bb0:	2118      	movs	r1, #24
 8000bb2:	f7ff fb43 	bl	800023c <__aeabi_uidivmod>
 8000bb6:	b2cb      	uxtb	r3, r1
 8000bb8:	9300      	str	r3, [sp, #0]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000bba:	23ca      	movs	r3, #202	@ 0xca
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000bbc:	7836      	ldrb	r6, [r6, #0]
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000bbe:	783f      	ldrb	r7, [r7, #0]
 8000bc0:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000bc2:	3b77      	subs	r3, #119	@ 0x77
 8000bc4:	6263      	str	r3, [r4, #36]	@ 0x24
  CLEAR_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000bc6:	69a3      	ldr	r3, [r4, #24]
 8000bc8:	4a3c      	ldr	r2, [pc, #240]	@ (8000cbc <BSP_init+0x298>)
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000bca:	9800      	ldr	r0, [sp, #0]
 8000bcc:	4013      	ands	r3, r2
 8000bce:	61a3      	str	r3, [r4, #24]
 8000bd0:	210a      	movs	r1, #10
 8000bd2:	f7ff fb33 	bl	800023c <__aeabi_uidivmod>
 8000bd6:	b2c9      	uxtb	r1, r1
 8000bd8:	040b      	lsls	r3, r1, #16
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000bda:	0038      	movs	r0, r7
 8000bdc:	210a      	movs	r1, #10
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000bde:	9301      	str	r3, [sp, #4]
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000be0:	f7ff fb2c 	bl	800023c <__aeabi_uidivmod>
 8000be4:	9b01      	ldr	r3, [sp, #4]
 8000be6:	b2c9      	uxtb	r1, r1
 8000be8:	430b      	orrs	r3, r1
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000bea:	0030      	movs	r0, r6
 8000bec:	210a      	movs	r1, #10
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000bee:	9301      	str	r3, [sp, #4]
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000bf0:	f7ff fa9e 	bl	8000130 <__udivsi3>
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000bf4:	9b01      	ldr	r3, [sp, #4]
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000bf6:	b2c0      	uxtb	r0, r0
 8000bf8:	0300      	lsls	r0, r0, #12
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000bfa:	4303      	orrs	r3, r0
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000bfc:	210a      	movs	r1, #10
 8000bfe:	0030      	movs	r0, r6
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c00:	9301      	str	r3, [sp, #4]
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c02:	f7ff fb1b 	bl	800023c <__aeabi_uidivmod>
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c06:	9b01      	ldr	r3, [sp, #4]
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c08:	b2c9      	uxtb	r1, r1
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c0a:	0038      	movs	r0, r7
	((min  / 10) << RTC_TR_MNT_Pos) | ((min  % 10) << RTC_TR_MNU_Pos) |
 8000c0c:	020e      	lsls	r6, r1, #8
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c0e:	210a      	movs	r1, #10
 8000c10:	431e      	orrs	r6, r3
 8000c12:	f7ff fa8d 	bl	8000130 <__udivsi3>
 8000c16:	b2c0      	uxtb	r0, r0
 8000c18:	0100      	lsls	r0, r0, #4
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000c1a:	210a      	movs	r1, #10
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c1c:	4306      	orrs	r6, r0
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000c1e:	9800      	ldr	r0, [sp, #0]
 8000c20:	f7ff fa86 	bl	8000130 <__udivsi3>
	LL_RTC_WriteReg(RTC, ALRMAR, tr | RTC_ALRMAR_MSK4); // Ignore date
 8000c24:	2380      	movs	r3, #128	@ 0x80
	((hour / 10) << RTC_TR_HT_Pos) | ((hour % 10) << RTC_TR_HU_Pos) |
 8000c26:	b2c0      	uxtb	r0, r0
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000c28:	2201      	movs	r2, #1
 8000c2a:	0500      	lsls	r0, r0, #20
	((sec  / 10) << RTC_TR_ST_Pos)  | ((sec  % 10) << RTC_TR_SU_Pos);
 8000c2c:	4306      	orrs	r6, r0
	LL_RTC_WriteReg(RTC, ALRMAR, tr | RTC_ALRMAR_MSK4); // Ignore date
 8000c2e:	061b      	lsls	r3, r3, #24
 8000c30:	431e      	orrs	r6, r3
  SET_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000c32:	2380      	movs	r3, #128	@ 0x80
 8000c34:	6426      	str	r6, [r4, #64]	@ 0x40
  WRITE_REG(RTCx->SCR, RTC_SCR_CALRAF);
 8000c36:	65e2      	str	r2, [r4, #92]	@ 0x5c
  SET_BIT(RTCx->CR, RTC_CR_ALRAE);
 8000c38:	69a1      	ldr	r1, [r4, #24]
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	430b      	orrs	r3, r1
 8000c3e:	61a3      	str	r3, [r4, #24]
	HAL_GPIO_WritePin(DHT11_RESET_PORT, DHT11_RESET_PIN, GPIO_PIN_SET);
 8000c40:	20a0      	movs	r0, #160	@ 0xa0
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000c42:	23ff      	movs	r3, #255	@ 0xff
 8000c44:	2102      	movs	r1, #2
 8000c46:	6263      	str	r3, [r4, #36]	@ 0x24
 8000c48:	05c0      	lsls	r0, r0, #23
 8000c4a:	6263      	str	r3, [r4, #36]	@ 0x24
 8000c4c:	f001 ff9c 	bl	8002b88 <HAL_GPIO_WritePin>
	adc_seed(); // for bsp rand
 8000c50:	f7ff fed2 	bl	80009f8 <adc_seed>
	RCC->APBENR1 |= RCC_APBENR1_PWREN;
 8000c54:	2380      	movs	r3, #128	@ 0x80
	PWR->CR1 &= ~PWR_CR1_LPMS;
 8000c56:	2107      	movs	r1, #7
	RCC->APBENR1 |= RCC_APBENR1_PWREN;
 8000c58:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8000c5a:	055b      	lsls	r3, r3, #21
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	63eb      	str	r3, [r5, #60]	@ 0x3c
	PWR->CR1 &= ~PWR_CR1_LPMS;
 8000c60:	4b17      	ldr	r3, [pc, #92]	@ (8000cc0 <BSP_init+0x29c>)
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000c62:	2001      	movs	r0, #1
	PWR->CR1 &= ~PWR_CR1_LPMS;
 8000c64:	681a      	ldr	r2, [r3, #0]
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000c66:	4240      	negs	r0, r0
	PWR->CR1 &= ~PWR_CR1_LPMS;
 8000c68:	438a      	bics	r2, r1
 8000c6a:	601a      	str	r2, [r3, #0]
	PWR->SCR |= PWR_SCR_CWUF; //clear wake up flag
 8000c6c:	222f      	movs	r2, #47	@ 0x2f
 8000c6e:	6999      	ldr	r1, [r3, #24]
 8000c70:	430a      	orrs	r2, r1
 8000c72:	619a      	str	r2, [r3, #24]
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000c74:	2200      	movs	r2, #0
 8000c76:	0011      	movs	r1, r2
 8000c78:	f001 fe88 	bl	800298c <HAL_NVIC_SetPriority>
}
 8000c7c:	b00d      	add	sp, #52	@ 0x34
 8000c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c80:	40014800 	.word	0x40014800
 8000c84:	40002000 	.word	0x40002000
 8000c88:	40000400 	.word	0x40000400
 8000c8c:	fffefff8 	.word	0xfffefff8
 8000c90:	ffcfff8f 	.word	0xffcfff8f
 8000c94:	40000418 	.word	0x40000418
 8000c98:	e000e100 	.word	0xe000e100
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40012400 	.word	0x40012400
 8000ca4:	7fffffe8 	.word	0x7fffffe8
 8000ca8:	40013000 	.word	0x40013000
 8000cac:	ff00ffff 	.word	0xff00ffff
 8000cb0:	40002800 	.word	0x40002800
 8000cb4:	40021804 	.word	0x40021804
 8000cb8:	40021800 	.word	0x40021800
 8000cbc:	fffffeff 	.word	0xfffffeff
 8000cc0:	40007000 	.word	0x40007000

08000cc4 <BSP_random>:
//............................................................................


uint32_t BSP_random(uint16_t modulo) {
	rndSeed = rndSeed * 25173 + 13849;
 8000cc4:	4a07      	ldr	r2, [pc, #28]	@ (8000ce4 <BSP_random+0x20>)
uint32_t BSP_random(uint16_t modulo) {
 8000cc6:	0001      	movs	r1, r0
	rndSeed = rndSeed * 25173 + 13849;
 8000cc8:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <BSP_random+0x24>)
 8000cca:	8810      	ldrh	r0, [r2, #0]
uint32_t BSP_random(uint16_t modulo) {
 8000ccc:	b510      	push	{r4, lr}
	rndSeed = rndSeed * 25173 + 13849;
 8000cce:	4343      	muls	r3, r0
 8000cd0:	4806      	ldr	r0, [pc, #24]	@ (8000cec <BSP_random+0x28>)
 8000cd2:	181b      	adds	r3, r3, r0
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	8013      	strh	r3, [r2, #0]
	return (rndSeed >> 8) % modulo;
 8000cd8:	0a18      	lsrs	r0, r3, #8
 8000cda:	f7ff faaf 	bl	800023c <__aeabi_uidivmod>
 8000cde:	b288      	uxth	r0, r1
}
 8000ce0:	bd10      	pop	{r4, pc}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	00006255 	.word	0x00006255
 8000cec:	00003619 	.word	0x00003619

08000cf0 <QF_onStartup>:

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 8000cf0:	21fa      	movs	r1, #250	@ 0xfa
 8000cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d64 <QF_onStartup+0x74>)
 8000cf4:	0089      	lsls	r1, r1, #2
 8000cf6:	6818      	ldr	r0, [r3, #0]
void QF_onStartup(void) {
 8000cf8:	b510      	push	{r4, lr}
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 8000cfa:	f7ff fa19 	bl	8000130 <__udivsi3>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cfe:	2380      	movs	r3, #128	@ 0x80
 8000d00:	3801      	subs	r0, #1
 8000d02:	4919      	ldr	r1, [pc, #100]	@ (8000d68 <QF_onStartup+0x78>)
 8000d04:	045b      	lsls	r3, r3, #17
 8000d06:	4298      	cmp	r0, r3
 8000d08:	d20c      	bcs.n	8000d24 <QF_onStartup+0x34>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d0a:	4a18      	ldr	r2, [pc, #96]	@ (8000d6c <QF_onStartup+0x7c>)
 8000d0c:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d0e:	20c0      	movs	r0, #192	@ 0xc0
 8000d10:	6a0b      	ldr	r3, [r1, #32]
 8000d12:	0600      	lsls	r0, r0, #24
 8000d14:	021b      	lsls	r3, r3, #8
 8000d16:	0a1b      	lsrs	r3, r3, #8
 8000d18:	4303      	orrs	r3, r0
 8000d1a:	620b      	str	r3, [r1, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d20:	3307      	adds	r3, #7
 8000d22:	6013      	str	r3, [r2, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d24:	20c7      	movs	r0, #199	@ 0xc7
 8000d26:	24ff      	movs	r4, #255	@ 0xff
 8000d28:	4b11      	ldr	r3, [pc, #68]	@ (8000d70 <QF_onStartup+0x80>)
 8000d2a:	0080      	lsls	r0, r0, #2
 8000d2c:	581a      	ldr	r2, [r3, r0]
 8000d2e:	43a2      	bics	r2, r4
 8000d30:	501a      	str	r2, [r3, r0]
 8000d32:	3818      	subs	r0, #24
 8000d34:	581a      	ldr	r2, [r3, r0]
 8000d36:	4c0f      	ldr	r4, [pc, #60]	@ (8000d74 <QF_onStartup+0x84>)
 8000d38:	4022      	ands	r2, r4
 8000d3a:	2480      	movs	r4, #128	@ 0x80
 8000d3c:	501a      	str	r2, [r3, r0]
 8000d3e:	581a      	ldr	r2, [r3, r0]
 8000d40:	0624      	lsls	r4, r4, #24
 8000d42:	0212      	lsls	r2, r2, #8
 8000d44:	0a12      	lsrs	r2, r2, #8
 8000d46:	4322      	orrs	r2, r4
 8000d48:	501a      	str	r2, [r3, r0]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d4a:	20c0      	movs	r0, #192	@ 0xc0
 8000d4c:	6a0a      	ldr	r2, [r1, #32]
 8000d4e:	0600      	lsls	r0, r0, #24
 8000d50:	0212      	lsls	r2, r2, #8
 8000d52:	0a12      	lsrs	r2, r2, #8
 8000d54:	4302      	orrs	r2, r0
 8000d56:	620a      	str	r2, [r1, #32]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d58:	2220      	movs	r2, #32
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	3260      	adds	r2, #96	@ 0x60
 8000d5e:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(EXTI4_15_IRQn);

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 8000d60:	bd10      	pop	{r4, pc}
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	20000208 	.word	0x20000208
 8000d68:	e000ed00 	.word	0xe000ed00
 8000d6c:	e000e010 	.word	0xe000e010
 8000d70:	e000e100 	.word	0xe000e100
 8000d74:	ffff00ff 	.word	0xffff00ff

08000d78 <QK_onIdle>:
void QF_onCleanup(void) {
}

//............................................................................

void QK_onIdle(void) {
 8000d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	if(currentState != TETRIS && allowDeepSleep)
 8000d7a:	4b16      	ldr	r3, [pc, #88]	@ (8000dd4 <QK_onIdle+0x5c>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b02      	cmp	r3, #2
 8000d80:	d026      	beq.n	8000dd0 <QK_onIdle+0x58>
 8000d82:	4f15      	ldr	r7, [pc, #84]	@ (8000dd8 <QK_onIdle+0x60>)
 8000d84:	783b      	ldrb	r3, [r7, #0]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d022      	beq.n	8000dd0 <QK_onIdle+0x58>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000d8a:	26a0      	movs	r6, #160	@ 0xa0
 8000d8c:	2380      	movs	r3, #128	@ 0x80
	    {
		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_15);
		// Disable SysTick
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8000d8e:	2501      	movs	r5, #1

		PWR->SCR |= PWR_SCR_CWUF;
 8000d90:	222f      	movs	r2, #47	@ 0x2f
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8000d92:	4c12      	ldr	r4, [pc, #72]	@ (8000ddc <QK_onIdle+0x64>)
 8000d94:	05f6      	lsls	r6, r6, #23
 8000d96:	021b      	lsls	r3, r3, #8
 8000d98:	61b3      	str	r3, [r6, #24]
 8000d9a:	6823      	ldr	r3, [r4, #0]
 8000d9c:	43ab      	bics	r3, r5
 8000d9e:	6023      	str	r3, [r4, #0]
		PWR->SCR |= PWR_SCR_CWUF;
 8000da0:	4b0f      	ldr	r3, [pc, #60]	@ (8000de0 <QK_onIdle+0x68>)
 8000da2:	6999      	ldr	r1, [r3, #24]
 8000da4:	430a      	orrs	r2, r1
		PWR->CR1 &= ~PWR_CR1_LPMS_Msk;
 8000da6:	2107      	movs	r1, #7
		PWR->SCR |= PWR_SCR_CWUF;
 8000da8:	619a      	str	r2, [r3, #24]
		PWR->CR1 &= ~PWR_CR1_LPMS_Msk;
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	438a      	bics	r2, r1
 8000dae:	601a      	str	r2, [r3, #0]
		SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8000db0:	2304      	movs	r3, #4
 8000db2:	4a0c      	ldr	r2, [pc, #48]	@ (8000de4 <QK_onIdle+0x6c>)
 8000db4:	6911      	ldr	r1, [r2, #16]
 8000db6:	430b      	orrs	r3, r1
 8000db8:	6113      	str	r3, [r2, #16]

		__WFI();  // Deep sleep - only RTC alarm wakes
 8000dba:	bf30      	wfi

		// === Woke from RTC alarm ===
		SystemClock_Config();
 8000dbc:	f000 f922 	bl	8001004 <SystemClock_Config>
		SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8000dc0:	6823      	ldr	r3, [r4, #0]
 8000dc2:	431d      	orrs	r5, r3

		// Don't allow deep sleep during sensor sequence
		allowDeepSleep = false;
 8000dc4:	2300      	movs	r3, #0
		SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8000dc6:	6025      	str	r5, [r4, #0]
		allowDeepSleep = false;
 8000dc8:	703b      	strb	r3, [r7, #0]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8000dca:	2380      	movs	r3, #128	@ 0x80
 8000dcc:	021b      	lsls	r3, r3, #8
 8000dce:	62b3      	str	r3, [r6, #40]	@ 0x28
    // Put the CPU and peripherals to the low-power mode.
    // you might need to customize the clock management for your application,
    // see the datasheet for your particular Cortex-M MCU.
    __WFI(); // Wait-For-Interrupt
#endif
}
 8000dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000dd2:	46c0      	nop			@ (mov r8, r8)
 8000dd4:	2000052d 	.word	0x2000052d
 8000dd8:	2000052c 	.word	0x2000052c
 8000ddc:	e000e010 	.word	0xe000e010
 8000de0:	40007000 	.word	0x40007000
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <display_text.constprop.0>:
}




static void display_text(char * text, uint8_t x, uint8_t y) {
 8000de8:	b513      	push	{r0, r1, r4, lr}
 8000dea:	0004      	movs	r4, r0
 8000dec:	0008      	movs	r0, r1
    //ssd1306_Fill(Black);

    ssd1306_SetCursor(x, y);
 8000dee:	2104      	movs	r1, #4
 8000df0:	f004 fa60 	bl	80052b4 <ssd1306_SetCursor>

    ssd1306_WriteString(text, Font_16x26, White);
 8000df4:	2201      	movs	r2, #1
 8000df6:	4b04      	ldr	r3, [pc, #16]	@ (8000e08 <display_text.constprop.0+0x20>)
 8000df8:	9200      	str	r2, [sp, #0]
 8000dfa:	0020      	movs	r0, r4
 8000dfc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dfe:	f004 fa3f 	bl	8005280 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8000e02:	f004 f9b5 	bl	8005170 <ssd1306_UpdateScreen>
}
 8000e06:	bd13      	pop	{r0, r1, r4, pc}
 8000e08:	08006130 	.word	0x08006130

08000e0c <display_temp>:
{
 8000e0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000e0e:	0004      	movs	r4, r0
	ssd1306_Fill(Black);
 8000e10:	2000      	movs	r0, #0
 8000e12:	f004 f99f 	bl	8005154 <ssd1306_Fill>
	sprintf(buffer, "%u", temp);
 8000e16:	0022      	movs	r2, r4
 8000e18:	4668      	mov	r0, sp
 8000e1a:	4906      	ldr	r1, [pc, #24]	@ (8000e34 <display_temp+0x28>)
 8000e1c:	f004 fba4 	bl	8005568 <siprintf>
	display_text(buffer, 36, 4 );
 8000e20:	4668      	mov	r0, sp
 8000e22:	2124      	movs	r1, #36	@ 0x24
 8000e24:	f7ff ffe0 	bl	8000de8 <display_text.constprop.0>
	display_text("C", 66,4 );
 8000e28:	2142      	movs	r1, #66	@ 0x42
 8000e2a:	4803      	ldr	r0, [pc, #12]	@ (8000e38 <display_temp+0x2c>)
 8000e2c:	f7ff ffdc 	bl	8000de8 <display_text.constprop.0>
}
 8000e30:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	08005ec2 	.word	0x08005ec2
 8000e38:	08005ec5 	.word	0x08005ec5

08000e3c <display_score>:
{
 8000e3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000e3e:	0002      	movs	r2, r0
	sprintf(buffer, "%u", score);
 8000e40:	4902      	ldr	r1, [pc, #8]	@ (8000e4c <display_score+0x10>)
 8000e42:	4668      	mov	r0, sp
 8000e44:	f004 fb90 	bl	8005568 <siprintf>
}
 8000e48:	b005      	add	sp, #20
 8000e4a:	bd00      	pop	{pc}
 8000e4c:	08005ec2 	.word	0x08005ec2

08000e50 <display_win>:
{
 8000e50:	b510      	push	{r4, lr}
	ssd1306_Fill(Black);
 8000e52:	2000      	movs	r0, #0
 8000e54:	f004 f97e 	bl	8005154 <ssd1306_Fill>
	display_text("you win!", 10, 4 );
 8000e58:	210a      	movs	r1, #10
 8000e5a:	4803      	ldr	r0, [pc, #12]	@ (8000e68 <display_win+0x18>)
 8000e5c:	f7ff ffc4 	bl	8000de8 <display_text.constprop.0>
	ssd1306_UpdateScreen();
 8000e60:	f004 f986 	bl	8005170 <ssd1306_UpdateScreen>
}
 8000e64:	bd10      	pop	{r4, pc}
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	08005ec7 	.word	0x08005ec7

08000e6c <draw_border>:
{
 8000e6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
		if(board->rotate_90)
 8000e6e:	7943      	ldrb	r3, [r0, #5]
{
 8000e70:	0004      	movs	r4, r0
		if(board->rotate_90)
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d00e      	beq.n	8000e94 <draw_border+0x28>
			ssd1306_DrawRectangle(board->pos_x, board->pos_y, board->pos_x + (board->height) * board->blockSize, board->pos_y + (board->width) * board->blockSize, White);
 8000e76:	7925      	ldrb	r5, [r4, #4]
 8000e78:	7861      	ldrb	r1, [r4, #1]
 8000e7a:	78a3      	ldrb	r3, [r4, #2]
 8000e7c:	78e2      	ldrb	r2, [r4, #3]
 8000e7e:	2401      	movs	r4, #1
 8000e80:	436b      	muls	r3, r5
 8000e82:	436a      	muls	r2, r5
 8000e84:	7800      	ldrb	r0, [r0, #0]
 8000e86:	18cb      	adds	r3, r1, r3
 8000e88:	1882      	adds	r2, r0, r2
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	b2d2      	uxtb	r2, r2
 8000e8e:	9400      	str	r4, [sp, #0]
 8000e90:	f004 fa5e 	bl	8005350 <ssd1306_DrawRectangle>
}
 8000e94:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000e96 <draw_pixel_block>:
{
 8000e96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000e98:	000e      	movs	r6, r1
 8000e9a:	001f      	movs	r7, r3
	for (size_t i = 0; i < width ; i++)
 8000e9c:	2400      	movs	r4, #0
{
 8000e9e:	9000      	str	r0, [sp, #0]
 8000ea0:	9201      	str	r2, [sp, #4]
	for (size_t i = 0; i < width ; i++)
 8000ea2:	9b01      	ldr	r3, [sp, #4]
 8000ea4:	42a3      	cmp	r3, r4
 8000ea6:	d80d      	bhi.n	8000ec4 <draw_pixel_block+0x2e>
}
 8000ea8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			ssd1306_DrawPixel(x+i, y+j, White);
 8000eaa:	9b00      	ldr	r3, [sp, #0]
 8000eac:	1971      	adds	r1, r6, r5
 8000eae:	1918      	adds	r0, r3, r4
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	b2c9      	uxtb	r1, r1
 8000eb4:	b2c0      	uxtb	r0, r0
 8000eb6:	f004 f973 	bl	80051a0 <ssd1306_DrawPixel>
		for (size_t j = 0; j < height ; j++)
 8000eba:	3501      	adds	r5, #1
 8000ebc:	42af      	cmp	r7, r5
 8000ebe:	d8f4      	bhi.n	8000eaa <draw_pixel_block+0x14>
	for (size_t i = 0; i < width ; i++)
 8000ec0:	3401      	adds	r4, #1
 8000ec2:	e7ee      	b.n	8000ea2 <draw_pixel_block+0xc>
		for (size_t j = 0; j < height ; j++)
 8000ec4:	2500      	movs	r5, #0
 8000ec6:	e7f9      	b.n	8000ebc <draw_pixel_block+0x26>

08000ec8 <draw_pixel>:
{
 8000ec8:	b510      	push	{r4, lr}
	ssd1306_DrawPixel(x, y, White);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	f004 f968 	bl	80051a0 <ssd1306_DrawPixel>
}
 8000ed0:	bd10      	pop	{r4, pc}
	...

08000ed4 <draw_line_step>:
{
 8000ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (ls->done) {
 8000ed6:	1d47      	adds	r7, r0, #5
 8000ed8:	7ffe      	ldrb	r6, [r7, #31]
{
 8000eda:	0004      	movs	r4, r0
    if (ls->done) {
 8000edc:	2e00      	cmp	r6, #0
 8000ede:	d11d      	bne.n	8000f1c <draw_line_step+0x48>
    draw_pixel(ls->x0, ls->y0);
 8000ee0:	6841      	ldr	r1, [r0, #4]
 8000ee2:	6800      	ldr	r0, [r0, #0]
 8000ee4:	b2c9      	uxtb	r1, r1
 8000ee6:	b2c0      	uxtb	r0, r0
 8000ee8:	f7ff ffee 	bl	8000ec8 <draw_pixel>
    if (ls->x0 == ls->x1 && ls->y0 == ls->y1) {
 8000eec:	6823      	ldr	r3, [r4, #0]
 8000eee:	469c      	mov	ip, r3
        QACTIVE_POST(AO_Main_App, Q_NEW(QEvt, DRAW_OUTLINE_DONE_SIG), 0);
 8000ef0:	4b16      	ldr	r3, [pc, #88]	@ (8000f4c <draw_line_step+0x78>)
 8000ef2:	681d      	ldr	r5, [r3, #0]
    if (ls->x0 == ls->x1 && ls->y0 == ls->y1) {
 8000ef4:	68a3      	ldr	r3, [r4, #8]
 8000ef6:	459c      	cmp	ip, r3
 8000ef8:	d111      	bne.n	8000f1e <draw_line_step+0x4a>
 8000efa:	6862      	ldr	r2, [r4, #4]
 8000efc:	68e3      	ldr	r3, [r4, #12]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d10d      	bne.n	8000f1e <draw_line_step+0x4a>
        ls->done = true;
 8000f02:	2301      	movs	r3, #1
        QACTIVE_POST(AO_Main_App, Q_NEW(QEvt, DRAW_OUTLINE_DONE_SIG), 0);
 8000f04:	2216      	movs	r2, #22
        ls->done = true;
 8000f06:	77fb      	strb	r3, [r7, #31]
    QACTIVE_POST(AO_Main_App, Q_NEW(QEvt, DRAW_OUTLINE_SIG), 0);
 8000f08:	4911      	ldr	r1, [pc, #68]	@ (8000f50 <draw_line_step+0x7c>)
 8000f0a:	2008      	movs	r0, #8
 8000f0c:	f003 fb02 	bl	8004514 <QF_newX_>
 8000f10:	2300      	movs	r3, #0
 8000f12:	0001      	movs	r1, r0
 8000f14:	4a0e      	ldr	r2, [pc, #56]	@ (8000f50 <draw_line_step+0x7c>)
 8000f16:	0028      	movs	r0, r5
 8000f18:	f003 fa42 	bl	80043a0 <QActive_post_>
}
 8000f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (e2 > -ls->dx) {
 8000f1e:	6921      	ldr	r1, [r4, #16]
    int e2 = ls->err;
 8000f20:	6a23      	ldr	r3, [r4, #32]
    if (e2 > -ls->dx) {
 8000f22:	424a      	negs	r2, r1
        ls->err -= ls->dy;
 8000f24:	6960      	ldr	r0, [r4, #20]
    if (e2 > -ls->dx) {
 8000f26:	429a      	cmp	r2, r3
 8000f28:	da04      	bge.n	8000f34 <draw_line_step+0x60>
        ls->err -= ls->dy;
 8000f2a:	1a1a      	subs	r2, r3, r0
 8000f2c:	6222      	str	r2, [r4, #32]
        ls->x0 += ls->sx;
 8000f2e:	69a2      	ldr	r2, [r4, #24]
 8000f30:	4462      	add	r2, ip
 8000f32:	6022      	str	r2, [r4, #0]
    if (e2 < ls->dy) {
 8000f34:	4283      	cmp	r3, r0
 8000f36:	da06      	bge.n	8000f46 <draw_line_step+0x72>
        ls->err += ls->dx;
 8000f38:	6a23      	ldr	r3, [r4, #32]
        ls->y0 += ls->sy;
 8000f3a:	69e2      	ldr	r2, [r4, #28]
        ls->err += ls->dx;
 8000f3c:	185b      	adds	r3, r3, r1
 8000f3e:	6223      	str	r3, [r4, #32]
        ls->y0 += ls->sy;
 8000f40:	6863      	ldr	r3, [r4, #4]
 8000f42:	189b      	adds	r3, r3, r2
 8000f44:	6063      	str	r3, [r4, #4]
    QACTIVE_POST(AO_Main_App, Q_NEW(QEvt, DRAW_OUTLINE_SIG), 0);
 8000f46:	2215      	movs	r2, #21
 8000f48:	e7de      	b.n	8000f08 <draw_line_step+0x34>
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	08005f70 	.word	0x08005f70
 8000f50:	0000ffff 	.word	0x0000ffff

08000f54 <display_dry>:
{
 8000f54:	b510      	push	{r4, lr}
 8000f56:	0004      	movs	r4, r0
 8000f58:	b086      	sub	sp, #24
	ssd1306_Fill(Black);
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f004 f8fa 	bl	8005154 <ssd1306_Fill>
	sprintf(buffer, "%u", dryness_percent);
 8000f60:	0022      	movs	r2, r4
 8000f62:	490b      	ldr	r1, [pc, #44]	@ (8000f90 <display_dry+0x3c>)
 8000f64:	a802      	add	r0, sp, #8
 8000f66:	f004 faff 	bl	8005568 <siprintf>


static void RectangleFill(uint8_t percent) {
	percent = 100U - percent; //invert so dryness is less white block
 8000f6a:	2164      	movs	r1, #100	@ 0x64
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 8000f6c:	207f      	movs	r0, #127	@ 0x7f
	percent = 100U - percent; //invert so dryness is less white block
 8000f6e:	1b0c      	subs	r4, r1, r4
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 8000f70:	b2e4      	uxtb	r4, r4
 8000f72:	4360      	muls	r0, r4
 8000f74:	f7ff f966 	bl	8000244 <__divsi3>

	ssd1306_FillRectangle(1, 1, x2, SSD1306_HEIGHT-1, White);
 8000f78:	b2c2      	uxtb	r2, r0
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	231f      	movs	r3, #31
 8000f7e:	0001      	movs	r1, r0
 8000f80:	9000      	str	r0, [sp, #0]
 8000f82:	f004 fa08 	bl	8005396 <ssd1306_FillRectangle>
	ssd1306_UpdateScreen();
 8000f86:	f004 f8f3 	bl	8005170 <ssd1306_UpdateScreen>
}
 8000f8a:	b006      	add	sp, #24
 8000f8c:	bd10      	pop	{r4, pc}
 8000f8e:	46c0      	nop			@ (mov r8, r8)
 8000f90:	08005ec2 	.word	0x08005ec2

08000f94 <display_tetris_gameover>:
	0x3f, 0xf8, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};
*/

void display_tetris_gameover(void)
{
 8000f94:	b507      	push	{r0, r1, r2, lr}
	ssd1306_Fill(Black);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f004 f8dc 	bl	8005154 <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,tetris_gameover128x32,128,64,White);
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	333f      	adds	r3, #63	@ 0x3f
 8000fa4:	0008      	movs	r0, r1
 8000fa6:	4a04      	ldr	r2, [pc, #16]	@ (8000fb8 <display_tetris_gameover+0x24>)
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	3340      	adds	r3, #64	@ 0x40
 8000fac:	f004 fa22 	bl	80053f4 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 8000fb0:	f004 f8de 	bl	8005170 <ssd1306_UpdateScreen>
}
 8000fb4:	bd07      	pop	{r0, r1, r2, pc}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	20000002 	.word	0x20000002

08000fbc <LL_APB1_GRP2_EnableClock>:
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 8000fbc:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <LL_APB1_GRP2_EnableClock+0x18>)
{
 8000fbe:	b082      	sub	sp, #8
  SET_BIT(RCC->APBENR2, Periphs);
 8000fc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fc2:	4302      	orrs	r2, r0
 8000fc4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc8:	4018      	ands	r0, r3
 8000fca:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8000fcc:	9b01      	ldr	r3, [sp, #4]
}
 8000fce:	b002      	add	sp, #8
 8000fd0:	4770      	bx	lr
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	40021000 	.word	0x40021000

08000fd8 <LL_IOP_GRP1_EnableClock>:
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000fd8:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <LL_IOP_GRP1_EnableClock+0x18>)
{
 8000fda:	b082      	sub	sp, #8
  SET_BIT(RCC->IOPENR, Periphs);
 8000fdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fde:	4302      	orrs	r2, r0
 8000fe0:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fe4:	4018      	ands	r0, r3
 8000fe6:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8000fe8:	9b01      	ldr	r3, [sp, #4]
}
 8000fea:	b002      	add	sp, #8
 8000fec:	4770      	bx	lr
 8000fee:	46c0      	nop			@ (mov r8, r8)
 8000ff0:	40021000 	.word	0x40021000

08000ff4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ff4:	b510      	push	{r4, lr}
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff6:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4801      	ldr	r0, [pc, #4]	@ (8001000 <Error_Handler+0xc>)
 8000ffc:	f7ff fbb6 	bl	800076c <Q_onError>
 8001000:	08005ed0 	.word	0x08005ed0

08001004 <SystemClock_Config>:
{
 8001004:	b530      	push	{r4, r5, lr}
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8001006:	2507      	movs	r5, #7
 8001008:	2401      	movs	r4, #1
{
 800100a:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800100c:	2210      	movs	r2, #16
 800100e:	2100      	movs	r1, #0
 8001010:	a807      	add	r0, sp, #28
 8001012:	f004 facb 	bl	80055ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001016:	2214      	movs	r2, #20
 8001018:	2100      	movs	r1, #0
 800101a:	4668      	mov	r0, sp
 800101c:	f004 fac6 	bl	80055ac <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8001020:	4a0f      	ldr	r2, [pc, #60]	@ (8001060 <SystemClock_Config+0x5c>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001022:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8001024:	6813      	ldr	r3, [r2, #0]
 8001026:	43ab      	bics	r3, r5
 8001028:	4323      	orrs	r3, r4
 800102a:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800102c:	2309      	movs	r3, #9
 800102e:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001030:	2380      	movs	r3, #128	@ 0x80
 8001032:	025b      	lsls	r3, r3, #9
 8001034:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001036:	940b      	str	r4, [sp, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001038:	f002 f954 	bl	80032e4 <HAL_RCC_OscConfig>
 800103c:	2800      	cmp	r0, #0
 800103e:	d001      	beq.n	8001044 <SystemClock_Config+0x40>
    Error_Handler();
 8001040:	f7ff ffd8 	bl	8000ff4 <Error_Handler>
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001044:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001046:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8001048:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800104a:	0021      	movs	r1, r4
 800104c:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800104e:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001050:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001052:	f002 faa1 	bl	8003598 <HAL_RCC_ClockConfig>
 8001056:	2800      	cmp	r0, #0
 8001058:	d1f2      	bne.n	8001040 <SystemClock_Config+0x3c>
}
 800105a:	b00d      	add	sp, #52	@ 0x34
 800105c:	bd30      	pop	{r4, r5, pc}
 800105e:	46c0      	nop			@ (mov r8, r8)
 8001060:	40022000 	.word	0x40022000

08001064 <main>:
{
 8001064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001066:	b0c7      	sub	sp, #284	@ 0x11c
  HAL_Init();
 8001068:	f001 fc7e 	bl	8002968 <HAL_Init>
  SystemClock_Config();
 800106c:	f7ff ffca 	bl	8001004 <SystemClock_Config>
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001070:	22db      	movs	r2, #219	@ 0xdb
 8001072:	466b      	mov	r3, sp
 8001074:	2400      	movs	r4, #0
 8001076:	189b      	adds	r3, r3, r2
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001078:	0021      	movs	r1, r4
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800107a:	701c      	strb	r4, [r3, #0]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	3ac3      	subs	r2, #195	@ 0xc3
 800107e:	a83c      	add	r0, sp, #240	@ 0xf0
 8001080:	f004 fa94 	bl	80055ac <memset>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8001084:	2004      	movs	r0, #4
 8001086:	f7ff ffa7 	bl	8000fd8 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOF);
 800108a:	2020      	movs	r0, #32
 800108c:	f7ff ffa4 	bl	8000fd8 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001090:	2001      	movs	r0, #1
 8001092:	f7ff ffa1 	bl	8000fd8 <LL_IOP_GRP1_EnableClock>
 8001096:	25a0      	movs	r5, #160	@ 0xa0
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8001098:	2002      	movs	r0, #2
 800109a:	f7ff ff9d 	bl	8000fd8 <LL_IOP_GRP1_EnableClock>
 800109e:	2302      	movs	r3, #2
 80010a0:	2220      	movs	r2, #32
 80010a2:	05ed      	lsls	r5, r5, #23
 80010a4:	62ab      	str	r3, [r5, #40]	@ 0x28
  EXTI_InitStruct.LineCommand = ENABLE;
 80010a6:	20d8      	movs	r0, #216	@ 0xd8
 80010a8:	62aa      	str	r2, [r5, #40]	@ 0x28
 80010aa:	2180      	movs	r1, #128	@ 0x80
 80010ac:	466a      	mov	r2, sp
 80010ae:	2601      	movs	r6, #1
 80010b0:	4f52      	ldr	r7, [pc, #328]	@ (80011fc <main+0x198>)
 80010b2:	1812      	adds	r2, r2, r0
 80010b4:	0209      	lsls	r1, r1, #8
 80010b6:	62be      	str	r6, [r7, #40]	@ 0x28
 80010b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010ba:	62a9      	str	r1, [r5, #40]	@ 0x28
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80010bc:	9635      	str	r6, [sp, #212]	@ 0xd4
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80010be:	4669      	mov	r1, sp
  EXTI_InitStruct.LineCommand = ENABLE;
 80010c0:	8016      	strh	r6, [r2, #0]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80010c2:	22da      	movs	r2, #218	@ 0xda
 80010c4:	1889      	adds	r1, r1, r2
 80010c6:	700b      	strb	r3, [r1, #0]
  LL_EXTI_Init(&EXTI_InitStruct);
 80010c8:	a935      	add	r1, sp, #212	@ 0xd4
 80010ca:	0008      	movs	r0, r1
 80010cc:	f002 fbf8 	bl	80038c0 <LL_EXTI_Init>
  EXTI_InitStruct.LineCommand = ENABLE;
 80010d0:	4669      	mov	r1, sp
 80010d2:	20d8      	movs	r0, #216	@ 0xd8
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_6;
 80010d4:	2340      	movs	r3, #64	@ 0x40
  EXTI_InitStruct.LineCommand = ENABLE;
 80010d6:	1808      	adds	r0, r1, r0
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_6;
 80010d8:	9335      	str	r3, [sp, #212]	@ 0xd4
  EXTI_InitStruct.LineCommand = ENABLE;
 80010da:	8006      	strh	r6, [r0, #0]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 80010dc:	20da      	movs	r0, #218	@ 0xda
 80010de:	1808      	adds	r0, r1, r0
 80010e0:	7006      	strb	r6, [r0, #0]
  LL_EXTI_Init(&EXTI_InitStruct);
 80010e2:	a835      	add	r0, sp, #212	@ 0xd4
 80010e4:	f002 fbec 	bl	80038c0 <LL_EXTI_Init>
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80010e8:	2003      	movs	r0, #3
  *         @arg @ref LL_EXTI_CONFIG_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(EXTI->EXTICR[Line & 0x03u], EXTI_EXTICR1_EXTI0 << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT), Port << \
 80010ea:	2107      	movs	r1, #7
 80010ec:	682b      	ldr	r3, [r5, #0]
 80010ee:	4a44      	ldr	r2, [pc, #272]	@ (8001200 <main+0x19c>)
 80010f0:	4383      	bics	r3, r0
 80010f2:	602b      	str	r3, [r5, #0]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	4013      	ands	r3, r2
 80010f8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80010fa:	68eb      	ldr	r3, [r5, #12]
 80010fc:	4383      	bics	r3, r0
 80010fe:	60eb      	str	r3, [r5, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
  LL_GPIO_Init(DHT11_RESET_GPIO_Port, &GPIO_InitStruct);
 8001102:	a83c      	add	r0, sp, #240	@ 0xf0
 8001104:	4013      	ands	r3, r2
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	4b3e      	ldr	r3, [pc, #248]	@ (8001204 <main+0x1a0>)
 800110a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800110c:	438a      	bics	r2, r1
 800110e:	661a      	str	r2, [r3, #96]	@ 0x60
 8001110:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8001112:	4a3d      	ldr	r2, [pc, #244]	@ (8001208 <main+0x1a4>)
 8001114:	4011      	ands	r1, r2
 8001116:	2280      	movs	r2, #128	@ 0x80
 8001118:	0252      	lsls	r2, r2, #9
 800111a:	430a      	orrs	r2, r1
 800111c:	665a      	str	r2, [r3, #100]	@ 0x64
  GPIO_InitStruct.Pin = DHT11_RESET_Pin;
 800111e:	2302      	movs	r3, #2
  LL_GPIO_Init(DHT11_RESET_GPIO_Port, &GPIO_InitStruct);
 8001120:	0001      	movs	r1, r0
 8001122:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = DHT11_RESET_Pin;
 8001124:	933c      	str	r3, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001126:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001128:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800112a:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800112c:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(DHT11_RESET_GPIO_Port, &GPIO_InitStruct);
 800112e:	f002 fc19 	bl	8003964 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin;
 8001132:	2004      	movs	r0, #4
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001134:	2302      	movs	r3, #2
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin;
 8001136:	903c      	str	r0, [sp, #240]	@ 0xf0
  LL_GPIO_Init(VCP_USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8001138:	a83c      	add	r0, sp, #240	@ 0xf0
 800113a:	0001      	movs	r1, r0
 800113c:	0028      	movs	r0, r5
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800113e:	933d      	str	r3, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001140:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001142:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001144:	9440      	str	r4, [sp, #256]	@ 0x100
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001146:	9641      	str	r6, [sp, #260]	@ 0x104
  LL_GPIO_Init(VCP_USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8001148:	f002 fc0c 	bl	8003964 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_USART2_RX_Pin;
 800114c:	2308      	movs	r3, #8
  LL_GPIO_Init(VCP_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 800114e:	a83c      	add	r0, sp, #240	@ 0xf0
 8001150:	0001      	movs	r1, r0
  GPIO_InitStruct.Pin = VCP_USART2_RX_Pin;
 8001152:	933c      	str	r3, [sp, #240]	@ 0xf0
  LL_GPIO_Init(VCP_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8001154:	0028      	movs	r0, r5
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001156:	3b06      	subs	r3, #6
 8001158:	933d      	str	r3, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800115a:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800115c:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800115e:	9440      	str	r4, [sp, #256]	@ 0x100
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001160:	9641      	str	r6, [sp, #260]	@ 0x104
  LL_GPIO_Init(VCP_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8001162:	f002 fbff 	bl	8003964 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = Water_Pump_Pin;
 8001166:	2220      	movs	r2, #32
 8001168:	923c      	str	r2, [sp, #240]	@ 0xf0
  LL_GPIO_Init(Water_Pump_GPIO_Port, &GPIO_InitStruct);
 800116a:	aa3c      	add	r2, sp, #240	@ 0xf0
 800116c:	0011      	movs	r1, r2
 800116e:	0028      	movs	r0, r5
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001170:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001172:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001174:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001176:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(Water_Pump_GPIO_Port, &GPIO_InitStruct);
 8001178:	f002 fbf4 	bl	8003964 <LL_GPIO_Init>
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800117c:	2302      	movs	r3, #2
  LL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 800117e:	aa3c      	add	r2, sp, #240	@ 0xf0
 8001180:	0011      	movs	r1, r2
 8001182:	0038      	movs	r0, r7
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001184:	933e      	str	r3, [sp, #248]	@ 0xf8
  GPIO_InitStruct.Pin = CE_Pin;
 8001186:	963c      	str	r6, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001188:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800118a:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800118c:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 800118e:	f002 fbe9 	bl	8003964 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = CSN_Pin;
 8001192:	2302      	movs	r3, #2
 8001194:	933c      	str	r3, [sp, #240]	@ 0xf0
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001196:	933e      	str	r3, [sp, #248]	@ 0xf8
  LL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 8001198:	ab3c      	add	r3, sp, #240	@ 0xf0
 800119a:	0019      	movs	r1, r3
 800119c:	0038      	movs	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800119e:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011a0:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011a2:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f002 fbde 	bl	8003964 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80011a8:	2180      	movs	r1, #128	@ 0x80
 80011aa:	0209      	lsls	r1, r1, #8
 80011ac:	913c      	str	r1, [sp, #240]	@ 0xf0
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ae:	0028      	movs	r0, r5
 80011b0:	a93c      	add	r1, sp, #240	@ 0xf0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011b2:	963d      	str	r6, [sp, #244]	@ 0xf4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011b4:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011b6:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011b8:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ba:	f002 fbd3 	bl	8003964 <LL_GPIO_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011be:	22c1      	movs	r2, #193	@ 0xc1
 80011c0:	4912      	ldr	r1, [pc, #72]	@ (800120c <main+0x1a8>)
 80011c2:	0092      	lsls	r2, r2, #2
 80011c4:	588b      	ldr	r3, [r1, r2]
 80011c6:	4812      	ldr	r0, [pc, #72]	@ (8001210 <main+0x1ac>)
  hi2c1.Instance = I2C1;
 80011c8:	4f12      	ldr	r7, [pc, #72]	@ (8001214 <main+0x1b0>)
 80011ca:	4003      	ands	r3, r0
 80011cc:	508b      	str	r3, [r1, r2]
 80011ce:	588b      	ldr	r3, [r1, r2]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011d0:	0038      	movs	r0, r7
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	0a1b      	lsrs	r3, r3, #8
 80011d6:	508b      	str	r3, [r1, r2]
  hi2c1.Instance = I2C1;
 80011d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001218 <main+0x1b4>)
  hi2c1.Init.OwnAddress1 = 0;
 80011da:	60bc      	str	r4, [r7, #8]
  hi2c1.Instance = I2C1;
 80011dc:	603b      	str	r3, [r7, #0]
  hi2c1.Init.Timing = 0x0090194B;
 80011de:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <main+0x1b8>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e0:	60fe      	str	r6, [r7, #12]
  hi2c1.Init.Timing = 0x0090194B;
 80011e2:	607b      	str	r3, [r7, #4]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011e4:	613c      	str	r4, [r7, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011e6:	617c      	str	r4, [r7, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011e8:	61bc      	str	r4, [r7, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ea:	61fc      	str	r4, [r7, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ec:	623c      	str	r4, [r7, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ee:	f001 fe19 	bl	8002e24 <HAL_I2C_Init>
 80011f2:	0001      	movs	r1, r0
 80011f4:	42a0      	cmp	r0, r4
 80011f6:	d013      	beq.n	8001220 <main+0x1bc>
    Error_Handler();
 80011f8:	f7ff fefc 	bl	8000ff4 <Error_Handler>
 80011fc:	50000400 	.word	0x50000400
 8001200:	ffffcfff 	.word	0xffffcfff
 8001204:	40021800 	.word	0x40021800
 8001208:	fff8ffff 	.word	0xfff8ffff
 800120c:	e000e100 	.word	0xe000e100
 8001210:	ffff00ff 	.word	0xffff00ff
 8001214:	200004d8 	.word	0x200004d8
 8001218:	40005400 	.word	0x40005400
 800121c:	0090194b 	.word	0x0090194b
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001220:	0038      	movs	r0, r7
 8001222:	f002 f815 	bl	8003250 <HAL_I2CEx_ConfigAnalogFilter>
 8001226:	1e01      	subs	r1, r0, #0
 8001228:	d1e6      	bne.n	80011f8 <main+0x194>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800122a:	0038      	movs	r0, r7
 800122c:	f002 f836 	bl	800329c <HAL_I2CEx_ConfigDigitalFilter>
 8001230:	1e04      	subs	r4, r0, #0
 8001232:	d1e1      	bne.n	80011f8 <main+0x194>
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001234:	2710      	movs	r7, #16
 8001236:	0001      	movs	r1, r0
 8001238:	003a      	movs	r2, r7
 800123a:	a80c      	add	r0, sp, #48	@ 0x30
 800123c:	f004 f9b6 	bl	80055ac <memset>
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001240:	0021      	movs	r1, r4
 8001242:	2218      	movs	r2, #24
 8001244:	a81b      	add	r0, sp, #108	@ 0x6c
 8001246:	f004 f9b1 	bl	80055ac <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124a:	0021      	movs	r1, r4
 800124c:	2218      	movs	r2, #24
 800124e:	a821      	add	r0, sp, #132	@ 0x84
 8001250:	f004 f9ac 	bl	80055ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001254:	0021      	movs	r1, r4
 8001256:	2218      	movs	r2, #24
 8001258:	a836      	add	r0, sp, #216	@ 0xd8
 800125a:	f004 f9a7 	bl	80055ac <memset>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800125e:	2320      	movs	r3, #32
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001260:	a835      	add	r0, sp, #212	@ 0xd4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001262:	9335      	str	r3, [sp, #212]	@ 0xd4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001264:	f002 fa5a 	bl	800371c <HAL_RCCEx_PeriphCLKConfig>
 8001268:	1e04      	subs	r4, r0, #0
 800126a:	d1c5      	bne.n	80011f8 <main+0x194>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC);
 800126c:	2080      	movs	r0, #128	@ 0x80
 800126e:	0340      	lsls	r0, r0, #13
 8001270:	f7ff fea4 	bl	8000fbc <LL_APB1_GRP2_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001274:	0030      	movs	r0, r6
 8001276:	f7ff feaf 	bl	8000fd8 <LL_IOP_GRP1_EnableClock>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800127a:	2303      	movs	r3, #3
  LL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 800127c:	0028      	movs	r0, r5
 800127e:	a921      	add	r1, sp, #132	@ 0x84
  GPIO_InitStruct.Pin = ADC_MOIST_Pin;
 8001280:	9721      	str	r7, [sp, #132]	@ 0x84
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001282:	9322      	str	r3, [sp, #136]	@ 0x88
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001284:	9425      	str	r4, [sp, #148]	@ 0x94
  LL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8001286:	f002 fb6d 	bl	8003964 <LL_GPIO_Init>
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 800128a:	2380      	movs	r3, #128	@ 0x80
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800128c:	4de1      	ldr	r5, [pc, #900]	@ (8001614 <main+0x5b0>)
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 800128e:	05db      	lsls	r3, r3, #23
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001290:	a90c      	add	r1, sp, #48	@ 0x30
 8001292:	0028      	movs	r0, r5
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 8001294:	930c      	str	r3, [sp, #48]	@ 0x30
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001296:	940d      	str	r4, [sp, #52]	@ 0x34
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001298:	940e      	str	r4, [sp, #56]	@ 0x38
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800129a:	940f      	str	r4, [sp, #60]	@ 0x3c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800129c:	f002 fac8 	bl	8003830 <LL_ADC_Init>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD, Configurability);
 80012a0:	68eb      	ldr	r3, [r5, #12]
 80012a2:	4add      	ldr	r2, [pc, #884]	@ (8001618 <main+0x5b4>)
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80012a4:	0028      	movs	r0, r5
 80012a6:	4013      	ands	r3, r2
 80012a8:	60eb      	str	r3, [r5, #12]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80012aa:	23f0      	movs	r3, #240	@ 0xf0
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80012ac:	a91b      	add	r1, sp, #108	@ 0x6c
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80012ae:	931c      	str	r3, [sp, #112]	@ 0x70
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80012b0:	941b      	str	r4, [sp, #108]	@ 0x6c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80012b2:	941d      	str	r4, [sp, #116]	@ 0x74
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80012b4:	941e      	str	r4, [sp, #120]	@ 0x78
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80012b6:	941f      	str	r4, [sp, #124]	@ 0x7c
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80012b8:	9420      	str	r4, [sp, #128]	@ 0x80
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80012ba:	f002 fad5 	bl	8003868 <LL_ADC_REG_Init>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 80012be:	2204      	movs	r2, #4
 80012c0:	68eb      	ldr	r3, [r5, #12]
 80012c2:	4393      	bics	r3, r2
 80012c4:	60eb      	str	r3, [r5, #12]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 80012c6:	692b      	ldr	r3, [r5, #16]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LFTRIG, TriggerFrequencyMode);
 80012c8:	4ad4      	ldr	r2, [pc, #848]	@ (800161c <main+0x5b8>)
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 80012ca:	43b3      	bics	r3, r6
 80012cc:	612b      	str	r3, [r5, #16]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LFTRIG, TriggerFrequencyMode);
 80012ce:	692b      	ldr	r3, [r5, #16]
 80012d0:	4013      	ands	r3, r2
 80012d2:	612b      	str	r3, [r5, #16]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80012d4:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80012d6:	431f      	orrs	r7, r3
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_CCRDY) == (LL_ADC_FLAG_CCRDY)) ? 1UL : 0UL);
 80012d8:	2380      	movs	r3, #128	@ 0x80
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80012da:	62af      	str	r7, [r5, #40]	@ 0x28
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_CCRDY) == (LL_ADC_FLAG_CCRDY)) ? 1UL : 0UL);
 80012dc:	019b      	lsls	r3, r3, #6
 80012de:	682a      	ldr	r2, [r5, #0]
 80012e0:	421a      	tst	r2, r3
 80012e2:	d0fc      	beq.n	80012de <main+0x27a>
  MODIFY_REG(ADCx->SMPR,
 80012e4:	2607      	movs	r6, #7
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80012e6:	2404      	movs	r4, #4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 80012e8:	2708      	movs	r7, #8
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_CCRDY);
 80012ea:	602b      	str	r3, [r5, #0]
  MODIFY_REG(ADCx->SMPR,
 80012ec:	696b      	ldr	r3, [r5, #20]
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80012ee:	2100      	movs	r1, #0
 80012f0:	43b3      	bics	r3, r6
 80012f2:	616b      	str	r3, [r5, #20]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80012f4:	686b      	ldr	r3, [r5, #4]
 80012f6:	a83c      	add	r0, sp, #240	@ 0xf0
 80012f8:	43a3      	bics	r3, r4
 80012fa:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 80012fc:	686b      	ldr	r3, [r5, #4]
 80012fe:	43bb      	bics	r3, r7
 8001300:	606b      	str	r3, [r5, #4]
  MODIFY_REG(ADCx->CR,
 8001302:	68aa      	ldr	r2, [r5, #8]
 8001304:	4bc6      	ldr	r3, [pc, #792]	@ (8001620 <main+0x5bc>)
 8001306:	401a      	ands	r2, r3
 8001308:	2380      	movs	r3, #128	@ 0x80
 800130a:	055b      	lsls	r3, r3, #21
 800130c:	4313      	orrs	r3, r2
 800130e:	60ab      	str	r3, [r5, #8]
 8001310:	2228      	movs	r2, #40	@ 0x28
 8001312:	f004 f94b 	bl	80055ac <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001316:	2218      	movs	r2, #24
 8001318:	2100      	movs	r1, #0
 800131a:	a815      	add	r0, sp, #84	@ 0x54
 800131c:	f004 f946 	bl	80055ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001320:	2218      	movs	r2, #24
 8001322:	2100      	movs	r1, #0
 8001324:	a82f      	add	r0, sp, #188	@ 0xbc
 8001326:	f004 f941 	bl	80055ac <memset>
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800132a:	a82e      	add	r0, sp, #184	@ 0xb8
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 800132c:	942e      	str	r4, [sp, #184]	@ 0xb8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800132e:	f002 f9f5 	bl	800371c <HAL_RCCEx_PeriphCLKConfig>
 8001332:	1e04      	subs	r4, r0, #0
 8001334:	d000      	beq.n	8001338 <main+0x2d4>
 8001336:	e75f      	b.n	80011f8 <main+0x194>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001338:	2080      	movs	r0, #128	@ 0x80
 800133a:	0140      	lsls	r0, r0, #5
 800133c:	f7ff fe3e 	bl	8000fbc <LL_APB1_GRP2_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001340:	2001      	movs	r0, #1
 8001342:	f7ff fe49 	bl	8000fd8 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8001346:	2002      	movs	r0, #2
 8001348:	f7ff fe46 	bl	8000fd8 <LL_IOP_GRP1_EnableClock>
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134c:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800134e:	2340      	movs	r3, #64	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001350:	2502      	movs	r5, #2
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001352:	a915      	add	r1, sp, #84	@ 0x54
 8001354:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001356:	9315      	str	r3, [sp, #84]	@ 0x54
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001358:	9516      	str	r5, [sp, #88]	@ 0x58
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800135a:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800135c:	9418      	str	r4, [sp, #96]	@ 0x60
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800135e:	9419      	str	r4, [sp, #100]	@ 0x64
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8001360:	941a      	str	r4, [sp, #104]	@ 0x68
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001362:	f002 faff 	bl	8003964 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8001366:	2080      	movs	r0, #128	@ 0x80
 8001368:	9015      	str	r0, [sp, #84]	@ 0x54
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136a:	20a0      	movs	r0, #160	@ 0xa0
 800136c:	a915      	add	r1, sp, #84	@ 0x54
 800136e:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001370:	9516      	str	r5, [sp, #88]	@ 0x58
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001372:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001374:	9418      	str	r4, [sp, #96]	@ 0x60
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001376:	9419      	str	r4, [sp, #100]	@ 0x64
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8001378:	941a      	str	r4, [sp, #104]	@ 0x68
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137a:	f002 faf3 	bl	8003964 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137e:	a915      	add	r1, sp, #84	@ 0x54
 8001380:	48a8      	ldr	r0, [pc, #672]	@ (8001624 <main+0x5c0>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001382:	9715      	str	r7, [sp, #84]	@ 0x54
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001384:	9516      	str	r5, [sp, #88]	@ 0x58
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001386:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001388:	9418      	str	r4, [sp, #96]	@ 0x60
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800138a:	9419      	str	r4, [sp, #100]	@ 0x64
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 800138c:	941a      	str	r4, [sp, #104]	@ 0x68
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138e:	f002 fae9 	bl	8003964 <LL_GPIO_Init>
 8001392:	22c6      	movs	r2, #198	@ 0xc6
 8001394:	49a4      	ldr	r1, [pc, #656]	@ (8001628 <main+0x5c4>)
 8001396:	0092      	lsls	r2, r2, #2
 8001398:	588b      	ldr	r3, [r1, r2]
 800139a:	4da4      	ldr	r5, [pc, #656]	@ (800162c <main+0x5c8>)
 800139c:	402b      	ands	r3, r5
 800139e:	508b      	str	r3, [r1, r2]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80013a0:	2382      	movs	r3, #130	@ 0x82
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80013a2:	2180      	movs	r1, #128	@ 0x80
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 80013a4:	2510      	movs	r5, #16
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	933d      	str	r3, [sp, #244]	@ 0xf4
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80013aa:	23e0      	movs	r3, #224	@ 0xe0
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80013ac:	0089      	lsls	r1, r1, #2
  SPI_InitStruct.CRCPoly = 7;
 80013ae:	9645      	str	r6, [sp, #276]	@ 0x114
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80013b0:	ae3c      	add	r6, sp, #240	@ 0xf0
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80013b2:	9141      	str	r1, [sp, #260]	@ 0x104
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80013b4:	0031      	movs	r1, r6
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80013b6:	2610      	movs	r6, #16
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 80013b8:	9542      	str	r5, [sp, #264]	@ 0x108
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80013ba:	4d9d      	ldr	r5, [pc, #628]	@ (8001630 <main+0x5cc>)
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80013bc:	00db      	lsls	r3, r3, #3
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80013be:	0028      	movs	r0, r5
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80013c0:	943c      	str	r4, [sp, #240]	@ 0xf0
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80013c2:	933e      	str	r3, [sp, #248]	@ 0xf8
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80013c4:	943f      	str	r4, [sp, #252]	@ 0xfc
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80013c6:	9440      	str	r4, [sp, #256]	@ 0x100
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80013c8:	9443      	str	r4, [sp, #268]	@ 0x10c
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80013ca:	9444      	str	r4, [sp, #272]	@ 0x110
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80013cc:	f002 fd26 	bl	8003e1c <LL_SPI_Init>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM17);
 80013d0:	2080      	movs	r0, #128	@ 0x80
 80013d2:	686b      	ldr	r3, [r5, #4]
 80013d4:	02c0      	lsls	r0, r0, #11
 80013d6:	43b3      	bics	r3, r6
 80013d8:	606b      	str	r3, [r5, #4]
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
{
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 80013da:	686b      	ldr	r3, [r5, #4]
  TIM_InitStruct.Prescaler = 47;
 80013dc:	361f      	adds	r6, #31
 80013de:	433b      	orrs	r3, r7
 80013e0:	606b      	str	r3, [r5, #4]
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 80013e2:	4d94      	ldr	r5, [pc, #592]	@ (8001634 <main+0x5d0>)
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM17);
 80013e4:	f7ff fdea 	bl	8000fbc <LL_APB1_GRP2_EnableClock>
  TIM_InitStruct.Autoreload = 65535;
 80013e8:	4f93      	ldr	r7, [pc, #588]	@ (8001638 <main+0x5d4>)
  TIM_InitStruct.Prescaler = 47;
 80013ea:	963c      	str	r6, [sp, #240]	@ 0xf0
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 80013ec:	ae3c      	add	r6, sp, #240	@ 0xf0
 80013ee:	0031      	movs	r1, r6
 80013f0:	0028      	movs	r0, r5
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80013f2:	943d      	str	r4, [sp, #244]	@ 0xf4
  TIM_InitStruct.Autoreload = 65535;
 80013f4:	973e      	str	r7, [sp, #248]	@ 0xf8
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80013f6:	943f      	str	r4, [sp, #252]	@ 0xfc
  TIM_InitStruct.RepetitionCounter = 0;
 80013f8:	9440      	str	r4, [sp, #256]	@ 0x100
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 80013fa:	f002 fd4f 	bl	8003e9c <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80013fe:	2080      	movs	r0, #128	@ 0x80
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001400:	2601      	movs	r6, #1
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001402:	682b      	ldr	r3, [r5, #0]
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001404:	0021      	movs	r1, r4
 8001406:	4383      	bics	r3, r0
 8001408:	602b      	str	r3, [r5, #0]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800140a:	696b      	ldr	r3, [r5, #20]
 800140c:	2214      	movs	r2, #20
 800140e:	4333      	orrs	r3, r6
 8001410:	ae35      	add	r6, sp, #212	@ 0xd4
 8001412:	616b      	str	r3, [r5, #20]
 8001414:	0030      	movs	r0, r6
 8001416:	f004 f8c9 	bl	80055ac <memset>
  SET_BIT(RCC->APBENR1, Periphs);
 800141a:	2202      	movs	r2, #2
 800141c:	4d87      	ldr	r5, [pc, #540]	@ (800163c <main+0x5d8>)
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 800141e:	2004      	movs	r0, #4
 8001420:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001422:	4313      	orrs	r3, r2
 8001424:	63eb      	str	r3, [r5, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8001426:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001428:	4013      	ands	r3, r2
 800142a:	9306      	str	r3, [sp, #24]
  (void)tmpreg;
 800142c:	9b06      	ldr	r3, [sp, #24]
 800142e:	f7ff fdd3 	bl	8000fd8 <LL_IOP_GRP1_EnableClock>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001432:	2340      	movs	r3, #64	@ 0x40
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001434:	2202      	movs	r2, #2
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001436:	933c      	str	r3, [sp, #240]	@ 0xf0
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001438:	ab3c      	add	r3, sp, #240	@ 0xf0
 800143a:	0019      	movs	r1, r3
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800143c:	923d      	str	r2, [sp, #244]	@ 0xf4
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800143e:	4880      	ldr	r0, [pc, #512]	@ (8001640 <main+0x5dc>)
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001440:	3a01      	subs	r2, #1
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001442:	943e      	str	r4, [sp, #248]	@ 0xf8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001444:	943f      	str	r4, [sp, #252]	@ 0xfc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001446:	9440      	str	r4, [sp, #256]	@ 0x100
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001448:	9241      	str	r2, [sp, #260]	@ 0x104
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144a:	f002 fa8b 	bl	8003964 <LL_GPIO_Init>
  TIM_InitStruct.Prescaler = 47;
 800144e:	222f      	movs	r2, #47	@ 0x2f
 8001450:	8032      	strh	r2, [r6, #0]
  TIM_InitStruct.Autoreload = 65535;
 8001452:	9737      	str	r7, [sp, #220]	@ 0xdc
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001454:	4f7b      	ldr	r7, [pc, #492]	@ (8001644 <main+0x5e0>)
 8001456:	0031      	movs	r1, r6
 8001458:	0038      	movs	r0, r7
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800145a:	9436      	str	r4, [sp, #216]	@ 0xd8
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800145c:	9438      	str	r4, [sp, #224]	@ 0xe0
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800145e:	f002 fd1d 	bl	8003e9c <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001462:	2080      	movs	r0, #128	@ 0x80
 8001464:	683b      	ldr	r3, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001466:	4a78      	ldr	r2, [pc, #480]	@ (8001648 <main+0x5e4>)
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001468:	4383      	bics	r3, r0
 800146a:	603b      	str	r3, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800146c:	68bb      	ldr	r3, [r7, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800146e:	21f0      	movs	r1, #240	@ 0xf0
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001470:	4013      	ands	r3, r2
 8001472:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8001474:	68ba      	ldr	r2, [r7, #8]
 8001476:	4b75      	ldr	r3, [pc, #468]	@ (800164c <main+0x5e8>)
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001478:	2601      	movs	r6, #1
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 800147a:	401a      	ands	r2, r3
 800147c:	2350      	movs	r3, #80	@ 0x50
 800147e:	4313      	orrs	r3, r2
 8001480:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	4a72      	ldr	r2, [pc, #456]	@ (8001650 <main+0x5ec>)
 8001486:	4013      	ands	r3, r2
 8001488:	2204      	movs	r2, #4
 800148a:	4313      	orrs	r3, r2
 800148c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800148e:	4b71      	ldr	r3, [pc, #452]	@ (8001654 <main+0x5f0>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	438a      	bics	r2, r1
 8001494:	601a      	str	r2, [r3, #0]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8001496:	6a3a      	ldr	r2, [r7, #32]
 8001498:	39e6      	subs	r1, #230	@ 0xe6
 800149a:	430a      	orrs	r2, r1
 800149c:	623a      	str	r2, [r7, #32]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	3136      	adds	r1, #54	@ 0x36
 80014a2:	438a      	bics	r2, r1
 80014a4:	60fa      	str	r2, [r7, #12]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	496b      	ldr	r1, [pc, #428]	@ (8001658 <main+0x5f4>)
 80014aa:	400a      	ands	r2, r1
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80014ac:	2170      	movs	r1, #112	@ 0x70
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 80014ae:	60fa      	str	r2, [r7, #12]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	438a      	bics	r2, r1
 80014b4:	607a      	str	r2, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80014b6:	68ba      	ldr	r2, [r7, #8]
  LL_RTC_InitTypeDef RTC_InitStruct = {0};
 80014b8:	0021      	movs	r1, r4
 80014ba:	4382      	bics	r2, r0
 80014bc:	60ba      	str	r2, [r7, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80014be:	2703      	movs	r7, #3
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	a809      	add	r0, sp, #36	@ 0x24
 80014c4:	43ba      	bics	r2, r7
 80014c6:	4332      	orrs	r2, r6
 80014c8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	3709      	adds	r7, #9
 80014ce:	43ba      	bics	r2, r7
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	003a      	movs	r2, r7
 80014d4:	f004 f86a 	bl	80055ac <memset>
  LL_RTC_AlarmTypeDef RTC_AlarmStruct = {0};
 80014d8:	ae10      	add	r6, sp, #64	@ 0x40
  LL_RTC_TimeTypeDef RTC_TimeStruct = {0};
 80014da:	0021      	movs	r1, r4
 80014dc:	2208      	movs	r2, #8
 80014de:	a807      	add	r0, sp, #28
 80014e0:	f004 f864 	bl	80055ac <memset>
  LL_RTC_AlarmTypeDef RTC_AlarmStruct = {0};
 80014e4:	0021      	movs	r1, r4
 80014e6:	2214      	movs	r2, #20
 80014e8:	0030      	movs	r0, r6
  LL_RTC_DateTypeDef RTC_DateStruct = {0};
 80014ea:	9405      	str	r4, [sp, #20]
  LL_RTC_AlarmTypeDef RTC_AlarmStruct = {0};
 80014ec:	f004 f85e 	bl	80055ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014f0:	0021      	movs	r1, r4
 80014f2:	2214      	movs	r2, #20
 80014f4:	a828      	add	r0, sp, #160	@ 0xa0
 80014f6:	f004 f859 	bl	80055ac <memset>
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80014fa:	2380      	movs	r3, #128	@ 0x80
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80014fc:	2140      	movs	r1, #64	@ 0x40
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	932d      	str	r3, [sp, #180]	@ 0xb4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001502:	ab27      	add	r3, sp, #156	@ 0x9c
 8001504:	0018      	movs	r0, r3
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001506:	9127      	str	r1, [sp, #156]	@ 0x9c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001508:	f002 f908 	bl	800371c <HAL_RCCEx_PeriphCLKConfig>
 800150c:	1e04      	subs	r4, r0, #0
 800150e:	d000      	beq.n	8001512 <main+0x4ae>
 8001510:	e672      	b.n	80011f8 <main+0x194>
  * @rmtoll CSR1         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->CSR1, RCC_CSR1_RTCEN);
 8001512:	2380      	movs	r3, #128	@ 0x80
 8001514:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8001516:	021b      	lsls	r3, r3, #8
 8001518:	4313      	orrs	r3, r2
  SET_BIT(RCC->APBENR1, Periphs);
 800151a:	2280      	movs	r2, #128	@ 0x80
 800151c:	65eb      	str	r3, [r5, #92]	@ 0x5c
 800151e:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001520:	00d2      	lsls	r2, r2, #3
 8001522:	4313      	orrs	r3, r2
 8001524:	63eb      	str	r3, [r5, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8001526:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001528:	483f      	ldr	r0, [pc, #252]	@ (8001628 <main+0x5c4>)
 800152a:	4013      	ands	r3, r2
 800152c:	3a01      	subs	r2, #1
 800152e:	933c      	str	r3, [sp, #240]	@ 0xf0
 8001530:	3aff      	subs	r2, #255	@ 0xff
  (void)tmpreg;
 8001532:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 8001534:	4949      	ldr	r1, [pc, #292]	@ (800165c <main+0x5f8>)
 8001536:	5883      	ldr	r3, [r0, r2]
  LL_RTC_Init(RTC, &RTC_InitStruct);
 8001538:	4d49      	ldr	r5, [pc, #292]	@ (8001660 <main+0x5fc>)
 800153a:	400b      	ands	r3, r1
 800153c:	5083      	str	r3, [r0, r2]
  RTC_InitStruct.AsynchPrescaler = 127;
 800153e:	237f      	movs	r3, #127	@ 0x7f
  LL_RTC_Init(RTC, &RTC_InitStruct);
 8001540:	a909      	add	r1, sp, #36	@ 0x24
  RTC_InitStruct.AsynchPrescaler = 127;
 8001542:	930a      	str	r3, [sp, #40]	@ 0x28
  LL_RTC_Init(RTC, &RTC_InitStruct);
 8001544:	0028      	movs	r0, r5
  RTC_InitStruct.SynchPrescaler = 255;
 8001546:	3380      	adds	r3, #128	@ 0x80
 8001548:	930b      	str	r3, [sp, #44]	@ 0x2c
  RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
 800154a:	9409      	str	r4, [sp, #36]	@ 0x24
  LL_RTC_Init(RTC, &RTC_InitStruct);
 800154c:	f002 fb1c 	bl	8003b88 <LL_RTC_Init>
  RTC_TimeStruct.Hours = 0x0;
 8001550:	466b      	mov	r3, sp
  RTC_TimeStruct.Seconds = 0x0;
 8001552:	2122      	movs	r1, #34	@ 0x22
  RTC_TimeStruct.Hours = 0x0;
 8001554:	841c      	strh	r4, [r3, #32]
  RTC_TimeStruct.Seconds = 0x0;
 8001556:	185b      	adds	r3, r3, r1
 8001558:	701c      	strb	r4, [r3, #0]
  LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_TimeStruct);
 800155a:	ab07      	add	r3, sp, #28
 800155c:	001a      	movs	r2, r3
 800155e:	0028      	movs	r0, r5
 8001560:	3921      	subs	r1, #33	@ 0x21
 8001562:	f002 fb83 	bl	8003c6c <LL_RTC_TIME_Init>
  RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;
 8001566:	4b3f      	ldr	r3, [pc, #252]	@ (8001664 <main+0x600>)
  LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_DateStruct);
 8001568:	aa05      	add	r2, sp, #20
 800156a:	2101      	movs	r1, #1
 800156c:	0028      	movs	r0, r5
  RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;
 800156e:	9305      	str	r3, [sp, #20]
  LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_DateStruct);
 8001570:	f002 fbe6 	bl	8003d40 <LL_RTC_DATE_Init>
  RTC_AlarmStruct.AlarmDateWeekDay = 0x1;
 8001574:	2201      	movs	r2, #1
  LL_RTC_ALMA_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_AlarmStruct);
 8001576:	2101      	movs	r1, #1
  RTC_AlarmStruct.AlarmDateWeekDay = 0x1;
 8001578:	7432      	strb	r2, [r6, #16]
  LL_RTC_ALMA_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_AlarmStruct);
 800157a:	0028      	movs	r0, r5
 800157c:	0032      	movs	r2, r6
  RTC_AlarmStruct.AlarmTime.Hours = 0x0;
 800157e:	80b4      	strh	r4, [r6, #4]
  RTC_AlarmStruct.AlarmTime.Seconds = 0x0;
 8001580:	71b4      	strb	r4, [r6, #6]
  RTC_AlarmStruct.AlarmMask = LL_RTC_ALMA_MASK_NONE;
 8001582:	9412      	str	r4, [sp, #72]	@ 0x48
  RTC_AlarmStruct.AlarmDateWeekDaySel = LL_RTC_ALMA_DATEWEEKDAYSEL_DATE;
 8001584:	9413      	str	r4, [sp, #76]	@ 0x4c
  LL_RTC_ALMA_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_AlarmStruct);
 8001586:	f002 fa3d 	bl	8003a04 <LL_RTC_ALMA_Init>
  SET_BIT(RTCx->CR, RTC_CR_ALRAIE);
 800158a:	2280      	movs	r2, #128	@ 0x80
 800158c:	69ab      	ldr	r3, [r5, #24]
 800158e:	0152      	lsls	r2, r2, #5
 8001590:	4313      	orrs	r3, r2
 8001592:	61ab      	str	r3, [r5, #24]
  CLEAR_BIT(RTCx->CR, RTC_CR_TAMPALRM_PU);
 8001594:	69ab      	ldr	r3, [r5, #24]
 8001596:	4a21      	ldr	r2, [pc, #132]	@ (800161c <main+0x5b8>)
 8001598:	4013      	ands	r3, r2
 800159a:	61ab      	str	r3, [r5, #24]
  MODIFY_REG(RTCx->CR, RTC_CR_COE | RTC_CR_COSEL, Frequency);
 800159c:	69aa      	ldr	r2, [r5, #24]
 800159e:	4b32      	ldr	r3, [pc, #200]	@ (8001668 <main+0x604>)
 80015a0:	401a      	ands	r2, r3
 80015a2:	2380      	movs	r3, #128	@ 0x80
 80015a4:	041b      	lsls	r3, r3, #16
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61ab      	str	r3, [r5, #24]
  QF_init();       // initialize the framework and the underlying RT kernel
 80015aa:	f003 fad9 	bl	8004b60 <QF_init>
  BSP_init();      // initialize the BSP
 80015ae:	f7ff fa39 	bl	8000a24 <BSP_init>
  QF_poolInit(sensorEvtPoolSto, sizeof(sensorEvtPoolSto), sizeof(sensorEvtPoolSto[0]));
 80015b2:	003a      	movs	r2, r7
 80015b4:	2130      	movs	r1, #48	@ 0x30
 80015b6:	482d      	ldr	r0, [pc, #180]	@ (800166c <main+0x608>)
 80015b8:	f002 ff7c 	bl	80044b4 <QF_poolInit>
  Main_App_ctor(&MainApp_inst);
 80015bc:	4f2c      	ldr	r7, [pc, #176]	@ (8001670 <main+0x60c>)
 80015be:	0038      	movs	r0, r7
 80015c0:	f000 fc78 	bl	8001eb4 <Main_App_ctor>
  Sensor_ctor(&Sensor_inst);
 80015c4:	4e2b      	ldr	r6, [pc, #172]	@ (8001674 <main+0x610>)
 80015c6:	0030      	movs	r0, r6
 80015c8:	f000 fca4 	bl	8001f14 <Sensor_ctor>
  RFButton_ctor(&RFButton_inst);
 80015cc:	4d2a      	ldr	r5, [pc, #168]	@ (8001678 <main+0x614>)
 80015ce:	0028      	movs	r0, r5
 80015d0:	f000 fcbe 	bl	8001f50 <RFButton_ctor>
      QACTIVE_START(&MainApp_inst,           // AO pointer
 80015d4:	0038      	movs	r0, r7
 80015d6:	231e      	movs	r3, #30
 80015d8:	2101      	movs	r1, #1
 80015da:	4a28      	ldr	r2, [pc, #160]	@ (800167c <main+0x618>)
 80015dc:	9402      	str	r4, [sp, #8]
 80015de:	9401      	str	r4, [sp, #4]
 80015e0:	9400      	str	r4, [sp, #0]
 80015e2:	f003 fadf 	bl	8004ba4 <QActive_start>
      QACTIVE_START(&Sensor_inst,           // AO pointer
 80015e6:	0030      	movs	r0, r6
 80015e8:	2310      	movs	r3, #16
 80015ea:	2103      	movs	r1, #3
 80015ec:	4a24      	ldr	r2, [pc, #144]	@ (8001680 <main+0x61c>)
 80015ee:	9402      	str	r4, [sp, #8]
 80015f0:	9401      	str	r4, [sp, #4]
 80015f2:	9400      	str	r4, [sp, #0]
 80015f4:	f003 fad6 	bl	8004ba4 <QActive_start>
      QACTIVE_START(&RFButton_inst,           // AO pointer
 80015f8:	2305      	movs	r3, #5
 80015fa:	2102      	movs	r1, #2
 80015fc:	0028      	movs	r0, r5
 80015fe:	4a21      	ldr	r2, [pc, #132]	@ (8001684 <main+0x620>)
 8001600:	9402      	str	r4, [sp, #8]
 8001602:	9401      	str	r4, [sp, #4]
 8001604:	9400      	str	r4, [sp, #0]
 8001606:	f003 facd 	bl	8004ba4 <QActive_start>
  return QF_run(); // run the QF application
 800160a:	f003 fab5 	bl	8004b78 <QF_run>
}
 800160e:	b047      	add	sp, #284	@ 0x11c
 8001610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001612:	46c0      	nop			@ (mov r8, r8)
 8001614:	40012400 	.word	0x40012400
 8001618:	ffdfffff 	.word	0xffdfffff
 800161c:	dfffffff 	.word	0xdfffffff
 8001620:	6fffffe8 	.word	0x6fffffe8
 8001624:	50000400 	.word	0x50000400
 8001628:	e000e100 	.word	0xe000e100
 800162c:	ffff00ff 	.word	0xffff00ff
 8001630:	40013000 	.word	0x40013000
 8001634:	40014800 	.word	0x40014800
 8001638:	0000ffff 	.word	0x0000ffff
 800163c:	40021000 	.word	0x40021000
 8001640:	50000800 	.word	0x50000800
 8001644:	40000400 	.word	0x40000400
 8001648:	fffebff8 	.word	0xfffebff8
 800164c:	ffcfff8f 	.word	0xffcfff8f
 8001650:	fffefff8 	.word	0xfffefff8
 8001654:	40000418 	.word	0x40000418
 8001658:	ffffbfff 	.word	0xffffbfff
 800165c:	ff00ffff 	.word	0xff00ffff
 8001660:	40002800 	.word	0x40002800
 8001664:	00010101 	.word	0x00010101
 8001668:	ff77ffff 	.word	0xff77ffff
 800166c:	200003dc 	.word	0x200003dc
 8001670:	20000530 	.word	0x20000530
 8001674:	200006f8 	.word	0x200006f8
 8001678:	200006d4 	.word	0x200006d4
 800167c:	20000460 	.word	0x20000460
 8001680:	20000420 	.word	0x20000420
 8001684:	2000040c 	.word	0x2000040c

08001688 <MainApp_initial>:
}

//${AOs::MainApp::SM} ........................................................
QState MainApp_initial(MainApp * const me, void const * const par) {
    //${AOs::MainApp::SM::initial}
    allowDeepSleep = false;
 8001688:	2200      	movs	r2, #0
 800168a:	4b03      	ldr	r3, [pc, #12]	@ (8001698 <MainApp_initial+0x10>)
 800168c:	701a      	strb	r2, [r3, #0]
    return Q_TRAN(&MainApp_display);
 800168e:	4b03      	ldr	r3, [pc, #12]	@ (800169c <MainApp_initial+0x14>)
 8001690:	6083      	str	r3, [r0, #8]
}
 8001692:	2003      	movs	r0, #3
 8001694:	4770      	bx	lr
 8001696:	46c0      	nop			@ (mov r8, r8)
 8001698:	2000052c 	.word	0x2000052c
 800169c:	080018ad 	.word	0x080018ad

080016a0 <MainApp_tetris>:
}

//${AOs::MainApp::SM::tetris} ................................................
QState MainApp_tetris(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 80016a0:	8809      	ldrh	r1, [r1, #0]
QState MainApp_tetris(MainApp * const me, QEvt const * const e) {
 80016a2:	0003      	movs	r3, r0
 80016a4:	b510      	push	{r4, lr}
    switch (e->sig) {
 80016a6:	0008      	movs	r0, r1
 80016a8:	4a06      	ldr	r2, [pc, #24]	@ (80016c4 <MainApp_tetris+0x24>)
 80016aa:	2903      	cmp	r1, #3
 80016ac:	d008      	beq.n	80016c0 <MainApp_tetris+0x20>
 80016ae:	2400      	movs	r4, #0
 80016b0:	4a05      	ldr	r2, [pc, #20]	@ (80016c8 <MainApp_tetris+0x28>)
            currentState = TEMPERATURE;
            status_ = Q_TRAN(&MainApp_display);
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 80016b2:	0020      	movs	r0, r4
    switch (e->sig) {
 80016b4:	2911      	cmp	r1, #17
 80016b6:	d103      	bne.n	80016c0 <MainApp_tetris+0x20>
            currentState = TEMPERATURE;
 80016b8:	4a04      	ldr	r2, [pc, #16]	@ (80016cc <MainApp_tetris+0x2c>)
            status_ = Q_TRAN(&MainApp_init_board);
 80016ba:	3003      	adds	r0, #3
            currentState = TEMPERATURE;
 80016bc:	7014      	strb	r4, [r2, #0]
            break;
 80016be:	4a04      	ldr	r2, [pc, #16]	@ (80016d0 <MainApp_tetris+0x30>)
            status_ = Q_TRAN(&MainApp_display);
 80016c0:	609a      	str	r2, [r3, #8]
            break;
        }
    }
    return status_;
}
 80016c2:	bd10      	pop	{r4, pc}
 80016c4:	08001e39 	.word	0x08001e39
 80016c8:	08004035 	.word	0x08004035
 80016cc:	2000052d 	.word	0x2000052d
 80016d0:	080018ad 	.word	0x080018ad

080016d4 <MainApp_dry_alert>:
    switch (e->sig) {
 80016d4:	880b      	ldrh	r3, [r1, #0]
QState MainApp_dry_alert(MainApp * const me, QEvt const * const e) {
 80016d6:	b510      	push	{r4, lr}
 80016d8:	0004      	movs	r4, r0
    switch (e->sig) {
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d00d      	beq.n	80016fa <MainApp_dry_alert+0x26>
 80016de:	2b11      	cmp	r3, #17
 80016e0:	d00f      	beq.n	8001702 <MainApp_dry_alert+0x2e>
 80016e2:	2200      	movs	r2, #0
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d113      	bne.n	8001710 <MainApp_dry_alert+0x3c>
            QTimeEvt_armX(&me->dryTimerEvt, DRY_TIMEOUT , 0U);
 80016e8:	21fa      	movs	r1, #250	@ 0xfa
            allowDeepSleep = false;
 80016ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <MainApp_dry_alert+0x44>)
            QTimeEvt_armX(&me->dryTimerEvt, DRY_TIMEOUT , 0U);
 80016ec:	3060      	adds	r0, #96	@ 0x60
 80016ee:	0149      	lsls	r1, r1, #5
            allowDeepSleep = false;
 80016f0:	701a      	strb	r2, [r3, #0]
            QTimeEvt_armX(&me->dryTimerEvt, DRY_TIMEOUT , 0U);
 80016f2:	f003 f8fd 	bl	80048f0 <QTimeEvt_armX>
            status_ = Q_HANDLED();
 80016f6:	2002      	movs	r0, #2
}
 80016f8:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->dryTimerEvt);
 80016fa:	3060      	adds	r0, #96	@ 0x60
 80016fc:	f003 f92e 	bl	800495c <QTimeEvt_disarm>
            break;
 8001700:	e7f9      	b.n	80016f6 <MainApp_dry_alert+0x22>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001702:	3060      	adds	r0, #96	@ 0x60
 8001704:	f003 f92a 	bl	800495c <QTimeEvt_disarm>
            status_ = Q_TRAN(&MainApp_pump);
 8001708:	4b04      	ldr	r3, [pc, #16]	@ (800171c <MainApp_dry_alert+0x48>)
 800170a:	2003      	movs	r0, #3
 800170c:	60a3      	str	r3, [r4, #8]
            break;
 800170e:	e7f3      	b.n	80016f8 <MainApp_dry_alert+0x24>
            status_ = Q_SUPER(&MainApp_display);
 8001710:	4b03      	ldr	r3, [pc, #12]	@ (8001720 <MainApp_dry_alert+0x4c>)
 8001712:	6083      	str	r3, [r0, #8]
 8001714:	0010      	movs	r0, r2
    return status_;
 8001716:	e7ef      	b.n	80016f8 <MainApp_dry_alert+0x24>
 8001718:	2000052c 	.word	0x2000052c
 800171c:	08001725 	.word	0x08001725
 8001720:	080018ad 	.word	0x080018ad

08001724 <MainApp_pump>:
QState MainApp_pump(MainApp * const me, QEvt const * const e) {
 8001724:	b570      	push	{r4, r5, r6, lr}
    switch (e->sig) {
 8001726:	880d      	ldrh	r5, [r1, #0]
QState MainApp_pump(MainApp * const me, QEvt const * const e) {
 8001728:	0004      	movs	r4, r0
    switch (e->sig) {
 800172a:	2d08      	cmp	r5, #8
 800172c:	d037      	beq.n	800179e <MainApp_pump+0x7a>
 800172e:	d807      	bhi.n	8001740 <MainApp_pump+0x1c>
 8001730:	2d01      	cmp	r5, #1
 8001732:	d012      	beq.n	800175a <MainApp_pump+0x36>
 8001734:	2d02      	cmp	r5, #2
 8001736:	d027      	beq.n	8001788 <MainApp_pump+0x64>
            status_ = Q_SUPER(&QHsm_top);
 8001738:	4b1b      	ldr	r3, [pc, #108]	@ (80017a8 <MainApp_pump+0x84>)
 800173a:	2000      	movs	r0, #0
 800173c:	60a3      	str	r3, [r4, #8]
    return status_;
 800173e:	e022      	b.n	8001786 <MainApp_pump+0x62>
    switch (e->sig) {
 8001740:	2d11      	cmp	r5, #17
 8001742:	d1f9      	bne.n	8001738 <MainApp_pump+0x14>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001744:	3060      	adds	r0, #96	@ 0x60
 8001746:	f003 f909 	bl	800495c <QTimeEvt_disarm>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800174a:	20a0      	movs	r0, #160	@ 0xa0
 800174c:	2200      	movs	r2, #0
 800174e:	2120      	movs	r1, #32
 8001750:	05c0      	lsls	r0, r0, #23
 8001752:	f001 fa19 	bl	8002b88 <HAL_GPIO_WritePin>
            status_ = Q_TRAN(&MainApp_display);
 8001756:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <MainApp_pump+0x88>)
 8001758:	e022      	b.n	80017a0 <MainApp_pump+0x7c>
            allowDeepSleep = false;
 800175a:	2600      	movs	r6, #0
 800175c:	4b14      	ldr	r3, [pc, #80]	@ (80017b0 <MainApp_pump+0x8c>)
            QTimeEvt_disarm(&me->longPressEvt);
 800175e:	3044      	adds	r0, #68	@ 0x44
            allowDeepSleep = false;
 8001760:	701e      	strb	r6, [r3, #0]
            QTimeEvt_disarm(&me->longPressEvt);
 8001762:	f003 f8fb 	bl	800495c <QTimeEvt_disarm>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001766:	20a0      	movs	r0, #160	@ 0xa0
 8001768:	002a      	movs	r2, r5
 800176a:	2120      	movs	r1, #32
 800176c:	05c0      	lsls	r0, r0, #23
            QTimeEvt_disarm(&me->dryTimerEvt);
 800176e:	3460      	adds	r4, #96	@ 0x60
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001770:	f001 fa0a 	bl	8002b88 <HAL_GPIO_WritePin>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001774:	0020      	movs	r0, r4
 8001776:	f003 f8f1 	bl	800495c <QTimeEvt_disarm>
            QTimeEvt_armX(&me->dryTimerEvt, PUMP_TIMEOUT , 0U);
 800177a:	0032      	movs	r2, r6
 800177c:	0020      	movs	r0, r4
 800177e:	490d      	ldr	r1, [pc, #52]	@ (80017b4 <MainApp_pump+0x90>)
 8001780:	f003 f8b6 	bl	80048f0 <QTimeEvt_armX>
            status_ = Q_HANDLED();
 8001784:	2002      	movs	r0, #2
}
 8001786:	bd70      	pop	{r4, r5, r6, pc}
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001788:	20a0      	movs	r0, #160	@ 0xa0
 800178a:	2200      	movs	r2, #0
 800178c:	2120      	movs	r1, #32
 800178e:	05c0      	lsls	r0, r0, #23
 8001790:	f001 f9fa 	bl	8002b88 <HAL_GPIO_WritePin>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001794:	0020      	movs	r0, r4
 8001796:	3060      	adds	r0, #96	@ 0x60
 8001798:	f003 f8e0 	bl	800495c <QTimeEvt_disarm>
            break;
 800179c:	e7f2      	b.n	8001784 <MainApp_pump+0x60>
            status_ = Q_TRAN(&MainApp_display_stats);
 800179e:	4b06      	ldr	r3, [pc, #24]	@ (80017b8 <MainApp_pump+0x94>)
 80017a0:	2003      	movs	r0, #3
            status_ = Q_TRAN(&MainApp_display);
 80017a2:	60a3      	str	r3, [r4, #8]
            break;
 80017a4:	e7ef      	b.n	8001786 <MainApp_pump+0x62>
 80017a6:	46c0      	nop			@ (mov r8, r8)
 80017a8:	08004035 	.word	0x08004035
 80017ac:	080018ad 	.word	0x080018ad
 80017b0:	2000052c 	.word	0x2000052c
 80017b4:	00002328 	.word	0x00002328
 80017b8:	0800183d 	.word	0x0800183d

080017bc <MainApp_gameover_screen>:
}

//${AOs::MainApp::SM::tetris::gameover_screen} ...............................
QState MainApp_gameover_screen(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 80017bc:	880b      	ldrh	r3, [r1, #0]
QState MainApp_gameover_screen(MainApp * const me, QEvt const * const e) {
 80017be:	b510      	push	{r4, lr}
 80017c0:	0004      	movs	r4, r0
    switch (e->sig) {
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d005      	beq.n	80017d2 <MainApp_gameover_screen+0x16>
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d011      	beq.n	80017ee <MainApp_gameover_screen+0x32>
            QTimeEvt_disarm(&me->dryTimerEvt);
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&MainApp_tetris);
 80017ca:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <MainApp_gameover_screen+0x3c>)
 80017cc:	6083      	str	r3, [r0, #8]
 80017ce:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 80017d0:	e00c      	b.n	80017ec <MainApp_gameover_screen+0x30>
            QTimeEvt_disarm(&me->dryTimerEvt);
 80017d2:	3460      	adds	r4, #96	@ 0x60
            display_tetris_gameover();
 80017d4:	f7ff fbde 	bl	8000f94 <display_tetris_gameover>
            QTimeEvt_disarm(&me->dryTimerEvt);
 80017d8:	0020      	movs	r0, r4
 80017da:	f003 f8bf 	bl	800495c <QTimeEvt_disarm>
            QTimeEvt_armX(&me->dryTimerEvt, 4000U , 0U);
 80017de:	21fa      	movs	r1, #250	@ 0xfa
 80017e0:	2200      	movs	r2, #0
 80017e2:	0020      	movs	r0, r4
 80017e4:	0109      	lsls	r1, r1, #4
 80017e6:	f003 f883 	bl	80048f0 <QTimeEvt_armX>
            status_ = Q_HANDLED();
 80017ea:	2002      	movs	r0, #2
}
 80017ec:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->dryTimerEvt);
 80017ee:	3060      	adds	r0, #96	@ 0x60
 80017f0:	f003 f8b4 	bl	800495c <QTimeEvt_disarm>
            break;
 80017f4:	e7f9      	b.n	80017ea <MainApp_gameover_screen+0x2e>
 80017f6:	46c0      	nop			@ (mov r8, r8)
 80017f8:	080016a1 	.word	0x080016a1

080017fc <MainApp_win_sceen>:

//${AOs::MainApp::SM::tetris::win_sceen} .....................................
QState MainApp_win_sceen(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 80017fc:	880b      	ldrh	r3, [r1, #0]
QState MainApp_win_sceen(MainApp * const me, QEvt const * const e) {
 80017fe:	b510      	push	{r4, lr}
 8001800:	0004      	movs	r4, r0
    switch (e->sig) {
 8001802:	2b01      	cmp	r3, #1
 8001804:	d005      	beq.n	8001812 <MainApp_win_sceen+0x16>
 8001806:	2b02      	cmp	r3, #2
 8001808:	d011      	beq.n	800182e <MainApp_win_sceen+0x32>
            QTimeEvt_disarm(&me->dryTimerEvt);
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&MainApp_tetris);
 800180a:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <MainApp_win_sceen+0x3c>)
 800180c:	6083      	str	r3, [r0, #8]
 800180e:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8001810:	e00c      	b.n	800182c <MainApp_win_sceen+0x30>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001812:	3460      	adds	r4, #96	@ 0x60
            display_win();
 8001814:	f7ff fb1c 	bl	8000e50 <display_win>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001818:	0020      	movs	r0, r4
 800181a:	f003 f89f 	bl	800495c <QTimeEvt_disarm>
            QTimeEvt_armX(&me->dryTimerEvt, 4000U , 0U);
 800181e:	21fa      	movs	r1, #250	@ 0xfa
 8001820:	2200      	movs	r2, #0
 8001822:	0020      	movs	r0, r4
 8001824:	0109      	lsls	r1, r1, #4
 8001826:	f003 f863 	bl	80048f0 <QTimeEvt_armX>
            status_ = Q_HANDLED();
 800182a:	2002      	movs	r0, #2
}
 800182c:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->dryTimerEvt);
 800182e:	3060      	adds	r0, #96	@ 0x60
 8001830:	f003 f894 	bl	800495c <QTimeEvt_disarm>
            break;
 8001834:	e7f9      	b.n	800182a <MainApp_win_sceen+0x2e>
 8001836:	46c0      	nop			@ (mov r8, r8)
 8001838:	080016a1 	.word	0x080016a1

0800183c <MainApp_display_stats>:
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
 800183c:	b510      	push	{r4, lr}
    switch (e->sig) {
 800183e:	880c      	ldrh	r4, [r1, #0]
 8001840:	2c01      	cmp	r4, #1
 8001842:	d005      	beq.n	8001850 <MainApp_display_stats+0x14>
 8001844:	2c10      	cmp	r4, #16
 8001846:	d00d      	beq.n	8001864 <MainApp_display_stats+0x28>
            status_ = Q_SUPER(&MainApp_display);
 8001848:	4b08      	ldr	r3, [pc, #32]	@ (800186c <MainApp_display_stats+0x30>)
 800184a:	6083      	str	r3, [r0, #8]
 800184c:	2000      	movs	r0, #0
    return status_;
 800184e:	e008      	b.n	8001862 <MainApp_display_stats+0x26>
            display_temp(me->currentTemp);
 8001850:	3040      	adds	r0, #64	@ 0x40
 8001852:	7800      	ldrb	r0, [r0, #0]
 8001854:	f7ff fada 	bl	8000e0c <display_temp>
            init_accelerometer(); //tap/shake detection
 8001858:	f7fe fe54 	bl	8000504 <init_accelerometer>
            allowDeepSleep = true;
 800185c:	2002      	movs	r0, #2
 800185e:	4b04      	ldr	r3, [pc, #16]	@ (8001870 <MainApp_display_stats+0x34>)
 8001860:	701c      	strb	r4, [r3, #0]
}
 8001862:	bd10      	pop	{r4, pc}
            status_ = Q_TRAN(&MainApp_dry_alert);
 8001864:	4b03      	ldr	r3, [pc, #12]	@ (8001874 <MainApp_display_stats+0x38>)
 8001866:	6083      	str	r3, [r0, #8]
 8001868:	2003      	movs	r0, #3
            break;
 800186a:	e7fa      	b.n	8001862 <MainApp_display_stats+0x26>
 800186c:	080018ad 	.word	0x080018ad
 8001870:	2000052c 	.word	0x2000052c
 8001874:	080016d5 	.word	0x080016d5

08001878 <MainApp_calc_dryness_percent>:
    if(dryness >= MAX_DRY)
 8001878:	4a09      	ldr	r2, [pc, #36]	@ (80018a0 <MainApp_calc_dryness_percent+0x28>)
uint8_t MainApp_calc_dryness_percent(uint16_t dryness) {
 800187a:	0003      	movs	r3, r0
 800187c:	b510      	push	{r4, lr}
        return 100;
 800187e:	2064      	movs	r0, #100	@ 0x64
    if(dryness >= MAX_DRY)
 8001880:	4293      	cmp	r3, r2
 8001882:	d80c      	bhi.n	800189e <MainApp_calc_dryness_percent+0x26>
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 8001884:	22fa      	movs	r2, #250	@ 0xfa
        return 0;
 8001886:	2000      	movs	r0, #0
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 8001888:	0092      	lsls	r2, r2, #2
 800188a:	4293      	cmp	r3, r2
 800188c:	d907      	bls.n	800189e <MainApp_calc_dryness_percent+0x26>
    percent = ((dryness - MAX_WET) * 100) / (MAX_DRY - MAX_WET);
 800188e:	3064      	adds	r0, #100	@ 0x64
 8001890:	4358      	muls	r0, r3
 8001892:	4b04      	ldr	r3, [pc, #16]	@ (80018a4 <MainApp_calc_dryness_percent+0x2c>)
 8001894:	4904      	ldr	r1, [pc, #16]	@ (80018a8 <MainApp_calc_dryness_percent+0x30>)
 8001896:	18c0      	adds	r0, r0, r3
 8001898:	f7fe fc4a 	bl	8000130 <__udivsi3>
 800189c:	b2c0      	uxtb	r0, r0
}
 800189e:	bd10      	pop	{r4, pc}
 80018a0:	000009c3 	.word	0x000009c3
 80018a4:	fffe7960 	.word	0xfffe7960
 80018a8:	000005dc 	.word	0x000005dc

080018ac <MainApp_display>:
QState MainApp_display(MainApp * const me, QEvt const * const e) {
 80018ac:	b570      	push	{r4, r5, r6, lr}
 80018ae:	0004      	movs	r4, r0
    switch (e->sig) {
 80018b0:	8808      	ldrh	r0, [r1, #0]
 80018b2:	3801      	subs	r0, #1
 80018b4:	2811      	cmp	r0, #17
 80018b6:	d900      	bls.n	80018ba <MainApp_display+0xe>
 80018b8:	e07a      	b.n	80019b0 <MainApp_display+0x104>
 80018ba:	f7fe fc25 	bl	8000108 <__gnu_thumb1_case_uqi>
 80018be:	1109      	.short	0x1109
 80018c0:	793a4316 	.word	0x793a4316
 80018c4:	1a795651 	.word	0x1a795651
 80018c8:	79797979 	.word	0x79797979
 80018cc:	70797979 	.word	0x70797979
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80018d0:	20a0      	movs	r0, #160	@ 0xa0
 80018d2:	2200      	movs	r2, #0
 80018d4:	2120      	movs	r1, #32
 80018d6:	05c0      	lsls	r0, r0, #23
 80018d8:	f001 f956 	bl	8002b88 <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 80018dc:	2002      	movs	r0, #2
}
 80018de:	bd70      	pop	{r4, r5, r6, pc}
            QTimeEvt_disarm(&me->longPressEvt);
 80018e0:	0020      	movs	r0, r4
 80018e2:	3044      	adds	r0, #68	@ 0x44
 80018e4:	f003 f83a 	bl	800495c <QTimeEvt_disarm>
            break;
 80018e8:	e7f8      	b.n	80018dc <MainApp_display+0x30>
            status_ = Q_TRAN(&MainApp_display_stats);
 80018ea:	4b33      	ldr	r3, [pc, #204]	@ (80019b8 <MainApp_display+0x10c>)
 80018ec:	2003      	movs	r0, #3
            status_ = Q_TRAN(&MainApp_pump);
 80018ee:	60a3      	str	r3, [r4, #8]
            break;
 80018f0:	e7f5      	b.n	80018de <MainApp_display+0x32>
            me->currentTemp = sensorEvt->temperature;
 80018f2:	0026      	movs	r6, r4
 80018f4:	894b      	ldrh	r3, [r1, #10]
 80018f6:	3640      	adds	r6, #64	@ 0x40
 80018f8:	7033      	strb	r3, [r6, #0]
            uint8_t p = MainApp_calc_dryness_percent(tempDry);
 80018fa:	8908      	ldrh	r0, [r1, #8]
 80018fc:	f7ff ffbc 	bl	8001878 <MainApp_calc_dryness_percent>
            me->currentDryness = p;
 8001900:	3404      	adds	r4, #4
            uint8_t p = MainApp_calc_dryness_percent(tempDry);
 8001902:	0005      	movs	r5, r0
            me->currentDryness = p;
 8001904:	87e0      	strh	r0, [r4, #62]	@ 0x3e
            if (p > PLANT_DRY_THREASHOLD)
 8001906:	2814      	cmp	r0, #20
 8001908:	d905      	bls.n	8001916 <MainApp_display+0x6a>
                QACTIVE_POST(AO_Main_App,&dry_Evt, me);
 800190a:	2300      	movs	r3, #0
 800190c:	492b      	ldr	r1, [pc, #172]	@ (80019bc <MainApp_display+0x110>)
 800190e:	482c      	ldr	r0, [pc, #176]	@ (80019c0 <MainApp_display+0x114>)
 8001910:	4a2c      	ldr	r2, [pc, #176]	@ (80019c4 <MainApp_display+0x118>)
 8001912:	f002 fd45 	bl	80043a0 <QActive_post_>
            switch(currentState)
 8001916:	4b2c      	ldr	r3, [pc, #176]	@ (80019c8 <MainApp_display+0x11c>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d005      	beq.n	800192a <MainApp_display+0x7e>
 800191e:	2b01      	cmp	r3, #1
 8001920:	d1dc      	bne.n	80018dc <MainApp_display+0x30>
                    display_dry(p);
 8001922:	0028      	movs	r0, r5
 8001924:	f7ff fb16 	bl	8000f54 <display_dry>
                break;
 8001928:	e7d8      	b.n	80018dc <MainApp_display+0x30>
                display_temp(me->currentTemp);
 800192a:	7830      	ldrb	r0, [r6, #0]
 800192c:	f7ff fa6e 	bl	8000e0c <display_temp>
                break;
 8001930:	e7d4      	b.n	80018dc <MainApp_display+0x30>
            allowDeepSleep = false;
 8001932:	2300      	movs	r3, #0
 8001934:	4a25      	ldr	r2, [pc, #148]	@ (80019cc <MainApp_display+0x120>)
            QACTIVE_POST(AO_Sensor,&ADC_Start_Evt, me);
 8001936:	4926      	ldr	r1, [pc, #152]	@ (80019d0 <MainApp_display+0x124>)
            allowDeepSleep = false;
 8001938:	7013      	strb	r3, [r2, #0]
            QACTIVE_POST(AO_Sensor,&ADC_Start_Evt, me);
 800193a:	4826      	ldr	r0, [pc, #152]	@ (80019d4 <MainApp_display+0x128>)
 800193c:	4a21      	ldr	r2, [pc, #132]	@ (80019c4 <MainApp_display+0x118>)
 800193e:	f002 fd2f 	bl	80043a0 <QActive_post_>
            break;
 8001942:	e7cb      	b.n	80018dc <MainApp_display+0x30>
            allowDeepSleep = false;
 8001944:	2500      	movs	r5, #0
 8001946:	4b21      	ldr	r3, [pc, #132]	@ (80019cc <MainApp_display+0x120>)
            QTimeEvt_disarm(&me->longPressEvt);
 8001948:	3444      	adds	r4, #68	@ 0x44
 800194a:	0020      	movs	r0, r4
            allowDeepSleep = false;
 800194c:	701d      	strb	r5, [r3, #0]
            QTimeEvt_disarm(&me->longPressEvt);
 800194e:	f003 f805 	bl	800495c <QTimeEvt_disarm>
            QTimeEvt_armX(&me->longPressEvt, LONG_PRESS_TIME_MS / 10, 0U);
 8001952:	21fa      	movs	r1, #250	@ 0xfa
 8001954:	002a      	movs	r2, r5
 8001956:	0020      	movs	r0, r4
 8001958:	0049      	lsls	r1, r1, #1
 800195a:	f002 ffc9 	bl	80048f0 <QTimeEvt_armX>
            break;
 800195e:	e7bd      	b.n	80018dc <MainApp_display+0x30>
            allowDeepSleep = false;
 8001960:	2200      	movs	r2, #0
 8001962:	4b1a      	ldr	r3, [pc, #104]	@ (80019cc <MainApp_display+0x120>)
 8001964:	701a      	strb	r2, [r3, #0]
            status_ = Q_TRAN(&MainApp_pump);
 8001966:	4b1c      	ldr	r3, [pc, #112]	@ (80019d8 <MainApp_display+0x12c>)
 8001968:	e7c0      	b.n	80018ec <MainApp_display+0x40>
            QTimeEvt_disarm(&me->longPressEvt);
 800196a:	0020      	movs	r0, r4
 800196c:	3044      	adds	r0, #68	@ 0x44
 800196e:	f002 fff5 	bl	800495c <QTimeEvt_disarm>
            if(currentState == TEMPERATURE)
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <MainApp_display+0x11c>)
 8001974:	781a      	ldrb	r2, [r3, #0]
 8001976:	2a00      	cmp	r2, #0
 8001978:	d10a      	bne.n	8001990 <MainApp_display+0xe4>
                currentState = DRYNESS;
 800197a:	3201      	adds	r2, #1
 800197c:	701a      	strb	r2, [r3, #0]
                display_dry(me->currentDryness);
 800197e:	3404      	adds	r4, #4
 8001980:	8fe0      	ldrh	r0, [r4, #62]	@ 0x3e
 8001982:	b2c0      	uxtb	r0, r0
 8001984:	f7ff fae6 	bl	8000f54 <display_dry>
            allowDeepSleep = true;
 8001988:	2201      	movs	r2, #1
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <MainApp_display+0x120>)
 800198c:	701a      	strb	r2, [r3, #0]
            break;
 800198e:	e7a5      	b.n	80018dc <MainApp_display+0x30>
                currentState = TEMPERATURE;
 8001990:	2200      	movs	r2, #0
                display_temp(me->currentTemp);
 8001992:	3440      	adds	r4, #64	@ 0x40
                currentState = TEMPERATURE;
 8001994:	701a      	strb	r2, [r3, #0]
                display_temp(me->currentTemp);
 8001996:	7820      	ldrb	r0, [r4, #0]
 8001998:	f7ff fa38 	bl	8000e0c <display_temp>
 800199c:	e7f4      	b.n	8001988 <MainApp_display+0xdc>
            QTimeEvt_disarm(&me->longPressEvt);
 800199e:	0020      	movs	r0, r4
 80019a0:	3044      	adds	r0, #68	@ 0x44
 80019a2:	f002 ffdb 	bl	800495c <QTimeEvt_disarm>
            currentState = TETRIS;
 80019a6:	2202      	movs	r2, #2
 80019a8:	4b07      	ldr	r3, [pc, #28]	@ (80019c8 <MainApp_display+0x11c>)
 80019aa:	701a      	strb	r2, [r3, #0]
            status_ = Q_TRAN(&MainApp_tetris);
 80019ac:	4b0b      	ldr	r3, [pc, #44]	@ (80019dc <MainApp_display+0x130>)
 80019ae:	e79d      	b.n	80018ec <MainApp_display+0x40>
            status_ = Q_SUPER(&QHsm_top);
 80019b0:	4b0b      	ldr	r3, [pc, #44]	@ (80019e0 <MainApp_display+0x134>)
 80019b2:	2000      	movs	r0, #0
 80019b4:	60a3      	str	r3, [r4, #8]
    return status_;
 80019b6:	e792      	b.n	80018de <MainApp_display+0x32>
 80019b8:	0800183d 	.word	0x0800183d
 80019bc:	08005f60 	.word	0x08005f60
 80019c0:	20000530 	.word	0x20000530
 80019c4:	0000ffff 	.word	0x0000ffff
 80019c8:	2000052d 	.word	0x2000052d
 80019cc:	2000052c 	.word	0x2000052c
 80019d0:	08005f58 	.word	0x08005f58
 80019d4:	200006f8 	.word	0x200006f8
 80019d8:	08001725 	.word	0x08001725
 80019dc:	080016a1 	.word	0x080016a1
 80019e0:	08004035 	.word	0x08004035

080019e4 <MainApp_init_line_state>:
{
 80019e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    ls->dx = abs(x1 - x0);
 80019e6:	1a5c      	subs	r4, r3, r1
 80019e8:	17e5      	asrs	r5, r4, #31
{
 80019ea:	9e05      	ldr	r6, [sp, #20]
    ls->dx = abs(x1 - x0);
 80019ec:	1964      	adds	r4, r4, r5
 80019ee:	406c      	eors	r4, r5
    ls->dy = abs(y1 - y0);
 80019f0:	1ab5      	subs	r5, r6, r2
 80019f2:	17ef      	asrs	r7, r5, #31
 80019f4:	19ed      	adds	r5, r5, r7
 80019f6:	407d      	eors	r5, r7
    ls->x0 = x0;
 80019f8:	6001      	str	r1, [r0, #0]
    ls->x1 = x1;
 80019fa:	6083      	str	r3, [r0, #8]
    ls->y0 = y0;
 80019fc:	6042      	str	r2, [r0, #4]
    ls->y1 = y1;
 80019fe:	60c6      	str	r6, [r0, #12]
    ls->dx = abs(x1 - x0);
 8001a00:	6104      	str	r4, [r0, #16]
    ls->dy = abs(y1 - y0);
 8001a02:	6145      	str	r5, [r0, #20]
    ls->sx = (x0 < x1) ? 1 : -1;
 8001a04:	4299      	cmp	r1, r3
 8001a06:	da0d      	bge.n	8001a24 <MainApp_init_line_state+0x40>
 8001a08:	2301      	movs	r3, #1
 8001a0a:	6183      	str	r3, [r0, #24]
    ls->sy = (y0 < y1) ? 1 : -1;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	42b2      	cmp	r2, r6
 8001a10:	da0b      	bge.n	8001a2a <MainApp_init_line_state+0x46>
 8001a12:	61c3      	str	r3, [r0, #28]
    ls->err = (ls->dx > ls->dy ? ls->dx : -ls->dy) / 2;
 8001a14:	42ac      	cmp	r4, r5
 8001a16:	dd0a      	ble.n	8001a2e <MainApp_init_line_state+0x4a>
 8001a18:	1064      	asrs	r4, r4, #1
    ls->done = false;
 8001a1a:	2300      	movs	r3, #0
    ls->err = (ls->dx > ls->dy ? ls->dx : -ls->dy) / 2;
 8001a1c:	6204      	str	r4, [r0, #32]
    ls->done = false;
 8001a1e:	3005      	adds	r0, #5
 8001a20:	77c3      	strb	r3, [r0, #31]
}
 8001a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ls->sx = (x0 < x1) ? 1 : -1;
 8001a24:	2301      	movs	r3, #1
 8001a26:	425b      	negs	r3, r3
 8001a28:	e7ef      	b.n	8001a0a <MainApp_init_line_state+0x26>
    ls->sy = (y0 < y1) ? 1 : -1;
 8001a2a:	425b      	negs	r3, r3
 8001a2c:	e7f1      	b.n	8001a12 <MainApp_init_line_state+0x2e>
    ls->err = (ls->dx > ls->dy ? ls->dx : -ls->dy) / 2;
 8001a2e:	0fec      	lsrs	r4, r5, #31
 8001a30:	1964      	adds	r4, r4, r5
 8001a32:	1064      	asrs	r4, r4, #1
 8001a34:	4264      	negs	r4, r4
 8001a36:	e7f0      	b.n	8001a1a <MainApp_init_line_state+0x36>

08001a38 <MainApp_top_border>:
    switch (e->sig) {
 8001a38:	880b      	ldrh	r3, [r1, #0]
QState MainApp_top_border(MainApp * const me, QEvt const * const e) {
 8001a3a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001a3c:	0004      	movs	r4, r0
    switch (e->sig) {
 8001a3e:	2b15      	cmp	r3, #21
 8001a40:	d024      	beq.n	8001a8c <MainApp_top_border+0x54>
 8001a42:	2b16      	cmp	r3, #22
 8001a44:	d026      	beq.n	8001a94 <MainApp_top_border+0x5c>
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d128      	bne.n	8001a9c <MainApp_top_border+0x64>
                MainApp_init_line_state(&me->line_state_inst, me->line_x0, me->line_y0, me->line_x0 + me->line_w - 1, me->line_y0);
 8001a4a:	0003      	movs	r3, r0
 8001a4c:	33b6      	adds	r3, #182	@ 0xb6
 8001a4e:	7819      	ldrb	r1, [r3, #0]
 8001a50:	785a      	ldrb	r2, [r3, #1]
 8001a52:	3b02      	subs	r3, #2
 8001a54:	781d      	ldrb	r5, [r3, #0]
            if(!me->board_inst.rotate_90)
 8001a56:	3b0b      	subs	r3, #11
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	307c      	adds	r0, #124	@ 0x7c
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d10e      	bne.n	8001a7e <MainApp_top_border+0x46>
                MainApp_init_line_state(&me->line_state_inst, me->line_x0, me->line_y0, me->line_x0 + me->line_w - 1, me->line_y0);
 8001a60:	194b      	adds	r3, r1, r5
 8001a62:	3b01      	subs	r3, #1
 8001a64:	9200      	str	r2, [sp, #0]
                MainApp_init_line_state(
 8001a66:	f7ff ffbd 	bl	80019e4 <MainApp_init_line_state>
            ssd1306_UpdateScreen();
 8001a6a:	f003 fb81 	bl	8005170 <ssd1306_UpdateScreen>
            QACTIVE_POST(AO_Main_App, &e, me);
 8001a6e:	2300      	movs	r3, #0
 8001a70:	490c      	ldr	r1, [pc, #48]	@ (8001aa4 <MainApp_top_border+0x6c>)
 8001a72:	480d      	ldr	r0, [pc, #52]	@ (8001aa8 <MainApp_top_border+0x70>)
 8001a74:	4a0d      	ldr	r2, [pc, #52]	@ (8001aac <MainApp_top_border+0x74>)
 8001a76:	f002 fc93 	bl	80043a0 <QActive_post_>
            status_ = Q_HANDLED();
 8001a7a:	2002      	movs	r0, #2
}
 8001a7c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
                    me->line_x0 + me->line_h , me->line_y0,
 8001a7e:	34b5      	adds	r4, #181	@ 0xb5
 8001a80:	7823      	ldrb	r3, [r4, #0]
                MainApp_init_line_state(
 8001a82:	1955      	adds	r5, r2, r5
 8001a84:	1859      	adds	r1, r3, r1
 8001a86:	000b      	movs	r3, r1
 8001a88:	9500      	str	r5, [sp, #0]
 8001a8a:	e7ec      	b.n	8001a66 <MainApp_top_border+0x2e>
            draw_line_step(&me->line_state_inst);
 8001a8c:	307c      	adds	r0, #124	@ 0x7c
 8001a8e:	f7ff fa21 	bl	8000ed4 <draw_line_step>
            break;
 8001a92:	e7f2      	b.n	8001a7a <MainApp_top_border+0x42>
            status_ = Q_TRAN(&MainApp_left_border);
 8001a94:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <MainApp_top_border+0x78>)
 8001a96:	6083      	str	r3, [r0, #8]
 8001a98:	2003      	movs	r0, #3
            break;
 8001a9a:	e7ef      	b.n	8001a7c <MainApp_top_border+0x44>
            status_ = Q_SUPER(&MainApp_init_board);
 8001a9c:	4b05      	ldr	r3, [pc, #20]	@ (8001ab4 <MainApp_top_border+0x7c>)
 8001a9e:	6083      	str	r3, [r0, #8]
 8001aa0:	2000      	movs	r0, #0
    return status_;
 8001aa2:	e7eb      	b.n	8001a7c <MainApp_top_border+0x44>
 8001aa4:	08005f48 	.word	0x08005f48
 8001aa8:	20000530 	.word	0x20000530
 8001aac:	0000ffff 	.word	0x0000ffff
 8001ab0:	08001ab9 	.word	0x08001ab9
 8001ab4:	08001e39 	.word	0x08001e39

08001ab8 <MainApp_left_border>:
    switch (e->sig) {
 8001ab8:	880b      	ldrh	r3, [r1, #0]
QState MainApp_left_border(MainApp * const me, QEvt const * const e) {
 8001aba:	b537      	push	{r0, r1, r2, r4, r5, lr}
    switch (e->sig) {
 8001abc:	2b15      	cmp	r3, #21
 8001abe:	d028      	beq.n	8001b12 <MainApp_left_border+0x5a>
 8001ac0:	2b16      	cmp	r3, #22
 8001ac2:	d02a      	beq.n	8001b1a <MainApp_left_border+0x62>
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d12c      	bne.n	8001b22 <MainApp_left_border+0x6a>
            if (!me->board_inst.rotate_90) {
 8001ac8:	0005      	movs	r5, r0
                    me->line_x0 + me->line_w , me->line_y0 + me->line_h );
 8001aca:	0002      	movs	r2, r0
                    me->line_x0 + me->line_w , me->line_y0,
 8001acc:	0003      	movs	r3, r0
 8001ace:	0001      	movs	r1, r0
            if (!me->board_inst.rotate_90) {
 8001ad0:	35a9      	adds	r5, #169	@ 0xa9
                    me->line_x0 + me->line_w , me->line_y0 + me->line_h );
 8001ad2:	32b5      	adds	r2, #181	@ 0xb5
            if (!me->board_inst.rotate_90) {
 8001ad4:	782d      	ldrb	r5, [r5, #0]
                    me->line_x0 + me->line_w , me->line_y0 + me->line_h );
 8001ad6:	7814      	ldrb	r4, [r2, #0]
                    me->line_x0 + me->line_w , me->line_y0,
 8001ad8:	33b6      	adds	r3, #182	@ 0xb6
 8001ada:	3202      	adds	r2, #2
 8001adc:	31b4      	adds	r1, #180	@ 0xb4
 8001ade:	781b      	ldrb	r3, [r3, #0]
                MainApp_init_line_state(
 8001ae0:	7812      	ldrb	r2, [r2, #0]
                    me->line_x0 + me->line_w , me->line_y0,
 8001ae2:	7809      	ldrb	r1, [r1, #0]
 8001ae4:	307c      	adds	r0, #124	@ 0x7c
            if (!me->board_inst.rotate_90) {
 8001ae6:	2d00      	cmp	r5, #0
 8001ae8:	d10f      	bne.n	8001b0a <MainApp_left_border+0x52>
                MainApp_init_line_state(
 8001aea:	1859      	adds	r1, r3, r1
 8001aec:	000b      	movs	r3, r1
 8001aee:	18a4      	adds	r4, r4, r2
 8001af0:	9400      	str	r4, [sp, #0]
                MainApp_init_line_state(
 8001af2:	f7ff ff77 	bl	80019e4 <MainApp_init_line_state>
            ssd1306_UpdateScreen();
 8001af6:	f003 fb3b 	bl	8005170 <ssd1306_UpdateScreen>
            QACTIVE_POST(AO_Main_App, &e, me);
 8001afa:	2300      	movs	r3, #0
 8001afc:	490b      	ldr	r1, [pc, #44]	@ (8001b2c <MainApp_left_border+0x74>)
 8001afe:	480c      	ldr	r0, [pc, #48]	@ (8001b30 <MainApp_left_border+0x78>)
 8001b00:	4a0c      	ldr	r2, [pc, #48]	@ (8001b34 <MainApp_left_border+0x7c>)
 8001b02:	f002 fc4d 	bl	80043a0 <QActive_post_>
            status_ = Q_HANDLED();
 8001b06:	2002      	movs	r0, #2
}
 8001b08:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
                MainApp_init_line_state(
 8001b0a:	1852      	adds	r2, r2, r1
 8001b0c:	9200      	str	r2, [sp, #0]
 8001b0e:	1919      	adds	r1, r3, r4
 8001b10:	e7ef      	b.n	8001af2 <MainApp_left_border+0x3a>
            draw_line_step(&me->line_state_inst);
 8001b12:	307c      	adds	r0, #124	@ 0x7c
 8001b14:	f7ff f9de 	bl	8000ed4 <draw_line_step>
            break;
 8001b18:	e7f5      	b.n	8001b06 <MainApp_left_border+0x4e>
            status_ = Q_TRAN(&MainApp_btm_border);
 8001b1a:	4b07      	ldr	r3, [pc, #28]	@ (8001b38 <MainApp_left_border+0x80>)
 8001b1c:	6083      	str	r3, [r0, #8]
 8001b1e:	2003      	movs	r0, #3
            break;
 8001b20:	e7f2      	b.n	8001b08 <MainApp_left_border+0x50>
            status_ = Q_SUPER(&MainApp_init_board);
 8001b22:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <MainApp_left_border+0x84>)
 8001b24:	6083      	str	r3, [r0, #8]
 8001b26:	2000      	movs	r0, #0
    return status_;
 8001b28:	e7ee      	b.n	8001b08 <MainApp_left_border+0x50>
 8001b2a:	46c0      	nop			@ (mov r8, r8)
 8001b2c:	08005f40 	.word	0x08005f40
 8001b30:	20000530 	.word	0x20000530
 8001b34:	0000ffff 	.word	0x0000ffff
 8001b38:	08001b41 	.word	0x08001b41
 8001b3c:	08001e39 	.word	0x08001e39

08001b40 <MainApp_btm_border>:
    switch (e->sig) {
 8001b40:	880b      	ldrh	r3, [r1, #0]
QState MainApp_btm_border(MainApp * const me, QEvt const * const e) {
 8001b42:	b557      	push	{r0, r1, r2, r4, r6, lr}
 8001b44:	0004      	movs	r4, r0
    switch (e->sig) {
 8001b46:	2b15      	cmp	r3, #21
 8001b48:	d025      	beq.n	8001b96 <MainApp_btm_border+0x56>
 8001b4a:	2b16      	cmp	r3, #22
 8001b4c:	d027      	beq.n	8001b9e <MainApp_btm_border+0x5e>
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d129      	bne.n	8001ba6 <MainApp_btm_border+0x66>
                    me->line_x0 + me->line_w, me->line_y0 + me->line_h,
 8001b52:	0002      	movs	r2, r0
 8001b54:	0003      	movs	r3, r0
 8001b56:	32b7      	adds	r2, #183	@ 0xb7
 8001b58:	7816      	ldrb	r6, [r2, #0]
 8001b5a:	3a03      	subs	r2, #3
 8001b5c:	7811      	ldrb	r1, [r2, #0]
            if (!me->board_inst.rotate_90) {
 8001b5e:	3a0b      	subs	r2, #11
 8001b60:	7812      	ldrb	r2, [r2, #0]
                    me->line_x0 + me->line_w, me->line_y0 + me->line_h,
 8001b62:	33b6      	adds	r3, #182	@ 0xb6
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	307c      	adds	r0, #124	@ 0x7c
            if (!me->board_inst.rotate_90) {
 8001b68:	2a00      	cmp	r2, #0
 8001b6a:	d110      	bne.n	8001b8e <MainApp_btm_border+0x4e>
                    me->line_x0 + me->line_w, me->line_y0 + me->line_h,
 8001b6c:	34b5      	adds	r4, #181	@ 0xb5
 8001b6e:	7822      	ldrb	r2, [r4, #0]
                MainApp_init_line_state(
 8001b70:	1859      	adds	r1, r3, r1
 8001b72:	1992      	adds	r2, r2, r6
 8001b74:	9200      	str	r2, [sp, #0]
                MainApp_init_line_state(
 8001b76:	f7ff ff35 	bl	80019e4 <MainApp_init_line_state>
            ssd1306_UpdateScreen();
 8001b7a:	f003 faf9 	bl	8005170 <ssd1306_UpdateScreen>
            QACTIVE_POST(AO_Main_App, &e, me);
 8001b7e:	2300      	movs	r3, #0
 8001b80:	490b      	ldr	r1, [pc, #44]	@ (8001bb0 <MainApp_btm_border+0x70>)
 8001b82:	480c      	ldr	r0, [pc, #48]	@ (8001bb4 <MainApp_btm_border+0x74>)
 8001b84:	4a0c      	ldr	r2, [pc, #48]	@ (8001bb8 <MainApp_btm_border+0x78>)
 8001b86:	f002 fc0b 	bl	80043a0 <QActive_post_>
            status_ = Q_HANDLED();
 8001b8a:	2002      	movs	r0, #2
}
 8001b8c:	bd5e      	pop	{r1, r2, r3, r4, r6, pc}
                MainApp_init_line_state(
 8001b8e:	1872      	adds	r2, r6, r1
 8001b90:	9600      	str	r6, [sp, #0]
 8001b92:	0019      	movs	r1, r3
 8001b94:	e7ef      	b.n	8001b76 <MainApp_btm_border+0x36>
            draw_line_step(&me->line_state_inst);
 8001b96:	307c      	adds	r0, #124	@ 0x7c
 8001b98:	f7ff f99c 	bl	8000ed4 <draw_line_step>
            break;
 8001b9c:	e7f5      	b.n	8001b8a <MainApp_btm_border+0x4a>
            status_ = Q_TRAN(&MainApp_right_border);
 8001b9e:	4b07      	ldr	r3, [pc, #28]	@ (8001bbc <MainApp_btm_border+0x7c>)
 8001ba0:	6083      	str	r3, [r0, #8]
 8001ba2:	2003      	movs	r0, #3
            break;
 8001ba4:	e7f2      	b.n	8001b8c <MainApp_btm_border+0x4c>
            status_ = Q_SUPER(&MainApp_init_board);
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <MainApp_btm_border+0x80>)
 8001ba8:	6083      	str	r3, [r0, #8]
 8001baa:	2000      	movs	r0, #0
    return status_;
 8001bac:	e7ee      	b.n	8001b8c <MainApp_btm_border+0x4c>
 8001bae:	46c0      	nop			@ (mov r8, r8)
 8001bb0:	08005f38 	.word	0x08005f38
 8001bb4:	20000530 	.word	0x20000530
 8001bb8:	0000ffff 	.word	0x0000ffff
 8001bbc:	08001bc5 	.word	0x08001bc5
 8001bc0:	08001e39 	.word	0x08001e39

08001bc4 <MainApp_right_border>:
    switch (e->sig) {
 8001bc4:	880b      	ldrh	r3, [r1, #0]
QState MainApp_right_border(MainApp * const me, QEvt const * const e) {
 8001bc6:	b513      	push	{r0, r1, r4, lr}
    switch (e->sig) {
 8001bc8:	2b15      	cmp	r3, #21
 8001bca:	d022      	beq.n	8001c12 <MainApp_right_border+0x4e>
 8001bcc:	2b16      	cmp	r3, #22
 8001bce:	d024      	beq.n	8001c1a <MainApp_right_border+0x56>
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d126      	bne.n	8001c22 <MainApp_right_border+0x5e>
            if (!me->board_inst.rotate_90) {
 8001bd4:	0002      	movs	r2, r0
                    me->line_x0, me->line_y0 + me->line_h,
 8001bd6:	0003      	movs	r3, r0
            if (!me->board_inst.rotate_90) {
 8001bd8:	32a9      	adds	r2, #169	@ 0xa9
                    me->line_x0, me->line_y0 + me->line_h,
 8001bda:	33b6      	adds	r3, #182	@ 0xb6
            if (!me->board_inst.rotate_90) {
 8001bdc:	7812      	ldrb	r2, [r2, #0]
                MainApp_init_line_state(
 8001bde:	7819      	ldrb	r1, [r3, #0]
                    me->line_x0, me->line_y0 + me->line_h,
 8001be0:	785c      	ldrb	r4, [r3, #1]
 8001be2:	3b01      	subs	r3, #1
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	307c      	adds	r0, #124	@ 0x7c
            if (!me->board_inst.rotate_90) {
 8001be8:	2a00      	cmp	r2, #0
 8001bea:	d10e      	bne.n	8001c0a <MainApp_right_border+0x46>
                MainApp_init_line_state(
 8001bec:	18e2      	adds	r2, r4, r3
 8001bee:	000b      	movs	r3, r1
 8001bf0:	9400      	str	r4, [sp, #0]
                MainApp_init_line_state(
 8001bf2:	f7ff fef7 	bl	80019e4 <MainApp_init_line_state>
            ssd1306_UpdateScreen();
 8001bf6:	f003 fabb 	bl	8005170 <ssd1306_UpdateScreen>
            QACTIVE_POST(AO_Main_App, &e, me);
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	490b      	ldr	r1, [pc, #44]	@ (8001c2c <MainApp_right_border+0x68>)
 8001bfe:	480c      	ldr	r0, [pc, #48]	@ (8001c30 <MainApp_right_border+0x6c>)
 8001c00:	4a0c      	ldr	r2, [pc, #48]	@ (8001c34 <MainApp_right_border+0x70>)
 8001c02:	f002 fbcd 	bl	80043a0 <QActive_post_>
            status_ = Q_HANDLED();
 8001c06:	2002      	movs	r0, #2
}
 8001c08:	bd16      	pop	{r1, r2, r4, pc}
                MainApp_init_line_state(
 8001c0a:	0022      	movs	r2, r4
 8001c0c:	18cb      	adds	r3, r1, r3
 8001c0e:	9400      	str	r4, [sp, #0]
 8001c10:	e7ef      	b.n	8001bf2 <MainApp_right_border+0x2e>
            draw_line_step(&me->line_state_inst);
 8001c12:	307c      	adds	r0, #124	@ 0x7c
 8001c14:	f7ff f95e 	bl	8000ed4 <draw_line_step>
            break;
 8001c18:	e7f5      	b.n	8001c06 <MainApp_right_border+0x42>
            status_ = Q_TRAN(&MainApp_game);
 8001c1a:	4b07      	ldr	r3, [pc, #28]	@ (8001c38 <MainApp_right_border+0x74>)
 8001c1c:	6083      	str	r3, [r0, #8]
 8001c1e:	2003      	movs	r0, #3
            break;
 8001c20:	e7f2      	b.n	8001c08 <MainApp_right_border+0x44>
            status_ = Q_SUPER(&MainApp_init_board);
 8001c22:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <MainApp_right_border+0x78>)
 8001c24:	6083      	str	r3, [r0, #8]
 8001c26:	2000      	movs	r0, #0
    return status_;
 8001c28:	e7ee      	b.n	8001c08 <MainApp_right_border+0x44>
 8001c2a:	46c0      	nop			@ (mov r8, r8)
 8001c2c:	08005f30 	.word	0x08005f30
 8001c30:	20000530 	.word	0x20000530
 8001c34:	0000ffff 	.word	0x0000ffff
 8001c38:	08001cc1 	.word	0x08001cc1
 8001c3c:	08001e39 	.word	0x08001e39

08001c40 <MainApp_spawn_tetromino>:
void MainApp_spawn_tetromino(MainApp * const me) {
 8001c40:	b570      	push	{r4, r5, r6, lr}
 8001c42:	0004      	movs	r4, r0
    uint8_t rand = BSP_random(8) -1;
 8001c44:	2008      	movs	r0, #8
 8001c46:	f7ff f83d 	bl	8000cc4 <BSP_random>
 8001c4a:	3801      	subs	r0, #1
 8001c4c:	b2c1      	uxtb	r1, r0
    if(rand >= 7 ) //more shance for a I type
 8001c4e:	2906      	cmp	r1, #6
 8001c50:	d900      	bls.n	8001c54 <MainApp_spawn_tetromino+0x14>
        rand = 0;
 8001c52:	2100      	movs	r1, #0
    me->active_tetromino.type = rand;
 8001c54:	0025      	movs	r5, r4
    memcpy(me->active_tetromino.grid4x4, shapes[me->active_tetromino.type ], sizeof(me->active_tetromino.grid4x4));
 8001c56:	0020      	movs	r0, r4
 8001c58:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <MainApp_spawn_tetromino+0x74>)
    me->active_tetromino.type = rand;
 8001c5a:	35b8      	adds	r5, #184	@ 0xb8
 8001c5c:	7029      	strb	r1, [r5, #0]
    memcpy(me->active_tetromino.grid4x4, shapes[me->active_tetromino.type ], sizeof(me->active_tetromino.grid4x4));
 8001c5e:	0109      	lsls	r1, r1, #4
 8001c60:	18c9      	adds	r1, r1, r3
 8001c62:	2210      	movs	r2, #16
 8001c64:	30b9      	adds	r0, #185	@ 0xb9
 8001c66:	f003 fcd5 	bl	8005614 <memcpy>
    int top = tetro_top(&me->active_tetromino);
 8001c6a:	0028      	movs	r0, r5
 8001c6c:	f000 fe1a 	bl	80028a4 <tetro_top>
    me->active_tetromino.x = (me->board_inst.width / 2) - 2;
 8001c70:	0023      	movs	r3, r4
 8001c72:	0022      	movs	r2, r4
 8001c74:	33a6      	adds	r3, #166	@ 0xa6
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	32cc      	adds	r2, #204	@ 0xcc
 8001c7a:	085b      	lsrs	r3, r3, #1
 8001c7c:	3b02      	subs	r3, #2
 8001c7e:	6013      	str	r3, [r2, #0]
    me->active_tetromino.y = me->board_inst.height - 4 - top;
 8001c80:	0023      	movs	r3, r4
 8001c82:	33a7      	adds	r3, #167	@ 0xa7
 8001c84:	781b      	ldrb	r3, [r3, #0]
    bool col = collision_on_spawn(&me->board_inst, &me->active_tetromino);
 8001c86:	0029      	movs	r1, r5
    me->active_tetromino.y = me->board_inst.height - 4 - top;
 8001c88:	3b04      	subs	r3, #4
 8001c8a:	1a1b      	subs	r3, r3, r0
    bool col = collision_on_spawn(&me->board_inst, &me->active_tetromino);
 8001c8c:	0020      	movs	r0, r4
    me->active_tetromino.y = me->board_inst.height - 4 - top;
 8001c8e:	6053      	str	r3, [r2, #4]
    bool col = collision_on_spawn(&me->board_inst, &me->active_tetromino);
 8001c90:	30a4      	adds	r0, #164	@ 0xa4
 8001c92:	f000 fca6 	bl	80025e2 <collision_on_spawn>
    if(col)
 8001c96:	2800      	cmp	r0, #0
 8001c98:	d00b      	beq.n	8001cb2 <MainApp_spawn_tetromino+0x72>
        QEvt *e = Q_NEW(QEvt, GAMEOVER_TETRIS_SIG);
 8001c9a:	2213      	movs	r2, #19
 8001c9c:	4906      	ldr	r1, [pc, #24]	@ (8001cb8 <MainApp_spawn_tetromino+0x78>)
 8001c9e:	2008      	movs	r0, #8
 8001ca0:	f002 fc38 	bl	8004514 <QF_newX_>
        QACTIVE_POST(AO_Main_App, e, me);
 8001ca4:	4c05      	ldr	r4, [pc, #20]	@ (8001cbc <MainApp_spawn_tetromino+0x7c>)
        QEvt *e = Q_NEW(QEvt, GAMEOVER_TETRIS_SIG);
 8001ca6:	0001      	movs	r1, r0
        QACTIVE_POST(AO_Main_App, e, me);
 8001ca8:	2300      	movs	r3, #0
 8001caa:	0020      	movs	r0, r4
 8001cac:	4a02      	ldr	r2, [pc, #8]	@ (8001cb8 <MainApp_spawn_tetromino+0x78>)
 8001cae:	f002 fb77 	bl	80043a0 <QActive_post_>
}
 8001cb2:	bd70      	pop	{r4, r5, r6, pc}
 8001cb4:	08005f74 	.word	0x08005f74
 8001cb8:	0000ffff 	.word	0x0000ffff
 8001cbc:	20000530 	.word	0x20000530

08001cc0 <MainApp_game>:
QState MainApp_game(MainApp * const me, QEvt const * const e) {
 8001cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    switch (e->sig) {
 8001cc2:	880b      	ldrh	r3, [r1, #0]
QState MainApp_game(MainApp * const me, QEvt const * const e) {
 8001cc4:	0004      	movs	r4, r0
 8001cc6:	b085      	sub	sp, #20
    switch (e->sig) {
 8001cc8:	2b11      	cmp	r3, #17
 8001cca:	d040      	beq.n	8001d4e <MainApp_game+0x8e>
 8001ccc:	d808      	bhi.n	8001ce0 <MainApp_game+0x20>
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d010      	beq.n	8001cf4 <MainApp_game+0x34>
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	d100      	bne.n	8001cd8 <MainApp_game+0x18>
 8001cd6:	e088      	b.n	8001dea <MainApp_game+0x12a>
            status_ = Q_SUPER(&MainApp_tetris);
 8001cd8:	4b4a      	ldr	r3, [pc, #296]	@ (8001e04 <MainApp_game+0x144>)
 8001cda:	2000      	movs	r0, #0
 8001cdc:	60a3      	str	r3, [r4, #8]
    return status_;
 8001cde:	e034      	b.n	8001d4a <MainApp_game+0x8a>
    switch (e->sig) {
 8001ce0:	2b13      	cmp	r3, #19
 8001ce2:	d100      	bne.n	8001ce6 <MainApp_game+0x26>
 8001ce4:	e087      	b.n	8001df6 <MainApp_game+0x136>
 8001ce6:	2b14      	cmp	r3, #20
 8001ce8:	d1f6      	bne.n	8001cd8 <MainApp_game+0x18>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001cea:	3060      	adds	r0, #96	@ 0x60
 8001cec:	f002 fe36 	bl	800495c <QTimeEvt_disarm>
            status_ = Q_TRAN(&MainApp_win_sceen);
 8001cf0:	4b45      	ldr	r3, [pc, #276]	@ (8001e08 <MainApp_game+0x148>)
 8001cf2:	e084      	b.n	8001dfe <MainApp_game+0x13e>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001cf4:	0005      	movs	r5, r0
 8001cf6:	3560      	adds	r5, #96	@ 0x60
 8001cf8:	0028      	movs	r0, r5
 8001cfa:	f002 fe2f 	bl	800495c <QTimeEvt_disarm>
            QTimeEvt_armX(&me->dryTimerEvt, MainApp_delta_time , MainApp_delta_time);
 8001cfe:	4b43      	ldr	r3, [pc, #268]	@ (8001e0c <MainApp_game+0x14c>)
 8001d00:	0028      	movs	r0, r5
 8001d02:	6819      	ldr	r1, [r3, #0]
            Tetromino_ctor(&me->active_tetromino, TETRO_L);
 8001d04:	3558      	adds	r5, #88	@ 0x58
            QTimeEvt_armX(&me->dryTimerEvt, MainApp_delta_time , MainApp_delta_time);
 8001d06:	000a      	movs	r2, r1
 8001d08:	f002 fdf2 	bl	80048f0 <QTimeEvt_armX>
            Tetromino_ctor(&me->active_tetromino, TETRO_L);
 8001d0c:	2106      	movs	r1, #6
 8001d0e:	0028      	movs	r0, r5
 8001d10:	f000 fd8e 	bl	8002830 <Tetromino_ctor>
            int top = tetro_top(&me->active_tetromino);
 8001d14:	0028      	movs	r0, r5
 8001d16:	f000 fdc5 	bl	80028a4 <tetro_top>
            me->active_tetromino.x = (me->board_inst.width / 2) - 2;
 8001d1a:	0023      	movs	r3, r4
 8001d1c:	0022      	movs	r2, r4
 8001d1e:	33a6      	adds	r3, #166	@ 0xa6
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	32cc      	adds	r2, #204	@ 0xcc
 8001d24:	085b      	lsrs	r3, r3, #1
 8001d26:	3b02      	subs	r3, #2
 8001d28:	6013      	str	r3, [r2, #0]
            me->active_tetromino.y = me->board_inst.height - 2 - top;
 8001d2a:	0023      	movs	r3, r4
 8001d2c:	33a7      	adds	r3, #167	@ 0xa7
 8001d2e:	781b      	ldrb	r3, [r3, #0]
            draw_board(&me->board_inst, &me->active_tetromino, MainApp_score);
 8001d30:	0029      	movs	r1, r5
            me->active_tetromino.y = me->board_inst.height - 2 - top;
 8001d32:	3b02      	subs	r3, #2
 8001d34:	1a1b      	subs	r3, r3, r0
            draw_board(&me->board_inst, &me->active_tetromino, MainApp_score);
 8001d36:	0020      	movs	r0, r4
            me->active_tetromino.y = me->board_inst.height - 2 - top;
 8001d38:	6053      	str	r3, [r2, #4]
            draw_board(&me->board_inst, &me->active_tetromino, MainApp_score);
 8001d3a:	4b35      	ldr	r3, [pc, #212]	@ (8001e10 <MainApp_game+0x150>)
 8001d3c:	30a4      	adds	r0, #164	@ 0xa4
 8001d3e:	781a      	ldrb	r2, [r3, #0]
 8001d40:	f000 fc6c 	bl	800261c <draw_board>
            accelerometer_init_polling();
 8001d44:	f7fe fc4e 	bl	80005e4 <accelerometer_init_polling>
            status_ = Q_HANDLED();
 8001d48:	2002      	movs	r0, #2
}
 8001d4a:	b005      	add	sp, #20
 8001d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
            int xtilt = 0;
 8001d4e:	2300      	movs	r3, #0
            col = process_tilt_move(&me->board_inst, &me->active_tetromino, xtilt, ytilt);
 8001d50:	0025      	movs	r5, r4
 8001d52:	0026      	movs	r6, r4
            read_accelerometer_tilt(&xtilt, &ytilt);
 8001d54:	a903      	add	r1, sp, #12
 8001d56:	a802      	add	r0, sp, #8
            int xtilt = 0;
 8001d58:	9302      	str	r3, [sp, #8]
            int ytilt = 0;
 8001d5a:	9303      	str	r3, [sp, #12]
            read_accelerometer_tilt(&xtilt, &ytilt);
 8001d5c:	f7fe fc8c 	bl	8000678 <read_accelerometer_tilt>
            col = process_tilt_move(&me->board_inst, &me->active_tetromino, xtilt, ytilt);
 8001d60:	9b03      	ldr	r3, [sp, #12]
 8001d62:	9a02      	ldr	r2, [sp, #8]
 8001d64:	35a4      	adds	r5, #164	@ 0xa4
 8001d66:	36b8      	adds	r6, #184	@ 0xb8
 8001d68:	0031      	movs	r1, r6
 8001d6a:	0028      	movs	r0, r5
 8001d6c:	b21b      	sxth	r3, r3
 8001d6e:	b212      	sxth	r2, r2
 8001d70:	f000 fd18 	bl	80027a4 <process_tilt_move>
            if( col ||  !(move_down(&me->board_inst, &me->active_tetromino)) )
 8001d74:	4f26      	ldr	r7, [pc, #152]	@ (8001e10 <MainApp_game+0x150>)
 8001d76:	2800      	cmp	r0, #0
 8001d78:	d01d      	beq.n	8001db6 <MainApp_game+0xf6>
                Board_placeTetromino( &me->board_inst, &me->active_tetromino);
 8001d7a:	0031      	movs	r1, r6
 8001d7c:	0028      	movs	r0, r5
 8001d7e:	f000 fba4 	bl	80024ca <Board_placeTetromino>
                me->active_tetromino.speed -= 1;
 8001d82:	0022      	movs	r2, r4
 8001d84:	32d4      	adds	r2, #212	@ 0xd4
 8001d86:	8813      	ldrh	r3, [r2, #0]
 8001d88:	3b01      	subs	r3, #1
                if(me->active_tetromino.speed < 10)
 8001d8a:	1c19      	adds	r1, r3, #0
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	2b0a      	cmp	r3, #10
 8001d90:	d200      	bcs.n	8001d94 <MainApp_game+0xd4>
 8001d92:	210a      	movs	r1, #10
                uint8_t old_score = MainApp_score;
 8001d94:	783b      	ldrb	r3, [r7, #0]
                MainApp_score += check_and_clear_lines(&me->board_inst);
 8001d96:	0028      	movs	r0, r5
 8001d98:	8011      	strh	r1, [r2, #0]
                uint8_t old_score = MainApp_score;
 8001d9a:	9301      	str	r3, [sp, #4]
                MainApp_score += check_and_clear_lines(&me->board_inst);
 8001d9c:	f000 fca0 	bl	80026e0 <check_and_clear_lines>
 8001da0:	783b      	ldrb	r3, [r7, #0]
 8001da2:	18c0      	adds	r0, r0, r3
                if(old_score != MainApp_score)
 8001da4:	9b01      	ldr	r3, [sp, #4]
                MainApp_score += check_and_clear_lines(&me->board_inst);
 8001da6:	b2c0      	uxtb	r0, r0
 8001da8:	7038      	strb	r0, [r7, #0]
                if(old_score != MainApp_score)
 8001daa:	4298      	cmp	r0, r3
 8001dac:	d10f      	bne.n	8001dce <MainApp_game+0x10e>
                MainApp_spawn_tetromino(me);
 8001dae:	0020      	movs	r0, r4
 8001db0:	f7ff ff46 	bl	8001c40 <MainApp_spawn_tetromino>
 8001db4:	e005      	b.n	8001dc2 <MainApp_game+0x102>
            if( col ||  !(move_down(&me->board_inst, &me->active_tetromino)) )
 8001db6:	0031      	movs	r1, r6
 8001db8:	0028      	movs	r0, r5
 8001dba:	f000 fbda 	bl	8002572 <move_down>
 8001dbe:	2800      	cmp	r0, #0
 8001dc0:	d0db      	beq.n	8001d7a <MainApp_game+0xba>
            draw_board(&me->board_inst, &me->active_tetromino, MainApp_score);
 8001dc2:	0031      	movs	r1, r6
 8001dc4:	0028      	movs	r0, r5
 8001dc6:	783a      	ldrb	r2, [r7, #0]
 8001dc8:	f000 fc28 	bl	800261c <draw_board>
            break;
 8001dcc:	e7bc      	b.n	8001d48 <MainApp_game+0x88>
                    if(MainApp_score >= 1)
 8001dce:	2800      	cmp	r0, #0
 8001dd0:	d0ed      	beq.n	8001dae <MainApp_game+0xee>
                        QEvt *e = Q_NEW(QEvt, WON_TETRIS_SIG);
 8001dd2:	2214      	movs	r2, #20
 8001dd4:	490f      	ldr	r1, [pc, #60]	@ (8001e14 <MainApp_game+0x154>)
 8001dd6:	2008      	movs	r0, #8
 8001dd8:	f002 fb9c 	bl	8004514 <QF_newX_>
                        QACTIVE_POST(AO_Main_App, e, me);
 8001ddc:	2300      	movs	r3, #0
                        QEvt *e = Q_NEW(QEvt, WON_TETRIS_SIG);
 8001dde:	0001      	movs	r1, r0
                        QACTIVE_POST(AO_Main_App, e, me);
 8001de0:	4a0c      	ldr	r2, [pc, #48]	@ (8001e14 <MainApp_game+0x154>)
 8001de2:	480d      	ldr	r0, [pc, #52]	@ (8001e18 <MainApp_game+0x158>)
 8001de4:	f002 fadc 	bl	80043a0 <QActive_post_>
 8001de8:	e7e1      	b.n	8001dae <MainApp_game+0xee>
            rotate_tetromino_collision_check(&me->board_inst,&me->active_tetromino);
 8001dea:	0001      	movs	r1, r0
 8001dec:	30a4      	adds	r0, #164	@ 0xa4
 8001dee:	31b8      	adds	r1, #184	@ 0xb8
 8001df0:	f000 fbd9 	bl	80025a6 <rotate_tetromino_collision_check>
            break;
 8001df4:	e7a8      	b.n	8001d48 <MainApp_game+0x88>
            QTimeEvt_disarm(&me->dryTimerEvt);
 8001df6:	3060      	adds	r0, #96	@ 0x60
 8001df8:	f002 fdb0 	bl	800495c <QTimeEvt_disarm>
            status_ = Q_TRAN(&MainApp_gameover_screen);
 8001dfc:	4b07      	ldr	r3, [pc, #28]	@ (8001e1c <MainApp_game+0x15c>)
 8001dfe:	2003      	movs	r0, #3
            status_ = Q_TRAN(&MainApp_win_sceen);
 8001e00:	60a3      	str	r3, [r4, #8]
            break;
 8001e02:	e7a2      	b.n	8001d4a <MainApp_game+0x8a>
 8001e04:	080016a1 	.word	0x080016a1
 8001e08:	080017fd 	.word	0x080017fd
 8001e0c:	20000204 	.word	0x20000204
 8001e10:	2000052e 	.word	0x2000052e
 8001e14:	0000ffff 	.word	0x0000ffff
 8001e18:	20000530 	.word	0x20000530
 8001e1c:	080017bd 	.word	0x080017bd

08001e20 <MainApp_tetris_init>:
void MainApp_tetris_init(void) {
 8001e20:	b510      	push	{r4, lr}
    memset(gridArray, 0, sizeof(gridArray));
 8001e22:	22c8      	movs	r2, #200	@ 0xc8
 8001e24:	2100      	movs	r1, #0
 8001e26:	4803      	ldr	r0, [pc, #12]	@ (8001e34 <MainApp_tetris_init+0x14>)
 8001e28:	f003 fbc0 	bl	80055ac <memset>
    ssd1306_Fill(Black);
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	f003 f991 	bl	8005154 <ssd1306_Fill>
}
 8001e32:	bd10      	pop	{r4, pc}
 8001e34:	2000060c 	.word	0x2000060c

08001e38 <MainApp_init_board>:
QState MainApp_init_board(MainApp * const me, QEvt const * const e) {
 8001e38:	b570      	push	{r4, r5, r6, lr}
    switch (e->sig) {
 8001e3a:	880d      	ldrh	r5, [r1, #0]
QState MainApp_init_board(MainApp * const me, QEvt const * const e) {
 8001e3c:	0004      	movs	r4, r0
    switch (e->sig) {
 8001e3e:	2d01      	cmp	r5, #1
 8001e40:	d005      	beq.n	8001e4e <MainApp_init_board+0x16>
 8001e42:	2d03      	cmp	r5, #3
 8001e44:	d00a      	beq.n	8001e5c <MainApp_init_board+0x24>
            status_ = Q_SUPER(&MainApp_tetris);
 8001e46:	4b15      	ldr	r3, [pc, #84]	@ (8001e9c <MainApp_init_board+0x64>)
 8001e48:	6083      	str	r3, [r0, #8]
 8001e4a:	2000      	movs	r0, #0
    return status_;
 8001e4c:	e005      	b.n	8001e5a <MainApp_init_board+0x22>
            MainApp_tetris_init();
 8001e4e:	f7ff ffe7 	bl	8001e20 <MainApp_tetris_init>
            MainApp_score = 0;
 8001e52:	2200      	movs	r2, #0
            status_ = Q_HANDLED();
 8001e54:	2002      	movs	r0, #2
            MainApp_score = 0;
 8001e56:	4b12      	ldr	r3, [pc, #72]	@ (8001ea0 <MainApp_init_board+0x68>)
 8001e58:	701a      	strb	r2, [r3, #0]
}
 8001e5a:	bd70      	pop	{r4, r5, r6, pc}
            w = me->board_inst.width  * me->board_inst.blockSize;
 8001e5c:	0003      	movs	r3, r0
            h = me->board_inst.height * me->board_inst.blockSize;
 8001e5e:	0002      	movs	r2, r0
            x0 = me->board_inst.pos_x;
 8001e60:	0001      	movs	r1, r0
            w = me->board_inst.width  * me->board_inst.blockSize;
 8001e62:	33a8      	adds	r3, #168	@ 0xa8
            h = me->board_inst.height * me->board_inst.blockSize;
 8001e64:	32a7      	adds	r2, #167	@ 0xa7
            w = me->board_inst.width  * me->board_inst.blockSize;
 8001e66:	30a6      	adds	r0, #166	@ 0xa6
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	7800      	ldrb	r0, [r0, #0]
            h = me->board_inst.height * me->board_inst.blockSize;
 8001e6c:	7812      	ldrb	r2, [r2, #0]
            x0 = me->board_inst.pos_x;
 8001e6e:	31a4      	adds	r1, #164	@ 0xa4
            h = me->board_inst.height * me->board_inst.blockSize;
 8001e70:	435a      	muls	r2, r3
            w = me->board_inst.width  * me->board_inst.blockSize;
 8001e72:	4343      	muls	r3, r0
            me->line_w = w;
 8001e74:	0020      	movs	r0, r4
 8001e76:	30b4      	adds	r0, #180	@ 0xb4
            x0 = me->board_inst.pos_x;
 8001e78:	8809      	ldrh	r1, [r1, #0]
            me->line_w = w;
 8001e7a:	7003      	strb	r3, [r0, #0]
            me->line_h = h;
 8001e7c:	0023      	movs	r3, r4
 8001e7e:	33b5      	adds	r3, #181	@ 0xb5
 8001e80:	701a      	strb	r2, [r3, #0]
            me->line_x0 = x0;
 8001e82:	3301      	adds	r3, #1
 8001e84:	8019      	strh	r1, [r3, #0]
            QACTIVE_POST(AO_Main_App, &e, me);
 8001e86:	4807      	ldr	r0, [pc, #28]	@ (8001ea4 <MainApp_init_board+0x6c>)
 8001e88:	2300      	movs	r3, #0
 8001e8a:	4907      	ldr	r1, [pc, #28]	@ (8001ea8 <MainApp_init_board+0x70>)
 8001e8c:	4a07      	ldr	r2, [pc, #28]	@ (8001eac <MainApp_init_board+0x74>)
 8001e8e:	f002 fa87 	bl	80043a0 <QActive_post_>
            status_ = Q_TRAN(&MainApp_top_border);
 8001e92:	4b07      	ldr	r3, [pc, #28]	@ (8001eb0 <MainApp_init_board+0x78>)
 8001e94:	0028      	movs	r0, r5
 8001e96:	60a3      	str	r3, [r4, #8]
    return status_;
 8001e98:	e7df      	b.n	8001e5a <MainApp_init_board+0x22>
 8001e9a:	46c0      	nop			@ (mov r8, r8)
 8001e9c:	080016a1 	.word	0x080016a1
 8001ea0:	2000052e 	.word	0x2000052e
 8001ea4:	20000530 	.word	0x20000530
 8001ea8:	08005f50 	.word	0x08005f50
 8001eac:	0000ffff 	.word	0x0000ffff
 8001eb0:	08001a39 	.word	0x08001a39

08001eb4 <Main_App_ctor>:

//${Shared::AO_Main_App} .....................................................
QActive * const AO_Main_App = &MainApp_inst.super;

//${Shared::Main_App_ctor} ...................................................
void Main_App_ctor(MainApp * const me) {
 8001eb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001eb6:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&MainApp_initial));
 8001eb8:	4914      	ldr	r1, [pc, #80]	@ (8001f0c <Main_App_ctor+0x58>)
 8001eba:	f002 fc63 	bl	8004784 <QActive_ctor>
    QTimeEvt_ctorX(&me->tempPollEvt, &me->super, POLL_SENSOR_SIG, 0U);
 8001ebe:	0020      	movs	r0, r4
 8001ec0:	0021      	movs	r1, r4
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	2205      	movs	r2, #5
 8001ec6:	3024      	adds	r0, #36	@ 0x24
 8001ec8:	f002 fcf0 	bl	80048ac <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->longPressEvt, &me->super, BUTTON_LONG_SIG, 0U);
 8001ecc:	0020      	movs	r0, r4
 8001ece:	0021      	movs	r1, r4
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	2207      	movs	r2, #7
 8001ed4:	3044      	adds	r0, #68	@ 0x44
 8001ed6:	f002 fce9 	bl	80048ac <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->dryTimerEvt, &me->super, WATER_PLANT_SIG, 0U);
 8001eda:	0020      	movs	r0, r4
 8001edc:	0021      	movs	r1, r4
 8001ede:	2300      	movs	r3, #0
 8001ee0:	2211      	movs	r2, #17
 8001ee2:	3060      	adds	r0, #96	@ 0x60
 8001ee4:	f002 fce2 	bl	80048ac <QTimeEvt_ctorX>
    Board_ctor(&me->board_inst, gridArray, 10, 20, 16,1, true, 3);
 8001ee8:	2303      	movs	r3, #3
 8001eea:	0020      	movs	r0, r4
 8001eec:	9303      	str	r3, [sp, #12]
 8001eee:	3b02      	subs	r3, #2
 8001ef0:	9302      	str	r3, [sp, #8]
 8001ef2:	9301      	str	r3, [sp, #4]
 8001ef4:	330f      	adds	r3, #15
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	220a      	movs	r2, #10
 8001efa:	4905      	ldr	r1, [pc, #20]	@ (8001f10 <Main_App_ctor+0x5c>)
 8001efc:	30a4      	adds	r0, #164	@ 0xa4
 8001efe:	3304      	adds	r3, #4
 8001f00:	f000 facc 	bl	800249c <Board_ctor>


    me->currentTemp = 0.0f;
 8001f04:	2300      	movs	r3, #0
 8001f06:	3440      	adds	r4, #64	@ 0x40
 8001f08:	7023      	strb	r3, [r4, #0]
}
 8001f0a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8001f0c:	08001689 	.word	0x08001689
 8001f10:	2000060c 	.word	0x2000060c

08001f14 <Sensor_ctor>:

//${Shared::AO_Sensor} .......................................................
QActive * const AO_Sensor = &Sensor_inst.super;

//${Shared::Sensor_ctor} .....................................................
void Sensor_ctor(Sensor * const me) {
 8001f14:	b510      	push	{r4, lr}
 8001f16:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&Sensor_initial));
 8001f18:	490b      	ldr	r1, [pc, #44]	@ (8001f48 <Sensor_ctor+0x34>)
 8001f1a:	f002 fc33 	bl	8004784 <QActive_ctor>
    QTimeEvt_ctorX(&me->resetEvt, &me->super, DHT11_RESET_SIG, 0U);
 8001f1e:	0020      	movs	r0, r4
 8001f20:	0021      	movs	r1, r4
 8001f22:	2300      	movs	r3, #0
 8001f24:	220e      	movs	r2, #14
 8001f26:	3038      	adds	r0, #56	@ 0x38
 8001f28:	f002 fcc0 	bl	80048ac <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->dht11StartEvt, &me->super, DHT11_START_SIG, 0U);
 8001f2c:	0020      	movs	r0, r4
 8001f2e:	0021      	movs	r1, r4
 8001f30:	2300      	movs	r3, #0
 8001f32:	220c      	movs	r2, #12
 8001f34:	3054      	adds	r0, #84	@ 0x54
 8001f36:	f002 fcb9 	bl	80048ac <QTimeEvt_ctorX>
    me->dma_buffer = Sensor_dht11_dma_buffer;
 8001f3a:	4b04      	ldr	r3, [pc, #16]	@ (8001f4c <Sensor_ctor+0x38>)
 8001f3c:	6323      	str	r3, [r4, #48]	@ 0x30
    me->dma_index = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	3434      	adds	r4, #52	@ 0x34
 8001f42:	7023      	strb	r3, [r4, #0]

}
 8001f44:	bd10      	pop	{r4, pc}
 8001f46:	46c0      	nop			@ (mov r8, r8)
 8001f48:	08002291 	.word	0x08002291
 8001f4c:	20000280 	.word	0x20000280

08001f50 <RFButton_ctor>:

//${Shared::AO_RFButton} .....................................................
QActive * const AO_RFButton = &RFButton_inst.super;

//${Shared::RFButton_ctor} ...................................................
void RFButton_ctor(RFButton * const me) {
 8001f50:	b510      	push	{r4, lr}
    QActive_ctor(&me->super, Q_STATE_CAST(&RFButton_initial));
 8001f52:	4902      	ldr	r1, [pc, #8]	@ (8001f5c <RFButton_ctor+0xc>)
 8001f54:	f002 fc16 	bl	8004784 <QActive_ctor>

}
 8001f58:	bd10      	pop	{r4, pc}
 8001f5a:	46c0      	nop			@ (mov r8, r8)
 8001f5c:	08001fd5 	.word	0x08001fd5

08001f60 <RFButton_receive_rf>:

//${AOs::RFButton} ...........................................................
RFButton RFButton_inst;

//${AOs::RFButton::receive_rf} ...............................................
void RFButton_receive_rf(void) {
 8001f60:	b500      	push	{lr}
 8001f62:	b089      	sub	sp, #36	@ 0x24
    while(nrf24_data_available()) {
 8001f64:	f003 f8b9 	bl	80050da <nrf24_data_available>
 8001f68:	2800      	cmp	r0, #0
 8001f6a:	d101      	bne.n	8001f70 <RFButton_receive_rf+0x10>
                static QEvt const rlsEvt = { BUTTON_RELEASE_SIG, 0U, 0U };
                QACTIVE_POST(AO_Main_App, &rlsEvt, me);
            }

        }
}
 8001f6c:	b009      	add	sp, #36	@ 0x24
 8001f6e:	bd00      	pop	{pc}
            nrf24_receive(payload, sizeof(payload));
 8001f70:	2120      	movs	r1, #32
 8001f72:	4668      	mov	r0, sp
 8001f74:	f002 ffe4 	bl	8004f40 <nrf24_receive>
            if(payload[0] == 49U)
 8001f78:	466b      	mov	r3, sp
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	2b31      	cmp	r3, #49	@ 0x31
 8001f7e:	d106      	bne.n	8001f8e <RFButton_receive_rf+0x2e>
                QACTIVE_POST(AO_Main_App, &nrfEvt, me);
 8001f80:	4809      	ldr	r0, [pc, #36]	@ (8001fa8 <RFButton_receive_rf+0x48>)
 8001f82:	2300      	movs	r3, #0
 8001f84:	4909      	ldr	r1, [pc, #36]	@ (8001fac <RFButton_receive_rf+0x4c>)
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <RFButton_receive_rf+0x50>)
 8001f88:	6800      	ldr	r0, [r0, #0]
 8001f8a:	f002 fa09 	bl	80043a0 <QActive_post_>
            if(payload[0] == 50U)
 8001f8e:	466b      	mov	r3, sp
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2b32      	cmp	r3, #50	@ 0x32
 8001f94:	d1e6      	bne.n	8001f64 <RFButton_receive_rf+0x4>
                QACTIVE_POST(AO_Main_App, &rlsEvt, me);
 8001f96:	4804      	ldr	r0, [pc, #16]	@ (8001fa8 <RFButton_receive_rf+0x48>)
 8001f98:	2300      	movs	r3, #0
 8001f9a:	4906      	ldr	r1, [pc, #24]	@ (8001fb4 <RFButton_receive_rf+0x54>)
 8001f9c:	4a04      	ldr	r2, [pc, #16]	@ (8001fb0 <RFButton_receive_rf+0x50>)
 8001f9e:	6800      	ldr	r0, [r0, #0]
 8001fa0:	f002 f9fe 	bl	80043a0 <QActive_post_>
 8001fa4:	e7de      	b.n	8001f64 <RFButton_receive_rf+0x4>
 8001fa6:	46c0      	nop			@ (mov r8, r8)
 8001fa8:	08005f70 	.word	0x08005f70
 8001fac:	08005fec 	.word	0x08005fec
 8001fb0:	0000ffff 	.word	0x0000ffff
 8001fb4:	08005fe4 	.word	0x08005fe4

08001fb8 <RFButton_wait>:
}

//${AOs::RFButton::SM::wait} .................................................
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8001fb8:	880b      	ldrh	r3, [r1, #0]
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
 8001fba:	b510      	push	{r4, lr}
    switch (e->sig) {
 8001fbc:	2b0b      	cmp	r3, #11
 8001fbe:	d103      	bne.n	8001fc8 <RFButton_wait+0x10>
        //${AOs::RFButton::SM::wait::NRF_IRQ}
        case NRF_IRQ_SIG: {
            RFButton_receive_rf();
 8001fc0:	f7ff ffce 	bl	8001f60 <RFButton_receive_rf>

            status_ = Q_HANDLED();
 8001fc4:	2002      	movs	r0, #2
            status_ = Q_SUPER(&QHsm_top);
            break;
        }
    }
    return status_;
}
 8001fc6:	bd10      	pop	{r4, pc}
            status_ = Q_SUPER(&QHsm_top);
 8001fc8:	4b01      	ldr	r3, [pc, #4]	@ (8001fd0 <RFButton_wait+0x18>)
 8001fca:	6083      	str	r3, [r0, #8]
 8001fcc:	2000      	movs	r0, #0
    return status_;
 8001fce:	e7fa      	b.n	8001fc6 <RFButton_wait+0xe>
 8001fd0:	08004035 	.word	0x08004035

08001fd4 <RFButton_initial>:
    return Q_TRAN(&RFButton_wait);
 8001fd4:	4b01      	ldr	r3, [pc, #4]	@ (8001fdc <RFButton_initial+0x8>)
 8001fd6:	6083      	str	r3, [r0, #8]
}
 8001fd8:	2003      	movs	r0, #3
 8001fda:	4770      	bx	lr
 8001fdc:	08001fb9 	.word	0x08001fb9

08001fe0 <Sensor_waiting>:
    //${AOs::Sensor::SM::initial}
    return Q_TRAN(&Sensor_waiting);
}

//${AOs::Sensor::SM::waiting} ................................................
QState Sensor_waiting(Sensor * const me, QEvt const * const e) {
 8001fe0:	b510      	push	{r4, lr}
    QState status_;
    switch (e->sig) {
 8001fe2:	880c      	ldrh	r4, [r1, #0]
 8001fe4:	2c01      	cmp	r4, #1
 8001fe6:	d005      	beq.n	8001ff4 <Sensor_waiting+0x14>
 8001fe8:	2c09      	cmp	r4, #9
 8001fea:	d00a      	beq.n	8002002 <Sensor_waiting+0x22>
        case START_SENSOR_SIG: {
            status_ = Q_TRAN(&Sensor_start_dht);
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8001fec:	4b07      	ldr	r3, [pc, #28]	@ (800200c <Sensor_waiting+0x2c>)
 8001fee:	6083      	str	r3, [r0, #8]
 8001ff0:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8001ff2:	e005      	b.n	8002000 <Sensor_waiting+0x20>
            QTimeEvt_disarm(&me->resetEvt);
 8001ff4:	3038      	adds	r0, #56	@ 0x38
 8001ff6:	f002 fcb1 	bl	800495c <QTimeEvt_disarm>
            status_ = Q_HANDLED();
 8001ffa:	2002      	movs	r0, #2
            allowDeepSleep = true;
 8001ffc:	4b04      	ldr	r3, [pc, #16]	@ (8002010 <Sensor_waiting+0x30>)
 8001ffe:	701c      	strb	r4, [r3, #0]
}
 8002000:	bd10      	pop	{r4, pc}
            status_ = Q_TRAN(&Sensor_start_dht);
 8002002:	4b04      	ldr	r3, [pc, #16]	@ (8002014 <Sensor_waiting+0x34>)
 8002004:	6083      	str	r3, [r0, #8]
 8002006:	2003      	movs	r0, #3
            break;
 8002008:	e7fa      	b.n	8002000 <Sensor_waiting+0x20>
 800200a:	46c0      	nop			@ (mov r8, r8)
 800200c:	08004035 	.word	0x08004035
 8002010:	2000052c 	.word	0x2000052c
 8002014:	080020c9 	.word	0x080020c9

08002018 <Sensor_turn_off>:
}

//${AOs::Sensor::SM::turn_off} ...............................................
QState Sensor_turn_off(Sensor * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8002018:	880b      	ldrh	r3, [r1, #0]
QState Sensor_turn_off(Sensor * const me, QEvt const * const e) {
 800201a:	b510      	push	{r4, lr}
    switch (e->sig) {
 800201c:	2b02      	cmp	r3, #2
 800201e:	d014      	beq.n	800204a <Sensor_turn_off+0x32>
 8002020:	2b0e      	cmp	r3, #14
 8002022:	d016      	beq.n	8002052 <Sensor_turn_off+0x3a>
 8002024:	2b01      	cmp	r3, #1
 8002026:	d118      	bne.n	800205a <Sensor_turn_off+0x42>
        //${AOs::Sensor::SM::turn_off}
        case Q_ENTRY_SIG: {
            QTimeEvt_disarm(&me->resetEvt);
 8002028:	3038      	adds	r0, #56	@ 0x38
 800202a:	0004      	movs	r4, r0
 800202c:	f002 fc96 	bl	800495c <QTimeEvt_disarm>
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 8002030:	2200      	movs	r2, #0
 8002032:	0020      	movs	r0, r4
 8002034:	490b      	ldr	r1, [pc, #44]	@ (8002064 <Sensor_turn_off+0x4c>)
 8002036:	f002 fc5b 	bl	80048f0 <QTimeEvt_armX>
            HAL_GPIO_WritePin(DHT11_RESET_PORT, DHT11_RESET_PIN, GPIO_PIN_RESET);
 800203a:	20a0      	movs	r0, #160	@ 0xa0
 800203c:	2200      	movs	r2, #0
 800203e:	2102      	movs	r1, #2
 8002040:	05c0      	lsls	r0, r0, #23
 8002042:	f000 fda1 	bl	8002b88 <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 8002046:	2002      	movs	r0, #2
            status_ = Q_SUPER(&QHsm_top);
            break;
        }
    }
    return status_;
}
 8002048:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->resetEvt);
 800204a:	3038      	adds	r0, #56	@ 0x38
 800204c:	f002 fc86 	bl	800495c <QTimeEvt_disarm>
            break;
 8002050:	e7f9      	b.n	8002046 <Sensor_turn_off+0x2e>
            status_ = Q_TRAN(&Sensor_turn_on);
 8002052:	4b05      	ldr	r3, [pc, #20]	@ (8002068 <Sensor_turn_off+0x50>)
 8002054:	6083      	str	r3, [r0, #8]
 8002056:	2003      	movs	r0, #3
            break;
 8002058:	e7f6      	b.n	8002048 <Sensor_turn_off+0x30>
            status_ = Q_SUPER(&QHsm_top);
 800205a:	4b04      	ldr	r3, [pc, #16]	@ (800206c <Sensor_turn_off+0x54>)
 800205c:	6083      	str	r3, [r0, #8]
 800205e:	2000      	movs	r0, #0
    return status_;
 8002060:	e7f2      	b.n	8002048 <Sensor_turn_off+0x30>
 8002062:	46c0      	nop			@ (mov r8, r8)
 8002064:	00007530 	.word	0x00007530
 8002068:	08002071 	.word	0x08002071
 800206c:	08004035 	.word	0x08004035

08002070 <Sensor_turn_on>:

//${AOs::Sensor::SM::turn_on} ................................................
QState Sensor_turn_on(Sensor * const me, QEvt const * const e) {
 8002070:	b570      	push	{r4, r5, r6, lr}
    QState status_;
    switch (e->sig) {
 8002072:	880d      	ldrh	r5, [r1, #0]
 8002074:	2d02      	cmp	r5, #2
 8002076:	d014      	beq.n	80020a2 <Sensor_turn_on+0x32>
 8002078:	2d0e      	cmp	r5, #14
 800207a:	d016      	beq.n	80020aa <Sensor_turn_on+0x3a>
 800207c:	2d01      	cmp	r5, #1
 800207e:	d118      	bne.n	80020b2 <Sensor_turn_on+0x42>
        //${AOs::Sensor::SM::turn_on}
        case Q_ENTRY_SIG: {
            QTimeEvt_disarm(&me->resetEvt);
 8002080:	3038      	adds	r0, #56	@ 0x38
 8002082:	0004      	movs	r4, r0
 8002084:	f002 fc6a 	bl	800495c <QTimeEvt_disarm>
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 8002088:	2200      	movs	r2, #0
 800208a:	0020      	movs	r0, r4
 800208c:	490b      	ldr	r1, [pc, #44]	@ (80020bc <Sensor_turn_on+0x4c>)
 800208e:	f002 fc2f 	bl	80048f0 <QTimeEvt_armX>
            HAL_GPIO_WritePin(DHT11_RESET_PORT, DHT11_RESET_PIN, GPIO_PIN_SET);
 8002092:	20a0      	movs	r0, #160	@ 0xa0
 8002094:	002a      	movs	r2, r5
 8002096:	2102      	movs	r1, #2
 8002098:	05c0      	lsls	r0, r0, #23
 800209a:	f000 fd75 	bl	8002b88 <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 800209e:	2002      	movs	r0, #2
            status_ = Q_SUPER(&QHsm_top);
            break;
        }
    }
    return status_;
}
 80020a0:	bd70      	pop	{r4, r5, r6, pc}
            QTimeEvt_disarm(&me->resetEvt);
 80020a2:	3038      	adds	r0, #56	@ 0x38
 80020a4:	f002 fc5a 	bl	800495c <QTimeEvt_disarm>
            break;
 80020a8:	e7f9      	b.n	800209e <Sensor_turn_on+0x2e>
            status_ = Q_TRAN(&Sensor_waiting);
 80020aa:	4b05      	ldr	r3, [pc, #20]	@ (80020c0 <Sensor_turn_on+0x50>)
 80020ac:	6083      	str	r3, [r0, #8]
 80020ae:	2003      	movs	r0, #3
            break;
 80020b0:	e7f6      	b.n	80020a0 <Sensor_turn_on+0x30>
            status_ = Q_SUPER(&QHsm_top);
 80020b2:	4b04      	ldr	r3, [pc, #16]	@ (80020c4 <Sensor_turn_on+0x54>)
 80020b4:	6083      	str	r3, [r0, #8]
 80020b6:	2000      	movs	r0, #0
    return status_;
 80020b8:	e7f2      	b.n	80020a0 <Sensor_turn_on+0x30>
 80020ba:	46c0      	nop			@ (mov r8, r8)
 80020bc:	00007530 	.word	0x00007530
 80020c0:	08001fe1 	.word	0x08001fe1
 80020c4:	08004035 	.word	0x08004035

080020c8 <Sensor_start_dht>:
    switch (e->sig) {
 80020c8:	880b      	ldrh	r3, [r1, #0]
QState Sensor_start_dht(Sensor * const me, QEvt const * const e) {
 80020ca:	b570      	push	{r4, r5, r6, lr}
 80020cc:	0004      	movs	r4, r0
    switch (e->sig) {
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d005      	beq.n	80020de <Sensor_start_dht+0x16>
 80020d2:	2b0c      	cmp	r3, #12
 80020d4:	d01f      	beq.n	8002116 <Sensor_start_dht+0x4e>
            status_ = Q_SUPER(&QHsm_top);
 80020d6:	4b14      	ldr	r3, [pc, #80]	@ (8002128 <Sensor_start_dht+0x60>)
 80020d8:	6083      	str	r3, [r0, #8]
 80020da:	2000      	movs	r0, #0
    return status_;
 80020dc:	e01a      	b.n	8002114 <Sensor_start_dht+0x4c>
            allowDeepSleep = false;
 80020de:	2500      	movs	r5, #0
 80020e0:	4b12      	ldr	r3, [pc, #72]	@ (800212c <Sensor_start_dht+0x64>)
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 80020e2:	002a      	movs	r2, r5
            allowDeepSleep = false;
 80020e4:	701d      	strb	r5, [r3, #0]
            me->byte_index = 0;
 80020e6:	0003      	movs	r3, r0
 80020e8:	332a      	adds	r3, #42	@ 0x2a
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 80020ea:	4911      	ldr	r1, [pc, #68]	@ (8002130 <Sensor_start_dht+0x68>)
            for(int i=0;i<5;i++) me->bits[i]=0;
 80020ec:	6245      	str	r5, [r0, #36]	@ 0x24
 80020ee:	8505      	strh	r5, [r0, #40]	@ 0x28
            me->byte_index = 0;
 80020f0:	701d      	strb	r5, [r3, #0]
            QTimeEvt_armX(&me->resetEvt, DHT11_RESET_TIME, 0U);
 80020f2:	3038      	adds	r0, #56	@ 0x38
 80020f4:	f002 fbfc 	bl	80048f0 <QTimeEvt_armX>
            DHT11_SetPinOutput();
 80020f8:	f000 f95c 	bl	80023b4 <DHT11_SetPinOutput>
            HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 80020fc:	002a      	movs	r2, r5
 80020fe:	2140      	movs	r1, #64	@ 0x40
 8002100:	480c      	ldr	r0, [pc, #48]	@ (8002134 <Sensor_start_dht+0x6c>)
 8002102:	f000 fd41 	bl	8002b88 <HAL_GPIO_WritePin>
            QTimeEvt_armX(&me->dht11StartEvt, 20U, 0U); // 20ms
 8002106:	0020      	movs	r0, r4
 8002108:	002a      	movs	r2, r5
 800210a:	3054      	adds	r0, #84	@ 0x54
 800210c:	2114      	movs	r1, #20
 800210e:	f002 fbef 	bl	80048f0 <QTimeEvt_armX>
 8002112:	2002      	movs	r0, #2
}
 8002114:	bd70      	pop	{r4, r5, r6, pc}
            DHT11_SetPinInput();
 8002116:	f000 f96b 	bl	80023f0 <DHT11_SetPinInput>
            Delay_us(30);  // 20–40 µs wait
 800211a:	201e      	movs	r0, #30
 800211c:	f000 f9b4 	bl	8002488 <Delay_us>
            status_ = Q_TRAN(&Sensor_wait_response);
 8002120:	4b05      	ldr	r3, [pc, #20]	@ (8002138 <Sensor_start_dht+0x70>)
 8002122:	2003      	movs	r0, #3
 8002124:	60a3      	str	r3, [r4, #8]
            break;
 8002126:	e7f5      	b.n	8002114 <Sensor_start_dht+0x4c>
 8002128:	08004035 	.word	0x08004035
 800212c:	2000052c 	.word	0x2000052c
 8002130:	00007530 	.word	0x00007530
 8002134:	50000800 	.word	0x50000800
 8002138:	08002161 	.word	0x08002161

0800213c <Sensor_get_adc_dryness>:
  MODIFY_REG(ADCx->CR,
 800213c:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <Sensor_get_adc_dryness+0x1c>)
 800213e:	4907      	ldr	r1, [pc, #28]	@ (800215c <Sensor_get_adc_dryness+0x20>)
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	400a      	ands	r2, r1
 8002144:	2104      	movs	r1, #4
 8002146:	430a      	orrs	r2, r1
 8002148:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	420a      	tst	r2, r1
 800214e:	d0fc      	beq.n	800214a <Sensor_get_adc_dryness+0xe>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002150:	6c18      	ldr	r0, [r3, #64]	@ 0x40
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002152:	6019      	str	r1, [r3, #0]
    return adc_value;
 8002154:	b280      	uxth	r0, r0
}
 8002156:	4770      	bx	lr
 8002158:	40012400 	.word	0x40012400
 800215c:	7fffffe8 	.word	0x7fffffe8

08002160 <Sensor_wait_response>:
QState Sensor_wait_response(Sensor * const me, QEvt const * const e) {
 8002160:	b5f0      	push	{r4, r5, r6, r7, lr}
    switch (e->sig) {
 8002162:	880b      	ldrh	r3, [r1, #0]
QState Sensor_wait_response(Sensor * const me, QEvt const * const e) {
 8002164:	0004      	movs	r4, r0
 8002166:	b0d7      	sub	sp, #348	@ 0x15c
    switch (e->sig) {
 8002168:	2b0d      	cmp	r3, #13
 800216a:	d01c      	beq.n	80021a6 <Sensor_wait_response+0x46>
 800216c:	2b0e      	cmp	r3, #14
 800216e:	d013      	beq.n	8002198 <Sensor_wait_response+0x38>
 8002170:	2100      	movs	r1, #0
 8002172:	2b01      	cmp	r3, #1
 8002174:	d000      	beq.n	8002178 <Sensor_wait_response+0x18>
 8002176:	e07b      	b.n	8002270 <Sensor_wait_response+0x110>
            me->bit_index = 0;
 8002178:	0003      	movs	r3, r0
 800217a:	3329      	adds	r3, #41	@ 0x29
 800217c:	7019      	strb	r1, [r3, #0]
            me->byte_index = 0;
 800217e:	2380      	movs	r3, #128	@ 0x80
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	8543      	strh	r3, [r0, #42]	@ 0x2a
            me->pulse_count = 0;
 8002184:	0003      	movs	r3, r0
 8002186:	332c      	adds	r3, #44	@ 0x2c
            memset(me->bits, 0, sizeof(me->bits));
 8002188:	2205      	movs	r2, #5
            me->pulse_count = 0;
 800218a:	7019      	strb	r1, [r3, #0]
            memset(me->bits, 0, sizeof(me->bits));
 800218c:	3024      	adds	r0, #36	@ 0x24
 800218e:	f003 fa0d 	bl	80055ac <memset>
            status_ = Q_HANDLED();
 8002192:	2002      	movs	r0, #2
}
 8002194:	b057      	add	sp, #348	@ 0x15c
 8002196:	bdf0      	pop	{r4, r5, r6, r7, pc}
            QTimeEvt_disarm(&me->resetEvt);
 8002198:	3038      	adds	r0, #56	@ 0x38
 800219a:	f002 fbdf 	bl	800495c <QTimeEvt_disarm>
            status_ = Q_TRAN(&Sensor_turn_off);
 800219e:	4b36      	ldr	r3, [pc, #216]	@ (8002278 <Sensor_wait_response+0x118>)
 80021a0:	2003      	movs	r0, #3
            status_ = Q_TRAN(&Sensor_waiting);
 80021a2:	60a3      	str	r3, [r4, #8]
            break;
 80021a4:	e7f6      	b.n	8002194 <Sensor_wait_response+0x34>
            BSP_get_timestamps(localTimestamps);
 80021a6:	a804      	add	r0, sp, #16
 80021a8:	f7fe fb72 	bl	8000890 <BSP_get_timestamps>
                if (i % 2 == 1) { // positive edge (HIGH pulse duration)
 80021ac:	2201      	movs	r2, #1
 80021ae:	4694      	mov	ip, r2
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 80021b0:	0022      	movs	r2, r4
 80021b2:	0025      	movs	r5, r4
            BSP_get_timestamps(localTimestamps);
 80021b4:	2300      	movs	r3, #0
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 80021b6:	322a      	adds	r2, #42	@ 0x2a
 80021b8:	9203      	str	r2, [sp, #12]
 80021ba:	3529      	adds	r5, #41	@ 0x29
                if(i < 3) { continue; } // ignore ack, start
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d955      	bls.n	800226c <Sensor_wait_response+0x10c>
                if (i % 2 == 1) { // positive edge (HIGH pulse duration)
 80021c0:	4662      	mov	r2, ip
 80021c2:	4213      	tst	r3, r2
 80021c4:	d01c      	beq.n	8002200 <Sensor_wait_response+0xa0>
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 80021c6:	2607      	movs	r6, #7
 80021c8:	4667      	mov	r7, ip
 80021ca:	9a03      	ldr	r2, [sp, #12]
 80021cc:	7812      	ldrb	r2, [r2, #0]
 80021ce:	18a1      	adds	r1, r4, r2
 80021d0:	9201      	str	r2, [sp, #4]
 80021d2:	1d4a      	adds	r2, r1, #5
 80021d4:	7fd0      	ldrb	r0, [r2, #31]
 80021d6:	782a      	ldrb	r2, [r5, #0]
 80021d8:	1ab6      	subs	r6, r6, r2
 80021da:	40b7      	lsls	r7, r6
 80021dc:	9202      	str	r2, [sp, #8]
                    uint8_t bit_val = (localTimestamps[i] > 40) ? 1 : 0;  // FIXED!
 80021de:	009e      	lsls	r6, r3, #2
                    if (bit_val) {
 80021e0:	aa04      	add	r2, sp, #16
 80021e2:	5992      	ldr	r2, [r2, r6]
                        me->bits[me->byte_index] &= ~(1 << (7 - me->bit_index));
 80021e4:	0006      	movs	r6, r0
 80021e6:	43be      	bics	r6, r7
                    if (bit_val) {
 80021e8:	2a28      	cmp	r2, #40	@ 0x28
 80021ea:	d901      	bls.n	80021f0 <Sensor_wait_response+0x90>
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 80021ec:	4338      	orrs	r0, r7
 80021ee:	b2c6      	uxtb	r6, r0
                    me->bit_index++;
 80021f0:	9a02      	ldr	r2, [sp, #8]
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 80021f2:	3105      	adds	r1, #5
                    me->bit_index++;
 80021f4:	3201      	adds	r2, #1
 80021f6:	b2d2      	uxtb	r2, r2
                        me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 80021f8:	77ce      	strb	r6, [r1, #31]
                    if (me->bit_index > 7) {
 80021fa:	2a07      	cmp	r2, #7
 80021fc:	d804      	bhi.n	8002208 <Sensor_wait_response+0xa8>
                    me->bit_index++;
 80021fe:	702a      	strb	r2, [r5, #0]
            for(uint8_t i = 0; i < TIMESTAMP_SIZE; i++)
 8002200:	3301      	adds	r3, #1
 8002202:	2b52      	cmp	r3, #82	@ 0x52
 8002204:	d1da      	bne.n	80021bc <Sensor_wait_response+0x5c>
 8002206:	e02f      	b.n	8002268 <Sensor_wait_response+0x108>
                        me->bit_index = 0;
 8002208:	2600      	movs	r6, #0
                        me->byte_index++;
 800220a:	9a01      	ldr	r2, [sp, #4]
 800220c:	9903      	ldr	r1, [sp, #12]
 800220e:	3201      	adds	r2, #1
 8002210:	b2d2      	uxtb	r2, r2
                        me->bit_index = 0;
 8002212:	702e      	strb	r6, [r5, #0]
                        me->byte_index++;
 8002214:	700a      	strb	r2, [r1, #0]
                        if (me->byte_index >= 5) {
 8002216:	2a04      	cmp	r2, #4
 8002218:	d9f2      	bls.n	8002200 <Sensor_wait_response+0xa0>
                            uint8_t checksum = me->bits[0] + me->bits[1] + me->bits[2] + me->bits[3];
 800221a:	1d63      	adds	r3, r4, #5
 800221c:	1da2      	adds	r2, r4, #6
 800221e:	7fd2      	ldrb	r2, [r2, #31]
 8002220:	7fdb      	ldrb	r3, [r3, #31]
 8002222:	1de5      	adds	r5, r4, #7
 8002224:	189b      	adds	r3, r3, r2
 8002226:	7fea      	ldrb	r2, [r5, #31]
 8002228:	189b      	adds	r3, r3, r2
 800222a:	0022      	movs	r2, r4
 800222c:	3208      	adds	r2, #8
 800222e:	7fd2      	ldrb	r2, [r2, #31]
 8002230:	189b      	adds	r3, r3, r2
                            if (checksum == me->bits[4]) {
 8002232:	0022      	movs	r2, r4
 8002234:	3228      	adds	r2, #40	@ 0x28
 8002236:	7812      	ldrb	r2, [r2, #0]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	429a      	cmp	r2, r3
 800223c:	d114      	bne.n	8002268 <Sensor_wait_response+0x108>
                                uint16_t dryness_val = Sensor_get_adc_dryness();
 800223e:	f7ff ff7d 	bl	800213c <Sensor_get_adc_dryness>
                                SensorEvent *evt = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 8002242:	220a      	movs	r2, #10
                                uint16_t dryness_val = Sensor_get_adc_dryness();
 8002244:	0007      	movs	r7, r0
                                SensorEvent *evt = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 8002246:	490d      	ldr	r1, [pc, #52]	@ (800227c <Sensor_wait_response+0x11c>)
 8002248:	200c      	movs	r0, #12
 800224a:	f002 f963 	bl	8004514 <QF_newX_>
                                allowDeepSleep = true;
 800224e:	2201      	movs	r2, #1
                                evt->dryness = dryness_val;
 8002250:	8107      	strh	r7, [r0, #8]
                                evt->temperature = me->bits[2];
 8002252:	7feb      	ldrb	r3, [r5, #31]
                                SensorEvent *evt = Q_NEW(SensorEvent, SENSOR_DONE_SIG);
 8002254:	0001      	movs	r1, r0
                                evt->temperature = me->bits[2];
 8002256:	8143      	strh	r3, [r0, #10]
                                allowDeepSleep = true;
 8002258:	4b09      	ldr	r3, [pc, #36]	@ (8002280 <Sensor_wait_response+0x120>)
                                QACTIVE_POST(AO_Main_App, &evt->super, NULL);
 800225a:	480a      	ldr	r0, [pc, #40]	@ (8002284 <Sensor_wait_response+0x124>)
                                allowDeepSleep = true;
 800225c:	701a      	strb	r2, [r3, #0]
                                QACTIVE_POST(AO_Main_App, &evt->super, NULL);
 800225e:	6800      	ldr	r0, [r0, #0]
 8002260:	0033      	movs	r3, r6
 8002262:	4a06      	ldr	r2, [pc, #24]	@ (800227c <Sensor_wait_response+0x11c>)
 8002264:	f002 f89c 	bl	80043a0 <QActive_post_>
            status_ = Q_TRAN(&Sensor_waiting);
 8002268:	4b07      	ldr	r3, [pc, #28]	@ (8002288 <Sensor_wait_response+0x128>)
 800226a:	e799      	b.n	80021a0 <Sensor_wait_response+0x40>
            for(uint8_t i = 0; i < TIMESTAMP_SIZE; i++)
 800226c:	3301      	adds	r3, #1
 800226e:	e7a5      	b.n	80021bc <Sensor_wait_response+0x5c>
            status_ = Q_SUPER(&QHsm_top);
 8002270:	4b06      	ldr	r3, [pc, #24]	@ (800228c <Sensor_wait_response+0x12c>)
 8002272:	6083      	str	r3, [r0, #8]
 8002274:	0008      	movs	r0, r1
    return status_;
 8002276:	e78d      	b.n	8002194 <Sensor_wait_response+0x34>
 8002278:	08002019 	.word	0x08002019
 800227c:	0000ffff 	.word	0x0000ffff
 8002280:	2000052c 	.word	0x2000052c
 8002284:	08005f70 	.word	0x08005f70
 8002288:	08001fe1 	.word	0x08001fe1
 800228c:	08004035 	.word	0x08004035

08002290 <Sensor_initial>:
    return Q_TRAN(&Sensor_waiting);
 8002290:	4b01      	ldr	r3, [pc, #4]	@ (8002298 <Sensor_initial+0x8>)
 8002292:	6083      	str	r3, [r0, #8]
}
 8002294:	2003      	movs	r0, #3
 8002296:	4770      	bx	lr
 8002298:	08001fe1 	.word	0x08001fe1

0800229c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800229c:	2101      	movs	r1, #1
 800229e:	4b0a      	ldr	r3, [pc, #40]	@ (80022c8 <HAL_MspInit+0x2c>)
{
 80022a0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022a4:	430a      	orrs	r2, r1
 80022a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80022a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022aa:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ac:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ae:	9200      	str	r2, [sp, #0]
 80022b0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80022b4:	0549      	lsls	r1, r1, #21
 80022b6:	430a      	orrs	r2, r1
 80022b8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80022ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022bc:	400b      	ands	r3, r1
 80022be:	9301      	str	r3, [sp, #4]
 80022c0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022c2:	b002      	add	sp, #8
 80022c4:	4770      	bx	lr
 80022c6:	46c0      	nop			@ (mov r8, r8)
 80022c8:	40021000 	.word	0x40021000

080022cc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022cc:	b510      	push	{r4, lr}
 80022ce:	0004      	movs	r4, r0
 80022d0:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d2:	2214      	movs	r2, #20
 80022d4:	2100      	movs	r1, #0
 80022d6:	a802      	add	r0, sp, #8
 80022d8:	f003 f968 	bl	80055ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022dc:	221c      	movs	r2, #28
 80022de:	2100      	movs	r1, #0
 80022e0:	a807      	add	r0, sp, #28
 80022e2:	f003 f963 	bl	80055ac <memset>
  if(hi2c->Instance==I2C1)
 80022e6:	4b18      	ldr	r3, [pc, #96]	@ (8002348 <HAL_I2C_MspInit+0x7c>)
 80022e8:	6822      	ldr	r2, [r4, #0]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d129      	bne.n	8002342 <HAL_I2C_MspInit+0x76>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022ee:	2302      	movs	r3, #2
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022f0:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022f2:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022f4:	f001 fa12 	bl	800371c <HAL_RCCEx_PeriphCLKConfig>
 80022f8:	2800      	cmp	r0, #0
 80022fa:	d001      	beq.n	8002300 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 80022fc:	f7fe fe7a 	bl	8000ff4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002300:	2201      	movs	r2, #1
 8002302:	4c12      	ldr	r4, [pc, #72]	@ (800234c <HAL_I2C_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002304:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002306:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002308:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800230a:	4313      	orrs	r3, r2
 800230c:	6363      	str	r3, [r4, #52]	@ 0x34
 800230e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002310:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002312:	4013      	ands	r3, r2
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002318:	23c0      	movs	r3, #192	@ 0xc0
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800231e:	2312      	movs	r3, #18
 8002320:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002326:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002328:	3306      	adds	r3, #6
 800232a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232c:	f000 fb72 	bl	8002a14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002330:	2280      	movs	r2, #128	@ 0x80
 8002332:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002334:	0392      	lsls	r2, r2, #14
 8002336:	4313      	orrs	r3, r2
 8002338:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800233a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800233c:	4013      	ands	r3, r2
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002342:	b00e      	add	sp, #56	@ 0x38
 8002344:	bd10      	pop	{r4, pc}
 8002346:	46c0      	nop			@ (mov r8, r8)
 8002348:	40005400 	.word	0x40005400
 800234c:	40021000 	.word	0x40021000

08002350 <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002350:	b510      	push	{r4, lr}
 8002352:	b672      	cpsid	i
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 8002354:	2100      	movs	r1, #0
 8002356:	4801      	ldr	r0, [pc, #4]	@ (800235c <HardFault_Handler+0xc>)
 8002358:	f7fe fa08 	bl	800076c <Q_onError>
 800235c:	08005ed0 	.word	0x08005ed0

08002360 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002360:	4770      	bx	lr
	...

08002364 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002364:	490b      	ldr	r1, [pc, #44]	@ (8002394 <_sbrk+0x30>)
 8002366:	4a0c      	ldr	r2, [pc, #48]	@ (8002398 <_sbrk+0x34>)
{
 8002368:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800236a:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800236c:	490b      	ldr	r1, [pc, #44]	@ (800239c <_sbrk+0x38>)
{
 800236e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8002370:	6808      	ldr	r0, [r1, #0]
 8002372:	2800      	cmp	r0, #0
 8002374:	d101      	bne.n	800237a <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8002376:	480a      	ldr	r0, [pc, #40]	@ (80023a0 <_sbrk+0x3c>)
 8002378:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800237a:	6808      	ldr	r0, [r1, #0]
 800237c:	18c3      	adds	r3, r0, r3
 800237e:	4293      	cmp	r3, r2
 8002380:	d906      	bls.n	8002390 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8002382:	f003 f91b 	bl	80055bc <__errno>
 8002386:	230c      	movs	r3, #12
 8002388:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800238a:	2001      	movs	r0, #1
 800238c:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800238e:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8002390:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8002392:	e7fc      	b.n	800238e <_sbrk+0x2a>
 8002394:	00000400 	.word	0x00000400
 8002398:	20003000 	.word	0x20003000
 800239c:	20000768 	.word	0x20000768
 80023a0:	20000bb0 	.word	0x20000bb0

080023a4 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80023a4:	2280      	movs	r2, #128	@ 0x80
 80023a6:	4b02      	ldr	r3, [pc, #8]	@ (80023b0 <SystemInit+0xc>)
 80023a8:	0512      	lsls	r2, r2, #20
 80023aa:	609a      	str	r2, [r3, #8]
#endif
}
 80023ac:	4770      	bx	lr
 80023ae:	46c0      	nop			@ (mov r8, r8)
 80023b0:	e000ed00 	.word	0xe000ed00

080023b4 <DHT11_SetPinOutput>:
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
}
*/
void DHT11_SetPinOutput(void)
{
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	2300      	movs	r3, #0
  SET_BIT(RCC->AHBENR, Periphs);
 80023b6:	2004      	movs	r0, #4
{
 80023b8:	b500      	push	{lr}
 80023ba:	4a0b      	ldr	r2, [pc, #44]	@ (80023e8 <DHT11_SetPinOutput+0x34>)
 80023bc:	b089      	sub	sp, #36	@ 0x24
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023be:	9307      	str	r3, [sp, #28]
 80023c0:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 80023c2:	4301      	orrs	r1, r0
 80023c4:	6391      	str	r1, [r2, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80023c6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
    GPIO_InitStruct.Pin = DHT11_PIN;
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80023c8:	a902      	add	r1, sp, #8
 80023ca:	4002      	ands	r2, r0
 80023cc:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80023ce:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = DHT11_PIN;
 80023d0:	2240      	movs	r2, #64	@ 0x40
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80023d2:	4806      	ldr	r0, [pc, #24]	@ (80023ec <DHT11_SetPinOutput+0x38>)
    GPIO_InitStruct.Pin = DHT11_PIN;
 80023d4:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80023d6:	3a3f      	subs	r2, #63	@ 0x3f
 80023d8:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023da:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80023dc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023de:	9306      	str	r3, [sp, #24]
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80023e0:	f001 fac0 	bl	8003964 <LL_GPIO_Init>
}
 80023e4:	b009      	add	sp, #36	@ 0x24
 80023e6:	bd00      	pop	{pc}
 80023e8:	40021000 	.word	0x40021000
 80023ec:	50000800 	.word	0x50000800

080023f0 <DHT11_SetPinInput>:
  SET_BIT(RCC->AHBENR, Periphs);
 80023f0:	2104      	movs	r1, #4
			//__HAL_TIM_CLEAR_FLAG(&htim16, TIM_FLAG_UPDATE);
}

*/
void DHT11_SetPinInput(void)
{
 80023f2:	b570      	push	{r4, r5, r6, lr}
 80023f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002474 <DHT11_SetPinInput+0x84>)
 80023f6:	b088      	sub	sp, #32
 80023f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
    LL_AHB1_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);

    GPIO_InitStruct.Pin = DHT11_PIN;
    GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023fa:	2502      	movs	r5, #2
 80023fc:	430a      	orrs	r2, r1
 80023fe:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    GPIO_InitStruct.Alternate = LL_GPIO_AF_1; // TIM3_CH1 alternate
 8002402:	2401      	movs	r4, #1
 8002404:	400b      	ands	r3, r1
 8002406:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002408:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = DHT11_PIN;
 800240a:	2340      	movs	r3, #64	@ 0x40
 800240c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800240e:	2300      	movs	r3, #0
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8002410:	a902      	add	r1, sp, #8
 8002412:	4819      	ldr	r0, [pc, #100]	@ (8002478 <DHT11_SetPinInput+0x88>)
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002414:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002416:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002418:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800241a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = LL_GPIO_AF_1; // TIM3_CH1 alternate
 800241c:	9407      	str	r4, [sp, #28]
    LL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800241e:	f001 faa1 	bl	8003964 <LL_GPIO_Init>
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002422:	2103      	movs	r1, #3
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8002424:	200a      	movs	r0, #10
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002426:	4a15      	ldr	r2, [pc, #84]	@ (800247c <DHT11_SetPinInput+0x8c>)
 8002428:	26ff      	movs	r6, #255	@ 0xff
 800242a:	6813      	ldr	r3, [r2, #0]
 800242c:	438b      	bics	r3, r1
 800242e:	4323      	orrs	r3, r4
 8002430:	6013      	str	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8002432:	4b13      	ldr	r3, [pc, #76]	@ (8002480 <DHT11_SetPinInput+0x90>)
 8002434:	6a19      	ldr	r1, [r3, #32]
 8002436:	4301      	orrs	r1, r0
 8002438:	6219      	str	r1, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800243a:	6811      	ldr	r1, [r2, #0]
 800243c:	1940      	adds	r0, r0, r5
 800243e:	4381      	bics	r1, r0
 8002440:	6011      	str	r1, [r2, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002442:	6811      	ldr	r1, [r2, #0]
 8002444:	30e4      	adds	r0, #228	@ 0xe4
 8002446:	4381      	bics	r1, r0
 8002448:	20c4      	movs	r0, #196	@ 0xc4
 800244a:	6011      	str	r1, [r2, #0]
 800244c:	4a0d      	ldr	r2, [pc, #52]	@ (8002484 <DHT11_SetPinInput+0x94>)
 800244e:	0080      	lsls	r0, r0, #2
 8002450:	5811      	ldr	r1, [r2, r0]
 8002452:	43b1      	bics	r1, r6
 8002454:	5011      	str	r1, [r2, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002456:	2180      	movs	r1, #128	@ 0x80
 8002458:	0249      	lsls	r1, r1, #9
 800245a:	6011      	str	r1, [r2, #0]
  SET_BIT(TIMx->CCER, Channels);
 800245c:	6a1a      	ldr	r2, [r3, #32]
 800245e:	4322      	orrs	r2, r4
 8002460:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	4315      	orrs	r5, r2
 8002466:	60dd      	str	r5, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	4314      	orrs	r4, r2
 800246c:	601c      	str	r4, [r3, #0]
    LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH1);
    LL_TIM_EnableIT_CC1(TIM3);
    LL_TIM_EnableCounter(TIM3);


}
 800246e:	b008      	add	sp, #32
 8002470:	bd70      	pop	{r4, r5, r6, pc}
 8002472:	46c0      	nop			@ (mov r8, r8)
 8002474:	40021000 	.word	0x40021000
 8002478:	50000800 	.word	0x50000800
 800247c:	40000418 	.word	0x40000418
 8002480:	40000400 	.word	0x40000400
 8002484:	e000e100 	.word	0xe000e100

08002488 <Delay_us>:
  WRITE_REG(TIMx->CNT, Counter);
 8002488:	2200      	movs	r2, #0
 800248a:	4b03      	ldr	r3, [pc, #12]	@ (8002498 <Delay_us+0x10>)
 800248c:	625a      	str	r2, [r3, #36]	@ 0x24
  return (uint32_t)(READ_REG(TIMx->CNT));
 800248e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24


void Delay_us(uint16_t us)
{
	LL_TIM_SetCounter(TIM17, 0);
	while (LL_TIM_GetCounter(TIM17) < us);
 8002490:	4290      	cmp	r0, r2
 8002492:	d8fc      	bhi.n	800248e <Delay_us+0x6>
}
 8002494:	4770      	bx	lr
 8002496:	46c0      	nop			@ (mov r8, r8)
 8002498:	40014800 	.word	0x40014800

0800249c <Board_ctor>:
static uint8_t dummyValue = 0;


void Board_ctor(Board *me, uint8_t *grid,
                uint8_t width, uint8_t height, uint8_t pos_x , uint8_t pos_y, bool rotate_90, uint8_t blockSize)
{
 800249c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800249e:	0004      	movs	r4, r0
 80024a0:	0008      	movs	r0, r1
 80024a2:	a906      	add	r1, sp, #24
 80024a4:	780f      	ldrb	r7, [r1, #0]
 80024a6:	a907      	add	r1, sp, #28
 80024a8:	780e      	ldrb	r6, [r1, #0]
 80024aa:	ad09      	add	r5, sp, #36	@ 0x24
 80024ac:	a908      	add	r1, sp, #32
 80024ae:	782d      	ldrb	r5, [r5, #0]
 80024b0:	7809      	ldrb	r1, [r1, #0]
	me->pos_x = pos_x;
 80024b2:	7027      	strb	r7, [r4, #0]
	me->pos_y = pos_y;
 80024b4:	7066      	strb	r6, [r4, #1]
	me->width = width;
 80024b6:	70a2      	strb	r2, [r4, #2]
	me->height = height;
	me->blockSize = blockSize;
 80024b8:	7125      	strb	r5, [r4, #4]
	me->grid = grid;
	me->rotate_90 = rotate_90;
 80024ba:	7161      	strb	r1, [r4, #5]
    memset(me->grid, 0, width * height);
 80024bc:	435a      	muls	r2, r3
 80024be:	2100      	movs	r1, #0
	me->height = height;
 80024c0:	70e3      	strb	r3, [r4, #3]
	me->grid = grid;
 80024c2:	60a0      	str	r0, [r4, #8]
    memset(me->grid, 0, width * height);
 80024c4:	f003 f872 	bl	80055ac <memset>



}
 80024c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080024ca <Board_placeTetromino>:
{
	draw_border(me);
}

void Board_placeTetromino(Board *me, const Tetromino *t)
{
 80024ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    for (int row = 0; row < 4; row++) {
 80024cc:	2400      	movs	r4, #0
 80024ce:	1c4e      	adds	r6, r1, #1
        for (int col = 0; col < 4; col++) {
 80024d0:	2200      	movs	r2, #0
            if (t->grid4x4[row][col] == 0) {
 80024d2:	5cb3      	ldrb	r3, [r6, r2]
 80024d4:	469c      	mov	ip, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d014      	beq.n	8002504 <Board_placeTetromino+0x3a>
            }

            int boardX, boardY;

                // normal orientation
			boardX = t->x + col;
 80024da:	694d      	ldr	r5, [r1, #20]
			boardY = t->y + row;


            // bounds check
            if (boardX >= 0 && boardX < me->width &&
 80024dc:	1953      	adds	r3, r2, r5
 80024de:	d411      	bmi.n	8002504 <Board_placeTetromino+0x3a>
 80024e0:	7887      	ldrb	r7, [r0, #2]
 80024e2:	9301      	str	r3, [sp, #4]
 80024e4:	429f      	cmp	r7, r3
 80024e6:	dd0d      	ble.n	8002504 <Board_placeTetromino+0x3a>
			boardY = t->y + row;
 80024e8:	698b      	ldr	r3, [r1, #24]
            if (boardX >= 0 && boardX < me->width &&
 80024ea:	18e3      	adds	r3, r4, r3
 80024ec:	d40a      	bmi.n	8002504 <Board_placeTetromino+0x3a>
 80024ee:	001d      	movs	r5, r3
                boardY >= 0 && boardY < me->height)
 80024f0:	78c3      	ldrb	r3, [r0, #3]
 80024f2:	42ab      	cmp	r3, r5
 80024f4:	dd06      	ble.n	8002504 <Board_placeTetromino+0x3a>
            {
                me->grid[boardY * me->width + boardX] = t->grid4x4[row][col];
 80024f6:	002b      	movs	r3, r5
 80024f8:	9d01      	ldr	r5, [sp, #4]
 80024fa:	437b      	muls	r3, r7
 80024fc:	6887      	ldr	r7, [r0, #8]
 80024fe:	197d      	adds	r5, r7, r5
 8002500:	4667      	mov	r7, ip
 8002502:	54ef      	strb	r7, [r5, r3]
        for (int col = 0; col < 4; col++) {
 8002504:	3201      	adds	r2, #1
 8002506:	2a04      	cmp	r2, #4
 8002508:	d1e3      	bne.n	80024d2 <Board_placeTetromino+0x8>
    for (int row = 0; row < 4; row++) {
 800250a:	3401      	adds	r4, #1
 800250c:	3604      	adds	r6, #4
 800250e:	2c04      	cmp	r4, #4
 8002510:	d1de      	bne.n	80024d0 <Board_placeTetromino+0x6>
            }
        }
    }
}
 8002512:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08002514 <collision_on_move>:
    }
}


bool collision_on_move(Board *me, const Tetromino *t, int dx, int dy)
{
 8002514:	b5f0      	push	{r4, r5, r6, r7, lr}
	for(int row = 0; row < 4; row++) {
 8002516:	2500      	movs	r5, #0
{
 8002518:	b085      	sub	sp, #20
 800251a:	9202      	str	r2, [sp, #8]
 800251c:	9303      	str	r3, [sp, #12]
 800251e:	1c4e      	adds	r6, r1, #1
	        for(int col = 0; col < 4; col++) {
 8002520:	2400      	movs	r4, #0

	            if(t->grid4x4[row][col]) {
 8002522:	5d33      	ldrb	r3, [r6, r4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d018      	beq.n	800255a <collision_on_move+0x46>

	                int boardX, boardY;
					boardX = t->x + col + dx;
					boardY = t->y + row + dy;
 8002528:	698b      	ldr	r3, [r1, #24]
 800252a:	9f03      	ldr	r7, [sp, #12]
					boardX = t->x + col + dx;
 800252c:	694a      	ldr	r2, [r1, #20]
					boardY = t->y + row + dy;
 800252e:	18eb      	adds	r3, r5, r3
 8002530:	19db      	adds	r3, r3, r7

	                // Bounds check (if outside → collision)
	                if(boardX < 0 || boardX >= me->width  ||
 8002532:	9f02      	ldr	r7, [sp, #8]
					boardX = t->x + col + dx;
 8002534:	18a2      	adds	r2, r4, r2
	                if(boardX < 0 || boardX >= me->width  ||
 8002536:	19d2      	adds	r2, r2, r7
 8002538:	d418      	bmi.n	800256c <collision_on_move+0x58>
 800253a:	9201      	str	r2, [sp, #4]
 800253c:	7887      	ldrb	r7, [r0, #2]
 800253e:	4297      	cmp	r7, r2
 8002540:	dd14      	ble.n	800256c <collision_on_move+0x58>
 8002542:	2b00      	cmp	r3, #0
 8002544:	db12      	blt.n	800256c <collision_on_move+0x58>
	                   boardY < 0 || boardY >= me->height)
 8002546:	78c2      	ldrb	r2, [r0, #3]
 8002548:	429a      	cmp	r2, r3
 800254a:	dd0f      	ble.n	800256c <collision_on_move+0x58>
	                {
	                    return true; // COLLISION
	                }

	                // Check collision with existing blocks
	                if(me->grid[boardY * me->width + boardX] != 0) {
 800254c:	437b      	muls	r3, r7
 800254e:	9a01      	ldr	r2, [sp, #4]
 8002550:	6887      	ldr	r7, [r0, #8]
 8002552:	18bf      	adds	r7, r7, r2
 8002554:	5cfb      	ldrb	r3, [r7, r3]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d108      	bne.n	800256c <collision_on_move+0x58>
	        for(int col = 0; col < 4; col++) {
 800255a:	3401      	adds	r4, #1
 800255c:	2c04      	cmp	r4, #4
 800255e:	d1e0      	bne.n	8002522 <collision_on_move+0xe>
	for(int row = 0; row < 4; row++) {
 8002560:	3501      	adds	r5, #1
 8002562:	3604      	adds	r6, #4
 8002564:	2d04      	cmp	r5, #4
 8002566:	d1db      	bne.n	8002520 <collision_on_move+0xc>
	                }
	            }
	        }
	    }

	    return false;
 8002568:	2000      	movs	r0, #0
 800256a:	e000      	b.n	800256e <collision_on_move+0x5a>
	                    return true; // COLLISION
 800256c:	2001      	movs	r0, #1
}
 800256e:	b005      	add	sp, #20
 8002570:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002572 <move_down>:
{
 8002572:	b570      	push	{r4, r5, r6, lr}
	active->tickCounter++;
 8002574:	1c8d      	adds	r5, r1, #2
 8002576:	7feb      	ldrb	r3, [r5, #31]
{
 8002578:	000c      	movs	r4, r1
	active->tickCounter++;
 800257a:	3301      	adds	r3, #1
 800257c:	b2db      	uxtb	r3, r3
 800257e:	77eb      	strb	r3, [r5, #31]
	if(active->tickCounter >= active->speed)
 8002580:	8b8a      	ldrh	r2, [r1, #28]
 8002582:	429a      	cmp	r2, r3
 8002584:	d901      	bls.n	800258a <move_down+0x18>
			return true;   // moved
 8002586:	2001      	movs	r0, #1
}
 8002588:	bd70      	pop	{r4, r5, r6, pc}
		if(!collision_on_move(me,active, 0, -1)) {
 800258a:	2301      	movs	r3, #1
 800258c:	2200      	movs	r2, #0
 800258e:	425b      	negs	r3, r3
 8002590:	f7ff ffc0 	bl	8002514 <collision_on_move>
 8002594:	0003      	movs	r3, r0
			return false;
 8002596:	2000      	movs	r0, #0
		if(!collision_on_move(me,active, 0, -1)) {
 8002598:	4283      	cmp	r3, r0
 800259a:	d1f5      	bne.n	8002588 <move_down+0x16>
			active->y -= 1;
 800259c:	69a2      	ldr	r2, [r4, #24]
 800259e:	3a01      	subs	r2, #1
 80025a0:	61a2      	str	r2, [r4, #24]
			active->tickCounter = 0;
 80025a2:	77eb      	strb	r3, [r5, #31]
			return true;   // moved
 80025a4:	e7ef      	b.n	8002586 <move_down+0x14>

080025a6 <rotate_tetromino_collision_check>:
void rotate_tetromino_collision_check(Board * me, Tetromino* t) {
 80025a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025a8:	000c      	movs	r4, r1
 80025aa:	b085      	sub	sp, #20
	memcpy(old_grid4x4, t->grid4x4, sizeof(old_grid4x4));
 80025ac:	1c4e      	adds	r6, r1, #1
 80025ae:	2210      	movs	r2, #16
void rotate_tetromino_collision_check(Board * me, Tetromino* t) {
 80025b0:	0005      	movs	r5, r0
	uint8_t old_rotation = t->current_rotation;
 80025b2:	7f8f      	ldrb	r7, [r1, #30]
	memcpy(old_grid4x4, t->grid4x4, sizeof(old_grid4x4));
 80025b4:	4668      	mov	r0, sp
 80025b6:	0031      	movs	r1, r6
 80025b8:	f003 f82c 	bl	8005614 <memcpy>
    Tetromino_rotate(t);
 80025bc:	0020      	movs	r0, r4
 80025be:	f000 f94b 	bl	8002858 <Tetromino_rotate>
    if (collision_on_move(me,t, 0, 0)) {
 80025c2:	2300      	movs	r3, #0
 80025c4:	0021      	movs	r1, r4
 80025c6:	001a      	movs	r2, r3
 80025c8:	0028      	movs	r0, r5
 80025ca:	f7ff ffa3 	bl	8002514 <collision_on_move>
 80025ce:	2800      	cmp	r0, #0
 80025d0:	d005      	beq.n	80025de <rotate_tetromino_collision_check+0x38>
    	memcpy(t->grid4x4, old_grid4x4, sizeof(t->grid4x4));
 80025d2:	2210      	movs	r2, #16
 80025d4:	4669      	mov	r1, sp
 80025d6:	0030      	movs	r0, r6
    	t->current_rotation = old_rotation;
 80025d8:	77a7      	strb	r7, [r4, #30]
    	memcpy(t->grid4x4, old_grid4x4, sizeof(t->grid4x4));
 80025da:	f003 f81b 	bl	8005614 <memcpy>
}
 80025de:	b005      	add	sp, #20
 80025e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025e2 <collision_on_spawn>:


bool collision_on_spawn(Board *me, Tetromino *t)
{
 80025e2:	b5f0      	push	{r4, r5, r6, r7, lr}
    for(int row = 0; row < 4; row++) {
 80025e4:	2400      	movs	r4, #0
 80025e6:	1c4d      	adds	r5, r1, #1
        for(int col = 0; col < 4; col++) {
 80025e8:	2300      	movs	r3, #0

            if(t->grid4x4[row][col]) {
 80025ea:	5cea      	ldrb	r2, [r5, r3]
 80025ec:	2a00      	cmp	r2, #0
 80025ee:	d00a      	beq.n	8002606 <collision_on_spawn+0x24>

                int x = t->x + col;
                int y = t->y + row;
 80025f0:	698a      	ldr	r2, [r1, #24]

                // if ANY part is already filled -> GAME OVER
                if (me->grid[y * me->width + x] != 0) {
 80025f2:	7887      	ldrb	r7, [r0, #2]
                int y = t->y + row;
 80025f4:	18a2      	adds	r2, r4, r2
                if (me->grid[y * me->width + x] != 0) {
 80025f6:	4357      	muls	r7, r2
 80025f8:	6882      	ldr	r2, [r0, #8]
 80025fa:	694e      	ldr	r6, [r1, #20]
 80025fc:	18d2      	adds	r2, r2, r3
 80025fe:	19d2      	adds	r2, r2, r7
 8002600:	5d92      	ldrb	r2, [r2, r6]
 8002602:	2a00      	cmp	r2, #0
 8002604:	d108      	bne.n	8002618 <collision_on_spawn+0x36>
        for(int col = 0; col < 4; col++) {
 8002606:	3301      	adds	r3, #1
 8002608:	2b04      	cmp	r3, #4
 800260a:	d1ee      	bne.n	80025ea <collision_on_spawn+0x8>
    for(int row = 0; row < 4; row++) {
 800260c:	3401      	adds	r4, #1
 800260e:	3504      	adds	r5, #4
 8002610:	2c04      	cmp	r4, #4
 8002612:	d1e9      	bne.n	80025e8 <collision_on_spawn+0x6>
                	    return true; // out of bounds = collision
                }
            }
        }
    }
    return false;
 8002614:	2000      	movs	r0, #0
 8002616:	e000      	b.n	800261a <collision_on_spawn+0x38>
                	    return true; // out of bounds = collision
 8002618:	2001      	movs	r0, #1
}
 800261a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800261c <draw_board>:

void draw_board(Board *me, Tetromino *active, uint8_t score)
{
 800261c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800261e:	0004      	movs	r4, r0
	ssd1306_Fill(Black);
 8002620:	2000      	movs	r0, #0
{
 8002622:	000f      	movs	r7, r1
 8002624:	9201      	str	r2, [sp, #4]
	ssd1306_Fill(Black);
 8002626:	f002 fd95 	bl	8005154 <ssd1306_Fill>
	draw_border(me);
 800262a:	0020      	movs	r0, r4
 800262c:	f7fe fc1e 	bl	8000e6c <draw_border>

	clear_screen(me);
	for (int row = 0; row < me->height; row++) {
 8002630:	2500      	movs	r5, #0
 8002632:	78e3      	ldrb	r3, [r4, #3]
 8002634:	42ab      	cmp	r3, r5
 8002636:	dc51      	bgt.n	80026dc <draw_board+0xc0>
	        }
	    }


	//active tetomino
	for(int row = 0; row < 4; row++) {
 8002638:	2600      	movs	r6, #0
 800263a:	1c7b      	adds	r3, r7, #1
 800263c:	9300      	str	r3, [sp, #0]
		for(int col = 0; col < 4; col++) {
 800263e:	2500      	movs	r5, #0
			if(active->grid4x4[row][col]) {
 8002640:	9b00      	ldr	r3, [sp, #0]
 8002642:	5d5b      	ldrb	r3, [r3, r5]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d01a      	beq.n	800267e <draw_board+0x62>

				int x = active->x + col;
 8002648:	6979      	ldr	r1, [r7, #20]
				int y = active->y + row;

				if (x >= 0 && x < me->width &&
 800264a:	1869      	adds	r1, r5, r1
 800264c:	d417      	bmi.n	800267e <draw_board+0x62>
 800264e:	78a3      	ldrb	r3, [r4, #2]
 8002650:	428b      	cmp	r3, r1
 8002652:	dd14      	ble.n	800267e <draw_board+0x62>
				int y = active->y + row;
 8002654:	69b8      	ldr	r0, [r7, #24]
				if (x >= 0 && x < me->width &&
 8002656:	1830      	adds	r0, r6, r0
 8002658:	d411      	bmi.n	800267e <draw_board+0x62>
				    y >= 0 && y < me->height)
 800265a:	78e3      	ldrb	r3, [r4, #3]
 800265c:	4283      	cmp	r3, r0
 800265e:	dd0e      	ble.n	800267e <draw_board+0x62>
				{
					if(me->rotate_90)
 8002660:	7963      	ldrb	r3, [r4, #5]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00b      	beq.n	800267e <draw_board+0x62>
					{
						draw_pixel_block(me->pos_x + (y* me->blockSize) , me->pos_y + (x* me->blockSize), me->blockSize, me->blockSize);
 8002666:	7922      	ldrb	r2, [r4, #4]
 8002668:	7863      	ldrb	r3, [r4, #1]
 800266a:	4351      	muls	r1, r2
 800266c:	4350      	muls	r0, r2
 800266e:	1859      	adds	r1, r3, r1
 8002670:	7823      	ldrb	r3, [r4, #0]
 8002672:	b2c9      	uxtb	r1, r1
 8002674:	1818      	adds	r0, r3, r0
 8002676:	b2c0      	uxtb	r0, r0
 8002678:	0013      	movs	r3, r2
 800267a:	f7fe fc0c 	bl	8000e96 <draw_pixel_block>
		for(int col = 0; col < 4; col++) {
 800267e:	3501      	adds	r5, #1
 8002680:	2d04      	cmp	r5, #4
 8002682:	d1dd      	bne.n	8002640 <draw_board+0x24>
	for(int row = 0; row < 4; row++) {
 8002684:	9b00      	ldr	r3, [sp, #0]
 8002686:	3601      	adds	r6, #1
 8002688:	3304      	adds	r3, #4
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	2e04      	cmp	r6, #4
 800268e:	d1d6      	bne.n	800263e <draw_board+0x22>
				}
			}
		}
	}

	display_score(score);
 8002690:	9801      	ldr	r0, [sp, #4]
 8002692:	f7fe fbd3 	bl	8000e3c <display_score>
	ssd1306_UpdateScreen();
 8002696:	f002 fd6b 	bl	8005170 <ssd1306_UpdateScreen>
}
 800269a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	            if (me->grid[row * me->width + col]) {
 800269c:	436b      	muls	r3, r5
 800269e:	68a2      	ldr	r2, [r4, #8]
 80026a0:	1992      	adds	r2, r2, r6
 80026a2:	5cd3      	ldrb	r3, [r2, r3]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d012      	beq.n	80026ce <draw_board+0xb2>
	            	if (row >= 0 && row < me->height &&
 80026a8:	428d      	cmp	r5, r1
 80026aa:	da10      	bge.n	80026ce <draw_board+0xb2>
	            		if(me->rotate_90)
 80026ac:	7963      	ldrb	r3, [r4, #5]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00d      	beq.n	80026ce <draw_board+0xb2>
	            			draw_pixel_block(me->pos_x + (row* me->blockSize) , me->pos_y + (col* me->blockSize), me->blockSize, me->blockSize);
 80026b2:	0033      	movs	r3, r6
 80026b4:	7922      	ldrb	r2, [r4, #4]
 80026b6:	7861      	ldrb	r1, [r4, #1]
 80026b8:	4353      	muls	r3, r2
 80026ba:	18c9      	adds	r1, r1, r3
 80026bc:	002b      	movs	r3, r5
 80026be:	4353      	muls	r3, r2
 80026c0:	7820      	ldrb	r0, [r4, #0]
 80026c2:	b2c9      	uxtb	r1, r1
 80026c4:	18c0      	adds	r0, r0, r3
 80026c6:	b2c0      	uxtb	r0, r0
 80026c8:	0013      	movs	r3, r2
 80026ca:	f7fe fbe4 	bl	8000e96 <draw_pixel_block>
	        for (int col = 0; col < me->width; col++) {
 80026ce:	3601      	adds	r6, #1
 80026d0:	78a3      	ldrb	r3, [r4, #2]
	            	if (row >= 0 && row < me->height &&
 80026d2:	78e1      	ldrb	r1, [r4, #3]
	        for (int col = 0; col < me->width; col++) {
 80026d4:	42b3      	cmp	r3, r6
 80026d6:	dce1      	bgt.n	800269c <draw_board+0x80>
	for (int row = 0; row < me->height; row++) {
 80026d8:	3501      	adds	r5, #1
 80026da:	e7aa      	b.n	8002632 <draw_board+0x16>
	        for (int col = 0; col < me->width; col++) {
 80026dc:	2600      	movs	r6, #0
 80026de:	e7f7      	b.n	80026d0 <draw_board+0xb4>

080026e0 <check_and_clear_lines>:
        me->grid[(me->height - 1) * me->width + col] = 0;
    }
}

// Check all lines and clear completed ones
 uint8_t check_and_clear_lines(Board * me) {
 80026e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	 uint8_t lines_cleared = 0;
	 for (int row = 0; row < me->height; row++) {
 80026e2:	2200      	movs	r2, #0
 uint8_t check_and_clear_lines(Board * me) {
 80026e4:	0003      	movs	r3, r0
	 uint8_t lines_cleared = 0;
 80026e6:	9201      	str	r2, [sp, #4]
	 for (int row = 0; row < me->height; row++) {
 80026e8:	78d9      	ldrb	r1, [r3, #3]
 80026ea:	4291      	cmp	r1, r2
 80026ec:	dd34      	ble.n	8002758 <check_and_clear_lines+0x78>
 80026ee:	789d      	ldrb	r5, [r3, #2]
 80026f0:	0014      	movs	r4, r2
        if (me->grid[row * me->width + col] == 0) {
 80026f2:	0029      	movs	r1, r5
 80026f4:	4351      	muls	r1, r2
 80026f6:	194d      	adds	r5, r1, r5
 80026f8:	e004      	b.n	8002704 <check_and_clear_lines+0x24>
 80026fa:	689e      	ldr	r6, [r3, #8]
 80026fc:	5c76      	ldrb	r6, [r6, r1]
 80026fe:	3101      	adds	r1, #1
 8002700:	2e00      	cmp	r6, #0
 8002702:	d00f      	beq.n	8002724 <check_and_clear_lines+0x44>
    for (int col = 0; col < me->width; col++) {
 8002704:	42a9      	cmp	r1, r5
 8002706:	d1f8      	bne.n	80026fa <check_and_clear_lines+0x1a>
    for (int row = line_to_clear; row < me->height - 1; row++) {
 8002708:	78d9      	ldrb	r1, [r3, #3]
 800270a:	3901      	subs	r1, #1
 800270c:	428c      	cmp	r4, r1
 800270e:	db18      	blt.n	8002742 <check_and_clear_lines+0x62>
    for (int col = 0; col < me->width; col++) {
 8002710:	2100      	movs	r1, #0
 8002712:	789c      	ldrb	r4, [r3, #2]
        me->grid[(me->height - 1) * me->width + col] = 0;
 8002714:	78dd      	ldrb	r5, [r3, #3]
    for (int col = 0; col < me->width; col++) {
 8002716:	428c      	cmp	r4, r1
 8002718:	dc16      	bgt.n	8002748 <check_and_clear_lines+0x68>
	     if (is_line_full(me, row)) {
	         clear_line(me, row);
	         lines_cleared++;
 800271a:	9801      	ldr	r0, [sp, #4]
	         row--;
 800271c:	3a01      	subs	r2, #1
	         lines_cleared++;
 800271e:	3001      	adds	r0, #1
 8002720:	b2c1      	uxtb	r1, r0
 8002722:	9101      	str	r1, [sp, #4]
	 for (int row = 0; row < me->height; row++) {
 8002724:	3201      	adds	r2, #1
 8002726:	e7df      	b.n	80026e8 <check_and_clear_lines+0x8>
            me->grid[row * me->width + col] = me->grid[(row + 1) * me->width + col];
 8002728:	0038      	movs	r0, r7
 800272a:	4348      	muls	r0, r1
 800272c:	689e      	ldr	r6, [r3, #8]
 800272e:	4361      	muls	r1, r4
 8002730:	1976      	adds	r6, r6, r5
 8002732:	5c30      	ldrb	r0, [r6, r0]
        for (int col = 0; col < me->width; col++) {
 8002734:	3501      	adds	r5, #1
            me->grid[row * me->width + col] = me->grid[(row + 1) * me->width + col];
 8002736:	5470      	strb	r0, [r6, r1]
        for (int col = 0; col < me->width; col++) {
 8002738:	7899      	ldrb	r1, [r3, #2]
 800273a:	42a9      	cmp	r1, r5
 800273c:	dcf4      	bgt.n	8002728 <check_and_clear_lines+0x48>
 800273e:	003c      	movs	r4, r7
 8002740:	e7e2      	b.n	8002708 <check_and_clear_lines+0x28>
 8002742:	2500      	movs	r5, #0
 8002744:	1c67      	adds	r7, r4, #1
 8002746:	e7f7      	b.n	8002738 <check_and_clear_lines+0x58>
        me->grid[(me->height - 1) * me->width + col] = 0;
 8002748:	2000      	movs	r0, #0
 800274a:	3d01      	subs	r5, #1
 800274c:	436c      	muls	r4, r5
 800274e:	689d      	ldr	r5, [r3, #8]
 8002750:	186d      	adds	r5, r5, r1
 8002752:	5528      	strb	r0, [r5, r4]
    for (int col = 0; col < me->width; col++) {
 8002754:	3101      	adds	r1, #1
 8002756:	e7dc      	b.n	8002712 <check_and_clear_lines+0x32>
	     }
	 }
	 return lines_cleared;
}
 8002758:	9801      	ldr	r0, [sp, #4]
 800275a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800275c <compute_move_delay>:
#include <stdint.h>
#include "tetris_board.h"
#include <stdlib.h>

uint8_t compute_move_delay(int16_t tilt) {
	tilt = abs(tilt);
 800275c:	17c2      	asrs	r2, r0, #31
 800275e:	1883      	adds	r3, r0, r2
 8002760:	4053      	eors	r3, r2
 8002762:	b21b      	sxth	r3, r3

    if (tilt < 3)  return 255;  // no movement (very flat)
 8002764:	20ff      	movs	r0, #255	@ 0xff
 8002766:	2b02      	cmp	r3, #2
 8002768:	dd06      	ble.n	8002778 <compute_move_delay+0x1c>
    if (tilt < 10) return 12;   // slow
 800276a:	38f3      	subs	r0, #243	@ 0xf3
 800276c:	2b09      	cmp	r3, #9
 800276e:	dd03      	ble.n	8002778 <compute_move_delay+0x1c>
    if (tilt < 25) return 6;    // medium
 8002770:	3806      	subs	r0, #6
 8002772:	2b18      	cmp	r3, #24
 8002774:	dd00      	ble.n	8002778 <compute_move_delay+0x1c>
    return 3;                   // fast
 8002776:	3803      	subs	r0, #3
}
 8002778:	4770      	bx	lr

0800277a <compute_fall_delay>:

uint8_t compute_fall_delay(int16_t ytilt) {
    ytilt = abs(ytilt);
 800277a:	17c2      	asrs	r2, r0, #31
 800277c:	1883      	adds	r3, r0, r2
 800277e:	4053      	eors	r3, r2
 8002780:	b21b      	sxth	r3, r3
    if (ytilt < 25)  return 0;
 8002782:	2000      	movs	r0, #0
 8002784:	2b18      	cmp	r3, #24
 8002786:	dd0c      	ble.n	80027a2 <compute_fall_delay+0x28>
    if (ytilt < 40)  return 75;   // no extra gravity
 8002788:	304b      	adds	r0, #75	@ 0x4b
 800278a:	2b27      	cmp	r3, #39	@ 0x27
 800278c:	dd09      	ble.n	80027a2 <compute_fall_delay+0x28>
    if (ytilt < 55)  return 50;   // no extra gravity
 800278e:	3819      	subs	r0, #25
 8002790:	2b36      	cmp	r3, #54	@ 0x36
 8002792:	dd06      	ble.n	80027a2 <compute_fall_delay+0x28>
    if (ytilt < 70) return 25;    // tilt a bit → falls faster
 8002794:	3819      	subs	r0, #25
 8002796:	2b45      	cmp	r3, #69	@ 0x45
 8002798:	dd03      	ble.n	80027a2 <compute_fall_delay+0x28>
    if (ytilt < 100) return 8;    // tilt more → much faster
 800279a:	3811      	subs	r0, #17
 800279c:	2b63      	cmp	r3, #99	@ 0x63
 800279e:	dd00      	ble.n	80027a2 <compute_fall_delay+0x28>
    return 1;                   // strong tilt → "soft drop"
 80027a0:	3807      	subs	r0, #7
}
 80027a2:	4770      	bx	lr

080027a4 <process_tilt_move>:

bool process_tilt_move(Board *board, Tetromino *t, int16_t xtilt, int16_t ytilt) {
 80027a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027a6:	0006      	movs	r6, r0
 80027a8:	000c      	movs	r4, r1
 80027aa:	0010      	movs	r0, r2
 80027ac:	001d      	movs	r5, r3
    ytilt *= -1; // because your axis is reversed
    if (!board || !t) return false;
 80027ae:	2e00      	cmp	r6, #0
 80027b0:	d101      	bne.n	80027b6 <process_tilt_move+0x12>
 80027b2:	2000      	movs	r0, #0
		}
    }


    return false;
}
 80027b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (!board || !t) return false;
 80027b6:	2900      	cmp	r1, #0
 80027b8:	d0fb      	beq.n	80027b2 <process_tilt_move+0xe>
    int dir = (xtilt > 0) - (xtilt < 0); // +1 right, -1 left, 0 none
 80027ba:	17d3      	asrs	r3, r2, #31
 80027bc:	1a9b      	subs	r3, r3, r2
 80027be:	0fdb      	lsrs	r3, r3, #31
 80027c0:	0fd2      	lsrs	r2, r2, #31
 80027c2:	1a9f      	subs	r7, r3, r2
    if (dir != 0) {
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d031      	beq.n	800282c <process_tilt_move+0x88>
        uint8_t delay = compute_move_delay(xtilt);
 80027c8:	f7ff ffc8 	bl	800275c <compute_move_delay>
        t->moveCounter++;
 80027cc:	7fe3      	ldrb	r3, [r4, #31]
 80027ce:	3301      	adds	r3, #1
 80027d0:	b2db      	uxtb	r3, r3
        if (t->moveCounter >= delay) {
 80027d2:	4283      	cmp	r3, r0
 80027d4:	d21d      	bcs.n	8002812 <process_tilt_move+0x6e>
        t->moveCounter++;
 80027d6:	77e3      	strb	r3, [r4, #31]
    ytilt *= -1; // because your axis is reversed
 80027d8:	4268      	negs	r0, r5
    uint8_t fallDelay = compute_fall_delay(ytilt);
 80027da:	b200      	sxth	r0, r0
 80027dc:	f7ff ffcd 	bl	800277a <compute_fall_delay>
    if(fallDelay != 0)
 80027e0:	2800      	cmp	r0, #0
 80027e2:	d0e6      	beq.n	80027b2 <process_tilt_move+0xe>
    	t->tickCounter = 0;
 80027e4:	2200      	movs	r2, #0
    	t->fallCounter++;
 80027e6:	1c61      	adds	r1, r4, #1
 80027e8:	7fcb      	ldrb	r3, [r1, #31]
    	t->tickCounter = 0;
 80027ea:	1ca5      	adds	r5, r4, #2
    	t->fallCounter++;
 80027ec:	3301      	adds	r3, #1
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	77cb      	strb	r3, [r1, #31]
    	t->tickCounter = 0;
 80027f2:	77ea      	strb	r2, [r5, #31]
		if (t->fallCounter >= fallDelay) {
 80027f4:	4283      	cmp	r3, r0
 80027f6:	d3dc      	bcc.n	80027b2 <process_tilt_move+0xe>
			if (!collision_on_move(board, t, 0, -1)) {   // -1 = fall down in your coord system
 80027f8:	2301      	movs	r3, #1
			t->fallCounter = 0;
 80027fa:	77ca      	strb	r2, [r1, #31]
			if (!collision_on_move(board, t, 0, -1)) {   // -1 = fall down in your coord system
 80027fc:	0030      	movs	r0, r6
 80027fe:	0021      	movs	r1, r4
 8002800:	425b      	negs	r3, r3
 8002802:	f7ff fe87 	bl	8002514 <collision_on_move>
 8002806:	2800      	cmp	r0, #0
 8002808:	d1d4      	bne.n	80027b4 <process_tilt_move+0x10>
				t->y--; // move down
 800280a:	69a3      	ldr	r3, [r4, #24]
 800280c:	3b01      	subs	r3, #1
 800280e:	61a3      	str	r3, [r4, #24]
 8002810:	e7cf      	b.n	80027b2 <process_tilt_move+0xe>
            t->moveCounter = 0;
 8002812:	2300      	movs	r3, #0
            if (!collision_on_move(board, t, dir, 0)) {
 8002814:	003a      	movs	r2, r7
 8002816:	0021      	movs	r1, r4
 8002818:	0030      	movs	r0, r6
            t->moveCounter = 0;
 800281a:	77e3      	strb	r3, [r4, #31]
            if (!collision_on_move(board, t, dir, 0)) {
 800281c:	f7ff fe7a 	bl	8002514 <collision_on_move>
 8002820:	2800      	cmp	r0, #0
 8002822:	d1d9      	bne.n	80027d8 <process_tilt_move+0x34>
                t->x += dir;
 8002824:	6963      	ldr	r3, [r4, #20]
 8002826:	19db      	adds	r3, r3, r7
 8002828:	6163      	str	r3, [r4, #20]
 800282a:	e7d5      	b.n	80027d8 <process_tilt_move+0x34>
        t->moveCounter = 0;
 800282c:	77cf      	strb	r7, [r1, #31]
 800282e:	e7d3      	b.n	80027d8 <process_tilt_move+0x34>

08002830 <Tetromino_ctor>:
#include "tetris_board.h"
#include "app_config.h"
void Tetromino_ctor(Tetromino *me, TetrominoType type)
{
	me->type = type;
    memcpy(me->grid4x4, shapes[type], sizeof(me->grid4x4));
 8002830:	4b08      	ldr	r3, [pc, #32]	@ (8002854 <Tetromino_ctor+0x24>)
{
 8002832:	b510      	push	{r4, lr}
	me->type = type;
 8002834:	7001      	strb	r1, [r0, #0]
    memcpy(me->grid4x4, shapes[type], sizeof(me->grid4x4));
 8002836:	0109      	lsls	r1, r1, #4
{
 8002838:	0004      	movs	r4, r0
    memcpy(me->grid4x4, shapes[type], sizeof(me->grid4x4));
 800283a:	18c9      	adds	r1, r1, r3
 800283c:	2210      	movs	r2, #16
 800283e:	3001      	adds	r0, #1
 8002840:	f002 fee8 	bl	8005614 <memcpy>
    me->x = 0;
 8002844:	2300      	movs	r3, #0
    me->y = 0;
    me->current_rotation = 0;
    me->speed = FPS;
 8002846:	2214      	movs	r2, #20
    me->x = 0;
 8002848:	6163      	str	r3, [r4, #20]
    me->speed = FPS;
 800284a:	61e2      	str	r2, [r4, #28]
    me->y = 0;
 800284c:	61a3      	str	r3, [r4, #24]
    me->moveCounter = 0;
    me->tickCounter = 0;
 800284e:	3402      	adds	r4, #2
 8002850:	77e3      	strb	r3, [r4, #31]

}
 8002852:	bd10      	pop	{r4, pc}
 8002854:	08006034 	.word	0x08006034

08002858 <Tetromino_rotate>:



void Tetromino_rotate(Tetromino *me)
{
 8002858:	b530      	push	{r4, r5, lr}
 800285a:	b085      	sub	sp, #20
 800285c:	4669      	mov	r1, sp
 800285e:	0004      	movs	r4, r0
 8002860:	000a      	movs	r2, r1
 8002862:	1c43      	adds	r3, r0, #1
 8002864:	3411      	adds	r4, #17
    uint8_t tmp[4][4];

    // Copy original shape
    for(int r = 0; r < 4; r++){
        for(int c = 0; c < 4; c++){
            tmp[r][c] = me->grid4x4[r][c];
 8002866:	781d      	ldrb	r5, [r3, #0]
 8002868:	7015      	strb	r5, [r2, #0]
 800286a:	785d      	ldrb	r5, [r3, #1]
 800286c:	7055      	strb	r5, [r2, #1]
 800286e:	789d      	ldrb	r5, [r3, #2]
 8002870:	7095      	strb	r5, [r2, #2]
 8002872:	78dd      	ldrb	r5, [r3, #3]
    for(int r = 0; r < 4; r++){
 8002874:	3304      	adds	r3, #4
            tmp[r][c] = me->grid4x4[r][c];
 8002876:	70d5      	strb	r5, [r2, #3]
    for(int r = 0; r < 4; r++){
 8002878:	3204      	adds	r2, #4
 800287a:	42a3      	cmp	r3, r4
 800287c:	d1f3      	bne.n	8002866 <Tetromino_rotate+0xe>
 800287e:	1d02      	adds	r2, r0, #4
        }
    }

    // Rotate into t->grid4x4
    for(int r = 0; r < 4; r++){
        for(int c = 0; c < 4; c++){
 8002880:	2300      	movs	r3, #0
        	me->grid4x4[c][3 - r] = tmp[r][c];
 8002882:	5ccd      	ldrb	r5, [r1, r3]
 8002884:	009c      	lsls	r4, r3, #2
        for(int c = 0; c < 4; c++){
 8002886:	3301      	adds	r3, #1
        	me->grid4x4[c][3 - r] = tmp[r][c];
 8002888:	5515      	strb	r5, [r2, r4]
        for(int c = 0; c < 4; c++){
 800288a:	2b04      	cmp	r3, #4
 800288c:	d1f9      	bne.n	8002882 <Tetromino_rotate+0x2a>
    for(int r = 0; r < 4; r++){
 800288e:	3a01      	subs	r2, #1
 8002890:	3104      	adds	r1, #4
 8002892:	4290      	cmp	r0, r2
 8002894:	d1f4      	bne.n	8002880 <Tetromino_rotate+0x28>
        }
    }

    me->current_rotation = (me->current_rotation +1) %4;
 8002896:	2203      	movs	r2, #3
 8002898:	7f83      	ldrb	r3, [r0, #30]
 800289a:	3301      	adds	r3, #1
 800289c:	4013      	ands	r3, r2
 800289e:	7783      	strb	r3, [r0, #30]
}
 80028a0:	b005      	add	sp, #20
 80028a2:	bd30      	pop	{r4, r5, pc}

080028a4 <tetro_top>:

int tetro_top(Tetromino *t) {
 80028a4:	0001      	movs	r1, r0
    for(int r = 3; r >= 0; r--) {
 80028a6:	2003      	movs	r0, #3
int tetro_top(Tetromino *t) {
 80028a8:	b510      	push	{r4, lr}
 80028aa:	2301      	movs	r3, #1
 80028ac:	0082      	lsls	r2, r0, #2
 80028ae:	188a      	adds	r2, r1, r2
        for(int c = 0; c < 4; c++) {
            if (t->grid4x4[r][c]) {
 80028b0:	5cd4      	ldrb	r4, [r2, r3]
 80028b2:	2c00      	cmp	r4, #0
 80028b4:	d105      	bne.n	80028c2 <tetro_top+0x1e>
        for(int c = 0; c < 4; c++) {
 80028b6:	3301      	adds	r3, #1
 80028b8:	2b05      	cmp	r3, #5
 80028ba:	d1f9      	bne.n	80028b0 <tetro_top+0xc>
    for(int r = 3; r >= 0; r--) {
 80028bc:	3801      	subs	r0, #1
 80028be:	d2f4      	bcs.n	80028aa <tetro_top+0x6>
                return r;
            }
        }
    }
    return 0;
 80028c0:	0020      	movs	r0, r4
}
 80028c2:	bd10      	pop	{r4, pc}

080028c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80028c4:	480d      	ldr	r0, [pc, #52]	@ (80028fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80028c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80028c8:	f7ff fd6c 	bl	80023a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80028cc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80028ce:	e003      	b.n	80028d8 <LoopCopyDataInit>

080028d0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80028d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002900 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80028d2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80028d4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80028d6:	3104      	adds	r1, #4

080028d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80028d8:	480a      	ldr	r0, [pc, #40]	@ (8002904 <LoopForever+0xa>)
  ldr r3, =_edata
 80028da:	4b0b      	ldr	r3, [pc, #44]	@ (8002908 <LoopForever+0xe>)
  adds r2, r0, r1
 80028dc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80028de:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80028e0:	d3f6      	bcc.n	80028d0 <CopyDataInit>
  ldr r2, =_sbss
 80028e2:	4a0a      	ldr	r2, [pc, #40]	@ (800290c <LoopForever+0x12>)
  b LoopFillZerobss
 80028e4:	e002      	b.n	80028ec <LoopFillZerobss>

080028e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80028e6:	2300      	movs	r3, #0
  str  r3, [r2]
 80028e8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028ea:	3204      	adds	r2, #4

080028ec <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80028ec:	4b08      	ldr	r3, [pc, #32]	@ (8002910 <LoopForever+0x16>)
  cmp r2, r3
 80028ee:	429a      	cmp	r2, r3
  bcc FillZerobss
 80028f0:	d3f9      	bcc.n	80028e6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80028f2:	f002 fe69 	bl	80055c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028f6:	f7fe fbb5 	bl	8001064 <main>

080028fa <LoopForever>:

LoopForever:
    b LoopForever
 80028fa:	e7fe      	b.n	80028fa <LoopForever>
  ldr   r0, =_estack
 80028fc:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8002900:	08007490 	.word	0x08007490
  ldr r0, =_sdata
 8002904:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002908:	20000264 	.word	0x20000264
  ldr r2, =_sbss
 800290c:	20000264 	.word	0x20000264
  ldr r3, = _ebss
 8002910:	20000bac 	.word	0x20000bac

08002914 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002914:	e7fe      	b.n	8002914 <ADC1_IRQHandler>
	...

08002918 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002918:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 800291a:	4b10      	ldr	r3, [pc, #64]	@ (800295c <HAL_InitTick+0x44>)
{
 800291c:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 800291e:	7819      	ldrb	r1, [r3, #0]
 8002920:	2900      	cmp	r1, #0
 8002922:	d101      	bne.n	8002928 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8002924:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8002926:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8002928:	20fa      	movs	r0, #250	@ 0xfa
 800292a:	0080      	lsls	r0, r0, #2
 800292c:	f7fd fc00 	bl	8000130 <__udivsi3>
 8002930:	4c0b      	ldr	r4, [pc, #44]	@ (8002960 <HAL_InitTick+0x48>)
 8002932:	0001      	movs	r1, r0
 8002934:	6820      	ldr	r0, [r4, #0]
 8002936:	f7fd fbfb 	bl	8000130 <__udivsi3>
 800293a:	f000 f851 	bl	80029e0 <HAL_SYSTICK_Config>
 800293e:	1e04      	subs	r4, r0, #0
 8002940:	d1f0      	bne.n	8002924 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002942:	2d03      	cmp	r5, #3
 8002944:	d8ee      	bhi.n	8002924 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002946:	0002      	movs	r2, r0
 8002948:	2001      	movs	r0, #1
 800294a:	0029      	movs	r1, r5
 800294c:	4240      	negs	r0, r0
 800294e:	f000 f81d 	bl	800298c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002952:	4b04      	ldr	r3, [pc, #16]	@ (8002964 <HAL_InitTick+0x4c>)
 8002954:	0020      	movs	r0, r4
 8002956:	601d      	str	r5, [r3, #0]
  return status;
 8002958:	e7e5      	b.n	8002926 <HAL_InitTick+0xe>
 800295a:	46c0      	nop			@ (mov r8, r8)
 800295c:	2000020c 	.word	0x2000020c
 8002960:	20000208 	.word	0x20000208
 8002964:	20000210 	.word	0x20000210

08002968 <HAL_Init>:
{
 8002968:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800296a:	2003      	movs	r0, #3
 800296c:	f7ff ffd4 	bl	8002918 <HAL_InitTick>
 8002970:	1e04      	subs	r4, r0, #0
 8002972:	d103      	bne.n	800297c <HAL_Init+0x14>
    HAL_MspInit();
 8002974:	f7ff fc92 	bl	800229c <HAL_MspInit>
}
 8002978:	0020      	movs	r0, r4
 800297a:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800297c:	2401      	movs	r4, #1
 800297e:	e7fb      	b.n	8002978 <HAL_Init+0x10>

08002980 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002980:	4b01      	ldr	r3, [pc, #4]	@ (8002988 <HAL_GetTick+0x8>)
 8002982:	6818      	ldr	r0, [r3, #0]
}
 8002984:	4770      	bx	lr
 8002986:	46c0      	nop			@ (mov r8, r8)
 8002988:	2000076c 	.word	0x2000076c

0800298c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800298c:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800298e:	24ff      	movs	r4, #255	@ 0xff
 8002990:	2203      	movs	r2, #3
 8002992:	000b      	movs	r3, r1
 8002994:	0021      	movs	r1, r4
 8002996:	4002      	ands	r2, r0
 8002998:	00d2      	lsls	r2, r2, #3
 800299a:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800299c:	019b      	lsls	r3, r3, #6
 800299e:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029a0:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029a2:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80029a4:	2800      	cmp	r0, #0
 80029a6:	db0a      	blt.n	80029be <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029a8:	24c0      	movs	r4, #192	@ 0xc0
 80029aa:	4a0b      	ldr	r2, [pc, #44]	@ (80029d8 <HAL_NVIC_SetPriority+0x4c>)
 80029ac:	0880      	lsrs	r0, r0, #2
 80029ae:	0080      	lsls	r0, r0, #2
 80029b0:	1880      	adds	r0, r0, r2
 80029b2:	00a4      	lsls	r4, r4, #2
 80029b4:	5902      	ldr	r2, [r0, r4]
 80029b6:	400a      	ands	r2, r1
 80029b8:	4313      	orrs	r3, r2
 80029ba:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80029bc:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029be:	220f      	movs	r2, #15
 80029c0:	4010      	ands	r0, r2
 80029c2:	3808      	subs	r0, #8
 80029c4:	4a05      	ldr	r2, [pc, #20]	@ (80029dc <HAL_NVIC_SetPriority+0x50>)
 80029c6:	0880      	lsrs	r0, r0, #2
 80029c8:	0080      	lsls	r0, r0, #2
 80029ca:	1880      	adds	r0, r0, r2
 80029cc:	69c2      	ldr	r2, [r0, #28]
 80029ce:	4011      	ands	r1, r2
 80029d0:	4319      	orrs	r1, r3
 80029d2:	61c1      	str	r1, [r0, #28]
 80029d4:	e7f2      	b.n	80029bc <HAL_NVIC_SetPriority+0x30>
 80029d6:	46c0      	nop			@ (mov r8, r8)
 80029d8:	e000e100 	.word	0xe000e100
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029e0:	2280      	movs	r2, #128	@ 0x80
 80029e2:	1e43      	subs	r3, r0, #1
 80029e4:	0452      	lsls	r2, r2, #17
    return (1UL);                                                   /* Reload value impossible */
 80029e6:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d20d      	bcs.n	8002a08 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029ec:	21c0      	movs	r1, #192	@ 0xc0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029ee:	4a07      	ldr	r2, [pc, #28]	@ (8002a0c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029f0:	4807      	ldr	r0, [pc, #28]	@ (8002a10 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029f2:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029f4:	6a03      	ldr	r3, [r0, #32]
 80029f6:	0609      	lsls	r1, r1, #24
 80029f8:	021b      	lsls	r3, r3, #8
 80029fa:	0a1b      	lsrs	r3, r3, #8
 80029fc:	430b      	orrs	r3, r1
 80029fe:	6203      	str	r3, [r0, #32]
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a00:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a02:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a04:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a06:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8002a08:	4770      	bx	lr
 8002a0a:	46c0      	nop			@ (mov r8, r8)
 8002a0c:	e000e010 	.word	0xe000e010
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	469c      	mov	ip, r3
{
 8002a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a1a:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002a1c:	680b      	ldr	r3, [r1, #0]
 8002a1e:	4664      	mov	r4, ip
 8002a20:	001a      	movs	r2, r3
 8002a22:	40e2      	lsrs	r2, r4
 8002a24:	d101      	bne.n	8002a2a <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 8002a26:	b005      	add	sp, #20
 8002a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002a2a:	4662      	mov	r2, ip
 8002a2c:	2601      	movs	r6, #1
 8002a2e:	4096      	lsls	r6, r2
 8002a30:	001a      	movs	r2, r3
 8002a32:	4032      	ands	r2, r6
 8002a34:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 8002a36:	4233      	tst	r3, r6
 8002a38:	d100      	bne.n	8002a3c <HAL_GPIO_Init+0x28>
 8002a3a:	e084      	b.n	8002b46 <HAL_GPIO_Init+0x132>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a3c:	684f      	ldr	r7, [r1, #4]
 8002a3e:	2310      	movs	r3, #16
 8002a40:	003d      	movs	r5, r7
 8002a42:	439d      	bics	r5, r3
 8002a44:	9503      	str	r5, [sp, #12]
 8002a46:	2d02      	cmp	r5, #2
 8002a48:	d114      	bne.n	8002a74 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 8002a4a:	4663      	mov	r3, ip
 8002a4c:	08da      	lsrs	r2, r3, #3
 8002a4e:	0092      	lsls	r2, r2, #2
 8002a50:	1882      	adds	r2, r0, r2
 8002a52:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002a54:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 8002a56:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002a58:	4663      	mov	r3, ip
 8002a5a:	401c      	ands	r4, r3
 8002a5c:	230f      	movs	r3, #15
 8002a5e:	00a4      	lsls	r4, r4, #2
 8002a60:	40a3      	lsls	r3, r4
 8002a62:	439d      	bics	r5, r3
 8002a64:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002a66:	250f      	movs	r5, #15
 8002a68:	690b      	ldr	r3, [r1, #16]
 8002a6a:	402b      	ands	r3, r5
 8002a6c:	40a3      	lsls	r3, r4
 8002a6e:	9c02      	ldr	r4, [sp, #8]
 8002a70:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 8002a72:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 8002a74:	4663      	mov	r3, ip
 8002a76:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002a78:	2303      	movs	r3, #3
 8002a7a:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 8002a7c:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002a7e:	43dd      	mvns	r5, r3
 8002a80:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002a82:	2303      	movs	r3, #3
 8002a84:	403b      	ands	r3, r7
 8002a86:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002a88:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a8a:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002a8c:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a8e:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 8002a90:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a92:	2d01      	cmp	r5, #1
 8002a94:	d95a      	bls.n	8002b4c <HAL_GPIO_Init+0x138>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002a96:	2f03      	cmp	r7, #3
 8002a98:	d055      	beq.n	8002b46 <HAL_GPIO_Init+0x132>
        tmp = GPIOx->PUPDR;
 8002a9a:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002a9c:	9b02      	ldr	r3, [sp, #8]
 8002a9e:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002aa0:	688b      	ldr	r3, [r1, #8]
 8002aa2:	4093      	lsls	r3, r2
 8002aa4:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 8002aa6:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002aa8:	2380      	movs	r3, #128	@ 0x80
 8002aaa:	055b      	lsls	r3, r3, #21
 8002aac:	421f      	tst	r7, r3
 8002aae:	d04a      	beq.n	8002b46 <HAL_GPIO_Init+0x132>
        tmp = EXTI->EXTICR[position >> 2U];
 8002ab0:	4663      	mov	r3, ip
 8002ab2:	089a      	lsrs	r2, r3, #2
 8002ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8002b6c <HAL_GPIO_Init+0x158>)
 8002ab6:	0092      	lsls	r2, r2, #2
 8002ab8:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002aba:	2403      	movs	r4, #3
 8002abc:	4663      	mov	r3, ip
 8002abe:	401c      	ands	r4, r3
 8002ac0:	230f      	movs	r3, #15
 8002ac2:	00e4      	lsls	r4, r4, #3
 8002ac4:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002ac6:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 8002ac8:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002aca:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002acc:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002ace:	2300      	movs	r3, #0
 8002ad0:	42b0      	cmp	r0, r6
 8002ad2:	d010      	beq.n	8002af6 <HAL_GPIO_Init+0xe2>
 8002ad4:	4e26      	ldr	r6, [pc, #152]	@ (8002b70 <HAL_GPIO_Init+0x15c>)
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	42b0      	cmp	r0, r6
 8002ada:	d00c      	beq.n	8002af6 <HAL_GPIO_Init+0xe2>
 8002adc:	4e25      	ldr	r6, [pc, #148]	@ (8002b74 <HAL_GPIO_Init+0x160>)
 8002ade:	3301      	adds	r3, #1
 8002ae0:	42b0      	cmp	r0, r6
 8002ae2:	d008      	beq.n	8002af6 <HAL_GPIO_Init+0xe2>
 8002ae4:	4e24      	ldr	r6, [pc, #144]	@ (8002b78 <HAL_GPIO_Init+0x164>)
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	42b0      	cmp	r0, r6
 8002aea:	d004      	beq.n	8002af6 <HAL_GPIO_Init+0xe2>
 8002aec:	4b23      	ldr	r3, [pc, #140]	@ (8002b7c <HAL_GPIO_Init+0x168>)
 8002aee:	18c3      	adds	r3, r0, r3
 8002af0:	1e5e      	subs	r6, r3, #1
 8002af2:	41b3      	sbcs	r3, r6
 8002af4:	3305      	adds	r3, #5
 8002af6:	40a3      	lsls	r3, r4
 8002af8:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8002afa:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8002afc:	4b20      	ldr	r3, [pc, #128]	@ (8002b80 <HAL_GPIO_Init+0x16c>)
        tmp &= ~((uint32_t)iocurrent);
 8002afe:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 8002b00:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 8002b02:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8002b04:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8002b06:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b08:	03fe      	lsls	r6, r7, #15
 8002b0a:	d401      	bmi.n	8002b10 <HAL_GPIO_Init+0xfc>
        tmp &= ~((uint32_t)iocurrent);
 8002b0c:	002c      	movs	r4, r5
 8002b0e:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 8002b10:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 8002b12:	4c1c      	ldr	r4, [pc, #112]	@ (8002b84 <HAL_GPIO_Init+0x170>)
          tmp |= iocurrent;
 8002b14:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 8002b16:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8002b18:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b1a:	03be      	lsls	r6, r7, #14
 8002b1c:	d401      	bmi.n	8002b22 <HAL_GPIO_Init+0x10e>
        tmp &= ~((uint32_t)iocurrent);
 8002b1e:	4013      	ands	r3, r2
 8002b20:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 8002b22:	4b12      	ldr	r3, [pc, #72]	@ (8002b6c <HAL_GPIO_Init+0x158>)
 8002b24:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 8002b26:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8002b28:	9c01      	ldr	r4, [sp, #4]
 8002b2a:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b2c:	02fe      	lsls	r6, r7, #11
 8002b2e:	d401      	bmi.n	8002b34 <HAL_GPIO_Init+0x120>
        tmp &= ~((uint32_t)iocurrent);
 8002b30:	002c      	movs	r4, r5
 8002b32:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 8002b34:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 8002b36:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 8002b38:	9d01      	ldr	r5, [sp, #4]
 8002b3a:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b3c:	02bf      	lsls	r7, r7, #10
 8002b3e:	d401      	bmi.n	8002b44 <HAL_GPIO_Init+0x130>
        tmp &= ~((uint32_t)iocurrent);
 8002b40:	4014      	ands	r4, r2
 8002b42:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 8002b44:	605d      	str	r5, [r3, #4]
    position++;
 8002b46:	2301      	movs	r3, #1
 8002b48:	449c      	add	ip, r3
 8002b4a:	e767      	b.n	8002a1c <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 8002b4c:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002b4e:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b50:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002b52:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002b54:	68cb      	ldr	r3, [r1, #12]
 8002b56:	4093      	lsls	r3, r2
 8002b58:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 8002b5a:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b5c:	093b      	lsrs	r3, r7, #4
 8002b5e:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 8002b60:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b62:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b64:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 8002b66:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002b68:	e797      	b.n	8002a9a <HAL_GPIO_Init+0x86>
 8002b6a:	46c0      	nop			@ (mov r8, r8)
 8002b6c:	40021800 	.word	0x40021800
 8002b70:	50000400 	.word	0x50000400
 8002b74:	50000800 	.word	0x50000800
 8002b78:	50000c00 	.word	0x50000c00
 8002b7c:	afffec00 	.word	0xafffec00
 8002b80:	40021804 	.word	0x40021804
 8002b84:	40021808 	.word	0x40021808

08002b88 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b88:	2a00      	cmp	r2, #0
 8002b8a:	d001      	beq.n	8002b90 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b8c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b8e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b90:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8002b92:	e7fc      	b.n	8002b8e <HAL_GPIO_WritePin+0x6>

08002b94 <HAL_GPIO_EXTI_Falling_Callback>:
/**
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
 8002b94:	4770      	bx	lr
	...

08002b98 <HAL_GPIO_EXTI_IRQHandler>:
{
 8002b98:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002b9a:	4d08      	ldr	r5, [pc, #32]	@ (8002bbc <HAL_GPIO_EXTI_IRQHandler+0x24>)
{
 8002b9c:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002b9e:	68eb      	ldr	r3, [r5, #12]
 8002ba0:	4218      	tst	r0, r3
 8002ba2:	d002      	beq.n	8002baa <HAL_GPIO_EXTI_IRQHandler+0x12>
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002ba4:	60e8      	str	r0, [r5, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002ba6:	f7fd fe97 	bl	80008d8 <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002baa:	692b      	ldr	r3, [r5, #16]
 8002bac:	4223      	tst	r3, r4
 8002bae:	d003      	beq.n	8002bb8 <HAL_GPIO_EXTI_IRQHandler+0x20>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002bb0:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002bb2:	612c      	str	r4, [r5, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002bb4:	f7ff ffee 	bl	8002b94 <HAL_GPIO_EXTI_Falling_Callback>
}
 8002bb8:	bd70      	pop	{r4, r5, r6, pc}
 8002bba:	46c0      	nop			@ (mov r8, r8)
 8002bbc:	40021800 	.word	0x40021800

08002bc0 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002bc0:	6803      	ldr	r3, [r0, #0]
 8002bc2:	699a      	ldr	r2, [r3, #24]
 8002bc4:	0792      	lsls	r2, r2, #30
 8002bc6:	d501      	bpl.n	8002bcc <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bc8:	2200      	movs	r2, #0
 8002bca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bcc:	2201      	movs	r2, #1
 8002bce:	6999      	ldr	r1, [r3, #24]
 8002bd0:	4211      	tst	r1, r2
 8002bd2:	d102      	bne.n	8002bda <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002bd4:	6999      	ldr	r1, [r3, #24]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	619a      	str	r2, [r3, #24]
  }
}
 8002bda:	4770      	bx	lr

08002bdc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002bdc:	b530      	push	{r4, r5, lr}
 8002bde:	9c03      	ldr	r4, [sp, #12]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002be0:	6800      	ldr	r0, [r0, #0]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002be2:	4323      	orrs	r3, r4
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002be4:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002be6:	0589      	lsls	r1, r1, #22
 8002be8:	431a      	orrs	r2, r3
 8002bea:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bec:	4b05      	ldr	r3, [pc, #20]	@ (8002c04 <I2C_TransferConfig+0x28>)
 8002bee:	6845      	ldr	r5, [r0, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bf0:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bf2:	0d64      	lsrs	r4, r4, #21
 8002bf4:	4323      	orrs	r3, r4
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bf6:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bf8:	439d      	bics	r5, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bfa:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bfc:	432a      	orrs	r2, r5
 8002bfe:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c00:	bd30      	pop	{r4, r5, pc}
 8002c02:	46c0      	nop			@ (mov r8, r8)
 8002c04:	03ff63ff 	.word	0x03ff63ff

08002c08 <I2C_IsErrorOccurred>:
{
 8002c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c0a:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c0c:	6802      	ldr	r2, [r0, #0]
{
 8002c0e:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c10:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c12:	2310      	movs	r3, #16
 8002c14:	000f      	movs	r7, r1
{
 8002c16:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c18:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8002c1a:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c1c:	4219      	tst	r1, r3
 8002c1e:	d00d      	beq.n	8002c3c <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8002c20:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c22:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8002c24:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	2120      	movs	r1, #32
 8002c2a:	699a      	ldr	r2, [r3, #24]
 8002c2c:	420a      	tst	r2, r1
 8002c2e:	d15f      	bne.n	8002cf0 <I2C_IsErrorOccurred+0xe8>
 8002c30:	2f00      	cmp	r7, #0
 8002c32:	d031      	beq.n	8002c98 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8002c34:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8002c36:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8002c38:	9b01      	ldr	r3, [sp, #4]
 8002c3a:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002c3c:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8002c3e:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002c40:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8002c42:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002c44:	4213      	tst	r3, r2
 8002c46:	d002      	beq.n	8002c4e <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8002c48:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002c4a:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8002c4c:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002c4e:	2280      	movs	r2, #128	@ 0x80
 8002c50:	00d2      	lsls	r2, r2, #3
 8002c52:	4213      	tst	r3, r2
 8002c54:	d003      	beq.n	8002c5e <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8002c56:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8002c58:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8002c5a:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002c5c:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002c5e:	2280      	movs	r2, #128	@ 0x80
 8002c60:	0092      	lsls	r2, r2, #2
 8002c62:	4213      	tst	r3, r2
 8002c64:	d049      	beq.n	8002cfa <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8002c66:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c68:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8002c6a:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8002c6c:	0020      	movs	r0, r4
 8002c6e:	f7ff ffa7 	bl	8002bc0 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002c72:	686b      	ldr	r3, [r5, #4]
 8002c74:	4a22      	ldr	r2, [pc, #136]	@ (8002d00 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8002c76:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8002c78:	4013      	ands	r3, r2
 8002c7a:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8002c7c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c7e:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8002c80:	433b      	orrs	r3, r7
 8002c82:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c84:	0023      	movs	r3, r4
 8002c86:	3341      	adds	r3, #65	@ 0x41
 8002c88:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c8a:	0022      	movs	r2, r4
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8002c90:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c92:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002c94:	7023      	strb	r3, [r4, #0]
 8002c96:	e032      	b.n	8002cfe <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8002c98:	1c72      	adds	r2, r6, #1
 8002c9a:	d0c5      	beq.n	8002c28 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c9c:	f7ff fe70 	bl	8002980 <HAL_GetTick>
 8002ca0:	1b40      	subs	r0, r0, r5
 8002ca2:	42b0      	cmp	r0, r6
 8002ca4:	d801      	bhi.n	8002caa <I2C_IsErrorOccurred+0xa2>
 8002ca6:	2e00      	cmp	r6, #0
 8002ca8:	d1bd      	bne.n	8002c26 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8002caa:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cac:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8002cae:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cb0:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8002cb2:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002cb4:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8002cb6:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002cb8:	0412      	lsls	r2, r2, #16
 8002cba:	d50b      	bpl.n	8002cd4 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cbc:	2280      	movs	r2, #128	@ 0x80
 8002cbe:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002cc0:	4210      	tst	r0, r2
 8002cc2:	d107      	bne.n	8002cd4 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8002cc4:	2920      	cmp	r1, #32
 8002cc6:	d005      	beq.n	8002cd4 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002cc8:	6859      	ldr	r1, [r3, #4]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8002cce:	f7ff fe57 	bl	8002980 <HAL_GetTick>
 8002cd2:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cd4:	2220      	movs	r2, #32
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	4213      	tst	r3, r2
 8002cdc:	d1a3      	bne.n	8002c26 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002cde:	f7ff fe4f 	bl	8002980 <HAL_GetTick>
 8002ce2:	1b40      	subs	r0, r0, r5
 8002ce4:	2819      	cmp	r0, #25
 8002ce6:	d9f5      	bls.n	8002cd4 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ce8:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8002cea:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002cec:	9301      	str	r3, [sp, #4]
 8002cee:	e79a      	b.n	8002c26 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8002cf0:	2f00      	cmp	r7, #0
 8002cf2:	d19f      	bne.n	8002c34 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	61da      	str	r2, [r3, #28]
 8002cf8:	e79c      	b.n	8002c34 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8002cfa:	2800      	cmp	r0, #0
 8002cfc:	d1b6      	bne.n	8002c6c <I2C_IsErrorOccurred+0x64>
}
 8002cfe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002d00:	fe00e800 	.word	0xfe00e800

08002d04 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8002d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d06:	0004      	movs	r4, r0
 8002d08:	000d      	movs	r5, r1
 8002d0a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d0c:	2702      	movs	r7, #2
 8002d0e:	6823      	ldr	r3, [r4, #0]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	423b      	tst	r3, r7
 8002d14:	d001      	beq.n	8002d1a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8002d16:	2000      	movs	r0, #0
 8002d18:	e021      	b.n	8002d5e <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d1a:	0032      	movs	r2, r6
 8002d1c:	0029      	movs	r1, r5
 8002d1e:	0020      	movs	r0, r4
 8002d20:	f7ff ff72 	bl	8002c08 <I2C_IsErrorOccurred>
 8002d24:	2800      	cmp	r0, #0
 8002d26:	d119      	bne.n	8002d5c <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8002d28:	1c6b      	adds	r3, r5, #1
 8002d2a:	d0f0      	beq.n	8002d0e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d2c:	f7ff fe28 	bl	8002980 <HAL_GetTick>
 8002d30:	1b80      	subs	r0, r0, r6
 8002d32:	42a8      	cmp	r0, r5
 8002d34:	d801      	bhi.n	8002d3a <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8002d36:	2d00      	cmp	r5, #0
 8002d38:	d1e9      	bne.n	8002d0e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d3a:	6823      	ldr	r3, [r4, #0]
 8002d3c:	6999      	ldr	r1, [r3, #24]
 8002d3e:	2302      	movs	r3, #2
 8002d40:	000a      	movs	r2, r1
 8002d42:	401a      	ands	r2, r3
 8002d44:	4219      	tst	r1, r3
 8002d46:	d1e2      	bne.n	8002d0e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d48:	2120      	movs	r1, #32
 8002d4a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002d4c:	430b      	orrs	r3, r1
 8002d4e:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d50:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8002d52:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8002d54:	3341      	adds	r3, #65	@ 0x41
 8002d56:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d58:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8002d5a:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8002d5c:	2001      	movs	r0, #1
}
 8002d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002d60 <I2C_WaitOnFlagUntilTimeout>:
{
 8002d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d62:	0004      	movs	r4, r0
 8002d64:	000d      	movs	r5, r1
 8002d66:	0017      	movs	r7, r2
 8002d68:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d6a:	6823      	ldr	r3, [r4, #0]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	402b      	ands	r3, r5
 8002d70:	1b5b      	subs	r3, r3, r5
 8002d72:	425a      	negs	r2, r3
 8002d74:	4153      	adcs	r3, r2
 8002d76:	42bb      	cmp	r3, r7
 8002d78:	d001      	beq.n	8002d7e <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8002d7a:	2000      	movs	r0, #0
 8002d7c:	e026      	b.n	8002dcc <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d7e:	0031      	movs	r1, r6
 8002d80:	0020      	movs	r0, r4
 8002d82:	9a06      	ldr	r2, [sp, #24]
 8002d84:	f7ff ff40 	bl	8002c08 <I2C_IsErrorOccurred>
 8002d88:	2800      	cmp	r0, #0
 8002d8a:	d11e      	bne.n	8002dca <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8002d8c:	1c73      	adds	r3, r6, #1
 8002d8e:	d0ec      	beq.n	8002d6a <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d90:	f7ff fdf6 	bl	8002980 <HAL_GetTick>
 8002d94:	9b06      	ldr	r3, [sp, #24]
 8002d96:	1ac0      	subs	r0, r0, r3
 8002d98:	42b0      	cmp	r0, r6
 8002d9a:	d801      	bhi.n	8002da0 <I2C_WaitOnFlagUntilTimeout+0x40>
 8002d9c:	2e00      	cmp	r6, #0
 8002d9e:	d1e4      	bne.n	8002d6a <I2C_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	402b      	ands	r3, r5
 8002da6:	1b5b      	subs	r3, r3, r5
 8002da8:	425a      	negs	r2, r3
 8002daa:	4153      	adcs	r3, r2
 8002dac:	42bb      	cmp	r3, r7
 8002dae:	d1dc      	bne.n	8002d6a <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002db0:	2220      	movs	r2, #32
 8002db2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002db4:	4313      	orrs	r3, r2
 8002db6:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002db8:	0023      	movs	r3, r4
 8002dba:	3341      	adds	r3, #65	@ 0x41
 8002dbc:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dbe:	0022      	movs	r2, r4
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8002dc4:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc6:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8002dc8:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8002dca:	2001      	movs	r0, #1
}
 8002dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002dce <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8002dce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dd0:	0004      	movs	r4, r0
 8002dd2:	000e      	movs	r6, r1
 8002dd4:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dd6:	2520      	movs	r5, #32
 8002dd8:	6823      	ldr	r3, [r4, #0]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	422b      	tst	r3, r5
 8002dde:	d001      	beq.n	8002de4 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8002de0:	2000      	movs	r0, #0
 8002de2:	e01d      	b.n	8002e20 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002de4:	003a      	movs	r2, r7
 8002de6:	0031      	movs	r1, r6
 8002de8:	0020      	movs	r0, r4
 8002dea:	f7ff ff0d 	bl	8002c08 <I2C_IsErrorOccurred>
 8002dee:	2800      	cmp	r0, #0
 8002df0:	d115      	bne.n	8002e1e <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002df2:	f7ff fdc5 	bl	8002980 <HAL_GetTick>
 8002df6:	1bc0      	subs	r0, r0, r7
 8002df8:	42b0      	cmp	r0, r6
 8002dfa:	d801      	bhi.n	8002e00 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8002dfc:	2e00      	cmp	r6, #0
 8002dfe:	d1eb      	bne.n	8002dd8 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e00:	6823      	ldr	r3, [r4, #0]
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	001a      	movs	r2, r3
 8002e06:	402a      	ands	r2, r5
 8002e08:	422b      	tst	r3, r5
 8002e0a:	d1e5      	bne.n	8002dd8 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e0c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002e0e:	432b      	orrs	r3, r5
 8002e10:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e12:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8002e14:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8002e16:	3341      	adds	r3, #65	@ 0x41
 8002e18:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e1a:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8002e1c:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8002e1e:	2001      	movs	r0, #1
}
 8002e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002e24 <HAL_I2C_Init>:
{
 8002e24:	b570      	push	{r4, r5, r6, lr}
 8002e26:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002e28:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8002e2a:	2c00      	cmp	r4, #0
 8002e2c:	d04e      	beq.n	8002ecc <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e2e:	0025      	movs	r5, r4
 8002e30:	3541      	adds	r5, #65	@ 0x41
 8002e32:	782b      	ldrb	r3, [r5, #0]
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d105      	bne.n	8002e46 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8002e3a:	0023      	movs	r3, r4
 8002e3c:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8002e3e:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8002e40:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8002e42:	f7ff fa43 	bl	80022cc <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e46:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8002e48:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e4a:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8002e4c:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e4e:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8002e50:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e52:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8002e54:	438a      	bics	r2, r1
 8002e56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e58:	491d      	ldr	r1, [pc, #116]	@ (8002ed0 <HAL_I2C_Init+0xac>)
 8002e5a:	6862      	ldr	r2, [r4, #4]
 8002e5c:	400a      	ands	r2, r1
 8002e5e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e60:	689a      	ldr	r2, [r3, #8]
 8002e62:	491c      	ldr	r1, [pc, #112]	@ (8002ed4 <HAL_I2C_Init+0xb0>)
 8002e64:	400a      	ands	r2, r1
 8002e66:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e68:	2801      	cmp	r0, #1
 8002e6a:	d107      	bne.n	8002e7c <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e6c:	2280      	movs	r2, #128	@ 0x80
 8002e6e:	0212      	lsls	r2, r2, #8
 8002e70:	4332      	orrs	r2, r6
 8002e72:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	4818      	ldr	r0, [pc, #96]	@ (8002ed8 <HAL_I2C_Init+0xb4>)
 8002e78:	4002      	ands	r2, r0
 8002e7a:	e009      	b.n	8002e90 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e7c:	2284      	movs	r2, #132	@ 0x84
 8002e7e:	0212      	lsls	r2, r2, #8
 8002e80:	4332      	orrs	r2, r6
 8002e82:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e84:	2802      	cmp	r0, #2
 8002e86:	d1f5      	bne.n	8002e74 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e88:	2280      	movs	r2, #128	@ 0x80
 8002e8a:	6858      	ldr	r0, [r3, #4]
 8002e8c:	0112      	lsls	r2, r2, #4
 8002e8e:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e90:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e92:	6858      	ldr	r0, [r3, #4]
 8002e94:	4a11      	ldr	r2, [pc, #68]	@ (8002edc <HAL_I2C_Init+0xb8>)
 8002e96:	4302      	orrs	r2, r0
 8002e98:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e9a:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e9c:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e9e:	400a      	ands	r2, r1
 8002ea0:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ea2:	6961      	ldr	r1, [r4, #20]
 8002ea4:	6922      	ldr	r2, [r4, #16]
 8002ea6:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ea8:	69a1      	ldr	r1, [r4, #24]
 8002eaa:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002eac:	430a      	orrs	r2, r1
 8002eae:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002eb0:	6a21      	ldr	r1, [r4, #32]
 8002eb2:	69e2      	ldr	r2, [r4, #28]
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002eb8:	2201      	movs	r2, #1
 8002eba:	6819      	ldr	r1, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8002ec0:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ec2:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ec4:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ec6:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec8:	3442      	adds	r4, #66	@ 0x42
 8002eca:	7020      	strb	r0, [r4, #0]
}
 8002ecc:	bd70      	pop	{r4, r5, r6, pc}
 8002ece:	46c0      	nop			@ (mov r8, r8)
 8002ed0:	f0ffffff 	.word	0xf0ffffff
 8002ed4:	ffff7fff 	.word	0xffff7fff
 8002ed8:	fffff7ff 	.word	0xfffff7ff
 8002edc:	02008000 	.word	0x02008000

08002ee0 <HAL_I2C_Mem_Write>:
{
 8002ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee2:	0007      	movs	r7, r0
{
 8002ee4:	b087      	sub	sp, #28
 8002ee6:	9303      	str	r3, [sp, #12]
 8002ee8:	ab0c      	add	r3, sp, #48	@ 0x30
 8002eea:	9202      	str	r2, [sp, #8]
 8002eec:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eee:	3741      	adds	r7, #65	@ 0x41
{
 8002ef0:	881b      	ldrh	r3, [r3, #0]
 8002ef2:	9204      	str	r2, [sp, #16]
 8002ef4:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ef6:	783b      	ldrb	r3, [r7, #0]
{
 8002ef8:	0004      	movs	r4, r0
 8002efa:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8002efc:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002efe:	2b20      	cmp	r3, #32
 8002f00:	d108      	bne.n	8002f14 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 8002f02:	2a00      	cmp	r2, #0
 8002f04:	d002      	beq.n	8002f0c <HAL_I2C_Mem_Write+0x2c>
 8002f06:	9b05      	ldr	r3, [sp, #20]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d105      	bne.n	8002f18 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002f0c:	2380      	movs	r3, #128	@ 0x80
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8002f12:	2001      	movs	r0, #1
}
 8002f14:	b007      	add	sp, #28
 8002f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8002f18:	0023      	movs	r3, r4
 8002f1a:	3340      	adds	r3, #64	@ 0x40
 8002f1c:	781a      	ldrb	r2, [r3, #0]
 8002f1e:	2002      	movs	r0, #2
 8002f20:	2a01      	cmp	r2, #1
 8002f22:	d0f7      	beq.n	8002f14 <HAL_I2C_Mem_Write+0x34>
 8002f24:	2201      	movs	r2, #1
 8002f26:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002f28:	f7ff fd2a 	bl	8002980 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f2c:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8002f2e:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f30:	9000      	str	r0, [sp, #0]
 8002f32:	2319      	movs	r3, #25
 8002f34:	2201      	movs	r2, #1
 8002f36:	0020      	movs	r0, r4
 8002f38:	0209      	lsls	r1, r1, #8
 8002f3a:	f7ff ff11 	bl	8002d60 <I2C_WaitOnFlagUntilTimeout>
 8002f3e:	2800      	cmp	r0, #0
 8002f40:	d1e7      	bne.n	8002f12 <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f42:	2321      	movs	r3, #33	@ 0x21
 8002f44:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f46:	0027      	movs	r7, r4
 8002f48:	331f      	adds	r3, #31
 8002f4a:	3742      	adds	r7, #66	@ 0x42
 8002f4c:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8002f4e:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f50:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8002f52:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f54:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8002f56:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8002f58:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002f5a:	466b      	mov	r3, sp
 8002f5c:	7b1a      	ldrb	r2, [r3, #12]
 8002f5e:	4b4b      	ldr	r3, [pc, #300]	@ (800308c <HAL_I2C_Mem_Write+0x1ac>)
 8002f60:	0031      	movs	r1, r6
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	2380      	movs	r3, #128	@ 0x80
 8002f66:	0020      	movs	r0, r4
 8002f68:	045b      	lsls	r3, r3, #17
 8002f6a:	f7ff fe37 	bl	8002bdc <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f6e:	002a      	movs	r2, r5
 8002f70:	0020      	movs	r0, r4
 8002f72:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8002f74:	f7ff fec6 	bl	8002d04 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f78:	2800      	cmp	r0, #0
 8002f7a:	d129      	bne.n	8002fd0 <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f7c:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f7e:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f80:	2a01      	cmp	r2, #1
 8002f82:	d116      	bne.n	8002fb2 <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f84:	466a      	mov	r2, sp
 8002f86:	7a12      	ldrb	r2, [r2, #8]
 8002f88:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	2180      	movs	r1, #128	@ 0x80
 8002f8e:	0020      	movs	r0, r4
 8002f90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002f92:	9500      	str	r5, [sp, #0]
 8002f94:	f7ff fee4 	bl	8002d60 <I2C_WaitOnFlagUntilTimeout>
 8002f98:	2800      	cmp	r0, #0
 8002f9a:	d119      	bne.n	8002fd0 <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f9c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002f9e:	2bff      	cmp	r3, #255	@ 0xff
 8002fa0:	d81a      	bhi.n	8002fd8 <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fa2:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 8002fa4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fa6:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8002fa8:	b292      	uxth	r2, r2
 8002faa:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	9000      	str	r0, [sp, #0]
 8002fb0:	e017      	b.n	8002fe2 <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002fb2:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fb4:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002fb6:	0a12      	lsrs	r2, r2, #8
 8002fb8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fba:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8002fbc:	002a      	movs	r2, r5
 8002fbe:	f7ff fea1 	bl	8002d04 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fc2:	2800      	cmp	r0, #0
 8002fc4:	d104      	bne.n	8002fd0 <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fc6:	466b      	mov	r3, sp
 8002fc8:	6822      	ldr	r2, [r4, #0]
 8002fca:	7a1b      	ldrb	r3, [r3, #8]
 8002fcc:	6293      	str	r3, [r2, #40]	@ 0x28
 8002fce:	e7dc      	b.n	8002f8a <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	3440      	adds	r4, #64	@ 0x40
 8002fd4:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8002fd6:	e79c      	b.n	8002f12 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fd8:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002fda:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fdc:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002fde:	045b      	lsls	r3, r3, #17
 8002fe0:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fe2:	0031      	movs	r1, r6
 8002fe4:	0020      	movs	r0, r4
 8002fe6:	f7ff fdf9 	bl	8002bdc <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fea:	002a      	movs	r2, r5
 8002fec:	0020      	movs	r0, r4
 8002fee:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8002ff0:	f7ff fe88 	bl	8002d04 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ff4:	2800      	cmp	r0, #0
 8002ff6:	d000      	beq.n	8002ffa <HAL_I2C_Mem_Write+0x11a>
 8002ff8:	e78b      	b.n	8002f12 <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ffa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002ffc:	6822      	ldr	r2, [r4, #0]
 8002ffe:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8003000:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003002:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003004:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003006:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003008:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800300a:	3b01      	subs	r3, #1
 800300c:	b29b      	uxth	r3, r3
 800300e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003010:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003012:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003014:	b292      	uxth	r2, r2
 8003016:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003018:	2b00      	cmp	r3, #0
 800301a:	d016      	beq.n	800304a <HAL_I2C_Mem_Write+0x16a>
 800301c:	2a00      	cmp	r2, #0
 800301e:	d114      	bne.n	800304a <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003020:	2180      	movs	r1, #128	@ 0x80
 8003022:	0020      	movs	r0, r4
 8003024:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003026:	9500      	str	r5, [sp, #0]
 8003028:	f7ff fe9a 	bl	8002d60 <I2C_WaitOnFlagUntilTimeout>
 800302c:	2800      	cmp	r0, #0
 800302e:	d000      	beq.n	8003032 <HAL_I2C_Mem_Write+0x152>
 8003030:	e76f      	b.n	8002f12 <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003032:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003034:	2bff      	cmp	r3, #255	@ 0xff
 8003036:	d921      	bls.n	800307c <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003038:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800303a:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800303c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800303e:	045b      	lsls	r3, r3, #17
 8003040:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003042:	0031      	movs	r1, r6
 8003044:	0020      	movs	r0, r4
 8003046:	f7ff fdc9 	bl	8002bdc <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 800304a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1cc      	bne.n	8002fea <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003050:	002a      	movs	r2, r5
 8003052:	0020      	movs	r0, r4
 8003054:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003056:	f7ff feba 	bl	8002dce <I2C_WaitOnSTOPFlagUntilTimeout>
 800305a:	2800      	cmp	r0, #0
 800305c:	d000      	beq.n	8003060 <HAL_I2C_Mem_Write+0x180>
 800305e:	e758      	b.n	8002f12 <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003060:	2120      	movs	r1, #32
 8003062:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003064:	4d0a      	ldr	r5, [pc, #40]	@ (8003090 <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003066:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	402a      	ands	r2, r5
 800306c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800306e:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003070:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003072:	3341      	adds	r3, #65	@ 0x41
 8003074:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003076:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8003078:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800307a:	e74b      	b.n	8002f14 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800307c:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 800307e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003080:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003082:	b292      	uxth	r2, r2
 8003084:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	9000      	str	r0, [sp, #0]
 800308a:	e7da      	b.n	8003042 <HAL_I2C_Mem_Write+0x162>
 800308c:	80002000 	.word	0x80002000
 8003090:	fe00e800 	.word	0xfe00e800

08003094 <HAL_I2C_Mem_Read>:
{
 8003094:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003096:	0006      	movs	r6, r0
{
 8003098:	b087      	sub	sp, #28
 800309a:	9303      	str	r3, [sp, #12]
 800309c:	ab0c      	add	r3, sp, #48	@ 0x30
 800309e:	9202      	str	r2, [sp, #8]
 80030a0:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80030a2:	3641      	adds	r6, #65	@ 0x41
{
 80030a4:	881b      	ldrh	r3, [r3, #0]
 80030a6:	9204      	str	r2, [sp, #16]
 80030a8:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80030aa:	7833      	ldrb	r3, [r6, #0]
{
 80030ac:	0004      	movs	r4, r0
 80030ae:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 80030b0:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b2:	2b20      	cmp	r3, #32
 80030b4:	d108      	bne.n	80030c8 <HAL_I2C_Mem_Read+0x34>
    if ((pData == NULL) || (Size == 0U))
 80030b6:	2a00      	cmp	r2, #0
 80030b8:	d002      	beq.n	80030c0 <HAL_I2C_Mem_Read+0x2c>
 80030ba:	9b05      	ldr	r3, [sp, #20]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d105      	bne.n	80030cc <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030c0:	2380      	movs	r3, #128	@ 0x80
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80030c6:	2001      	movs	r0, #1
}
 80030c8:	b007      	add	sp, #28
 80030ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80030cc:	0023      	movs	r3, r4
 80030ce:	3340      	adds	r3, #64	@ 0x40
 80030d0:	781a      	ldrb	r2, [r3, #0]
 80030d2:	2002      	movs	r0, #2
 80030d4:	2a01      	cmp	r2, #1
 80030d6:	d0f7      	beq.n	80030c8 <HAL_I2C_Mem_Read+0x34>
 80030d8:	2201      	movs	r2, #1
 80030da:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80030dc:	f7ff fc50 	bl	8002980 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030e0:	2180      	movs	r1, #128	@ 0x80
 80030e2:	2319      	movs	r3, #25
 80030e4:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80030e6:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030e8:	2201      	movs	r2, #1
 80030ea:	0020      	movs	r0, r4
 80030ec:	0209      	lsls	r1, r1, #8
 80030ee:	f7ff fe37 	bl	8002d60 <I2C_WaitOnFlagUntilTimeout>
 80030f2:	1e03      	subs	r3, r0, #0
 80030f4:	d1e7      	bne.n	80030c6 <HAL_I2C_Mem_Read+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80030f6:	2222      	movs	r2, #34	@ 0x22
 80030f8:	7032      	strb	r2, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030fa:	0026      	movs	r6, r4
 80030fc:	321e      	adds	r2, #30
 80030fe:	3642      	adds	r6, #66	@ 0x42
 8003100:	7032      	strb	r2, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8003102:	9a04      	ldr	r2, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003104:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003106:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003108:	9a05      	ldr	r2, [sp, #20]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800310a:	494e      	ldr	r1, [pc, #312]	@ (8003244 <HAL_I2C_Mem_Read+0x1b0>)
    hi2c->XferCount = Size;
 800310c:	8562      	strh	r2, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800310e:	466a      	mov	r2, sp
    hi2c->XferISR   = NULL;
 8003110:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003112:	7b12      	ldrb	r2, [r2, #12]
 8003114:	0020      	movs	r0, r4
 8003116:	9100      	str	r1, [sp, #0]
 8003118:	0039      	movs	r1, r7
 800311a:	f7ff fd5f 	bl	8002bdc <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800311e:	002a      	movs	r2, r5
 8003120:	0020      	movs	r0, r4
 8003122:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003124:	f7ff fdee 	bl	8002d04 <I2C_WaitOnTXISFlagUntilTimeout>
 8003128:	2800      	cmp	r0, #0
 800312a:	d12a      	bne.n	8003182 <HAL_I2C_Mem_Read+0xee>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800312c:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800312e:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003130:	2a01      	cmp	r2, #1
 8003132:	d117      	bne.n	8003164 <HAL_I2C_Mem_Read+0xd0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003134:	466a      	mov	r2, sp
 8003136:	7a12      	ldrb	r2, [r2, #8]
 8003138:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800313a:	2200      	movs	r2, #0
 800313c:	2140      	movs	r1, #64	@ 0x40
 800313e:	0020      	movs	r0, r4
 8003140:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003142:	9500      	str	r5, [sp, #0]
 8003144:	f7ff fe0c 	bl	8002d60 <I2C_WaitOnFlagUntilTimeout>
 8003148:	2800      	cmp	r0, #0
 800314a:	d11a      	bne.n	8003182 <HAL_I2C_Mem_Read+0xee>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800314c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800314e:	4b3e      	ldr	r3, [pc, #248]	@ (8003248 <HAL_I2C_Mem_Read+0x1b4>)
 8003150:	2aff      	cmp	r2, #255	@ 0xff
 8003152:	d81a      	bhi.n	800318a <HAL_I2C_Mem_Read+0xf6>
      hi2c->XferSize = hi2c->XferCount;
 8003154:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003156:	b292      	uxth	r2, r2
 8003158:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	2380      	movs	r3, #128	@ 0x80
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	049b      	lsls	r3, r3, #18
 8003162:	e017      	b.n	8003194 <HAL_I2C_Mem_Read+0x100>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003164:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003166:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003168:	0a12      	lsrs	r2, r2, #8
 800316a:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800316c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800316e:	002a      	movs	r2, r5
 8003170:	f7ff fdc8 	bl	8002d04 <I2C_WaitOnTXISFlagUntilTimeout>
 8003174:	2800      	cmp	r0, #0
 8003176:	d104      	bne.n	8003182 <HAL_I2C_Mem_Read+0xee>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003178:	466b      	mov	r3, sp
 800317a:	6822      	ldr	r2, [r4, #0]
 800317c:	7a1b      	ldrb	r3, [r3, #8]
 800317e:	6293      	str	r3, [r2, #40]	@ 0x28
 8003180:	e7db      	b.n	800313a <HAL_I2C_Mem_Read+0xa6>
      __HAL_UNLOCK(hi2c);
 8003182:	2300      	movs	r3, #0
 8003184:	3440      	adds	r4, #64	@ 0x40
 8003186:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003188:	e79d      	b.n	80030c6 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800318a:	22ff      	movs	r2, #255	@ 0xff
 800318c:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800318e:	9300      	str	r3, [sp, #0]
 8003190:	2380      	movs	r3, #128	@ 0x80
 8003192:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003194:	0039      	movs	r1, r7
 8003196:	0020      	movs	r0, r4
 8003198:	f7ff fd20 	bl	8002bdc <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800319c:	2200      	movs	r2, #0
 800319e:	2104      	movs	r1, #4
 80031a0:	0020      	movs	r0, r4
 80031a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80031a4:	9500      	str	r5, [sp, #0]
 80031a6:	f7ff fddb 	bl	8002d60 <I2C_WaitOnFlagUntilTimeout>
 80031aa:	2800      	cmp	r0, #0
 80031ac:	d000      	beq.n	80031b0 <HAL_I2C_Mem_Read+0x11c>
 80031ae:	e78a      	b.n	80030c6 <HAL_I2C_Mem_Read+0x32>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80031b0:	6823      	ldr	r3, [r4, #0]
 80031b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031b4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80031b6:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80031b8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 80031ba:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80031bc:	3301      	adds	r3, #1
 80031be:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80031c0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80031c2:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80031c4:	3b01      	subs	r3, #1
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031ca:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80031cc:	b292      	uxth	r2, r2
 80031ce:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d016      	beq.n	8003202 <HAL_I2C_Mem_Read+0x16e>
 80031d4:	2a00      	cmp	r2, #0
 80031d6:	d114      	bne.n	8003202 <HAL_I2C_Mem_Read+0x16e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031d8:	2180      	movs	r1, #128	@ 0x80
 80031da:	0020      	movs	r0, r4
 80031dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80031de:	9500      	str	r5, [sp, #0]
 80031e0:	f7ff fdbe 	bl	8002d60 <I2C_WaitOnFlagUntilTimeout>
 80031e4:	2800      	cmp	r0, #0
 80031e6:	d000      	beq.n	80031ea <HAL_I2C_Mem_Read+0x156>
 80031e8:	e76d      	b.n	80030c6 <HAL_I2C_Mem_Read+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031ea:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80031ec:	2bff      	cmp	r3, #255	@ 0xff
 80031ee:	d921      	bls.n	8003234 <HAL_I2C_Mem_Read+0x1a0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80031f0:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80031f2:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80031f4:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80031f6:	045b      	lsls	r3, r3, #17
 80031f8:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031fa:	0039      	movs	r1, r7
 80031fc:	0020      	movs	r0, r4
 80031fe:	f7ff fced 	bl	8002bdc <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8003202:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1c9      	bne.n	800319c <HAL_I2C_Mem_Read+0x108>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003208:	002a      	movs	r2, r5
 800320a:	0020      	movs	r0, r4
 800320c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800320e:	f7ff fdde 	bl	8002dce <I2C_WaitOnSTOPFlagUntilTimeout>
 8003212:	2800      	cmp	r0, #0
 8003214:	d000      	beq.n	8003218 <HAL_I2C_Mem_Read+0x184>
 8003216:	e756      	b.n	80030c6 <HAL_I2C_Mem_Read+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003218:	2120      	movs	r1, #32
 800321a:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 800321c:	4d0b      	ldr	r5, [pc, #44]	@ (800324c <HAL_I2C_Mem_Read+0x1b8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800321e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	402a      	ands	r2, r5
 8003224:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003226:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003228:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800322a:	3341      	adds	r3, #65	@ 0x41
 800322c:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800322e:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003230:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003232:	e749      	b.n	80030c8 <HAL_I2C_Mem_Read+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003234:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003236:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003238:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 800323a:	b292      	uxth	r2, r2
 800323c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800323e:	b2d2      	uxtb	r2, r2
 8003240:	9000      	str	r0, [sp, #0]
 8003242:	e7da      	b.n	80031fa <HAL_I2C_Mem_Read+0x166>
 8003244:	80002000 	.word	0x80002000
 8003248:	80002400 	.word	0x80002400
 800324c:	fe00e800 	.word	0xfe00e800

08003250 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003250:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003252:	0004      	movs	r4, r0
 8003254:	3441      	adds	r4, #65	@ 0x41
 8003256:	7822      	ldrb	r2, [r4, #0]
{
 8003258:	0003      	movs	r3, r0
 800325a:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800325c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800325e:	b2d6      	uxtb	r6, r2
 8003260:	2a20      	cmp	r2, #32
 8003262:	d118      	bne.n	8003296 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8003264:	001d      	movs	r5, r3
 8003266:	3540      	adds	r5, #64	@ 0x40
 8003268:	782a      	ldrb	r2, [r5, #0]
 800326a:	2a01      	cmp	r2, #1
 800326c:	d013      	beq.n	8003296 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800326e:	2224      	movs	r2, #36	@ 0x24
 8003270:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	3a23      	subs	r2, #35	@ 0x23
 8003276:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003278:	4807      	ldr	r0, [pc, #28]	@ (8003298 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 800327a:	4391      	bics	r1, r2
 800327c:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800327e:	6819      	ldr	r1, [r3, #0]
 8003280:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003282:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003284:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003286:	6819      	ldr	r1, [r3, #0]
 8003288:	4339      	orrs	r1, r7
 800328a:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800328c:	6819      	ldr	r1, [r3, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003292:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003294:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003298:	ffffefff 	.word	0xffffefff

0800329c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800329c:	0002      	movs	r2, r0
{
 800329e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80032a0:	3241      	adds	r2, #65	@ 0x41
 80032a2:	7814      	ldrb	r4, [r2, #0]
{
 80032a4:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80032a6:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80032aa:	2c20      	cmp	r4, #32
 80032ac:	d117      	bne.n	80032de <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80032ae:	001c      	movs	r4, r3
 80032b0:	3440      	adds	r4, #64	@ 0x40
 80032b2:	7826      	ldrb	r6, [r4, #0]
 80032b4:	2e01      	cmp	r6, #1
 80032b6:	d012      	beq.n	80032de <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032b8:	3022      	adds	r0, #34	@ 0x22
 80032ba:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3823      	subs	r0, #35	@ 0x23
 80032c0:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032c2:	4f07      	ldr	r7, [pc, #28]	@ (80032e0 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 80032c4:	4386      	bics	r6, r0
 80032c6:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80032c8:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032ca:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80032cc:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 80032ce:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032d0:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032d2:	6819      	ldr	r1, [r3, #0]
 80032d4:	4308      	orrs	r0, r1
 80032d6:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d8:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80032da:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80032dc:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80032de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032e0:	fffff0ff 	.word	0xfffff0ff

080032e4 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032e6:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032e8:	d101      	bne.n	80032ee <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 80032ea:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 80032ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032ee:	6803      	ldr	r3, [r0, #0]
 80032f0:	07db      	lsls	r3, r3, #31
 80032f2:	d40d      	bmi.n	8003310 <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032f4:	682b      	ldr	r3, [r5, #0]
 80032f6:	079b      	lsls	r3, r3, #30
 80032f8:	d44f      	bmi.n	800339a <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032fa:	682b      	ldr	r3, [r5, #0]
 80032fc:	071b      	lsls	r3, r3, #28
 80032fe:	d500      	bpl.n	8003302 <HAL_RCC_OscConfig+0x1e>
 8003300:	e0a4      	b.n	800344c <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003302:	2204      	movs	r2, #4
 8003304:	682b      	ldr	r3, [r5, #0]
 8003306:	4213      	tst	r3, r2
 8003308:	d000      	beq.n	800330c <HAL_RCC_OscConfig+0x28>
 800330a:	e0cf      	b.n	80034ac <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 800330c:	2000      	movs	r0, #0
 800330e:	e7ed      	b.n	80032ec <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003310:	2138      	movs	r1, #56	@ 0x38
 8003312:	4c85      	ldr	r4, [pc, #532]	@ (8003528 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003314:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003316:	68a2      	ldr	r2, [r4, #8]
 8003318:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800331a:	2a08      	cmp	r2, #8
 800331c:	d102      	bne.n	8003324 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1e8      	bne.n	80032f4 <HAL_RCC_OscConfig+0x10>
 8003322:	e7e2      	b.n	80032ea <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003324:	2280      	movs	r2, #128	@ 0x80
 8003326:	0252      	lsls	r2, r2, #9
 8003328:	4293      	cmp	r3, r2
 800332a:	d111      	bne.n	8003350 <HAL_RCC_OscConfig+0x6c>
 800332c:	6822      	ldr	r2, [r4, #0]
 800332e:	4313      	orrs	r3, r2
 8003330:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003332:	f7ff fb25 	bl	8002980 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003336:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003338:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800333a:	02bf      	lsls	r7, r7, #10
 800333c:	6823      	ldr	r3, [r4, #0]
 800333e:	423b      	tst	r3, r7
 8003340:	d1d8      	bne.n	80032f4 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003342:	f7ff fb1d 	bl	8002980 <HAL_GetTick>
 8003346:	1b80      	subs	r0, r0, r6
 8003348:	2864      	cmp	r0, #100	@ 0x64
 800334a:	d9f7      	bls.n	800333c <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 800334c:	2003      	movs	r0, #3
 800334e:	e7cd      	b.n	80032ec <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003350:	21a0      	movs	r1, #160	@ 0xa0
 8003352:	02c9      	lsls	r1, r1, #11
 8003354:	428b      	cmp	r3, r1
 8003356:	d108      	bne.n	800336a <HAL_RCC_OscConfig+0x86>
 8003358:	2380      	movs	r3, #128	@ 0x80
 800335a:	6821      	ldr	r1, [r4, #0]
 800335c:	02db      	lsls	r3, r3, #11
 800335e:	430b      	orrs	r3, r1
 8003360:	6023      	str	r3, [r4, #0]
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	431a      	orrs	r2, r3
 8003366:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003368:	e7e3      	b.n	8003332 <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800336a:	6822      	ldr	r2, [r4, #0]
 800336c:	496f      	ldr	r1, [pc, #444]	@ (800352c <HAL_RCC_OscConfig+0x248>)
 800336e:	400a      	ands	r2, r1
 8003370:	6022      	str	r2, [r4, #0]
 8003372:	6822      	ldr	r2, [r4, #0]
 8003374:	496e      	ldr	r1, [pc, #440]	@ (8003530 <HAL_RCC_OscConfig+0x24c>)
 8003376:	400a      	ands	r2, r1
 8003378:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1d9      	bne.n	8003332 <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 800337e:	f7ff faff 	bl	8002980 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003382:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003384:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003386:	02bf      	lsls	r7, r7, #10
 8003388:	6823      	ldr	r3, [r4, #0]
 800338a:	423b      	tst	r3, r7
 800338c:	d0b2      	beq.n	80032f4 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800338e:	f7ff faf7 	bl	8002980 <HAL_GetTick>
 8003392:	1b80      	subs	r0, r0, r6
 8003394:	2864      	cmp	r0, #100	@ 0x64
 8003396:	d9f7      	bls.n	8003388 <HAL_RCC_OscConfig+0xa4>
 8003398:	e7d8      	b.n	800334c <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800339a:	2238      	movs	r2, #56	@ 0x38
 800339c:	4c62      	ldr	r4, [pc, #392]	@ (8003528 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800339e:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033a0:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80033a2:	4211      	tst	r1, r2
 80033a4:	d11c      	bne.n	80033e0 <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d09f      	beq.n	80032ea <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033aa:	6862      	ldr	r2, [r4, #4]
 80033ac:	696b      	ldr	r3, [r5, #20]
 80033ae:	4961      	ldr	r1, [pc, #388]	@ (8003534 <HAL_RCC_OscConfig+0x250>)
 80033b0:	021b      	lsls	r3, r3, #8
 80033b2:	400a      	ands	r2, r1
 80033b4:	4313      	orrs	r3, r2
 80033b6:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	4a5f      	ldr	r2, [pc, #380]	@ (8003538 <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80033bc:	495f      	ldr	r1, [pc, #380]	@ (800353c <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80033be:	4013      	ands	r3, r2
 80033c0:	692a      	ldr	r2, [r5, #16]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	4a5d      	ldr	r2, [pc, #372]	@ (8003540 <HAL_RCC_OscConfig+0x25c>)
 80033ca:	049b      	lsls	r3, r3, #18
 80033cc:	0f5b      	lsrs	r3, r3, #29
 80033ce:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80033d0:	4b5c      	ldr	r3, [pc, #368]	@ (8003544 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80033d2:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80033d4:	6818      	ldr	r0, [r3, #0]
 80033d6:	f7ff fa9f 	bl	8002918 <HAL_InitTick>
 80033da:	2800      	cmp	r0, #0
 80033dc:	d08d      	beq.n	80032fa <HAL_RCC_OscConfig+0x16>
 80033de:	e784      	b.n	80032ea <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d020      	beq.n	8003426 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80033e4:	6823      	ldr	r3, [r4, #0]
 80033e6:	4a54      	ldr	r2, [pc, #336]	@ (8003538 <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033e8:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80033ea:	4013      	ands	r3, r2
 80033ec:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033ee:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80033f0:	4313      	orrs	r3, r2
 80033f2:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 80033f4:	2380      	movs	r3, #128	@ 0x80
 80033f6:	6822      	ldr	r2, [r4, #0]
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	4313      	orrs	r3, r2
 80033fc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80033fe:	f7ff fabf 	bl	8002980 <HAL_GetTick>
 8003402:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003404:	6823      	ldr	r3, [r4, #0]
 8003406:	423b      	tst	r3, r7
 8003408:	d007      	beq.n	800341a <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800340a:	6862      	ldr	r2, [r4, #4]
 800340c:	696b      	ldr	r3, [r5, #20]
 800340e:	4949      	ldr	r1, [pc, #292]	@ (8003534 <HAL_RCC_OscConfig+0x250>)
 8003410:	021b      	lsls	r3, r3, #8
 8003412:	400a      	ands	r2, r1
 8003414:	4313      	orrs	r3, r2
 8003416:	6063      	str	r3, [r4, #4]
 8003418:	e76f      	b.n	80032fa <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800341a:	f7ff fab1 	bl	8002980 <HAL_GetTick>
 800341e:	1b80      	subs	r0, r0, r6
 8003420:	2802      	cmp	r0, #2
 8003422:	d9ef      	bls.n	8003404 <HAL_RCC_OscConfig+0x120>
 8003424:	e792      	b.n	800334c <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 8003426:	6823      	ldr	r3, [r4, #0]
 8003428:	4a47      	ldr	r2, [pc, #284]	@ (8003548 <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800342a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 800342c:	4013      	ands	r3, r2
 800342e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003430:	f7ff faa6 	bl	8002980 <HAL_GetTick>
 8003434:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003436:	00ff      	lsls	r7, r7, #3
 8003438:	6823      	ldr	r3, [r4, #0]
 800343a:	423b      	tst	r3, r7
 800343c:	d100      	bne.n	8003440 <HAL_RCC_OscConfig+0x15c>
 800343e:	e75c      	b.n	80032fa <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003440:	f7ff fa9e 	bl	8002980 <HAL_GetTick>
 8003444:	1b80      	subs	r0, r0, r6
 8003446:	2802      	cmp	r0, #2
 8003448:	d9f6      	bls.n	8003438 <HAL_RCC_OscConfig+0x154>
 800344a:	e77f      	b.n	800334c <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800344c:	2138      	movs	r1, #56	@ 0x38
 800344e:	4c36      	ldr	r4, [pc, #216]	@ (8003528 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003450:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003452:	68a3      	ldr	r3, [r4, #8]
 8003454:	400b      	ands	r3, r1
 8003456:	2b18      	cmp	r3, #24
 8003458:	d103      	bne.n	8003462 <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800345a:	2a00      	cmp	r2, #0
 800345c:	d000      	beq.n	8003460 <HAL_RCC_OscConfig+0x17c>
 800345e:	e750      	b.n	8003302 <HAL_RCC_OscConfig+0x1e>
 8003460:	e743      	b.n	80032ea <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003462:	2301      	movs	r3, #1
 8003464:	2a00      	cmp	r2, #0
 8003466:	d010      	beq.n	800348a <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 8003468:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800346a:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 800346c:	4313      	orrs	r3, r2
 800346e:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003470:	f7ff fa86 	bl	8002980 <HAL_GetTick>
 8003474:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003476:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003478:	423b      	tst	r3, r7
 800347a:	d000      	beq.n	800347e <HAL_RCC_OscConfig+0x19a>
 800347c:	e741      	b.n	8003302 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800347e:	f7ff fa7f 	bl	8002980 <HAL_GetTick>
 8003482:	1b80      	subs	r0, r0, r6
 8003484:	2802      	cmp	r0, #2
 8003486:	d9f6      	bls.n	8003476 <HAL_RCC_OscConfig+0x192>
 8003488:	e760      	b.n	800334c <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 800348a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800348c:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 800348e:	439a      	bics	r2, r3
 8003490:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003492:	f7ff fa75 	bl	8002980 <HAL_GetTick>
 8003496:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003498:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800349a:	423b      	tst	r3, r7
 800349c:	d100      	bne.n	80034a0 <HAL_RCC_OscConfig+0x1bc>
 800349e:	e730      	b.n	8003302 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80034a0:	f7ff fa6e 	bl	8002980 <HAL_GetTick>
 80034a4:	1b80      	subs	r0, r0, r6
 80034a6:	2802      	cmp	r0, #2
 80034a8:	d9f6      	bls.n	8003498 <HAL_RCC_OscConfig+0x1b4>
 80034aa:	e74f      	b.n	800334c <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80034ac:	2138      	movs	r1, #56	@ 0x38
 80034ae:	4c1e      	ldr	r4, [pc, #120]	@ (8003528 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80034b0:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80034b2:	68a3      	ldr	r3, [r4, #8]
 80034b4:	400b      	ands	r3, r1
 80034b6:	2b20      	cmp	r3, #32
 80034b8:	d103      	bne.n	80034c2 <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80034ba:	4243      	negs	r3, r0
 80034bc:	4158      	adcs	r0, r3
 80034be:	b2c0      	uxtb	r0, r0
 80034c0:	e714      	b.n	80032ec <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034c2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80034c4:	2801      	cmp	r0, #1
 80034c6:	d110      	bne.n	80034ea <HAL_RCC_OscConfig+0x206>
 80034c8:	4303      	orrs	r3, r0
 80034ca:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 80034cc:	f7ff fa58 	bl	8002980 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80034d0:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 80034d2:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80034d4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80034d6:	4233      	tst	r3, r6
 80034d8:	d000      	beq.n	80034dc <HAL_RCC_OscConfig+0x1f8>
 80034da:	e717      	b.n	800330c <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034dc:	f7ff fa50 	bl	8002980 <HAL_GetTick>
 80034e0:	4b1a      	ldr	r3, [pc, #104]	@ (800354c <HAL_RCC_OscConfig+0x268>)
 80034e2:	1b40      	subs	r0, r0, r5
 80034e4:	4298      	cmp	r0, r3
 80034e6:	d9f5      	bls.n	80034d4 <HAL_RCC_OscConfig+0x1f0>
 80034e8:	e730      	b.n	800334c <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034ea:	2805      	cmp	r0, #5
 80034ec:	d105      	bne.n	80034fa <HAL_RCC_OscConfig+0x216>
 80034ee:	4313      	orrs	r3, r2
 80034f0:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80034f2:	2301      	movs	r3, #1
 80034f4:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80034f6:	4313      	orrs	r3, r2
 80034f8:	e7e7      	b.n	80034ca <HAL_RCC_OscConfig+0x1e6>
 80034fa:	2101      	movs	r1, #1
 80034fc:	438b      	bics	r3, r1
 80034fe:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8003500:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003502:	4393      	bics	r3, r2
 8003504:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003506:	2800      	cmp	r0, #0
 8003508:	d1e0      	bne.n	80034cc <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 800350a:	f7ff fa39 	bl	8002980 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800350e:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8003510:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003512:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003514:	4233      	tst	r3, r6
 8003516:	d100      	bne.n	800351a <HAL_RCC_OscConfig+0x236>
 8003518:	e6f8      	b.n	800330c <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351a:	f7ff fa31 	bl	8002980 <HAL_GetTick>
 800351e:	4b0b      	ldr	r3, [pc, #44]	@ (800354c <HAL_RCC_OscConfig+0x268>)
 8003520:	1b40      	subs	r0, r0, r5
 8003522:	4298      	cmp	r0, r3
 8003524:	d9f5      	bls.n	8003512 <HAL_RCC_OscConfig+0x22e>
 8003526:	e711      	b.n	800334c <HAL_RCC_OscConfig+0x68>
 8003528:	40021000 	.word	0x40021000
 800352c:	fffeffff 	.word	0xfffeffff
 8003530:	fffbffff 	.word	0xfffbffff
 8003534:	ffff80ff 	.word	0xffff80ff
 8003538:	ffffc7ff 	.word	0xffffc7ff
 800353c:	20000208 	.word	0x20000208
 8003540:	02dc6c00 	.word	0x02dc6c00
 8003544:	20000210 	.word	0x20000210
 8003548:	fffffeff 	.word	0xfffffeff
 800354c:	00001388 	.word	0x00001388

08003550 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003550:	2238      	movs	r2, #56	@ 0x38
 8003552:	4b0f      	ldr	r3, [pc, #60]	@ (8003590 <HAL_RCC_GetSysClockFreq+0x40>)
 8003554:	6899      	ldr	r1, [r3, #8]
 8003556:	4211      	tst	r1, r2
 8003558:	d105      	bne.n	8003566 <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800355a:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800355c:	480d      	ldr	r0, [pc, #52]	@ (8003594 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800355e:	049b      	lsls	r3, r3, #18
 8003560:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003562:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8003564:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003566:	6899      	ldr	r1, [r3, #8]
 8003568:	4011      	ands	r1, r2
 800356a:	2908      	cmp	r1, #8
 800356c:	d00b      	beq.n	8003586 <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800356e:	6899      	ldr	r1, [r3, #8]
 8003570:	4011      	ands	r1, r2
 8003572:	2920      	cmp	r1, #32
 8003574:	d009      	beq.n	800358a <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003576:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 8003578:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800357a:	4013      	ands	r3, r2
 800357c:	2b18      	cmp	r3, #24
 800357e:	d1f1      	bne.n	8003564 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 8003580:	20fa      	movs	r0, #250	@ 0xfa
 8003582:	01c0      	lsls	r0, r0, #7
 8003584:	e7ee      	b.n	8003564 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 8003586:	4803      	ldr	r0, [pc, #12]	@ (8003594 <HAL_RCC_GetSysClockFreq+0x44>)
 8003588:	e7ec      	b.n	8003564 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 800358a:	2080      	movs	r0, #128	@ 0x80
 800358c:	0200      	lsls	r0, r0, #8
 800358e:	e7e9      	b.n	8003564 <HAL_RCC_GetSysClockFreq+0x14>
 8003590:	40021000 	.word	0x40021000
 8003594:	02dc6c00 	.word	0x02dc6c00

08003598 <HAL_RCC_ClockConfig>:
{
 8003598:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800359a:	0004      	movs	r4, r0
 800359c:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800359e:	2800      	cmp	r0, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80035a2:	2001      	movs	r0, #1
}
 80035a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035a6:	2707      	movs	r7, #7
 80035a8:	4e48      	ldr	r6, [pc, #288]	@ (80036cc <HAL_RCC_ClockConfig+0x134>)
 80035aa:	6833      	ldr	r3, [r6, #0]
 80035ac:	403b      	ands	r3, r7
 80035ae:	428b      	cmp	r3, r1
 80035b0:	d32a      	bcc.n	8003608 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b2:	6822      	ldr	r2, [r4, #0]
 80035b4:	0793      	lsls	r3, r2, #30
 80035b6:	d43b      	bmi.n	8003630 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035b8:	07d2      	lsls	r2, r2, #31
 80035ba:	d44a      	bmi.n	8003652 <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035bc:	2707      	movs	r7, #7
 80035be:	6833      	ldr	r3, [r6, #0]
 80035c0:	403b      	ands	r3, r7
 80035c2:	42ab      	cmp	r3, r5
 80035c4:	d90a      	bls.n	80035dc <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c6:	6833      	ldr	r3, [r6, #0]
 80035c8:	43bb      	bics	r3, r7
 80035ca:	432b      	orrs	r3, r5
 80035cc:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80035ce:	f7ff f9d7 	bl	8002980 <HAL_GetTick>
 80035d2:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035d4:	6833      	ldr	r3, [r6, #0]
 80035d6:	403b      	ands	r3, r7
 80035d8:	42ab      	cmp	r3, r5
 80035da:	d167      	bne.n	80036ac <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035dc:	6823      	ldr	r3, [r4, #0]
 80035de:	4d3c      	ldr	r5, [pc, #240]	@ (80036d0 <HAL_RCC_ClockConfig+0x138>)
 80035e0:	075b      	lsls	r3, r3, #29
 80035e2:	d46b      	bmi.n	80036bc <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80035e4:	f7ff ffb4 	bl	8003550 <HAL_RCC_GetSysClockFreq>
 80035e8:	68ab      	ldr	r3, [r5, #8]
 80035ea:	493a      	ldr	r1, [pc, #232]	@ (80036d4 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80035ec:	051b      	lsls	r3, r3, #20
 80035ee:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80035f0:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80035f2:	585b      	ldr	r3, [r3, r1]
 80035f4:	211f      	movs	r1, #31
 80035f6:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80035f8:	40d8      	lsrs	r0, r3
 80035fa:	4a37      	ldr	r2, [pc, #220]	@ (80036d8 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80035fc:	4b37      	ldr	r3, [pc, #220]	@ (80036dc <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80035fe:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 8003600:	6818      	ldr	r0, [r3, #0]
 8003602:	f7ff f989 	bl	8002918 <HAL_InitTick>
 8003606:	e7cd      	b.n	80035a4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003608:	6833      	ldr	r3, [r6, #0]
 800360a:	43bb      	bics	r3, r7
 800360c:	430b      	orrs	r3, r1
 800360e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003610:	f7ff f9b6 	bl	8002980 <HAL_GetTick>
 8003614:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003616:	6833      	ldr	r3, [r6, #0]
 8003618:	403b      	ands	r3, r7
 800361a:	42ab      	cmp	r3, r5
 800361c:	d0c9      	beq.n	80035b2 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800361e:	f7ff f9af 	bl	8002980 <HAL_GetTick>
 8003622:	9b01      	ldr	r3, [sp, #4]
 8003624:	1ac0      	subs	r0, r0, r3
 8003626:	4b2e      	ldr	r3, [pc, #184]	@ (80036e0 <HAL_RCC_ClockConfig+0x148>)
 8003628:	4298      	cmp	r0, r3
 800362a:	d9f4      	bls.n	8003616 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 800362c:	2003      	movs	r0, #3
 800362e:	e7b9      	b.n	80035a4 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003630:	4927      	ldr	r1, [pc, #156]	@ (80036d0 <HAL_RCC_ClockConfig+0x138>)
 8003632:	0753      	lsls	r3, r2, #29
 8003634:	d506      	bpl.n	8003644 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003636:	6888      	ldr	r0, [r1, #8]
 8003638:	4b2a      	ldr	r3, [pc, #168]	@ (80036e4 <HAL_RCC_ClockConfig+0x14c>)
 800363a:	4018      	ands	r0, r3
 800363c:	23b0      	movs	r3, #176	@ 0xb0
 800363e:	011b      	lsls	r3, r3, #4
 8003640:	4303      	orrs	r3, r0
 8003642:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003644:	688b      	ldr	r3, [r1, #8]
 8003646:	4828      	ldr	r0, [pc, #160]	@ (80036e8 <HAL_RCC_ClockConfig+0x150>)
 8003648:	4003      	ands	r3, r0
 800364a:	68e0      	ldr	r0, [r4, #12]
 800364c:	4303      	orrs	r3, r0
 800364e:	608b      	str	r3, [r1, #8]
 8003650:	e7b2      	b.n	80035b8 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003652:	6862      	ldr	r2, [r4, #4]
 8003654:	4f1e      	ldr	r7, [pc, #120]	@ (80036d0 <HAL_RCC_ClockConfig+0x138>)
 8003656:	2a01      	cmp	r2, #1
 8003658:	d119      	bne.n	800368e <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	039b      	lsls	r3, r3, #14
 800365e:	d5a0      	bpl.n	80035a2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003660:	2107      	movs	r1, #7
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	438b      	bics	r3, r1
 8003666:	4313      	orrs	r3, r2
 8003668:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 800366a:	f7ff f989 	bl	8002980 <HAL_GetTick>
 800366e:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003670:	2338      	movs	r3, #56	@ 0x38
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	401a      	ands	r2, r3
 8003676:	6863      	ldr	r3, [r4, #4]
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	429a      	cmp	r2, r3
 800367c:	d09e      	beq.n	80035bc <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800367e:	f7ff f97f 	bl	8002980 <HAL_GetTick>
 8003682:	9b01      	ldr	r3, [sp, #4]
 8003684:	1ac0      	subs	r0, r0, r3
 8003686:	4b16      	ldr	r3, [pc, #88]	@ (80036e0 <HAL_RCC_ClockConfig+0x148>)
 8003688:	4298      	cmp	r0, r3
 800368a:	d9f1      	bls.n	8003670 <HAL_RCC_ClockConfig+0xd8>
 800368c:	e7ce      	b.n	800362c <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800368e:	2a00      	cmp	r2, #0
 8003690:	d103      	bne.n	800369a <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	055b      	lsls	r3, r3, #21
 8003696:	d4e3      	bmi.n	8003660 <HAL_RCC_ClockConfig+0xc8>
 8003698:	e783      	b.n	80035a2 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800369a:	2302      	movs	r3, #2
 800369c:	2a03      	cmp	r2, #3
 800369e:	d103      	bne.n	80036a8 <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80036a0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80036a2:	4219      	tst	r1, r3
 80036a4:	d1dc      	bne.n	8003660 <HAL_RCC_ClockConfig+0xc8>
 80036a6:	e77c      	b.n	80035a2 <HAL_RCC_ClockConfig+0xa>
 80036a8:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80036aa:	e7fa      	b.n	80036a2 <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80036ac:	f7ff f968 	bl	8002980 <HAL_GetTick>
 80036b0:	9b01      	ldr	r3, [sp, #4]
 80036b2:	1ac0      	subs	r0, r0, r3
 80036b4:	4b0a      	ldr	r3, [pc, #40]	@ (80036e0 <HAL_RCC_ClockConfig+0x148>)
 80036b6:	4298      	cmp	r0, r3
 80036b8:	d98c      	bls.n	80035d4 <HAL_RCC_ClockConfig+0x3c>
 80036ba:	e7b7      	b.n	800362c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80036bc:	68ab      	ldr	r3, [r5, #8]
 80036be:	4a0b      	ldr	r2, [pc, #44]	@ (80036ec <HAL_RCC_ClockConfig+0x154>)
 80036c0:	4013      	ands	r3, r2
 80036c2:	6922      	ldr	r2, [r4, #16]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	60ab      	str	r3, [r5, #8]
 80036c8:	e78c      	b.n	80035e4 <HAL_RCC_ClockConfig+0x4c>
 80036ca:	46c0      	nop			@ (mov r8, r8)
 80036cc:	40022000 	.word	0x40022000
 80036d0:	40021000 	.word	0x40021000
 80036d4:	08005ff4 	.word	0x08005ff4
 80036d8:	20000208 	.word	0x20000208
 80036dc:	20000210 	.word	0x20000210
 80036e0:	00001388 	.word	0x00001388
 80036e4:	ffff84ff 	.word	0xffff84ff
 80036e8:	fffff0ff 	.word	0xfffff0ff
 80036ec:	ffff8fff 	.word	0xffff8fff

080036f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036f0:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80036f2:	f7ff ff2d 	bl	8003550 <HAL_RCC_GetSysClockFreq>
 80036f6:	4b06      	ldr	r3, [pc, #24]	@ (8003710 <HAL_RCC_GetHCLKFreq+0x20>)
 80036f8:	4a06      	ldr	r2, [pc, #24]	@ (8003714 <HAL_RCC_GetHCLKFreq+0x24>)
 80036fa:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80036fc:	051b      	lsls	r3, r3, #20
 80036fe:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003700:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003702:	589b      	ldr	r3, [r3, r2]
 8003704:	221f      	movs	r2, #31
 8003706:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003708:	40d8      	lsrs	r0, r3
 800370a:	4b03      	ldr	r3, [pc, #12]	@ (8003718 <HAL_RCC_GetHCLKFreq+0x28>)
 800370c:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 800370e:	bd10      	pop	{r4, pc}
 8003710:	40021000 	.word	0x40021000
 8003714:	08005ff4 	.word	0x08005ff4
 8003718:	20000208 	.word	0x20000208

0800371c <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800371c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800371e:	6803      	ldr	r3, [r0, #0]
{
 8003720:	0005      	movs	r5, r0
 8003722:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003724:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003726:	065b      	lsls	r3, r3, #25
 8003728:	d523      	bpl.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800372a:	2280      	movs	r2, #128	@ 0x80
 800372c:	4c39      	ldr	r4, [pc, #228]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800372e:	0552      	lsls	r2, r2, #21
 8003730:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8003732:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003734:	4213      	tst	r3, r2
 8003736:	d107      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003738:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 800373a:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800373c:	4313      	orrs	r3, r2
 800373e:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003740:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003742:	4013      	ands	r3, r2
 8003744:	9303      	str	r3, [sp, #12]
 8003746:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8003748:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800374a:	23c0      	movs	r3, #192	@ 0xc0
 800374c:	0011      	movs	r1, r2
 800374e:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003750:	69a8      	ldr	r0, [r5, #24]
 8003752:	4f31      	ldr	r7, [pc, #196]	@ (8003818 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8003754:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003756:	421a      	tst	r2, r3
 8003758:	d13b      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800375a:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800375c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800375e:	69aa      	ldr	r2, [r5, #24]
 8003760:	403b      	ands	r3, r7
 8003762:	4313      	orrs	r3, r2
 8003764:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003766:	2e01      	cmp	r6, #1
 8003768:	d103      	bne.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800376a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800376c:	4a2b      	ldr	r2, [pc, #172]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800376e:	4013      	ands	r3, r2
 8003770:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003772:	682a      	ldr	r2, [r5, #0]
 8003774:	07d3      	lsls	r3, r2, #31
 8003776:	d506      	bpl.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003778:	2403      	movs	r4, #3
 800377a:	4926      	ldr	r1, [pc, #152]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800377c:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800377e:	43a3      	bics	r3, r4
 8003780:	68ac      	ldr	r4, [r5, #8]
 8003782:	4323      	orrs	r3, r4
 8003784:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003786:	0793      	lsls	r3, r2, #30
 8003788:	d506      	bpl.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800378a:	4922      	ldr	r1, [pc, #136]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800378c:	4c24      	ldr	r4, [pc, #144]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 800378e:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8003790:	4023      	ands	r3, r4
 8003792:	68ec      	ldr	r4, [r5, #12]
 8003794:	4323      	orrs	r3, r4
 8003796:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003798:	0693      	lsls	r3, r2, #26
 800379a:	d506      	bpl.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800379c:	491d      	ldr	r1, [pc, #116]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800379e:	696c      	ldr	r4, [r5, #20]
 80037a0:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	089b      	lsrs	r3, r3, #2
 80037a6:	4323      	orrs	r3, r4
 80037a8:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80037aa:	0753      	lsls	r3, r2, #29
 80037ac:	d506      	bpl.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80037ae:	4919      	ldr	r1, [pc, #100]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80037b0:	4c1c      	ldr	r4, [pc, #112]	@ (8003824 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80037b2:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80037b4:	4023      	ands	r3, r4
 80037b6:	692c      	ldr	r4, [r5, #16]
 80037b8:	4323      	orrs	r3, r4
 80037ba:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80037bc:	0612      	lsls	r2, r2, #24
 80037be:	d506      	bpl.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80037c0:	21e0      	movs	r1, #224	@ 0xe0
 80037c2:	4a14      	ldr	r2, [pc, #80]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80037c4:	6813      	ldr	r3, [r2, #0]
 80037c6:	438b      	bics	r3, r1
 80037c8:	6869      	ldr	r1, [r5, #4]
 80037ca:	430b      	orrs	r3, r1
 80037cc:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 80037ce:	b005      	add	sp, #20
 80037d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037d2:	4288      	cmp	r0, r1
 80037d4:	d0c1      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 80037d6:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80037d8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 80037da:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80037dc:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80037de:	0252      	lsls	r2, r2, #9
 80037e0:	4302      	orrs	r2, r0
 80037e2:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037e4:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80037e6:	4810      	ldr	r0, [pc, #64]	@ (8003828 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80037e8:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037ea:	4002      	ands	r2, r0
 80037ec:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 80037ee:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80037f0:	07db      	lsls	r3, r3, #31
 80037f2:	d5b2      	bpl.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 80037f4:	f7ff f8c4 	bl	8002980 <HAL_GetTick>
 80037f8:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80037fa:	2202      	movs	r2, #2
 80037fc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80037fe:	4213      	tst	r3, r2
 8003800:	d1ab      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003802:	f7ff f8bd 	bl	8002980 <HAL_GetTick>
 8003806:	9b01      	ldr	r3, [sp, #4]
 8003808:	1ac0      	subs	r0, r0, r3
 800380a:	4b08      	ldr	r3, [pc, #32]	@ (800382c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800380c:	4298      	cmp	r0, r3
 800380e:	d9f4      	bls.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 8003810:	2003      	movs	r0, #3
 8003812:	e7a8      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8003814:	40021000 	.word	0x40021000
 8003818:	fffffcff 	.word	0xfffffcff
 800381c:	efffffff 	.word	0xefffffff
 8003820:	ffffcfff 	.word	0xffffcfff
 8003824:	ffff3fff 	.word	0xffff3fff
 8003828:	fffeffff 	.word	0xfffeffff
 800382c:	00001388 	.word	0x00001388

08003830 <LL_ADC_Init>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003830:	6882      	ldr	r2, [r0, #8]
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, const LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8003832:	0003      	movs	r3, r0
 8003834:	b530      	push	{r4, r5, lr}
 8003836:	2001      	movs	r0, #1
 8003838:	0014      	movs	r4, r2
 800383a:	4004      	ands	r4, r0
 800383c:	4202      	tst	r2, r0
 800383e:	d110      	bne.n	8003862 <LL_ADC_Init+0x32>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR1,
 8003840:	688d      	ldr	r5, [r1, #8]
 8003842:	684a      	ldr	r2, [r1, #4]
 8003844:	68d8      	ldr	r0, [r3, #12]
 8003846:	432a      	orrs	r2, r5
 8003848:	68cd      	ldr	r5, [r1, #12]
               ADC_InitStruct->Resolution
               | ADC_InitStruct->DataAlignment
               | ADC_InitStruct->LowPowerMode
              );

    MODIFY_REG(ADCx->CFGR2,
 800384a:	6809      	ldr	r1, [r1, #0]
    MODIFY_REG(ADCx->CFGR1,
 800384c:	432a      	orrs	r2, r5
 800384e:	4d05      	ldr	r5, [pc, #20]	@ (8003864 <LL_ADC_Init+0x34>)
 8003850:	4028      	ands	r0, r5
 8003852:	4302      	orrs	r2, r0
  ErrorStatus status = SUCCESS;
 8003854:	0020      	movs	r0, r4
    MODIFY_REG(ADCx->CFGR1,
 8003856:	60da      	str	r2, [r3, #12]
    MODIFY_REG(ADCx->CFGR2,
 8003858:	691a      	ldr	r2, [r3, #16]
 800385a:	0092      	lsls	r2, r2, #2
 800385c:	0892      	lsrs	r2, r2, #2
 800385e:	430a      	orrs	r2, r1
 8003860:	611a      	str	r2, [r3, #16]
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
  }

  return status;
}
 8003862:	bd30      	pop	{r4, r5, pc}
 8003864:	ffff3fc7 	.word	0xffff3fc7

08003868 <LL_ADC_REG_Init>:
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD));
 8003868:	68c3      	ldr	r3, [r0, #12]
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, const LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800386a:	0002      	movs	r2, r0
 800386c:	68c3      	ldr	r3, [r0, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800386e:	6883      	ldr	r3, [r0, #8]
    }
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003870:	2001      	movs	r0, #1
{
 8003872:	b570      	push	{r4, r5, r6, lr}
 8003874:	4203      	tst	r3, r0
 8003876:	d117      	bne.n	80038a8 <LL_ADC_REG_Init+0x40>
      MODIFY_REG(ADCx->CFGR1,
 8003878:	68cc      	ldr	r4, [r1, #12]
 800387a:	680b      	ldr	r3, [r1, #0]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD));
 800387c:	68d0      	ldr	r0, [r2, #12]
 800387e:	4323      	orrs	r3, r4
 8003880:	690e      	ldr	r6, [r1, #16]
 8003882:	694d      	ldr	r5, [r1, #20]
 8003884:	4c0d      	ldr	r4, [pc, #52]	@ (80038bc <LL_ADC_REG_Init+0x54>)
    if ((LL_ADC_REG_GetSequencerConfigurable(ADCx) == LL_ADC_REG_SEQ_FIXED)
 8003886:	0280      	lsls	r0, r0, #10
 8003888:	d502      	bpl.n	8003890 <LL_ADC_REG_Init+0x28>
        || (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800388a:	6848      	ldr	r0, [r1, #4]
 800388c:	28f0      	cmp	r0, #240	@ 0xf0
 800388e:	d00c      	beq.n	80038aa <LL_ADC_REG_Init+0x42>
      MODIFY_REG(ADCx->CFGR1,
 8003890:	4333      	orrs	r3, r6
 8003892:	432b      	orrs	r3, r5
 8003894:	68d0      	ldr	r0, [r2, #12]
 8003896:	688d      	ldr	r5, [r1, #8]
      MODIFY_REG(ADCx->CFGR1,
 8003898:	432b      	orrs	r3, r5
 800389a:	4020      	ands	r0, r4
 800389c:	4303      	orrs	r3, r0
 800389e:	60d3      	str	r3, [r2, #12]
 80038a0:	68d3      	ldr	r3, [r2, #12]
    if (LL_ADC_REG_GetSequencerConfigurable(ADCx) != LL_ADC_REG_SEQ_FIXED)
 80038a2:	029b      	lsls	r3, r3, #10
 80038a4:	d404      	bmi.n	80038b0 <LL_ADC_REG_Init+0x48>
  ErrorStatus status = SUCCESS;
 80038a6:	2000      	movs	r0, #0
  }
  return status;
}
 80038a8:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(ADCx->CFGR1,
 80038aa:	68d0      	ldr	r0, [r2, #12]
 80038ac:	4333      	orrs	r3, r6
 80038ae:	e7f3      	b.n	8003898 <LL_ADC_REG_Init+0x30>
  SET_BIT(ADCx->CHSELR, SequencerNbRanks);
 80038b0:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80038b2:	6849      	ldr	r1, [r1, #4]
 80038b4:	430b      	orrs	r3, r1
 80038b6:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80038b8:	e7f5      	b.n	80038a6 <LL_ADC_REG_Init+0x3e>
 80038ba:	46c0      	nop			@ (mov r8, r8)
 80038bc:	fffec23c 	.word	0xfffec23c

080038c0 <LL_EXTI_Init>:
#endif /* EXTI_IMR2_IM36 */
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80038c0:	7901      	ldrb	r1, [r0, #4]
{
 80038c2:	0002      	movs	r2, r0
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80038c4:	6803      	ldr	r3, [r0, #0]
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80038c6:	2900      	cmp	r1, #0
 80038c8:	d03b      	beq.n	8003942 <LL_EXTI_Init+0x82>
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <LL_EXTI_Init+0x12>
  ErrorStatus status = SUCCESS;
 80038ce:	2000      	movs	r0, #0
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
#endif /* EXTI_IMR2_IM36 */
  }
  return status;
}
 80038d0:	4770      	bx	lr
      switch (EXTI_InitStruct->Mode)
 80038d2:	7941      	ldrb	r1, [r0, #5]
 80038d4:	2901      	cmp	r1, #1
 80038d6:	d01e      	beq.n	8003916 <LL_EXTI_Init+0x56>
 80038d8:	2902      	cmp	r1, #2
 80038da:	d022      	beq.n	8003922 <LL_EXTI_Init+0x62>
 80038dc:	2001      	movs	r0, #1
 80038de:	2900      	cmp	r1, #0
 80038e0:	d108      	bne.n	80038f4 <LL_EXTI_Init+0x34>
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80038e2:	481d      	ldr	r0, [pc, #116]	@ (8003958 <LL_EXTI_Init+0x98>)
 80038e4:	6fc1      	ldr	r1, [r0, #124]	@ 0x7c
 80038e6:	4399      	bics	r1, r3
 80038e8:	67c1      	str	r1, [r0, #124]	@ 0x7c
  SET_BIT(EXTI->IMR1, ExtiLine);
 80038ea:	481c      	ldr	r0, [pc, #112]	@ (800395c <LL_EXTI_Init+0x9c>)
  SET_BIT(EXTI->EMR1, ExtiLine);
 80038ec:	6fc1      	ldr	r1, [r0, #124]	@ 0x7c
 80038ee:	4319      	orrs	r1, r3
 80038f0:	67c1      	str	r1, [r0, #124]	@ 0x7c
  ErrorStatus status = SUCCESS;
 80038f2:	2000      	movs	r0, #0
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80038f4:	7992      	ldrb	r2, [r2, #6]
 80038f6:	2a00      	cmp	r2, #0
 80038f8:	d0ea      	beq.n	80038d0 <LL_EXTI_Init+0x10>
        switch (EXTI_InitStruct->Trigger)
 80038fa:	2a02      	cmp	r2, #2
 80038fc:	d015      	beq.n	800392a <LL_EXTI_Init+0x6a>
 80038fe:	2a03      	cmp	r2, #3
 8003900:	d01b      	beq.n	800393a <LL_EXTI_Init+0x7a>
 8003902:	2a01      	cmp	r2, #1
 8003904:	d126      	bne.n	8003954 <LL_EXTI_Init+0x94>
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003906:	4a16      	ldr	r2, [pc, #88]	@ (8003960 <LL_EXTI_Init+0xa0>)
 8003908:	6851      	ldr	r1, [r2, #4]
 800390a:	4399      	bics	r1, r3
 800390c:	6051      	str	r1, [r2, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800390e:	6811      	ldr	r1, [r2, #0]
 8003910:	430b      	orrs	r3, r1
 8003912:	6013      	str	r3, [r2, #0]
}
 8003914:	e7dc      	b.n	80038d0 <LL_EXTI_Init+0x10>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003916:	4811      	ldr	r0, [pc, #68]	@ (800395c <LL_EXTI_Init+0x9c>)
 8003918:	6fc1      	ldr	r1, [r0, #124]	@ 0x7c
 800391a:	4399      	bics	r1, r3
 800391c:	67c1      	str	r1, [r0, #124]	@ 0x7c
  SET_BIT(EXTI->EMR1, ExtiLine);
 800391e:	480e      	ldr	r0, [pc, #56]	@ (8003958 <LL_EXTI_Init+0x98>)
 8003920:	e7e4      	b.n	80038ec <LL_EXTI_Init+0x2c>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003922:	480e      	ldr	r0, [pc, #56]	@ (800395c <LL_EXTI_Init+0x9c>)
 8003924:	6fc1      	ldr	r1, [r0, #124]	@ 0x7c
 8003926:	4319      	orrs	r1, r3
 8003928:	e7f8      	b.n	800391c <LL_EXTI_Init+0x5c>
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800392a:	4a0d      	ldr	r2, [pc, #52]	@ (8003960 <LL_EXTI_Init+0xa0>)
 800392c:	6811      	ldr	r1, [r2, #0]
 800392e:	4399      	bics	r1, r3
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003930:	6011      	str	r1, [r2, #0]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003932:	6851      	ldr	r1, [r2, #4]
 8003934:	430b      	orrs	r3, r1
 8003936:	6053      	str	r3, [r2, #4]
}
 8003938:	e7ca      	b.n	80038d0 <LL_EXTI_Init+0x10>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800393a:	4a09      	ldr	r2, [pc, #36]	@ (8003960 <LL_EXTI_Init+0xa0>)
 800393c:	6811      	ldr	r1, [r2, #0]
 800393e:	4319      	orrs	r1, r3
 8003940:	e7f6      	b.n	8003930 <LL_EXTI_Init+0x70>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003942:	4906      	ldr	r1, [pc, #24]	@ (800395c <LL_EXTI_Init+0x9c>)
 8003944:	6fca      	ldr	r2, [r1, #124]	@ 0x7c
 8003946:	439a      	bics	r2, r3
 8003948:	67ca      	str	r2, [r1, #124]	@ 0x7c
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800394a:	4903      	ldr	r1, [pc, #12]	@ (8003958 <LL_EXTI_Init+0x98>)
 800394c:	6fca      	ldr	r2, [r1, #124]	@ 0x7c
 800394e:	439a      	bics	r2, r3
 8003950:	67ca      	str	r2, [r1, #124]	@ 0x7c
}
 8003952:	e7bc      	b.n	80038ce <LL_EXTI_Init+0xe>
 8003954:	2001      	movs	r0, #1
 8003956:	e7bb      	b.n	80038d0 <LL_EXTI_Init+0x10>
 8003958:	40021808 	.word	0x40021808
 800395c:	40021804 	.word	0x40021804
 8003960:	40021800 	.word	0x40021800

08003964 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003964:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003966:	0002      	movs	r2, r0
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8003968:	2600      	movs	r6, #0

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800396a:	680c      	ldr	r4, [r1, #0]
 800396c:	0020      	movs	r0, r4
 800396e:	40f0      	lsrs	r0, r6
 8003970:	d100      	bne.n	8003974 <LL_GPIO_Init+0x10>
    }
    pinpos++;
  }

  return (SUCCESS);
}
 8003972:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003974:	2001      	movs	r0, #1
 8003976:	0023      	movs	r3, r4
 8003978:	40b0      	lsls	r0, r6
 800397a:	4003      	ands	r3, r0
    if (currentpin != 0x00u)
 800397c:	4204      	tst	r4, r0
 800397e:	d033      	beq.n	80039e8 <LL_GPIO_Init+0x84>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003980:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003982:	2403      	movs	r4, #3
 8003984:	9000      	str	r0, [sp, #0]
 8003986:	0018      	movs	r0, r3
 8003988:	4358      	muls	r0, r3
 800398a:	4344      	muls	r4, r0
 800398c:	9d00      	ldr	r5, [sp, #0]
 800398e:	43e4      	mvns	r4, r4
 8003990:	3d01      	subs	r5, #1
 8003992:	2d01      	cmp	r5, #1
 8003994:	d80b      	bhi.n	80039ae <LL_GPIO_Init+0x4a>
 8003996:	688d      	ldr	r5, [r1, #8]
 8003998:	6897      	ldr	r7, [r2, #8]
 800399a:	4345      	muls	r5, r0
 800399c:	4027      	ands	r7, r4
 800399e:	433d      	orrs	r5, r7
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80039a0:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80039a2:	6095      	str	r5, [r2, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80039a4:	435f      	muls	r7, r3
 80039a6:	6855      	ldr	r5, [r2, #4]
 80039a8:	439d      	bics	r5, r3
 80039aa:	433d      	orrs	r5, r7
 80039ac:	6055      	str	r5, [r2, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80039ae:	690d      	ldr	r5, [r1, #16]
 80039b0:	68d7      	ldr	r7, [r2, #12]
 80039b2:	4345      	muls	r5, r0
 80039b4:	4027      	ands	r7, r4
 80039b6:	433d      	orrs	r5, r7
 80039b8:	60d5      	str	r5, [r2, #12]
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80039ba:	9d00      	ldr	r5, [sp, #0]
 80039bc:	2d02      	cmp	r5, #2
 80039be:	d10d      	bne.n	80039dc <LL_GPIO_Init+0x78>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80039c0:	694d      	ldr	r5, [r1, #20]
 80039c2:	9501      	str	r5, [sp, #4]
        if (currentpin < LL_GPIO_PIN_8)
 80039c4:	2bff      	cmp	r3, #255	@ 0xff
 80039c6:	d811      	bhi.n	80039ec <LL_GPIO_Init+0x88>
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80039c8:	0005      	movs	r5, r0
 80039ca:	270f      	movs	r7, #15
 80039cc:	4345      	muls	r5, r0
 80039ce:	436f      	muls	r7, r5
 80039d0:	6a13      	ldr	r3, [r2, #32]
 80039d2:	43bb      	bics	r3, r7
 80039d4:	9f01      	ldr	r7, [sp, #4]
 80039d6:	436f      	muls	r7, r5
 80039d8:	433b      	orrs	r3, r7
 80039da:	6213      	str	r3, [r2, #32]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80039dc:	6813      	ldr	r3, [r2, #0]
 80039de:	4023      	ands	r3, r4
 80039e0:	9c00      	ldr	r4, [sp, #0]
 80039e2:	4360      	muls	r0, r4
 80039e4:	4303      	orrs	r3, r0
 80039e6:	6013      	str	r3, [r2, #0]
    pinpos++;
 80039e8:	3601      	adds	r6, #1
 80039ea:	e7be      	b.n	800396a <LL_GPIO_Init+0x6>
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80039ec:	270f      	movs	r7, #15
 80039ee:	0a1b      	lsrs	r3, r3, #8
 80039f0:	435b      	muls	r3, r3
 80039f2:	435b      	muls	r3, r3
 80039f4:	435f      	muls	r7, r3
 80039f6:	6a55      	ldr	r5, [r2, #36]	@ 0x24
 80039f8:	43bd      	bics	r5, r7
 80039fa:	9f01      	ldr	r7, [sp, #4]
 80039fc:	435f      	muls	r7, r3
 80039fe:	433d      	orrs	r5, r7
 8003a00:	6255      	str	r5, [r2, #36]	@ 0x24
}
 8003a02:	e7eb      	b.n	80039dc <LL_GPIO_Init+0x78>

08003a04 <LL_RTC_ALMA_Init>:
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));
  assert_param(IS_LL_RTC_ALMA_MASK(RTC_AlarmStruct->AlarmMask));
  assert_param(IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL(RTC_AlarmStruct->AlarmDateWeekDaySel));

  if (RTC_Format == LL_RTC_FORMAT_BIN)
 8003a04:	2340      	movs	r3, #64	@ 0x40
{
 8003a06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a08:	0015      	movs	r5, r2
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 8003a0a:	6982      	ldr	r2, [r0, #24]
 8003a0c:	0004      	movs	r4, r0
 8003a0e:	b085      	sub	sp, #20
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8003a10:	421a      	tst	r2, r3
 8003a12:	d101      	bne.n	8003a18 <LL_RTC_ALMA_Init+0x14>
      assert_param(IS_LL_RTC_HOUR12(RTC_AlarmStruct->AlarmTime.Hours));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat));
    }
    else
    {
      RTC_AlarmStruct->AlarmTime.TimeFormat = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	602b      	str	r3, [r5, #0]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8003a18:	23ca      	movs	r3, #202	@ 0xca
 8003a1a:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8003a1c:	3b77      	subs	r3, #119	@ 0x77
 8003a1e:	6263      	str	r3, [r4, #36]	@ 0x24

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);

  /* Select weekday selection */
  if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE)
 8003a20:	682a      	ldr	r2, [r5, #0]
 8003a22:	68eb      	ldr	r3, [r5, #12]
  {
    /* Set the date for ALARM */
    LL_RTC_ALMA_DisableWeekday(RTCx);
    if (RTC_Format != LL_RTC_FORMAT_BIN)
    {
      LL_RTC_ALMA_SetDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay);
 8003a24:	7c2e      	ldrb	r6, [r5, #16]
 8003a26:	9202      	str	r2, [sp, #8]
  if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE)
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d16a      	bne.n	8003b02 <LL_RTC_ALMA_Init+0xfe>
  CLEAR_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL);
 8003a2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003a2e:	4a3c      	ldr	r2, [pc, #240]	@ (8003b20 <LL_RTC_ALMA_Init+0x11c>)
 8003a30:	4f3c      	ldr	r7, [pc, #240]	@ (8003b24 <LL_RTC_ALMA_Init+0x120>)
 8003a32:	4013      	ands	r3, r2
 8003a34:	6423      	str	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU),
 8003a36:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003a38:	2900      	cmp	r1, #0
 8003a3a:	d01c      	beq.n	8003a76 <LL_RTC_ALMA_Init+0x72>
 8003a3c:	403b      	ands	r3, r7
 8003a3e:	0636      	lsls	r6, r6, #24
 8003a40:	431e      	orrs	r6, r3
 8003a42:	6426      	str	r6, [r4, #64]	@ 0x40
  }

  /* Configure the Alarm register */
  if (RTC_Format != LL_RTC_FORMAT_BIN)
  {
    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat, RTC_AlarmStruct->AlarmTime.Hours,
 8003a44:	79ab      	ldrb	r3, [r5, #6]
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \
 8003a46:	9902      	ldr	r1, [sp, #8]
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003a48:	6c22      	ldr	r2, [r4, #64]	@ 0x40
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \
 8003a4a:	430b      	orrs	r3, r1
 8003a4c:	7929      	ldrb	r1, [r5, #4]
 8003a4e:	0409      	lsls	r1, r1, #16
 8003a50:	430b      	orrs	r3, r1
 8003a52:	7969      	ldrb	r1, [r5, #5]
         (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos)) | \
 8003a54:	0209      	lsls	r1, r1, #8
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \
 8003a56:	430b      	orrs	r3, r1
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003a58:	4933      	ldr	r1, [pc, #204]	@ (8003b28 <LL_RTC_ALMA_Init+0x124>)
 8003a5a:	400a      	ands	r2, r1
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	6423      	str	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1, Mask);
 8003a60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003a62:	4a32      	ldr	r2, [pc, #200]	@ (8003b2c <LL_RTC_ALMA_Init+0x128>)

  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);

  return SUCCESS;
}
 8003a64:	2000      	movs	r0, #0
 8003a66:	4013      	ands	r3, r2
 8003a68:	68aa      	ldr	r2, [r5, #8]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	6423      	str	r3, [r4, #64]	@ 0x40
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003a6e:	23ff      	movs	r3, #255	@ 0xff
 8003a70:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a72:	b005      	add	sp, #20
 8003a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
      LL_RTC_ALMA_SetDay(RTCx, __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmDateWeekDay));
 8003a76:	210a      	movs	r1, #10
 8003a78:	0030      	movs	r0, r6
  MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU),
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	f7fc fb58 	bl	8000130 <__udivsi3>
 8003a80:	210a      	movs	r1, #10
 8003a82:	0103      	lsls	r3, r0, #4
 8003a84:	0030      	movs	r0, r6
 8003a86:	9301      	str	r3, [sp, #4]
 8003a88:	f7fc fbd8 	bl	800023c <__aeabi_uidivmod>
 8003a8c:	9b01      	ldr	r3, [sp, #4]
 8003a8e:	4319      	orrs	r1, r3
 8003a90:	9b00      	ldr	r3, [sp, #0]
 8003a92:	0609      	lsls	r1, r1, #24
 8003a94:	401f      	ands	r7, r3
 8003a96:	4339      	orrs	r1, r7
 8003a98:	6421      	str	r1, [r4, #64]	@ 0x40
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003a9a:	792b      	ldrb	r3, [r5, #4]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Seconds));
 8003a9c:	210a      	movs	r1, #10
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003a9e:	9300      	str	r3, [sp, #0]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
 8003aa0:	796b      	ldrb	r3, [r5, #5]
 8003aa2:	9301      	str	r3, [sp, #4]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Seconds));
 8003aa4:	79ae      	ldrb	r6, [r5, #6]
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003aa6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003aa8:	0030      	movs	r0, r6
 8003aaa:	9303      	str	r3, [sp, #12]
 8003aac:	f7fc fb40 	bl	8000130 <__udivsi3>
 8003ab0:	210a      	movs	r1, #10
 8003ab2:	0107      	lsls	r7, r0, #4
 8003ab4:	0030      	movs	r0, r6
 8003ab6:	f7fc fbc1 	bl	800023c <__aeabi_uidivmod>
 8003aba:	4a1b      	ldr	r2, [pc, #108]	@ (8003b28 <LL_RTC_ALMA_Init+0x124>)
 8003abc:	9b03      	ldr	r3, [sp, #12]
 8003abe:	430f      	orrs	r7, r1
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	9a02      	ldr	r2, [sp, #8]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003ac4:	210a      	movs	r1, #10
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	9800      	ldr	r0, [sp, #0]
    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat,
 8003aca:	b2ff      	uxtb	r7, r7
 8003acc:	431f      	orrs	r7, r3
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003ace:	f7fc fb2f 	bl	8000130 <__udivsi3>
 8003ad2:	210a      	movs	r1, #10
 8003ad4:	0106      	lsls	r6, r0, #4
 8003ad6:	9800      	ldr	r0, [sp, #0]
 8003ad8:	f7fc fbb0 	bl	800023c <__aeabi_uidivmod>
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
 8003adc:	9801      	ldr	r0, [sp, #4]
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
 8003ade:	430e      	orrs	r6, r1
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
 8003ae0:	210a      	movs	r1, #10
 8003ae2:	f7fc fb25 	bl	8000130 <__udivsi3>
    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat,
 8003ae6:	b2f6      	uxtb	r6, r6
  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \
 8003ae8:	0436      	lsls	r6, r6, #16
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003aea:	433e      	orrs	r6, r7
                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
 8003aec:	210a      	movs	r1, #10
 8003aee:	0107      	lsls	r7, r0, #4
 8003af0:	9801      	ldr	r0, [sp, #4]
 8003af2:	f7fc fba3 	bl	800023c <__aeabi_uidivmod>
 8003af6:	4339      	orrs	r1, r7
    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat,
 8003af8:	b2c9      	uxtb	r1, r1
         (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos)) | \
 8003afa:	0209      	lsls	r1, r1, #8
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | \
 8003afc:	430e      	orrs	r6, r1
 8003afe:	6426      	str	r6, [r4, #64]	@ 0x40
}
 8003b00:	e7ae      	b.n	8003a60 <LL_RTC_ALMA_Init+0x5c>
  SET_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL);
 8003b02:	2380      	movs	r3, #128	@ 0x80
 8003b04:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003b06:	05db      	lsls	r3, r3, #23
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	6423      	str	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_DU, WeekDay << RTC_ALRMAR_DU_Pos);
 8003b0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b0e:	4a08      	ldr	r2, [pc, #32]	@ (8003b30 <LL_RTC_ALMA_Init+0x12c>)
 8003b10:	0636      	lsls	r6, r6, #24
 8003b12:	4013      	ands	r3, r2
 8003b14:	4333      	orrs	r3, r6
 8003b16:	6423      	str	r3, [r4, #64]	@ 0x40
  if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003b18:	2900      	cmp	r1, #0
 8003b1a:	d0be      	beq.n	8003a9a <LL_RTC_ALMA_Init+0x96>
 8003b1c:	e792      	b.n	8003a44 <LL_RTC_ALMA_Init+0x40>
 8003b1e:	46c0      	nop			@ (mov r8, r8)
 8003b20:	bfffffff 	.word	0xbfffffff
 8003b24:	c0ffffff 	.word	0xc0ffffff
 8003b28:	ff808080 	.word	0xff808080
 8003b2c:	7f7f7f7f 	.word	0x7f7f7f7f
 8003b30:	f0ffffff 	.word	0xf0ffffff

08003b34 <LL_RTC_EnterInitMode>:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8003b34:	23fa      	movs	r3, #250	@ 0xfa
{
 8003b36:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITF) == (RTC_ICSR_INITF)) ? 1UL : 0UL);
 8003b3c:	68c3      	ldr	r3, [r0, #12]
{
 8003b3e:	0002      	movs	r2, r0
  ErrorStatus status = SUCCESS;
 8003b40:	2000      	movs	r0, #0
 8003b42:	065b      	lsls	r3, r3, #25
 8003b44:	d40e      	bmi.n	8003b64 <LL_RTC_EnterInitMode+0x30>
  WRITE_REG(RTCx->ICSR, RTC_LL_INIT_MASK);
 8003b46:	2301      	movs	r3, #1
  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITF) == (RTC_ICSR_INITF)) ? 1UL : 0UL);
 8003b48:	2101      	movs	r1, #1
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
  return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0UL);
 8003b4a:	2580      	movs	r5, #128	@ 0x80
  WRITE_REG(RTCx->ICSR, RTC_LL_INIT_MASK);
 8003b4c:	425b      	negs	r3, r3
 8003b4e:	60d3      	str	r3, [r2, #12]
  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITF) == (RTC_ICSR_INITF)) ? 1UL : 0UL);
 8003b50:	68d3      	ldr	r3, [r2, #12]
 8003b52:	4c0c      	ldr	r4, [pc, #48]	@ (8003b84 <LL_RTC_EnterInitMode+0x50>)
 8003b54:	099b      	lsrs	r3, r3, #6
 8003b56:	400b      	ands	r3, r1
 8003b58:	026d      	lsls	r5, r5, #9
    /* Set the Initialization mode */
    LL_RTC_EnableInitMode(RTCx);

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
    while ((timeout != 0U) && (tmp != 1U))
 8003b5a:	9e01      	ldr	r6, [sp, #4]
 8003b5c:	2e00      	cmp	r6, #0
 8003b5e:	d001      	beq.n	8003b64 <LL_RTC_EnterInitMode+0x30>
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d100      	bne.n	8003b66 <LL_RTC_EnterInitMode+0x32>
        status = ERROR;
      }
    }
  }
  return status;
}
 8003b64:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8003b66:	6823      	ldr	r3, [r4, #0]
 8003b68:	422b      	tst	r3, r5
 8003b6a:	d002      	beq.n	8003b72 <LL_RTC_EnterInitMode+0x3e>
        timeout --;
 8003b6c:	9b01      	ldr	r3, [sp, #4]
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	9301      	str	r3, [sp, #4]
 8003b72:	68d3      	ldr	r3, [r2, #12]
      if (timeout == 0U)
 8003b74:	9e01      	ldr	r6, [sp, #4]
 8003b76:	099b      	lsrs	r3, r3, #6
 8003b78:	400b      	ands	r3, r1
 8003b7a:	2e00      	cmp	r6, #0
 8003b7c:	d1ed      	bne.n	8003b5a <LL_RTC_EnterInitMode+0x26>
        status = ERROR;
 8003b7e:	0008      	movs	r0, r1
 8003b80:	e7eb      	b.n	8003b5a <LL_RTC_EnterInitMode+0x26>
 8003b82:	46c0      	nop			@ (mov r8, r8)
 8003b84:	e000e010 	.word	0xe000e010

08003b88 <LL_RTC_Init>:
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8003b88:	23ca      	movs	r3, #202	@ 0xca
{
 8003b8a:	b570      	push	{r4, r5, r6, lr}
 8003b8c:	6243      	str	r3, [r0, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8003b8e:	3b77      	subs	r3, #119	@ 0x77
 8003b90:	6243      	str	r3, [r0, #36]	@ 0x24
 8003b92:	0004      	movs	r4, r0
 8003b94:	000d      	movs	r5, r1
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003b96:	f7ff ffcd 	bl	8003b34 <LL_RTC_EnterInitMode>
 8003b9a:	2801      	cmp	r0, #1
 8003b9c:	d016      	beq.n	8003bcc <LL_RTC_Init+0x44>
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8003b9e:	2240      	movs	r2, #64	@ 0x40
 8003ba0:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8003ba2:	490c      	ldr	r1, [pc, #48]	@ (8003bd4 <LL_RTC_Init+0x4c>)
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8003ba4:	4393      	bics	r3, r2
 8003ba6:	682a      	ldr	r2, [r5, #0]
    status = SUCCESS;
 8003ba8:	2000      	movs	r0, #0
 8003baa:	4313      	orrs	r3, r2
 8003bac:	61a3      	str	r3, [r4, #24]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8003bae:	6923      	ldr	r3, [r4, #16]
 8003bb0:	68aa      	ldr	r2, [r5, #8]
 8003bb2:	0bdb      	lsrs	r3, r3, #15
 8003bb4:	03db      	lsls	r3, r3, #15
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	6123      	str	r3, [r4, #16]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8003bba:	6922      	ldr	r2, [r4, #16]
 8003bbc:	686b      	ldr	r3, [r5, #4]
 8003bbe:	400a      	ands	r2, r1
 8003bc0:	041b      	lsls	r3, r3, #16
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	6123      	str	r3, [r4, #16]
  WRITE_REG(RTCx->ICSR, (uint32_t)~RTC_ICSR_INIT);
 8003bc6:	2381      	movs	r3, #129	@ 0x81
 8003bc8:	425b      	negs	r3, r3
 8003bca:	60e3      	str	r3, [r4, #12]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003bcc:	23ff      	movs	r3, #255	@ 0xff
 8003bce:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8003bd0:	bd70      	pop	{r4, r5, r6, pc}
 8003bd2:	46c0      	nop			@ (mov r8, r8)
 8003bd4:	ff80ffff 	.word	0xff80ffff

08003bd8 <LL_RTC_WaitForSynchro>:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8003bd8:	23fa      	movs	r3, #250	@ 0xfa
{
 8003bda:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	9301      	str	r3, [sp, #4]
  WRITE_REG(RTCx->ICSR, (~((RTC_ICSR_RSF | RTC_ICSR_INIT) & 0x000000FFU) | (RTCx->ICSR & RTC_ICSR_INIT)));
 8003be0:	2380      	movs	r3, #128	@ 0x80
 8003be2:	68c1      	ldr	r1, [r0, #12]
 8003be4:	2580      	movs	r5, #128	@ 0x80
 8003be6:	4019      	ands	r1, r3
 8003be8:	3b22      	subs	r3, #34	@ 0x22
 8003bea:	3bff      	subs	r3, #255	@ 0xff
 8003bec:	430b      	orrs	r3, r1
 8003bee:	60c3      	str	r3, [r0, #12]
  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_RSF) == (RTC_ICSR_RSF)) ? 1UL : 0UL);
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	68c3      	ldr	r3, [r0, #12]
{
 8003bf4:	0002      	movs	r2, r0
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	095b      	lsrs	r3, r3, #5
 8003bfa:	4c1b      	ldr	r4, [pc, #108]	@ (8003c68 <LL_RTC_WaitForSynchro+0x90>)
 8003bfc:	400b      	ands	r3, r1
 8003bfe:	026d      	lsls	r5, r5, #9
  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
  while ((timeout != 0U) && (tmp != 0U))
 8003c00:	9e01      	ldr	r6, [sp, #4]
 8003c02:	2e00      	cmp	r6, #0
 8003c04:	d111      	bne.n	8003c2a <LL_RTC_WaitForSynchro+0x52>
    {
      status = ERROR;
    }
  }

  if (status != ERROR)
 8003c06:	2801      	cmp	r0, #1
 8003c08:	d00e      	beq.n	8003c28 <LL_RTC_WaitForSynchro+0x50>
  {
    timeout = RTC_SYNCHRO_TIMEOUT;
 8003c0a:	23fa      	movs	r3, #250	@ 0xfa
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	2580      	movs	r5, #128	@ 0x80
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	9301      	str	r3, [sp, #4]
 8003c14:	68d3      	ldr	r3, [r2, #12]
 8003c16:	4c14      	ldr	r4, [pc, #80]	@ (8003c68 <LL_RTC_WaitForSynchro+0x90>)
 8003c18:	095b      	lsrs	r3, r3, #5
 8003c1a:	400b      	ands	r3, r1
 8003c1c:	026d      	lsls	r5, r5, #9
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
    while ((timeout != 0U) && (tmp != 1U))
 8003c1e:	9e01      	ldr	r6, [sp, #4]
 8003c20:	2e00      	cmp	r6, #0
 8003c22:	d001      	beq.n	8003c28 <LL_RTC_WaitForSynchro+0x50>
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d110      	bne.n	8003c4a <LL_RTC_WaitForSynchro+0x72>
      }
    }
  }

  return (status);
}
 8003c28:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  while ((timeout != 0U) && (tmp != 0U))
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0eb      	beq.n	8003c06 <LL_RTC_WaitForSynchro+0x2e>
 8003c2e:	6823      	ldr	r3, [r4, #0]
 8003c30:	422b      	tst	r3, r5
 8003c32:	d002      	beq.n	8003c3a <LL_RTC_WaitForSynchro+0x62>
      timeout--;
 8003c34:	9b01      	ldr	r3, [sp, #4]
 8003c36:	3b01      	subs	r3, #1
 8003c38:	9301      	str	r3, [sp, #4]
 8003c3a:	68d3      	ldr	r3, [r2, #12]
    if (timeout == 0U)
 8003c3c:	9e01      	ldr	r6, [sp, #4]
 8003c3e:	095b      	lsrs	r3, r3, #5
 8003c40:	400b      	ands	r3, r1
 8003c42:	2e00      	cmp	r6, #0
 8003c44:	d1dc      	bne.n	8003c00 <LL_RTC_WaitForSynchro+0x28>
      status = ERROR;
 8003c46:	0008      	movs	r0, r1
 8003c48:	e7da      	b.n	8003c00 <LL_RTC_WaitForSynchro+0x28>
 8003c4a:	6823      	ldr	r3, [r4, #0]
 8003c4c:	422b      	tst	r3, r5
 8003c4e:	d002      	beq.n	8003c56 <LL_RTC_WaitForSynchro+0x7e>
        timeout--;
 8003c50:	9b01      	ldr	r3, [sp, #4]
 8003c52:	3b01      	subs	r3, #1
 8003c54:	9301      	str	r3, [sp, #4]
 8003c56:	68d3      	ldr	r3, [r2, #12]
      if (timeout == 0U)
 8003c58:	9e01      	ldr	r6, [sp, #4]
 8003c5a:	095b      	lsrs	r3, r3, #5
 8003c5c:	400b      	ands	r3, r1
 8003c5e:	2e00      	cmp	r6, #0
 8003c60:	d1dd      	bne.n	8003c1e <LL_RTC_WaitForSynchro+0x46>
        status = ERROR;
 8003c62:	0008      	movs	r0, r1
 8003c64:	e7db      	b.n	8003c1e <LL_RTC_WaitForSynchro+0x46>
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	e000e010 	.word	0xe000e010

08003c6c <LL_RTC_TIME_Init>:
{
 8003c6c:	2340      	movs	r3, #64	@ 0x40
 8003c6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c70:	0015      	movs	r5, r2
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 8003c72:	6982      	ldr	r2, [r0, #24]
 8003c74:	0004      	movs	r4, r0
 8003c76:	000f      	movs	r7, r1
 8003c78:	b085      	sub	sp, #20
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8003c7a:	421a      	tst	r2, r3
 8003c7c:	d101      	bne.n	8003c82 <LL_RTC_TIME_Init+0x16>
      RTC_TimeStruct->TimeFormat = 0U;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	602b      	str	r3, [r5, #0]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8003c82:	23ca      	movs	r3, #202	@ 0xca
 8003c84:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8003c86:	3b77      	subs	r3, #119	@ 0x77
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003c88:	0020      	movs	r0, r4
 8003c8a:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c8c:	f7ff ff52 	bl	8003b34 <LL_RTC_EnterInitMode>
 8003c90:	2801      	cmp	r0, #1
 8003c92:	d01e      	beq.n	8003cd2 <LL_RTC_TIME_Init+0x66>
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003c94:	682b      	ldr	r3, [r5, #0]
 8003c96:	9302      	str	r3, [sp, #8]
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8003c98:	796b      	ldrb	r3, [r5, #5]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003c9a:	792e      	ldrb	r6, [r5, #4]
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8003c9c:	9301      	str	r3, [sp, #4]
 8003c9e:	79ad      	ldrb	r5, [r5, #6]
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003ca0:	6823      	ldr	r3, [r4, #0]
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003ca2:	2f00      	cmp	r7, #0
 8003ca4:	d019      	beq.n	8003cda <LL_RTC_TIME_Init+0x6e>
  temp = Format12_24                                                                            | \
 8003ca6:	9a02      	ldr	r2, [sp, #8]
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))       | \
 8003ca8:	0436      	lsls	r6, r6, #16
  temp = Format12_24                                                                            | \
 8003caa:	4315      	orrs	r5, r2
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8003cac:	9a01      	ldr	r2, [sp, #4]
  temp = Format12_24                                                                            | \
 8003cae:	432e      	orrs	r6, r5
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8003cb0:	0212      	lsls	r2, r2, #8
  temp = Format12_24                                                                            | \
 8003cb2:	4316      	orrs	r6, r2
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003cb4:	4a20      	ldr	r2, [pc, #128]	@ (8003d38 <LL_RTC_TIME_Init+0xcc>)
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	431e      	orrs	r6, r3
 8003cba:	6026      	str	r6, [r4, #0]
  WRITE_REG(RTCx->ICSR, (uint32_t)~RTC_ICSR_INIT);
 8003cbc:	2281      	movs	r2, #129	@ 0x81
 8003cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8003d3c <LL_RTC_TIME_Init+0xd0>)
 8003cc0:	4252      	negs	r2, r2
 8003cc2:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD)) ? 1UL : 0UL);
 8003cc4:	69a3      	ldr	r3, [r4, #24]
      status = SUCCESS;
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	069b      	lsls	r3, r3, #26
 8003cca:	d402      	bmi.n	8003cd2 <LL_RTC_TIME_Init+0x66>
      status = LL_RTC_WaitForSynchro(RTCx);
 8003ccc:	0020      	movs	r0, r4
 8003cce:	f7ff ff83 	bl	8003bd8 <LL_RTC_WaitForSynchro>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003cd2:	23ff      	movs	r3, #255	@ 0xff
 8003cd4:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8003cd6:	b005      	add	sp, #20
 8003cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
 8003cda:	210a      	movs	r1, #10
 8003cdc:	0028      	movs	r0, r5
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003cde:	9303      	str	r3, [sp, #12]
 8003ce0:	f7fc fa26 	bl	8000130 <__udivsi3>
 8003ce4:	210a      	movs	r1, #10
 8003ce6:	0107      	lsls	r7, r0, #4
 8003ce8:	0028      	movs	r0, r5
 8003cea:	f7fc faa7 	bl	800023c <__aeabi_uidivmod>
 8003cee:	4a12      	ldr	r2, [pc, #72]	@ (8003d38 <LL_RTC_TIME_Init+0xcc>)
 8003cf0:	9b03      	ldr	r3, [sp, #12]
 8003cf2:	430f      	orrs	r7, r1
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	9a02      	ldr	r2, [sp, #8]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003cf8:	210a      	movs	r1, #10
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	0030      	movs	r0, r6
 8003cfe:	b2ff      	uxtb	r7, r7
 8003d00:	431f      	orrs	r7, r3
 8003d02:	f7fc fa15 	bl	8000130 <__udivsi3>
 8003d06:	210a      	movs	r1, #10
 8003d08:	0105      	lsls	r5, r0, #4
 8003d0a:	0030      	movs	r0, r6
 8003d0c:	f7fc fa96 	bl	800023c <__aeabi_uidivmod>
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8003d10:	9801      	ldr	r0, [sp, #4]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003d12:	430d      	orrs	r5, r1
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8003d14:	210a      	movs	r1, #10
 8003d16:	f7fc fa0b 	bl	8000130 <__udivsi3>
 8003d1a:	210a      	movs	r1, #10
 8003d1c:	0106      	lsls	r6, r0, #4
 8003d1e:	9801      	ldr	r0, [sp, #4]
 8003d20:	f7fc fa8c 	bl	800023c <__aeabi_uidivmod>
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003d24:	b2ed      	uxtb	r5, r5
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8003d26:	4331      	orrs	r1, r6
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))       | \
 8003d28:	042d      	lsls	r5, r5, #16
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003d2a:	b2c9      	uxtb	r1, r1
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003d2c:	433d      	orrs	r5, r7
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8003d2e:	0209      	lsls	r1, r1, #8
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003d30:	430d      	orrs	r5, r1
 8003d32:	6025      	str	r5, [r4, #0]
}
 8003d34:	e7c2      	b.n	8003cbc <LL_RTC_TIME_Init+0x50>
 8003d36:	46c0      	nop			@ (mov r8, r8)
 8003d38:	ff808080 	.word	0xff808080
 8003d3c:	40002800 	.word	0x40002800

08003d40 <LL_RTC_DATE_Init>:
{
 8003d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d42:	0004      	movs	r4, r0
 8003d44:	000e      	movs	r6, r1
 8003d46:	0015      	movs	r5, r2
 8003d48:	b085      	sub	sp, #20
  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
 8003d4a:	2900      	cmp	r1, #0
 8003d4c:	d106      	bne.n	8003d5c <LL_RTC_DATE_Init+0x1c>
 8003d4e:	7853      	ldrb	r3, [r2, #1]
 8003d50:	2210      	movs	r2, #16
 8003d52:	4213      	tst	r3, r2
 8003d54:	d002      	beq.n	8003d5c <LL_RTC_DATE_Init+0x1c>
    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint8_t)~(0x10U)) + 0x0AU;
 8003d56:	4393      	bics	r3, r2
 8003d58:	330a      	adds	r3, #10
 8003d5a:	706b      	strb	r3, [r5, #1]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8003d5c:	23ca      	movs	r3, #202	@ 0xca
 8003d5e:	6263      	str	r3, [r4, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8003d60:	3b77      	subs	r3, #119	@ 0x77
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003d62:	0020      	movs	r0, r4
 8003d64:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d66:	f7ff fee5 	bl	8003b34 <LL_RTC_EnterInitMode>
 8003d6a:	2801      	cmp	r0, #1
 8003d6c:	d021      	beq.n	8003db2 <LL_RTC_DATE_Init+0x72>
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month,
 8003d6e:	786b      	ldrb	r3, [r5, #1]
 8003d70:	78af      	ldrb	r7, [r5, #2]
 8003d72:	9300      	str	r3, [sp, #0]
                         RTC_DateStruct->Year);
 8003d74:	78eb      	ldrb	r3, [r5, #3]
 8003d76:	9301      	str	r3, [sp, #4]
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month,
 8003d78:	782b      	ldrb	r3, [r5, #0]
 8003d7a:	4d26      	ldr	r5, [pc, #152]	@ (8003e14 <LL_RTC_DATE_Init+0xd4>)
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8003d7c:	035b      	lsls	r3, r3, #13
 8003d7e:	9302      	str	r3, [sp, #8]
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003d80:	6863      	ldr	r3, [r4, #4]
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003d82:	2e00      	cmp	r6, #0
 8003d84:	d019      	beq.n	8003dba <LL_RTC_DATE_Init+0x7a>
 8003d86:	9a02      	ldr	r2, [sp, #8]
 8003d88:	402b      	ands	r3, r5
 8003d8a:	433b      	orrs	r3, r7
 8003d8c:	4313      	orrs	r3, r2
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8003d8e:	9a01      	ldr	r2, [sp, #4]
 8003d90:	0412      	lsls	r2, r2, #16
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003d92:	4313      	orrs	r3, r2
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 8003d94:	9a00      	ldr	r2, [sp, #0]
 8003d96:	0212      	lsls	r2, r2, #8
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	6063      	str	r3, [r4, #4]
  WRITE_REG(RTCx->ICSR, (uint32_t)~RTC_ICSR_INIT);
 8003d9c:	2281      	movs	r2, #129	@ 0x81
 8003d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003e18 <LL_RTC_DATE_Init+0xd8>)
 8003da0:	4252      	negs	r2, r2
 8003da2:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD)) ? 1UL : 0UL);
 8003da4:	69a3      	ldr	r3, [r4, #24]
      status = SUCCESS;
 8003da6:	2000      	movs	r0, #0
 8003da8:	069b      	lsls	r3, r3, #26
 8003daa:	d402      	bmi.n	8003db2 <LL_RTC_DATE_Init+0x72>
      status = LL_RTC_WaitForSynchro(RTCx);
 8003dac:	0020      	movs	r0, r4
 8003dae:	f7ff ff13 	bl	8003bd8 <LL_RTC_WaitForSynchro>
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003db2:	23ff      	movs	r3, #255	@ 0xff
 8003db4:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8003db6:	b005      	add	sp, #20
 8003db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003dba:	210a      	movs	r1, #10
 8003dbc:	0038      	movs	r0, r7
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003dbe:	9303      	str	r3, [sp, #12]
 8003dc0:	f7fc f9b6 	bl	8000130 <__udivsi3>
 8003dc4:	210a      	movs	r1, #10
 8003dc6:	0106      	lsls	r6, r0, #4
 8003dc8:	0038      	movs	r0, r7
 8003dca:	f7fc fa37 	bl	800023c <__aeabi_uidivmod>
 8003dce:	9b03      	ldr	r3, [sp, #12]
 8003dd0:	9a02      	ldr	r2, [sp, #8]
 8003dd2:	430e      	orrs	r6, r1
 8003dd4:	402b      	ands	r3, r5
 8003dd6:	4313      	orrs	r3, r2
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003dd8:	210a      	movs	r1, #10
 8003dda:	9801      	ldr	r0, [sp, #4]
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003ddc:	b2f6      	uxtb	r6, r6
 8003dde:	431e      	orrs	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003de0:	f7fc f9a6 	bl	8000130 <__udivsi3>
 8003de4:	210a      	movs	r1, #10
 8003de6:	0105      	lsls	r5, r0, #4
 8003de8:	9801      	ldr	r0, [sp, #4]
 8003dea:	f7fc fa27 	bl	800023c <__aeabi_uidivmod>
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month),
 8003dee:	9800      	ldr	r0, [sp, #0]
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003df0:	430d      	orrs	r5, r1
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month),
 8003df2:	210a      	movs	r1, #10
 8003df4:	f7fc f99c 	bl	8000130 <__udivsi3>
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003df8:	b2ed      	uxtb	r5, r5
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8003dfa:	042d      	lsls	r5, r5, #16
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003dfc:	4335      	orrs	r5, r6
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month),
 8003dfe:	210a      	movs	r1, #10
 8003e00:	0106      	lsls	r6, r0, #4
 8003e02:	9800      	ldr	r0, [sp, #0]
 8003e04:	f7fc fa1a 	bl	800023c <__aeabi_uidivmod>
 8003e08:	4331      	orrs	r1, r6
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003e0a:	b2c9      	uxtb	r1, r1
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 8003e0c:	0209      	lsls	r1, r1, #8
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003e0e:	430d      	orrs	r5, r1
 8003e10:	6065      	str	r5, [r4, #4]
}
 8003e12:	e7c3      	b.n	8003d9c <LL_RTC_DATE_Init+0x5c>
 8003e14:	ff0000c0 	.word	0xff0000c0
 8003e18:	40002800 	.word	0x40002800

08003e1c <LL_SPI_Init>:
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003e1c:	6803      	ldr	r3, [r0, #0]
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003e1e:	0002      	movs	r2, r0
 8003e20:	b570      	push	{r4, r5, r6, lr}
  ErrorStatus status = ERROR;
 8003e22:	2001      	movs	r0, #1
 8003e24:	065b      	lsls	r3, r3, #25
 8003e26:	d429      	bmi.n	8003e7c <LL_SPI_Init+0x60>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003e28:	684e      	ldr	r6, [r1, #4]
 8003e2a:	680b      	ldr	r3, [r1, #0]
 8003e2c:	6948      	ldr	r0, [r1, #20]
 8003e2e:	4333      	orrs	r3, r6
 8003e30:	68ce      	ldr	r6, [r1, #12]
 8003e32:	6815      	ldr	r5, [r2, #0]
 8003e34:	4333      	orrs	r3, r6
 8003e36:	690e      	ldr	r6, [r1, #16]
 8003e38:	6a0c      	ldr	r4, [r1, #32]
 8003e3a:	4333      	orrs	r3, r6
 8003e3c:	698e      	ldr	r6, [r1, #24]
 8003e3e:	4303      	orrs	r3, r0
 8003e40:	4333      	orrs	r3, r6
 8003e42:	69ce      	ldr	r6, [r1, #28]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8003e44:	0c00      	lsrs	r0, r0, #16
    MODIFY_REG(SPIx->CR1,
 8003e46:	4333      	orrs	r3, r6
 8003e48:	4e11      	ldr	r6, [pc, #68]	@ (8003e90 <LL_SPI_Init+0x74>)
 8003e4a:	4323      	orrs	r3, r4
 8003e4c:	4035      	ands	r5, r6
 8003e4e:	432b      	orrs	r3, r5
 8003e50:	6013      	str	r3, [r2, #0]
    MODIFY_REG(SPIx->CR2,
 8003e52:	6853      	ldr	r3, [r2, #4]
 8003e54:	688d      	ldr	r5, [r1, #8]
 8003e56:	4e0f      	ldr	r6, [pc, #60]	@ (8003e94 <LL_SPI_Init+0x78>)
 8003e58:	4328      	orrs	r0, r5
 8003e5a:	4033      	ands	r3, r6
 8003e5c:	4318      	orrs	r0, r3
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8003e5e:	2380      	movs	r3, #128	@ 0x80
    MODIFY_REG(SPIx->CR2,
 8003e60:	6050      	str	r0, [r2, #4]
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	429d      	cmp	r5, r3
 8003e66:	d204      	bcs.n	8003e72 <LL_SPI_Init+0x56>
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8003e68:	2080      	movs	r0, #128	@ 0x80
 8003e6a:	6853      	ldr	r3, [r2, #4]
 8003e6c:	0140      	lsls	r0, r0, #5
 8003e6e:	4303      	orrs	r3, r0
 8003e70:	6053      	str	r3, [r2, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003e72:	2380      	movs	r3, #128	@ 0x80
 8003e74:	019b      	lsls	r3, r3, #6
 8003e76:	429c      	cmp	r4, r3
 8003e78:	d005      	beq.n	8003e86 <LL_SPI_Init+0x6a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
    }
    status = SUCCESS;
 8003e7a:	2000      	movs	r0, #0
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e7c:	69d3      	ldr	r3, [r2, #28]
 8003e7e:	4906      	ldr	r1, [pc, #24]	@ (8003e98 <LL_SPI_Init+0x7c>)
 8003e80:	400b      	ands	r3, r1
 8003e82:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
}
 8003e84:	bd70      	pop	{r4, r5, r6, pc}
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003e86:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	6113      	str	r3, [r2, #16]
}
 8003e8c:	e7f5      	b.n	8003e7a <LL_SPI_Init+0x5e>
 8003e8e:	46c0      	nop			@ (mov r8, r8)
 8003e90:	ffff0040 	.word	0xffff0040
 8003e94:	fffff0fb 	.word	0xfffff0fb
 8003e98:	fffff7ff 	.word	0xfffff7ff

08003e9c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003e9c:	b510      	push	{r4, lr}
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e9e:	4c17      	ldr	r4, [pc, #92]	@ (8003efc <LL_TIM_Init+0x60>)
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003ea0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ea2:	42a0      	cmp	r0, r4
 8003ea4:	d00a      	beq.n	8003ebc <LL_TIM_Init+0x20>
 8003ea6:	4a16      	ldr	r2, [pc, #88]	@ (8003f00 <LL_TIM_Init+0x64>)
 8003ea8:	4290      	cmp	r0, r2
 8003eaa:	d007      	beq.n	8003ebc <LL_TIM_Init+0x20>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eac:	4a15      	ldr	r2, [pc, #84]	@ (8003f04 <LL_TIM_Init+0x68>)
 8003eae:	4290      	cmp	r0, r2
 8003eb0:	d109      	bne.n	8003ec6 <LL_TIM_Init+0x2a>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003eb2:	4a15      	ldr	r2, [pc, #84]	@ (8003f08 <LL_TIM_Init+0x6c>)
 8003eb4:	401a      	ands	r2, r3
 8003eb6:	68cb      	ldr	r3, [r1, #12]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	e00a      	b.n	8003ed2 <LL_TIM_Init+0x36>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003ebc:	2270      	movs	r2, #112	@ 0x70
 8003ebe:	4393      	bics	r3, r2
 8003ec0:	684a      	ldr	r2, [r1, #4]
 8003ec2:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ec4:	e7f5      	b.n	8003eb2 <LL_TIM_Init+0x16>
 8003ec6:	4a11      	ldr	r2, [pc, #68]	@ (8003f0c <LL_TIM_Init+0x70>)
 8003ec8:	4290      	cmp	r0, r2
 8003eca:	d0f2      	beq.n	8003eb2 <LL_TIM_Init+0x16>
 8003ecc:	4a10      	ldr	r2, [pc, #64]	@ (8003f10 <LL_TIM_Init+0x74>)
 8003ece:	4290      	cmp	r0, r2
 8003ed0:	d0ef      	beq.n	8003eb2 <LL_TIM_Init+0x16>
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003ed2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003ed4:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003ed6:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003ed8:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003eda:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003edc:	42a0      	cmp	r0, r4
 8003ede:	d005      	beq.n	8003eec <LL_TIM_Init+0x50>
 8003ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8003f0c <LL_TIM_Init+0x70>)
 8003ee2:	4298      	cmp	r0, r3
 8003ee4:	d002      	beq.n	8003eec <LL_TIM_Init+0x50>
 8003ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8003f10 <LL_TIM_Init+0x74>)
 8003ee8:	4298      	cmp	r0, r3
 8003eea:	d101      	bne.n	8003ef0 <LL_TIM_Init+0x54>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003eec:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003eee:	6303      	str	r3, [r0, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	6942      	ldr	r2, [r0, #20]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8003ef8:	2000      	movs	r0, #0
 8003efa:	bd10      	pop	{r4, pc}
 8003efc:	40012c00 	.word	0x40012c00
 8003f00:	40000400 	.word	0x40000400
 8003f04:	40002000 	.word	0x40002000
 8003f08:	fffffcff 	.word	0xfffffcff
 8003f0c:	40014400 	.word	0x40014400
 8003f10:	40014800 	.word	0x40014800

08003f14 <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 8003f14:	f3ef 8010 	mrs	r0, PRIMASK
 8003f18:	b672      	cpsid	i
 8003f1a:	2800      	cmp	r0, #0
 8003f1c:	d100      	bne.n	8003f20 <QF_int_disable_error>
 8003f1e:	4770      	bx	lr

08003f20 <QF_int_disable_error>:
 8003f20:	4801      	ldr	r0, [pc, #4]	@ (8003f28 <QF_int_disable_error+0x8>)
 8003f22:	2164      	movs	r1, #100	@ 0x64
 8003f24:	4a01      	ldr	r2, [pc, #4]	@ (8003f2c <QF_int_disable_error+0xc>)
 8003f26:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003f28:	080060a4 	.word	0x080060a4
 8003f2c:	0800076d 	.word	0x0800076d

08003f30 <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 8003f30:	f3ef 8010 	mrs	r0, PRIMASK
 8003f34:	2800      	cmp	r0, #0
 8003f36:	d001      	beq.n	8003f3c <QF_int_enable_error>
 8003f38:	b662      	cpsie	i
 8003f3a:	4770      	bx	lr

08003f3c <QF_int_enable_error>:
 8003f3c:	4801      	ldr	r0, [pc, #4]	@ (8003f44 <QF_int_enable_error+0x8>)
 8003f3e:	2165      	movs	r1, #101	@ 0x65
 8003f40:	4a01      	ldr	r2, [pc, #4]	@ (8003f48 <QF_int_enable_error+0xc>)
 8003f42:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003f44:	080060a4 	.word	0x080060a4
 8003f48:	0800076d 	.word	0x0800076d

08003f4c <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 8003f4c:	f3ef 8010 	mrs	r0, PRIMASK
 8003f50:	b672      	cpsid	i
 8003f52:	2800      	cmp	r0, #0
 8003f54:	d100      	bne.n	8003f58 <QF_crit_entry_error>
 8003f56:	4770      	bx	lr

08003f58 <QF_crit_entry_error>:
 8003f58:	4801      	ldr	r0, [pc, #4]	@ (8003f60 <QF_crit_entry_error+0x8>)
 8003f5a:	216e      	movs	r1, #110	@ 0x6e
 8003f5c:	4a01      	ldr	r2, [pc, #4]	@ (8003f64 <QF_crit_entry_error+0xc>)
 8003f5e:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003f60:	080060a4 	.word	0x080060a4
 8003f64:	0800076d 	.word	0x0800076d

08003f68 <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 8003f68:	f3ef 8010 	mrs	r0, PRIMASK
 8003f6c:	2800      	cmp	r0, #0
 8003f6e:	d001      	beq.n	8003f74 <QF_crit_exit_error>
 8003f70:	b662      	cpsie	i
 8003f72:	4770      	bx	lr

08003f74 <QF_crit_exit_error>:
 8003f74:	4801      	ldr	r0, [pc, #4]	@ (8003f7c <QF_crit_exit_error+0x8>)
 8003f76:	216f      	movs	r1, #111	@ 0x6f
 8003f78:	4a01      	ldr	r2, [pc, #4]	@ (8003f80 <QF_crit_exit_error+0xc>)
 8003f7a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003f7c:	080060a4 	.word	0x080060a4
 8003f80:	0800076d 	.word	0x0800076d

08003f84 <QK_init>:
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 8003f84:	23ff      	movs	r3, #255	@ 0xff
 8003f86:	4a03      	ldr	r2, [pc, #12]	@ (8003f94 <QK_init+0x10>)
 8003f88:	041b      	lsls	r3, r3, #16
 8003f8a:	6811      	ldr	r1, [r2, #0]
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6013      	str	r3, [r2, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 8003f90:	4770      	bx	lr
 8003f92:	46c0      	nop			@ (mov r8, r8)
 8003f94:	e000ed20 	.word	0xe000ed20

08003f98 <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 8003f98:	b501      	push	{r0, lr}
 8003f9a:	4808      	ldr	r0, [pc, #32]	@ (8003fbc <PendSV_Handler+0x24>)
 8003f9c:	4780      	blx	r0
 8003f9e:	4a08      	ldr	r2, [pc, #32]	@ (8003fc0 <PendSV_Handler+0x28>)
 8003fa0:	2101      	movs	r1, #1
 8003fa2:	06c9      	lsls	r1, r1, #27
 8003fa4:	6011      	str	r1, [r2, #0]
 8003fa6:	08cb      	lsrs	r3, r1, #3
 8003fa8:	4a06      	ldr	r2, [pc, #24]	@ (8003fc4 <PendSV_Handler+0x2c>)
 8003faa:	3a01      	subs	r2, #1
 8003fac:	4906      	ldr	r1, [pc, #24]	@ (8003fc8 <PendSV_Handler+0x30>)
 8003fae:	b088      	sub	sp, #32
 8003fb0:	a805      	add	r0, sp, #20
 8003fb2:	c00e      	stmia	r0!, {r1, r2, r3}
 8003fb4:	2006      	movs	r0, #6
 8003fb6:	43c0      	mvns	r0, r0
 8003fb8:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 8003fba:	0000      	.short	0x0000
 8003fbc:	08003f15 	.word	0x08003f15
 8003fc0:	e000ed04 	.word	0xe000ed04
 8003fc4:	08004ab9 	.word	0x08004ab9
 8003fc8:	08003fcd 	.word	0x08003fcd

08003fcc <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 8003fcc:	4804      	ldr	r0, [pc, #16]	@ (8003fe0 <QK_thread_ret+0x14>)
 8003fce:	2101      	movs	r1, #1
 8003fd0:	07c9      	lsls	r1, r1, #31
 8003fd2:	6001      	str	r1, [r0, #0]
 8003fd4:	4803      	ldr	r0, [pc, #12]	@ (8003fe4 <QK_thread_ret+0x18>)
 8003fd6:	4780      	blx	r0
 8003fd8:	4803      	ldr	r0, [pc, #12]	@ (8003fe8 <QK_thread_ret+0x1c>)
 8003fda:	2179      	movs	r1, #121	@ 0x79
 8003fdc:	4a03      	ldr	r2, [pc, #12]	@ (8003fec <QK_thread_ret+0x20>)
 8003fde:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003fe0:	e000ed04 	.word	0xe000ed04
 8003fe4:	08003f15 	.word	0x08003f15
 8003fe8:	080060a4 	.word	0x080060a4
 8003fec:	0800076d 	.word	0x0800076d

08003ff0 <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 8003ff0:	b008      	add	sp, #32
 8003ff2:	4801      	ldr	r0, [pc, #4]	@ (8003ff8 <NMI_Handler+0x8>)
 8003ff4:	4780      	blx	r0
 8003ff6:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 8003ff8:	08003f31 	.word	0x08003f31

08003ffc <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 8003ffc:	2100      	movs	r1, #0
 8003ffe:	0c02      	lsrs	r2, r0, #16
 8004000:	d001      	beq.n	8004006 <QF_qlog2_1>
 8004002:	2110      	movs	r1, #16
 8004004:	1c10      	adds	r0, r2, #0

08004006 <QF_qlog2_1>:
 8004006:	0a02      	lsrs	r2, r0, #8
 8004008:	d001      	beq.n	800400e <QF_qlog2_2>
 800400a:	3108      	adds	r1, #8
 800400c:	1c10      	adds	r0, r2, #0

0800400e <QF_qlog2_2>:
 800400e:	0902      	lsrs	r2, r0, #4
 8004010:	d001      	beq.n	8004016 <QF_qlog2_3>
 8004012:	3104      	adds	r1, #4
 8004014:	1c10      	adds	r0, r2, #0

08004016 <QF_qlog2_3>:
 8004016:	4a06      	ldr	r2, [pc, #24]	@ (8004030 <QF_qlog2_LUT+0x10>)
 8004018:	5c10      	ldrb	r0, [r2, r0]
 800401a:	1808      	adds	r0, r1, r0
 800401c:	4770      	bx	lr
 800401e:	46c0      	nop			@ (mov r8, r8)

08004020 <QF_qlog2_LUT>:
 8004020:	02020100 	.word	0x02020100
 8004024:	03030303 	.word	0x03030303
 8004028:	04040404 	.word	0x04040404
 800402c:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 8004030:	08004020 	.word	0x08004020

08004034 <QHsm_top>:
QState QHsm_top(QHsm const * const me, QEvt const * const e) {
    // the top state handler implementation
    Q_UNUSED_PAR(me);
    Q_UNUSED_PAR(e);
    return Q_RET_IGNORED; // the top state ignores all events
}
 8004034:	2005      	movs	r0, #5
 8004036:	4770      	bx	lr

08004038 <QHsm_getStateHandler_>:
//............................................................................
//! @private @memberof QHsm
QStateHandler QHsm_getStateHandler_(QAsm const * const me) {
    // NOTE: this function does NOT apply critical section, so it can
    // be safely called from an already established critical section.
    return me->state.fun;
 8004038:	6840      	ldr	r0, [r0, #4]
}
 800403a:	4770      	bx	lr

0800403c <QHsm_isIn_>:
    Q_INVARIANT_LOCAL(700,
 800403c:	6882      	ldr	r2, [r0, #8]
 800403e:	6843      	ldr	r3, [r0, #4]
 8004040:	43d2      	mvns	r2, r2
{
 8004042:	b570      	push	{r4, r5, r6, lr}
 8004044:	0004      	movs	r4, r0
 8004046:	000d      	movs	r5, r1
    Q_INVARIANT_LOCAL(700,
 8004048:	4293      	cmp	r3, r2
 800404a:	d006      	beq.n	800405a <QHsm_isIn_+0x1e>
 800404c:	f7ff ff7e 	bl	8003f4c <QF_crit_entry_>
 8004050:	21af      	movs	r1, #175	@ 0xaf
 8004052:	4809      	ldr	r0, [pc, #36]	@ (8004078 <QHsm_isIn_+0x3c>)
 8004054:	0089      	lsls	r1, r1, #2
 8004056:	f7fc fb89 	bl	800076c <Q_onError>
        if (s == stateHndl) { // do the states match?
 800405a:	42ab      	cmp	r3, r5
 800405c:	d00a      	beq.n	8004074 <QHsm_isIn_+0x38>
        r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 800405e:	0020      	movs	r0, r4
 8004060:	4906      	ldr	r1, [pc, #24]	@ (800407c <QHsm_isIn_+0x40>)
 8004062:	4798      	blx	r3
        s = me->temp.fun;
 8004064:	68a3      	ldr	r3, [r4, #8]
    } while (r == Q_RET_SUPER);
 8004066:	2800      	cmp	r0, #0
 8004068:	d0f7      	beq.n	800405a <QHsm_isIn_+0x1e>
    bool inState = false; // assume that this HSM is NOT in 'stateHndl'
 800406a:	2000      	movs	r0, #0
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 800406c:	6863      	ldr	r3, [r4, #4]
 800406e:	43db      	mvns	r3, r3
 8004070:	60a3      	str	r3, [r4, #8]
}
 8004072:	bd70      	pop	{r4, r5, r6, pc}
            inState = true;  // 'true' means that match found
 8004074:	2001      	movs	r0, #1
 8004076:	e7f9      	b.n	800406c <QHsm_isIn_+0x30>
 8004078:	080060dc 	.word	0x080060dc
 800407c:	080060bc 	.word	0x080060bc

08004080 <QHsm_enter_target_.isra.0>:
static void QHsm_enter_target_(QAsm * const me,
 8004080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004082:	0004      	movs	r4, r0
 8004084:	000e      	movs	r6, r1
 8004086:	0015      	movs	r5, r2
    for (; ip >= 0; --ip) {
 8004088:	2d00      	cmp	r5, #0
 800408a:	da06      	bge.n	800409a <QHsm_enter_target_.isra.0+0x1a>
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 800408c:	0020      	movs	r0, r4
        t = path[0]; // tran. target becomes the new source
 800408e:	6837      	ldr	r7, [r6, #0]
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8004090:	491b      	ldr	r1, [pc, #108]	@ (8004100 <QHsm_enter_target_.isra.0+0x80>)
 8004092:	47b8      	blx	r7
 8004094:	2803      	cmp	r0, #3
 8004096:	d007      	beq.n	80040a8 <QHsm_enter_target_.isra.0+0x28>
}
 8004098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 800409a:	00ab      	lsls	r3, r5, #2
 800409c:	0020      	movs	r0, r4
 800409e:	4919      	ldr	r1, [pc, #100]	@ (8004104 <QHsm_enter_target_.isra.0+0x84>)
 80040a0:	58f3      	ldr	r3, [r6, r3]
 80040a2:	4798      	blx	r3
    for (; ip >= 0; --ip) {
 80040a4:	3d01      	subs	r5, #1
 80040a6:	e7ef      	b.n	8004088 <QHsm_enter_target_.isra.0+0x8>
        Q_ASSERT_LOCAL(650, me->temp.fun != Q_STATE_CAST(0));
 80040a8:	68a3      	ldr	r3, [r4, #8]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d105      	bne.n	80040ba <QHsm_enter_target_.isra.0+0x3a>
 80040ae:	f7ff ff4d 	bl	8003f4c <QF_crit_entry_>
 80040b2:	4815      	ldr	r0, [pc, #84]	@ (8004108 <QHsm_enter_target_.isra.0+0x88>)
 80040b4:	4915      	ldr	r1, [pc, #84]	@ (800410c <QHsm_enter_target_.isra.0+0x8c>)
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 80040b6:	f7fc fb59 	bl	800076c <Q_onError>
        ip = -1; // entry path index and fixed loop bound (one below [0])
 80040ba:	2501      	movs	r5, #1
 80040bc:	426d      	negs	r5, r5
            ++ip;
 80040be:	3501      	adds	r5, #1
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 80040c0:	2d06      	cmp	r5, #6
 80040c2:	d105      	bne.n	80040d0 <QHsm_enter_target_.isra.0+0x50>
 80040c4:	f7ff ff42 	bl	8003f4c <QF_crit_entry_>
 80040c8:	21a5      	movs	r1, #165	@ 0xa5
 80040ca:	480f      	ldr	r0, [pc, #60]	@ (8004108 <QHsm_enter_target_.isra.0+0x88>)
 80040cc:	0089      	lsls	r1, r1, #2
 80040ce:	e7f2      	b.n	80040b6 <QHsm_enter_target_.isra.0+0x36>
            path[ip] = me->temp.fun; // store the entry path
 80040d0:	68a3      	ldr	r3, [r4, #8]
 80040d2:	00aa      	lsls	r2, r5, #2
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80040d4:	0020      	movs	r0, r4
 80040d6:	490e      	ldr	r1, [pc, #56]	@ (8004110 <QHsm_enter_target_.isra.0+0x90>)
            path[ip] = me->temp.fun; // store the entry path
 80040d8:	50b3      	str	r3, [r6, r2]
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80040da:	4798      	blx	r3
            Q_ASSERT_LOCAL(680, r == Q_RET_SUPER);
 80040dc:	2800      	cmp	r0, #0
 80040de:	d004      	beq.n	80040ea <QHsm_enter_target_.isra.0+0x6a>
 80040e0:	f7ff ff34 	bl	8003f4c <QF_crit_entry_>
 80040e4:	21aa      	movs	r1, #170	@ 0xaa
 80040e6:	4808      	ldr	r0, [pc, #32]	@ (8004108 <QHsm_enter_target_.isra.0+0x88>)
 80040e8:	e7f0      	b.n	80040cc <QHsm_enter_target_.isra.0+0x4c>
        } while (me->temp.fun != t); //loop as long as tran.target not reached
 80040ea:	68a3      	ldr	r3, [r4, #8]
 80040ec:	42bb      	cmp	r3, r7
 80040ee:	d1e6      	bne.n	80040be <QHsm_enter_target_.isra.0+0x3e>
            if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 80040f0:	00ab      	lsls	r3, r5, #2
 80040f2:	0020      	movs	r0, r4
 80040f4:	4903      	ldr	r1, [pc, #12]	@ (8004104 <QHsm_enter_target_.isra.0+0x84>)
 80040f6:	58f3      	ldr	r3, [r6, r3]
 80040f8:	4798      	blx	r3
        for (; ip >= 0; --ip) {
 80040fa:	3d01      	subs	r5, #1
 80040fc:	d2f8      	bcs.n	80040f0 <QHsm_enter_target_.isra.0+0x70>
 80040fe:	e7c5      	b.n	800408c <QHsm_enter_target_.isra.0+0xc>
 8004100:	080060d4 	.word	0x080060d4
 8004104:	080060c4 	.word	0x080060c4
 8004108:	080060dc 	.word	0x080060dc
 800410c:	0000028a 	.word	0x0000028a
 8004110:	080060bc 	.word	0x080060bc

08004114 <QHsm_init_>:
{
 8004114:	b570      	push	{r4, r5, r6, lr}
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8004116:	6843      	ldr	r3, [r0, #4]
 8004118:	4e24      	ldr	r6, [pc, #144]	@ (80041ac <QHsm_init_+0x98>)
{
 800411a:	0004      	movs	r4, r0
 800411c:	b086      	sub	sp, #24
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 800411e:	42b3      	cmp	r3, r6
 8004120:	d005      	beq.n	800412e <QHsm_init_+0x1a>
 8004122:	f7ff ff13 	bl	8003f4c <QF_crit_entry_>
 8004126:	21c8      	movs	r1, #200	@ 0xc8
 8004128:	4821      	ldr	r0, [pc, #132]	@ (80041b0 <QHsm_init_+0x9c>)
    Q_REQUIRE_LOCAL(210, me->temp.fun != Q_STATE_CAST(0));
 800412a:	f7fc fb1f 	bl	800076c <Q_onError>
 800412e:	6883      	ldr	r3, [r0, #8]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d104      	bne.n	800413e <QHsm_init_+0x2a>
 8004134:	f7ff ff0a 	bl	8003f4c <QF_crit_entry_>
 8004138:	21d2      	movs	r1, #210	@ 0xd2
 800413a:	481d      	ldr	r0, [pc, #116]	@ (80041b0 <QHsm_init_+0x9c>)
 800413c:	e7f5      	b.n	800412a <QHsm_init_+0x16>
    QState const r = (*me->temp.fun)(me, Q_EVT_CAST(QEvt));
 800413e:	4798      	blx	r3
    Q_ASSERT_LOCAL(240, r == Q_RET_TRAN);
 8004140:	2803      	cmp	r0, #3
 8004142:	d004      	beq.n	800414e <QHsm_init_+0x3a>
 8004144:	f7ff ff02 	bl	8003f4c <QF_crit_entry_>
 8004148:	21f0      	movs	r1, #240	@ 0xf0
 800414a:	4819      	ldr	r0, [pc, #100]	@ (80041b0 <QHsm_init_+0x9c>)
 800414c:	e7ed      	b.n	800412a <QHsm_init_+0x16>
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 800414e:	2501      	movs	r5, #1
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8004150:	68a3      	ldr	r3, [r4, #8]
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8004152:	426d      	negs	r5, r5
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8004154:	2b00      	cmp	r3, #0
 8004156:	d104      	bne.n	8004162 <QHsm_init_+0x4e>
 8004158:	f7ff fef8 	bl	8003f4c <QF_crit_entry_>
 800415c:	21fa      	movs	r1, #250	@ 0xfa
 800415e:	4814      	ldr	r0, [pc, #80]	@ (80041b0 <QHsm_init_+0x9c>)
 8004160:	e7e3      	b.n	800412a <QHsm_init_+0x16>
        ++ip;
 8004162:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(260, ip < QHSM_MAX_NEST_DEPTH_);
 8004164:	2d06      	cmp	r5, #6
 8004166:	d105      	bne.n	8004174 <QHsm_init_+0x60>
 8004168:	f7ff fef0 	bl	8003f4c <QF_crit_entry_>
 800416c:	2182      	movs	r1, #130	@ 0x82
 800416e:	4810      	ldr	r0, [pc, #64]	@ (80041b0 <QHsm_init_+0x9c>)
        Q_ASSERT_LOCAL(270, me->temp.fun != Q_STATE_CAST(0));
 8004170:	0049      	lsls	r1, r1, #1
 8004172:	e7da      	b.n	800412a <QHsm_init_+0x16>
 8004174:	68a3      	ldr	r3, [r4, #8]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d104      	bne.n	8004184 <QHsm_init_+0x70>
 800417a:	f7ff fee7 	bl	8003f4c <QF_crit_entry_>
 800417e:	2187      	movs	r1, #135	@ 0x87
 8004180:	480b      	ldr	r0, [pc, #44]	@ (80041b0 <QHsm_init_+0x9c>)
 8004182:	e7f5      	b.n	8004170 <QHsm_init_+0x5c>
        path[ip] = me->temp.fun; // store the entry path
 8004184:	4669      	mov	r1, sp
 8004186:	00aa      	lsls	r2, r5, #2
 8004188:	5053      	str	r3, [r2, r1]
        (void)(*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 800418a:	0020      	movs	r0, r4
 800418c:	4909      	ldr	r1, [pc, #36]	@ (80041b4 <QHsm_init_+0xa0>)
 800418e:	4798      	blx	r3
    } while (me->temp.fun != s);
 8004190:	68a3      	ldr	r3, [r4, #8]
 8004192:	42b3      	cmp	r3, r6
 8004194:	d1e5      	bne.n	8004162 <QHsm_init_+0x4e>
    QHsm_enter_target_(me, &path[0], ip, qsId);
 8004196:	002a      	movs	r2, r5
 8004198:	4669      	mov	r1, sp
 800419a:	0020      	movs	r0, r4
 800419c:	f7ff ff70 	bl	8004080 <QHsm_enter_target_.isra.0>
    me->state.fun = path[0]; // change the current active state
 80041a0:	9b00      	ldr	r3, [sp, #0]
 80041a2:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 80041a4:	43db      	mvns	r3, r3
 80041a6:	60a3      	str	r3, [r4, #8]
}
 80041a8:	b006      	add	sp, #24
 80041aa:	bd70      	pop	{r4, r5, r6, pc}
 80041ac:	08004035 	.word	0x08004035
 80041b0:	080060dc 	.word	0x080060dc
 80041b4:	080060bc 	.word	0x080060bc

080041b8 <QHsm_dispatch_>:
    Q_INVARIANT_LOCAL(300,
 80041b8:	6883      	ldr	r3, [r0, #8]
{
 80041ba:	b5f0      	push	{r4, r5, r6, r7, lr}
    Q_INVARIANT_LOCAL(300,
 80041bc:	43db      	mvns	r3, r3
 80041be:	6842      	ldr	r2, [r0, #4]
{
 80041c0:	0004      	movs	r4, r0
 80041c2:	000f      	movs	r7, r1
 80041c4:	b08b      	sub	sp, #44	@ 0x2c
    Q_INVARIANT_LOCAL(300,
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d006      	beq.n	80041d8 <QHsm_dispatch_+0x20>
 80041ca:	f7ff febf 	bl	8003f4c <QF_crit_entry_>
 80041ce:	2196      	movs	r1, #150	@ 0x96
 80041d0:	485f      	ldr	r0, [pc, #380]	@ (8004350 <QHsm_dispatch_+0x198>)
    Q_REQUIRE_LOCAL(310, e != (QEvt *)0);
 80041d2:	0049      	lsls	r1, r1, #1
 80041d4:	f7fc faca 	bl	800076c <Q_onError>
 80041d8:	2900      	cmp	r1, #0
 80041da:	d104      	bne.n	80041e6 <QHsm_dispatch_+0x2e>
 80041dc:	f7ff feb6 	bl	8003f4c <QF_crit_entry_>
 80041e0:	219b      	movs	r1, #155	@ 0x9b
 80041e2:	485b      	ldr	r0, [pc, #364]	@ (8004350 <QHsm_dispatch_+0x198>)
 80041e4:	e7f5      	b.n	80041d2 <QHsm_dispatch_+0x1a>
    int_fast8_t ip = QHSM_MAX_NEST_DEPTH_; // path index & fixed loop bound
 80041e6:	2506      	movs	r5, #6
    me->temp.fun = s;
 80041e8:	6082      	str	r2, [r0, #8]
        Q_INVARIANT_LOCAL(340, ip >= 0);
 80041ea:	3d01      	subs	r5, #1
 80041ec:	d204      	bcs.n	80041f8 <QHsm_dispatch_+0x40>
 80041ee:	f7ff fead 	bl	8003f4c <QF_crit_entry_>
 80041f2:	21aa      	movs	r1, #170	@ 0xaa
 80041f4:	4856      	ldr	r0, [pc, #344]	@ (8004350 <QHsm_dispatch_+0x198>)
 80041f6:	e7ec      	b.n	80041d2 <QHsm_dispatch_+0x1a>
        s = me->temp.fun; // set s to the superstate set previously
 80041f8:	68a6      	ldr	r6, [r4, #8]
        path[ip] = s; // store the path to potential tran. source
 80041fa:	00ab      	lsls	r3, r5, #2
 80041fc:	aa04      	add	r2, sp, #16
        r = (*s)(me, e); // try to handle event e in state s
 80041fe:	0039      	movs	r1, r7
 8004200:	0020      	movs	r0, r4
        path[ip] = s; // store the path to potential tran. source
 8004202:	509e      	str	r6, [r3, r2]
        r = (*s)(me, e); // try to handle event e in state s
 8004204:	47b0      	blx	r6
        if (r == Q_RET_UNHANDLED) { // unhandled due to a guard?
 8004206:	2801      	cmp	r0, #1
 8004208:	d102      	bne.n	8004210 <QHsm_dispatch_+0x58>
            r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 800420a:	0020      	movs	r0, r4
 800420c:	4951      	ldr	r1, [pc, #324]	@ (8004354 <QHsm_dispatch_+0x19c>)
 800420e:	47b0      	blx	r6
    } while (r == Q_RET_SUPER); // loop as long as superstate returned
 8004210:	2800      	cmp	r0, #0
 8004212:	d0ea      	beq.n	80041ea <QHsm_dispatch_+0x32>
    if (r == Q_RET_IGNORED) { // was event e ignored?
 8004214:	2805      	cmp	r0, #5
 8004216:	d021      	beq.n	800425c <QHsm_dispatch_+0xa4>
    else if (r == Q_RET_HANDLED) { // did the last handler handle event e?
 8004218:	2802      	cmp	r0, #2
 800421a:	d01f      	beq.n	800425c <QHsm_dispatch_+0xa4>
    else if ((r == Q_RET_TRAN) || (r == Q_RET_TRAN_HIST)) { // tran. taken?
 800421c:	3803      	subs	r0, #3
 800421e:	2801      	cmp	r0, #1
 8004220:	d900      	bls.n	8004224 <QHsm_dispatch_+0x6c>
 8004222:	e08f      	b.n	8004344 <QHsm_dispatch_+0x18c>
        Q_ASSERT_LOCAL(350, me->temp.fun != Q_STATE_CAST(0));
 8004224:	68a3      	ldr	r3, [r4, #8]
 8004226:	9302      	str	r3, [sp, #8]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d104      	bne.n	8004236 <QHsm_dispatch_+0x7e>
 800422c:	f7ff fe8e 	bl	8003f4c <QF_crit_entry_>
 8004230:	21af      	movs	r1, #175	@ 0xaf
 8004232:	4847      	ldr	r0, [pc, #284]	@ (8004350 <QHsm_dispatch_+0x198>)
 8004234:	e7cd      	b.n	80041d2 <QHsm_dispatch_+0x1a>
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8004236:	2705      	movs	r7, #5
        path[0] = me->temp.fun; // save tran. target in path[0]
 8004238:	9b02      	ldr	r3, [sp, #8]
 800423a:	9304      	str	r3, [sp, #16]
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 800423c:	42bd      	cmp	r5, r7
 800423e:	d112      	bne.n	8004266 <QHsm_dispatch_+0xae>
    if (s == t) {
 8004240:	9b02      	ldr	r3, [sp, #8]
        path[2] = s; // save tran. source
 8004242:	9606      	str	r6, [sp, #24]
    if (s == t) {
 8004244:	429e      	cmp	r6, r3
 8004246:	d116      	bne.n	8004276 <QHsm_dispatch_+0xbe>
        if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8004248:	0020      	movs	r0, r4
 800424a:	4943      	ldr	r1, [pc, #268]	@ (8004358 <QHsm_dispatch_+0x1a0>)
 800424c:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 800424e:	2200      	movs	r2, #0
        QHsm_enter_target_(me, &path[0], ip, qsId);
 8004250:	0020      	movs	r0, r4
 8004252:	a904      	add	r1, sp, #16
 8004254:	f7ff ff14 	bl	8004080 <QHsm_enter_target_.isra.0>
        me->state.fun = path[0]; // change the current active state
 8004258:	9b04      	ldr	r3, [sp, #16]
 800425a:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 800425c:	6863      	ldr	r3, [r4, #4]
 800425e:	43db      	mvns	r3, r3
 8004260:	60a3      	str	r3, [r4, #8]
}
 8004262:	b00b      	add	sp, #44	@ 0x2c
 8004264:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if ((*path[iq])(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8004266:	00bb      	lsls	r3, r7, #2
 8004268:	aa04      	add	r2, sp, #16
 800426a:	0020      	movs	r0, r4
 800426c:	493a      	ldr	r1, [pc, #232]	@ (8004358 <QHsm_dispatch_+0x1a0>)
 800426e:	58d3      	ldr	r3, [r2, r3]
 8004270:	4798      	blx	r3
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8004272:	3f01      	subs	r7, #1
 8004274:	e7e2      	b.n	800423c <QHsm_dispatch_+0x84>
        QState const r =(*t)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004276:	4b37      	ldr	r3, [pc, #220]	@ (8004354 <QHsm_dispatch_+0x19c>)
 8004278:	0020      	movs	r0, r4
 800427a:	0019      	movs	r1, r3
 800427c:	9303      	str	r3, [sp, #12]
 800427e:	9b02      	ldr	r3, [sp, #8]
 8004280:	4798      	blx	r3
 8004282:	1e05      	subs	r5, r0, #0
        Q_ASSERT_LOCAL(440, r == Q_RET_SUPER);
 8004284:	d004      	beq.n	8004290 <QHsm_dispatch_+0xd8>
 8004286:	f7ff fe61 	bl	8003f4c <QF_crit_entry_>
 800428a:	21dc      	movs	r1, #220	@ 0xdc
 800428c:	4830      	ldr	r0, [pc, #192]	@ (8004350 <QHsm_dispatch_+0x198>)
 800428e:	e7a0      	b.n	80041d2 <QHsm_dispatch_+0x1a>
        Q_ASSERT_LOCAL(450, me->temp.fun != Q_STATE_CAST(0));
 8004290:	68a7      	ldr	r7, [r4, #8]
 8004292:	2f00      	cmp	r7, #0
 8004294:	d104      	bne.n	80042a0 <QHsm_dispatch_+0xe8>
 8004296:	f7ff fe59 	bl	8003f4c <QF_crit_entry_>
 800429a:	21e1      	movs	r1, #225	@ 0xe1
 800429c:	482c      	ldr	r0, [pc, #176]	@ (8004350 <QHsm_dispatch_+0x198>)
 800429e:	e798      	b.n	80041d2 <QHsm_dispatch_+0x1a>
        if (s != t) {
 80042a0:	42be      	cmp	r6, r7
 80042a2:	d0d4      	beq.n	800424e <QHsm_dispatch_+0x96>
            (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80042a4:	0020      	movs	r0, r4
 80042a6:	9903      	ldr	r1, [sp, #12]
 80042a8:	47b0      	blx	r6
            if (me->temp.fun == t) {
 80042aa:	68a3      	ldr	r3, [r4, #8]
 80042ac:	9301      	str	r3, [sp, #4]
 80042ae:	429f      	cmp	r7, r3
 80042b0:	d0ca      	beq.n	8004248 <QHsm_dispatch_+0x90>
            else if (me->temp.fun == path[0]) {
 80042b2:	9b02      	ldr	r3, [sp, #8]
 80042b4:	9a01      	ldr	r2, [sp, #4]
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d105      	bne.n	80042c6 <QHsm_dispatch_+0x10e>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 80042ba:	0020      	movs	r0, r4
 80042bc:	4926      	ldr	r1, [pc, #152]	@ (8004358 <QHsm_dispatch_+0x1a0>)
 80042be:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 80042c0:	2201      	movs	r2, #1
 80042c2:	4252      	negs	r2, r2
 80042c4:	e7c4      	b.n	8004250 <QHsm_dispatch_+0x98>
                path[1] = t; // save the superstate of target
 80042c6:	9705      	str	r7, [sp, #20]
    me->temp.fun = path[1];                // target->super
 80042c8:	60a7      	str	r7, [r4, #8]
        ++ip;
 80042ca:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(540, ip < QHSM_MAX_NEST_DEPTH_);
 80042cc:	2d06      	cmp	r5, #6
 80042ce:	d105      	bne.n	80042dc <QHsm_dispatch_+0x124>
 80042d0:	f7ff fe3c 	bl	8003f4c <QF_crit_entry_>
 80042d4:	2187      	movs	r1, #135	@ 0x87
 80042d6:	481e      	ldr	r0, [pc, #120]	@ (8004350 <QHsm_dispatch_+0x198>)
 80042d8:	0089      	lsls	r1, r1, #2
 80042da:	e77b      	b.n	80041d4 <QHsm_dispatch_+0x1c>
        path[ip] = me->temp.fun; // store temp in the entry path array
 80042dc:	68a3      	ldr	r3, [r4, #8]
 80042de:	00aa      	lsls	r2, r5, #2
 80042e0:	a904      	add	r1, sp, #16
 80042e2:	508b      	str	r3, [r1, r2]
        r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80042e4:	0020      	movs	r0, r4
 80042e6:	9903      	ldr	r1, [sp, #12]
 80042e8:	4798      	blx	r3
        if (me->temp.fun == s) { // is temp the LCA?
 80042ea:	68a3      	ldr	r3, [r4, #8]
 80042ec:	429e      	cmp	r6, r3
 80042ee:	d027      	beq.n	8004340 <QHsm_dispatch_+0x188>
    } while (r == Q_RET_SUPER); // loop as long as superstate reached
 80042f0:	2800      	cmp	r0, #0
 80042f2:	d0ea      	beq.n	80042ca <QHsm_dispatch_+0x112>
        (void)(*s)(me, &l_resEvt_[Q_EXIT_SIG]);
 80042f4:	4f18      	ldr	r7, [pc, #96]	@ (8004358 <QHsm_dispatch_+0x1a0>)
 80042f6:	0020      	movs	r0, r4
 80042f8:	0039      	movs	r1, r7
 80042fa:	47b0      	blx	r6
        iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 80042fc:	002a      	movs	r2, r5
            if (s == path[iq]) { // is this the LCA?
 80042fe:	0093      	lsls	r3, r2, #2
 8004300:	a904      	add	r1, sp, #16
 8004302:	58cb      	ldr	r3, [r1, r3]
 8004304:	9901      	ldr	r1, [sp, #4]
                ip = iq - 1; // do not enter the LCA
 8004306:	3a01      	subs	r2, #1
            if (s == path[iq]) { // is this the LCA?
 8004308:	4299      	cmp	r1, r3
 800430a:	d0a1      	beq.n	8004250 <QHsm_dispatch_+0x98>
        for (; iq >= 0; --iq) {
 800430c:	1c53      	adds	r3, r2, #1
 800430e:	d1f6      	bne.n	80042fe <QHsm_dispatch_+0x146>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8004310:	0039      	movs	r1, r7
 8004312:	0020      	movs	r0, r4
 8004314:	9b01      	ldr	r3, [sp, #4]
 8004316:	4798      	blx	r3
 8004318:	2802      	cmp	r0, #2
 800431a:	d103      	bne.n	8004324 <QHsm_dispatch_+0x16c>
                    (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 800431c:	0020      	movs	r0, r4
 800431e:	9903      	ldr	r1, [sp, #12]
 8004320:	9b01      	ldr	r3, [sp, #4]
 8004322:	4798      	blx	r3
                iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8004324:	002a      	movs	r2, r5
                s = me->temp.fun; // set to super of s
 8004326:	68a3      	ldr	r3, [r4, #8]
 8004328:	9301      	str	r3, [sp, #4]
                    if (s == path[iq]) { // is this the LCA?
 800432a:	0093      	lsls	r3, r2, #2
 800432c:	a904      	add	r1, sp, #16
 800432e:	58cb      	ldr	r3, [r1, r3]
 8004330:	9901      	ldr	r1, [sp, #4]
                        ip = iq - 1; // indicate not to enter the LCA
 8004332:	3a01      	subs	r2, #1
                    if (s == path[iq]) { // is this the LCA?
 8004334:	4299      	cmp	r1, r3
 8004336:	d100      	bne.n	800433a <QHsm_dispatch_+0x182>
 8004338:	e78a      	b.n	8004250 <QHsm_dispatch_+0x98>
                for (; iq >= 0; --iq) {
 800433a:	1c53      	adds	r3, r2, #1
 800433c:	d1f5      	bne.n	800432a <QHsm_dispatch_+0x172>
 800433e:	e7e7      	b.n	8004310 <QHsm_dispatch_+0x158>
        ++ip;
 8004340:	002a      	movs	r2, r5
 8004342:	e785      	b.n	8004250 <QHsm_dispatch_+0x98>
        Q_ERROR_LOCAL(360); // last state handler returned impossible value
 8004344:	f7ff fe02 	bl	8003f4c <QF_crit_entry_>
 8004348:	21b4      	movs	r1, #180	@ 0xb4
 800434a:	4801      	ldr	r0, [pc, #4]	@ (8004350 <QHsm_dispatch_+0x198>)
 800434c:	e741      	b.n	80041d2 <QHsm_dispatch_+0x1a>
 800434e:	46c0      	nop			@ (mov r8, r8)
 8004350:	080060dc 	.word	0x080060dc
 8004354:	080060bc 	.word	0x080060bc
 8004358:	080060cc 	.word	0x080060cc

0800435c <QHsm_ctor>:
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 800435c:	4b02      	ldr	r3, [pc, #8]	@ (8004368 <QHsm_ctor+0xc>)
    me->super.temp.fun  = initial; // the initial tran. handler
 800435e:	6081      	str	r1, [r0, #8]
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8004360:	6003      	str	r3, [r0, #0]
    me->super.state.fun = Q_STATE_CAST(&QHsm_top); // the current state (top)
 8004362:	4b02      	ldr	r3, [pc, #8]	@ (800436c <QHsm_ctor+0x10>)
 8004364:	6043      	str	r3, [r0, #4]
}
 8004366:	4770      	bx	lr
 8004368:	080060ac 	.word	0x080060ac
 800436c:	08004035 	.word	0x08004035

08004370 <QEvt_ctor>:

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
    me->sig      = (QSignal)sig;
    me->poolNum_ = 0x00U; // not a pool event
 8004370:	4b01      	ldr	r3, [pc, #4]	@ (8004378 <QEvt_ctor+0x8>)
    me->sig      = (QSignal)sig;
 8004372:	8001      	strh	r1, [r0, #0]
    me->poolNum_ = 0x00U; // not a pool event
 8004374:	8043      	strh	r3, [r0, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
}
 8004376:	4770      	bx	lr
 8004378:	ffffe000 	.word	0xffffe000

0800437c <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 800437c:	b510      	push	{r4, lr}
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 800437e:	78c3      	ldrb	r3, [r0, #3]
 8004380:	2b3f      	cmp	r3, #63	@ 0x3f
 8004382:	d903      	bls.n	800438c <QEvt_refCtr_inc_+0x10>
 8004384:	21c8      	movs	r1, #200	@ 0xc8
 8004386:	4803      	ldr	r0, [pc, #12]	@ (8004394 <QEvt_refCtr_inc_+0x18>)
 8004388:	f7fc f9f0 	bl	800076c <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    ++mut_me->refCtr_;
 800438c:	3301      	adds	r3, #1
 800438e:	70c3      	strb	r3, [r0, #3]
}
 8004390:	bd10      	pop	{r4, pc}
 8004392:	46c0      	nop			@ (mov r8, r8)
 8004394:	080060e4 	.word	0x080060e4

08004398 <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    --mut_me->refCtr_;
 8004398:	78c3      	ldrb	r3, [r0, #3]
 800439a:	3b01      	subs	r3, #1
 800439c:	70c3      	strb	r3, [r0, #3]
}
 800439e:	4770      	bx	lr

080043a0 <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 80043a0:	b570      	push	{r4, r5, r6, lr}
 80043a2:	000e      	movs	r6, r1
 80043a4:	0004      	movs	r4, r0
 80043a6:	0015      	movs	r5, r2
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80043a8:	f7ff fdd0 	bl	8003f4c <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 80043ac:	2e00      	cmp	r6, #0
 80043ae:	d103      	bne.n	80043b8 <QActive_post_+0x18>
 80043b0:	2164      	movs	r1, #100	@ 0x64
 80043b2:	4824      	ldr	r0, [pc, #144]	@ (8004444 <QActive_post_+0xa4>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary

    bool status = (nFree > 0U);
    if (margin == QF_NO_MARGIN) { // no margin requested?
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 80043b4:	f7fc f9da 	bl	800076c <Q_onError>
    if (margin == QF_NO_MARGIN) { // no margin requested?
 80043b8:	4a23      	ldr	r2, [pc, #140]	@ (8004448 <QActive_post_+0xa8>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 80043ba:	7fe3      	ldrb	r3, [r4, #31]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 80043bc:	4295      	cmp	r5, r2
 80043be:	d105      	bne.n	80043cc <QActive_post_+0x2c>
    bool status = (nFree > 0U);
 80043c0:	2501      	movs	r5, #1
        Q_ASSERT_INCRIT(130, status);
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d106      	bne.n	80043d4 <QActive_post_+0x34>
 80043c6:	2182      	movs	r1, #130	@ 0x82
 80043c8:	481e      	ldr	r0, [pc, #120]	@ (8004444 <QActive_post_+0xa4>)
 80043ca:	e7f3      	b.n	80043b4 <QActive_post_+0x14>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 80043cc:	b2ed      	uxtb	r5, r5
 80043ce:	429d      	cmp	r5, r3
 80043d0:	41ad      	sbcs	r5, r5
 80043d2:	426d      	negs	r5, r5
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 80043d4:	78b3      	ldrb	r3, [r6, #2]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <QActive_post_+0x40>
        QEvt_refCtr_inc_(e); // increment the reference counter
 80043da:	0030      	movs	r0, r6
 80043dc:	f7ff ffce 	bl	800437c <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 80043e0:	2d00      	cmp	r5, #0
 80043e2:	d028      	beq.n	8004436 <QActive_post_+0x96>
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 80043e4:	7fe3      	ldrb	r3, [r4, #31]

    --nFree; // one free entry just used up
    me->eQueue.nFree = nFree; // update the original
    if (me->eQueue.nMin > nFree) {
 80043e6:	1c62      	adds	r2, r4, #1
    --nFree; // one free entry just used up
 80043e8:	3b01      	subs	r3, #1
 80043ea:	b2db      	uxtb	r3, r3
    me->eQueue.nFree = nFree; // update the original
 80043ec:	77e3      	strb	r3, [r4, #31]
    if (me->eQueue.nMin > nFree) {
 80043ee:	7fd1      	ldrb	r1, [r2, #31]
 80043f0:	4299      	cmp	r1, r3
 80043f2:	d900      	bls.n	80043f6 <QActive_post_+0x56>
        me->eQueue.nMin = nFree; // update minimum so far
 80043f4:	77d3      	strb	r3, [r2, #31]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 80043f6:	6963      	ldr	r3, [r4, #20]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d112      	bne.n	8004422 <QActive_post_+0x82>
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 80043fc:	7b21      	ldrb	r1, [r4, #12]
 80043fe:	4813      	ldr	r0, [pc, #76]	@ (800444c <QActive_post_+0xac>)
        me->eQueue.frontEvt = e; // deliver event directly
 8004400:	6166      	str	r6, [r4, #20]
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8004402:	f000 fa21 	bl	8004848 <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 8004406:	f3ef 8305 	mrs	r3, IPSR
 800440a:	2b00      	cmp	r3, #0
 800440c:	d105      	bne.n	800441a <QActive_post_+0x7a>
 800440e:	f000 fb1d 	bl	8004a4c <QK_sched_>
 8004412:	2800      	cmp	r0, #0
 8004414:	d001      	beq.n	800441a <QActive_post_+0x7a>
 8004416:	f000 fb4f 	bl	8004ab8 <QK_activate_>
        QF_CRIT_EXIT();
 800441a:	f7ff fda5 	bl	8003f68 <QF_crit_exit_>
}
 800441e:	0028      	movs	r0, r5
 8004420:	bd70      	pop	{r4, r5, r6, pc}
#endif // def QXK_H_
    }
    else { // queue was not empty, insert event into the ring-buffer
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 8004422:	7f63      	ldrb	r3, [r4, #29]
        me->eQueue.ring[head] = e; // insert e into buffer
 8004424:	69a2      	ldr	r2, [r4, #24]
 8004426:	0099      	lsls	r1, r3, #2
 8004428:	508e      	str	r6, [r1, r2]

        if (head == 0U) { // need to wrap the head?
 800442a:	2b00      	cmp	r3, #0
 800442c:	d100      	bne.n	8004430 <QActive_post_+0x90>
            head = me->eQueue.end;
 800442e:	7f23      	ldrb	r3, [r4, #28]
        }
        --head; // advance the head (counter-clockwise)
 8004430:	3b01      	subs	r3, #1

        me->eQueue.head = head; // update the original
 8004432:	7763      	strb	r3, [r4, #29]
 8004434:	e7f1      	b.n	800441a <QActive_post_+0x7a>
        QF_CRIT_EXIT();
 8004436:	f7ff fd97 	bl	8003f68 <QF_crit_exit_>
        QF_gc(e); // recycle the event to avoid a leak
 800443a:	0030      	movs	r0, r6
 800443c:	f000 f8bc 	bl	80045b8 <QF_gc>
 8004440:	e7ed      	b.n	800441e <QActive_post_+0x7e>
 8004442:	46c0      	nop			@ (mov r8, r8)
 8004444:	080060eb 	.word	0x080060eb
 8004448:	0000ffff 	.word	0x0000ffff
 800444c:	20000850 	.word	0x20000850

08004450 <QActive_get_>:
QEvt const * QActive_get_(QActive * const me) {
 8004450:	b570      	push	{r4, r5, r6, lr}
 8004452:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 8004454:	f7ff fd7a 	bl	8003f4c <QF_crit_entry_>
    QEvt const * const e = me->eQueue.frontEvt;
 8004458:	6965      	ldr	r5, [r4, #20]
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 800445a:	2d00      	cmp	r5, #0
 800445c:	d104      	bne.n	8004468 <QActive_get_+0x18>
 800445e:	219b      	movs	r1, #155	@ 0x9b
 8004460:	4813      	ldr	r0, [pc, #76]	@ (80044b0 <QActive_get_+0x60>)
 8004462:	0049      	lsls	r1, r1, #1
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 8004464:	f7fc f982 	bl	800076c <Q_onError>
    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8004468:	7fe2      	ldrb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 800446a:	7f23      	ldrb	r3, [r4, #28]
    ++nFree; // one more free event in the queue
 800446c:	3201      	adds	r2, #1
 800446e:	b2d2      	uxtb	r2, r2
    me->eQueue.nFree = nFree; // update the # free
 8004470:	77e2      	strb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 8004472:	4293      	cmp	r3, r2
 8004474:	d313      	bcc.n	800449e <QActive_get_+0x4e>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 8004476:	7fa2      	ldrb	r2, [r4, #30]
        QEvt const * const frontEvt = me->eQueue.ring[tail];
 8004478:	69a1      	ldr	r1, [r4, #24]
 800447a:	0090      	lsls	r0, r2, #2
 800447c:	5841      	ldr	r1, [r0, r1]
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 800447e:	2900      	cmp	r1, #0
 8004480:	d103      	bne.n	800448a <QActive_get_+0x3a>
 8004482:	480b      	ldr	r0, [pc, #44]	@ (80044b0 <QActive_get_+0x60>)
 8004484:	315f      	adds	r1, #95	@ 0x5f
 8004486:	31ff      	adds	r1, #255	@ 0xff
 8004488:	e7ec      	b.n	8004464 <QActive_get_+0x14>
        me->eQueue.frontEvt = frontEvt; // update the original
 800448a:	6161      	str	r1, [r4, #20]
        if (tail == 0U) { // need to wrap the tail?
 800448c:	2a00      	cmp	r2, #0
 800448e:	d000      	beq.n	8004492 <QActive_get_+0x42>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 8004490:	0013      	movs	r3, r2
        --tail; // advance the tail (counter-clockwise)
 8004492:	3b01      	subs	r3, #1
        me->eQueue.tail = tail; // update the original
 8004494:	77a3      	strb	r3, [r4, #30]
    QF_CRIT_EXIT();
 8004496:	f7ff fd67 	bl	8003f68 <QF_crit_exit_>
}
 800449a:	0028      	movs	r0, r5
 800449c:	bd70      	pop	{r4, r5, r6, pc}
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 800449e:	2100      	movs	r1, #0
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80044a0:	3301      	adds	r3, #1
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 80044a2:	6161      	str	r1, [r4, #20]
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d0f6      	beq.n	8004496 <QActive_get_+0x46>
 80044a8:	4801      	ldr	r0, [pc, #4]	@ (80044b0 <QActive_get_+0x60>)
 80044aa:	3169      	adds	r1, #105	@ 0x69
 80044ac:	e7eb      	b.n	8004486 <QActive_get_+0x36>
 80044ae:	46c0      	nop			@ (mov r8, r8)
 80044b0:	080060eb 	.word	0x080060eb

080044b4 <QF_poolInit>:
//! @static @public @memberof QF
void QF_poolInit(
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const evtSize)
{
 80044b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    uint8_t const poolNum = QF_priv_.maxPool_;
 80044b6:	4b14      	ldr	r3, [pc, #80]	@ (8004508 <QF_poolInit+0x54>)
{
 80044b8:	9001      	str	r0, [sp, #4]
    uint8_t const poolNum = QF_priv_.maxPool_;
 80044ba:	781d      	ldrb	r5, [r3, #0]
{
 80044bc:	000f      	movs	r7, r1
 80044be:	0016      	movs	r6, r2
    uint8_t const poolNum = QF_priv_.maxPool_;
 80044c0:	4c12      	ldr	r4, [pc, #72]	@ (800450c <QF_poolInit+0x58>)

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80044c2:	f7ff fd43 	bl	8003f4c <QF_crit_entry_>

    // the maximum of initialized pools so far must be in the configured range
    Q_REQUIRE_INCRIT(100, poolNum < QF_MAX_EPOOL);
 80044c6:	2d02      	cmp	r5, #2
 80044c8:	d903      	bls.n	80044d2 <QF_poolInit+0x1e>
 80044ca:	2164      	movs	r1, #100	@ 0x64
 80044cc:	4810      	ldr	r0, [pc, #64]	@ (8004510 <QF_poolInit+0x5c>)
    if (poolNum > 0U) { // any event pools already initialized?
        // the last initialized event pool must have event size smaller
        // than the one just being initialized
        // NOTE: QF event pools must be initialized in the increasing order
        // of their event sizes
        Q_REQUIRE_INCRIT(110,
 80044ce:	f7fc f94d 	bl	800076c <Q_onError>
    if (poolNum > 0U) { // any event pools already initialized?
 80044d2:	2d00      	cmp	r5, #0
 80044d4:	d009      	beq.n	80044ea <QF_poolInit+0x36>
        Q_REQUIRE_INCRIT(110,
 80044d6:	2314      	movs	r3, #20
 80044d8:	1e6a      	subs	r2, r5, #1
 80044da:	4353      	muls	r3, r2
 80044dc:	18e3      	adds	r3, r4, r3
 80044de:	899b      	ldrh	r3, [r3, #12]
 80044e0:	42b3      	cmp	r3, r6
 80044e2:	d302      	bcc.n	80044ea <QF_poolInit+0x36>
 80044e4:	216e      	movs	r1, #110	@ 0x6e
 80044e6:	480a      	ldr	r0, [pc, #40]	@ (8004510 <QF_poolInit+0x5c>)
 80044e8:	e7f1      	b.n	80044ce <QF_poolInit+0x1a>
            QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum - 1U]) < evtSize);
    }
    QF_priv_.maxPool_ = poolNum + 1U; // one more pool
 80044ea:	0023      	movs	r3, r4
 80044ec:	1c6a      	adds	r2, r5, #1
 80044ee:	333c      	adds	r3, #60	@ 0x3c
 80044f0:	701a      	strb	r2, [r3, #0]

    QF_CRIT_EXIT();
 80044f2:	f7ff fd39 	bl	8003f68 <QF_crit_exit_>

    // perform the port-dependent initialization of the event-pool
    QF_EPOOL_INIT_(QF_priv_.ePool_[poolNum], poolSto, poolSize, evtSize);
 80044f6:	2314      	movs	r3, #20
 80044f8:	436b      	muls	r3, r5
 80044fa:	003a      	movs	r2, r7
 80044fc:	18e0      	adds	r0, r4, r3
 80044fe:	9901      	ldr	r1, [sp, #4]
 8004500:	0033      	movs	r3, r6
 8004502:	f000 f891 	bl	8004628 <QMPool_init>
        // replace the "?" with the one-digit pool number (1-based)
        obj_name[7] = (uint8_t)((uint8_t)'0' + QF_priv_.maxPool_);
        QS_obj_dict_pre_(&QF_priv_.ePool_[poolNum], (char const *)obj_name);
    }
#endif // Q_SPY
}
 8004506:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004508:	200007ac 	.word	0x200007ac
 800450c:	20000770 	.word	0x20000770
 8004510:	080060f3 	.word	0x080060f3

08004514 <QF_newX_>:
//! @static @private @memberof QF
QEvt * QF_newX_(
    uint_fast16_t const evtSize,
    uint_fast16_t const margin,
    enum_t const sig)
{
 8004514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004516:	0017      	movs	r7, r2
 8004518:	0006      	movs	r6, r0
 800451a:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800451c:	f7ff fd16 	bl	8003f4c <QF_crit_entry_>

    uint8_t const maxPool = QF_priv_.maxPool_;
 8004520:	4b1e      	ldr	r3, [pc, #120]	@ (800459c <QF_newX_+0x88>)
 8004522:	4c1f      	ldr	r4, [pc, #124]	@ (80045a0 <QF_newX_+0x8c>)
 8004524:	781a      	ldrb	r2, [r3, #0]

    // the maximum count of initialized pools must be in configured range
    Q_REQUIRE_INCRIT(610, maxPool <= QF_MAX_EPOOL);
 8004526:	2a03      	cmp	r2, #3
 8004528:	d80f      	bhi.n	800454a <QF_newX_+0x36>
 800452a:	0021      	movs	r1, r4

    // find the pool that fits the requested event size...
    uint8_t poolNum = 0U; // zero-based poolNum initially
 800452c:	2300      	movs	r3, #0
    for (; poolNum < maxPool; ++poolNum) {
 800452e:	4293      	cmp	r3, r2
 8004530:	d007      	beq.n	8004542 <QF_newX_+0x2e>
        // call port-specific operation for the event-size in a given pool
        if (evtSize <= QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum])) {
 8004532:	8988      	ldrh	r0, [r1, #12]
 8004534:	3114      	adds	r1, #20
 8004536:	4684      	mov	ip, r0
 8004538:	1c58      	adds	r0, r3, #1
 800453a:	45b4      	cmp	ip, r6
 800453c:	d309      	bcc.n	8004552 <QF_newX_+0x3e>
        }
    }

    // event pool must be found, which means that the reqeusted event size
    // fits in one of the initialized pools
    Q_ASSERT_INCRIT(620, poolNum < maxPool);
 800453e:	4293      	cmp	r3, r2
 8004540:	d309      	bcc.n	8004556 <QF_newX_+0x42>
 8004542:	219b      	movs	r1, #155	@ 0x9b
 8004544:	4817      	ldr	r0, [pc, #92]	@ (80045a4 <QF_newX_+0x90>)
 8004546:	0089      	lsls	r1, r1, #2
 8004548:	e001      	b.n	800454e <QF_newX_+0x3a>
    Q_REQUIRE_INCRIT(610, maxPool <= QF_MAX_EPOOL);
 800454a:	4816      	ldr	r0, [pc, #88]	@ (80045a4 <QF_newX_+0x90>)
 800454c:	4916      	ldr	r1, [pc, #88]	@ (80045a8 <QF_newX_+0x94>)
    Q_ASSERT_INCRIT(620, poolNum < maxPool);
 800454e:	f7fc f90d 	bl	800076c <Q_onError>
    for (; poolNum < maxPool; ++poolNum) {
 8004552:	b2c3      	uxtb	r3, r0
 8004554:	e7eb      	b.n	800452e <QF_newX_+0x1a>

    ++poolNum; // convert to 1-based poolNum
 8004556:	b2c6      	uxtb	r6, r0

    QF_CRIT_EXIT();
 8004558:	f7ff fd06 	bl	8003f68 <QF_crit_exit_>
#ifdef Q_SPY
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
                  ((margin != QF_NO_MARGIN) ? margin : 0U),
                  QS_ID_EP + poolNum);
#else
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
 800455c:	2314      	movs	r3, #20
 800455e:	1e72      	subs	r2, r6, #1
 8004560:	4353      	muls	r3, r2
 8004562:	18e0      	adds	r0, r4, r3
 8004564:	4b11      	ldr	r3, [pc, #68]	@ (80045ac <QF_newX_+0x98>)
 8004566:	2200      	movs	r2, #0
 8004568:	18e9      	adds	r1, r5, r3
 800456a:	1e4b      	subs	r3, r1, #1
 800456c:	4199      	sbcs	r1, r3
 800456e:	4249      	negs	r1, r1
 8004570:	4029      	ands	r1, r5
 8004572:	f000 f899 	bl	80046a8 <QMPool_get>
 8004576:	1e04      	subs	r4, r0, #0
                  ((margin != QF_NO_MARGIN) ? margin : 0U), 0U);
#endif

    if (e != (QEvt *)0) { // was e allocated correctly?
 8004578:	d005      	beq.n	8004586 <QF_newX_+0x72>
        e->sig      = (QSignal)sig; // set the signal
        e->poolNum_ = poolNum;
        e->refCtr_  = 0U; // reference count starts at 0
 800457a:	2300      	movs	r3, #0
        e->sig      = (QSignal)sig; // set the signal
 800457c:	8007      	strh	r7, [r0, #0]
        e->poolNum_ = poolNum;
 800457e:	7086      	strb	r6, [r0, #2]
        e->refCtr_  = 0U; // reference count starts at 0
 8004580:	70c3      	strb	r3, [r0, #3]
    }

    // if we can't tolerate failed allocation (margin != QF_NO_MARGIN),
    // the returned event e is guaranteed to be valid (not NULL).
    return e;
}
 8004582:	0020      	movs	r0, r4
 8004584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        QF_CRIT_ENTRY();
 8004586:	f7ff fce1 	bl	8003f4c <QF_crit_entry_>
        Q_ASSERT_INCRIT(630, margin != QF_NO_MARGIN);
 800458a:	4b09      	ldr	r3, [pc, #36]	@ (80045b0 <QF_newX_+0x9c>)
 800458c:	429d      	cmp	r5, r3
 800458e:	d102      	bne.n	8004596 <QF_newX_+0x82>
 8004590:	4804      	ldr	r0, [pc, #16]	@ (80045a4 <QF_newX_+0x90>)
 8004592:	4908      	ldr	r1, [pc, #32]	@ (80045b4 <QF_newX_+0xa0>)
 8004594:	e7db      	b.n	800454e <QF_newX_+0x3a>
        QF_CRIT_EXIT();
 8004596:	f7ff fce7 	bl	8003f68 <QF_crit_exit_>
    return e;
 800459a:	e7f2      	b.n	8004582 <QF_newX_+0x6e>
 800459c:	200007ac 	.word	0x200007ac
 80045a0:	20000770 	.word	0x20000770
 80045a4:	080060f3 	.word	0x080060f3
 80045a8:	00000262 	.word	0x00000262
 80045ac:	ffff0001 	.word	0xffff0001
 80045b0:	0000ffff 	.word	0x0000ffff
 80045b4:	00000276 	.word	0x00000276

080045b8 <QF_gc>:

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 80045b8:	b570      	push	{r4, r5, r6, lr}
 80045ba:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80045bc:	f7ff fcc6 	bl	8003f4c <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 80045c0:	2c00      	cmp	r4, #0
 80045c2:	d104      	bne.n	80045ce <QF_gc+0x16>
 80045c4:	21af      	movs	r1, #175	@ 0xaf
 80045c6:	4814      	ldr	r0, [pc, #80]	@ (8004618 <QF_gc+0x60>)
        else { // this is the last reference to this event, recycle it
#ifndef Q_UNSAFE
            uint8_t const maxPool = QF_priv_.maxPool_;

            // the maximum count of initialized pools must be in configured range
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 80045c8:	0089      	lsls	r1, r1, #2
 80045ca:	f7fc f8cf 	bl	800076c <Q_onError>
    uint8_t const poolNum = (uint8_t)e->poolNum_;
 80045ce:	78a6      	ldrb	r6, [r4, #2]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 80045d0:	2e00      	cmp	r6, #0
 80045d2:	d005      	beq.n	80045e0 <QF_gc+0x28>
        if (e->refCtr_ > 1U) { // isn't this the last reference?
 80045d4:	78e3      	ldrb	r3, [r4, #3]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d905      	bls.n	80045e6 <QF_gc+0x2e>
            QEvt_refCtr_dec_(e); // decrement the ref counter
 80045da:	0020      	movs	r0, r4
 80045dc:	f7ff fedc 	bl	8004398 <QEvt_refCtr_dec_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
#endif
        }
    }
    else {
        QF_CRIT_EXIT();
 80045e0:	f7ff fcc2 	bl	8003f68 <QF_crit_exit_>
    }
}
 80045e4:	e016      	b.n	8004614 <QF_gc+0x5c>
            uint8_t const maxPool = QF_priv_.maxPool_;
 80045e6:	4b0d      	ldr	r3, [pc, #52]	@ (800461c <QF_gc+0x64>)
 80045e8:	4d0d      	ldr	r5, [pc, #52]	@ (8004620 <QF_gc+0x68>)
 80045ea:	781b      	ldrb	r3, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d902      	bls.n	80045f6 <QF_gc+0x3e>
 80045f0:	21b9      	movs	r1, #185	@ 0xb9
 80045f2:	4809      	ldr	r0, [pc, #36]	@ (8004618 <QF_gc+0x60>)
 80045f4:	e7e8      	b.n	80045c8 <QF_gc+0x10>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 80045f6:	429e      	cmp	r6, r3
 80045f8:	d902      	bls.n	8004600 <QF_gc+0x48>
 80045fa:	4807      	ldr	r0, [pc, #28]	@ (8004618 <QF_gc+0x60>)
 80045fc:	4909      	ldr	r1, [pc, #36]	@ (8004624 <QF_gc+0x6c>)
 80045fe:	e7e4      	b.n	80045ca <QF_gc+0x12>
            QF_CRIT_EXIT();
 8004600:	f7ff fcb2 	bl	8003f68 <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 8004604:	2014      	movs	r0, #20
 8004606:	3e01      	subs	r6, #1
 8004608:	4370      	muls	r0, r6
 800460a:	2200      	movs	r2, #0
 800460c:	0021      	movs	r1, r4
 800460e:	1940      	adds	r0, r0, r5
 8004610:	f000 f88a 	bl	8004728 <QMPool_put>
}
 8004614:	bd70      	pop	{r4, r5, r6, pc}
 8004616:	46c0      	nop			@ (mov r8, r8)
 8004618:	080060f3 	.word	0x080060f3
 800461c:	200007ac 	.word	0x200007ac
 8004620:	20000770 	.word	0x20000770
 8004624:	000002ee 	.word	0x000002ee

08004628 <QMPool_init>:
//! @public @memberof QMPool
void QMPool_init(QMPool * const me,
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const blockSize)
{
 8004628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800462a:	000c      	movs	r4, r1
 800462c:	0005      	movs	r5, r0
 800462e:	0016      	movs	r6, r2
 8004630:	001f      	movs	r7, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004632:	f7ff fc8b 	bl	8003f4c <QF_crit_entry_>

    // the pool storage must be provided
    Q_REQUIRE_INCRIT(100, poolSto != (void *)0);
 8004636:	2c00      	cmp	r4, #0
 8004638:	d103      	bne.n	8004642 <QMPool_init+0x1a>
 800463a:	2164      	movs	r1, #100	@ 0x64
 800463c:	4818      	ldr	r0, [pc, #96]	@ (80046a0 <QMPool_init+0x78>)
        me->blockSize += (QMPoolSize)sizeof(void *);
        ++index;
    }

    // the pool buffer must fit at least one rounded-up block
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 800463e:	f7fc f895 	bl	800076c <Q_onError>
    while (me->blockSize < (QMPoolSize)blockSize) {
 8004642:	2308      	movs	r3, #8
    uint_fast16_t index = 2U; // index of the next block
 8004644:	2102      	movs	r1, #2
    me->start    = (void * *)poolSto;
 8004646:	602c      	str	r4, [r5, #0]
    me->freeHead = me->start;
 8004648:	60ac      	str	r4, [r5, #8]
    while (me->blockSize < (QMPoolSize)blockSize) {
 800464a:	b2bf      	uxth	r7, r7
 800464c:	429f      	cmp	r7, r3
 800464e:	d805      	bhi.n	800465c <QMPool_init+0x34>
 8004650:	81ab      	strh	r3, [r5, #12]
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 8004652:	42b3      	cmp	r3, r6
 8004654:	d906      	bls.n	8004664 <QMPool_init+0x3c>
 8004656:	216e      	movs	r1, #110	@ 0x6e
 8004658:	4811      	ldr	r0, [pc, #68]	@ (80046a0 <QMPool_init+0x78>)
 800465a:	e7f0      	b.n	800463e <QMPool_init+0x16>
        me->blockSize += (QMPoolSize)sizeof(void *);
 800465c:	3304      	adds	r3, #4
 800465e:	b29b      	uxth	r3, r3
        ++index;
 8004660:	3101      	adds	r1, #1
 8004662:	e7f3      	b.n	800464c <QMPool_init+0x24>

    // start at the head of the free list
    void * *pfb = me->freeHead; // pointer to free block
    uint32_t nTot = 1U; // the last block already in the list
 8004664:	2201      	movs	r2, #1

    // chain all blocks together in a free-list...
    for (uint_fast32_t size = poolSize - me->blockSize;
 8004666:	1af6      	subs	r6, r6, r3
         size >= (uint_fast32_t)me->blockSize;
         size -= (uint_fast32_t)me->blockSize)
    {
        pfb[0] = &pfb[index]; // set the next link to next free block
 8004668:	0089      	lsls	r1, r1, #2
         size >= (uint_fast32_t)me->blockSize;
 800466a:	42b3      	cmp	r3, r6
 800466c:	d907      	bls.n	800467e <QMPool_init+0x56>
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
#endif
        pfb = (void * *)pfb[0]; // advance to the next block
        ++nTot; // one more free block in the pool
    }
    pfb[0] = (void *)0; // the last link points to NULL
 800466e:	2300      	movs	r3, #0
 8004670:	6023      	str	r3, [r4, #0]

    // the total number of blocks must fit in the configured dynamic range
#if (QF_MPOOL_CTR_SIZE == 1U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFU);
#elif (QF_MPOOL_CTR_SIZE == 2U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFFFU);
 8004672:	4b0c      	ldr	r3, [pc, #48]	@ (80046a4 <QMPool_init+0x7c>)
 8004674:	429a      	cmp	r2, r3
 8004676:	d909      	bls.n	800468c <QMPool_init+0x64>
 8004678:	21a0      	movs	r1, #160	@ 0xa0
 800467a:	4809      	ldr	r0, [pc, #36]	@ (80046a0 <QMPool_init+0x78>)
 800467c:	e7df      	b.n	800463e <QMPool_init+0x16>
        pfb[0] = &pfb[index]; // set the next link to next free block
 800467e:	1860      	adds	r0, r4, r1
 8004680:	6020      	str	r0, [r4, #0]
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8004682:	6060      	str	r0, [r4, #4]
        ++nTot; // one more free block in the pool
 8004684:	3201      	adds	r2, #1
        pfb = (void * *)pfb[0]; // advance to the next block
 8004686:	0004      	movs	r4, r0
         size -= (uint_fast32_t)me->blockSize)
 8004688:	1af6      	subs	r6, r6, r3
 800468a:	e7ee      	b.n	800466a <QMPool_init+0x42>
#endif

    me->nTot  = (QMPoolCtr)nTot;
    me->nFree = me->nTot; // all blocks are free
    me->end   = pfb;      // the last block in this pool
 800468c:	606c      	str	r4, [r5, #4]
    me->nMin  = me->nTot; // the minimum # free blocks

#ifndef Q_UNSAFE
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 800468e:	6823      	ldr	r3, [r4, #0]
    me->nTot  = (QMPoolCtr)nTot;
 8004690:	b292      	uxth	r2, r2
 8004692:	81ea      	strh	r2, [r5, #14]
    me->nFree = me->nTot; // all blocks are free
 8004694:	822a      	strh	r2, [r5, #16]
    me->nMin  = me->nTot; // the minimum # free blocks
 8004696:	826a      	strh	r2, [r5, #18]
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8004698:	6063      	str	r3, [r4, #4]
#endif

    QF_CRIT_EXIT();
 800469a:	f7ff fc65 	bl	8003f68 <QF_crit_exit_>
}
 800469e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046a0:	080060fa 	.word	0x080060fa
 80046a4:	0000fffe 	.word	0x0000fffe

080046a8 <QMPool_get>:
//............................................................................
//! @public @memberof QMPool
void * QMPool_get(QMPool * const me,
    uint_fast16_t const margin,
    uint_fast8_t const qsId)
{
 80046a8:	b570      	push	{r4, r5, r6, lr}
 80046aa:	0004      	movs	r4, r0
 80046ac:	000e      	movs	r6, r1
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80046ae:	f7ff fc4d 	bl	8003f4c <QF_crit_entry_>

    // get members into temporaries
    void * *pfb     = me->freeHead; // pointer to free block
    QMPoolCtr nFree = me->nFree;    // get member into temporary
 80046b2:	8a23      	ldrh	r3, [r4, #16]

    // have more free blocks than the requested margin?
    if (nFree > (QMPoolCtr)margin) {
 80046b4:	b2b6      	uxth	r6, r6
    void * *pfb     = me->freeHead; // pointer to free block
 80046b6:	68a5      	ldr	r5, [r4, #8]
    if (nFree > (QMPoolCtr)margin) {
 80046b8:	429e      	cmp	r6, r3
 80046ba:	d230      	bcs.n	800471e <QMPool_get+0x76>
        // the free block pointer must be valid
        Q_ASSERT_INCRIT(330, pfb != (void * *)0);
 80046bc:	2d00      	cmp	r5, #0
 80046be:	d104      	bne.n	80046ca <QMPool_get+0x22>
 80046c0:	21a5      	movs	r1, #165	@ 0xa5
 80046c2:	4818      	ldr	r0, [pc, #96]	@ (8004724 <QMPool_get+0x7c>)

        // fast temporary
        void * * const pfb_next = (void * *)pfb[0];

        // the free block must have integrity (Duplicate Storage, NOT inverted)
        Q_INVARIANT_INCRIT(342, pfb_next == pfb[1]);
 80046c4:	0049      	lsls	r1, r1, #1
 80046c6:	f7fc f851 	bl	800076c <Q_onError>
        void * * const pfb_next = (void * *)pfb[0];
 80046ca:	682a      	ldr	r2, [r5, #0]
        Q_INVARIANT_INCRIT(342, pfb_next == pfb[1]);
 80046cc:	6869      	ldr	r1, [r5, #4]
 80046ce:	4291      	cmp	r1, r2
 80046d0:	d002      	beq.n	80046d8 <QMPool_get+0x30>
 80046d2:	21ab      	movs	r1, #171	@ 0xab
 80046d4:	4813      	ldr	r0, [pc, #76]	@ (8004724 <QMPool_get+0x7c>)
 80046d6:	e7f5      	b.n	80046c4 <QMPool_get+0x1c>

        --nFree; // one less free block
 80046d8:	3b01      	subs	r3, #1
 80046da:	b29b      	uxth	r3, r3
        if (nFree == 0U) { // is the pool becoming empty?
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10f      	bne.n	8004700 <QMPool_get+0x58>
            // pool is becoming empty, so the next free block must be NULL
            Q_ASSERT_INCRIT(350, pfb_next == (void * *)0);
 80046e0:	2900      	cmp	r1, #0
 80046e2:	d002      	beq.n	80046ea <QMPool_get+0x42>
 80046e4:	21af      	movs	r1, #175	@ 0xaf
 80046e6:	480f      	ldr	r0, [pc, #60]	@ (8004724 <QMPool_get+0x7c>)
 80046e8:	e7ec      	b.n	80046c4 <QMPool_get+0x1c>

            me->nFree = 0U; // no more free blocks
 80046ea:	6122      	str	r2, [r4, #16]

        me->freeHead = pfb_next; // set the head to the next free block

        // change the allocated block contents so that it is different
        // than a free block inside the pool.
        pfb[0] = &me->end[1]; // invalid location beyond the end
 80046ec:	6863      	ldr	r3, [r4, #4]
        me->freeHead = pfb_next; // set the head to the next free block
 80046ee:	60a2      	str	r2, [r4, #8]
        pfb[0] = &me->end[1]; // invalid location beyond the end
 80046f0:	3304      	adds	r3, #4
 80046f2:	602b      	str	r3, [r5, #0]
#ifndef Q_UNSAFE
        pfb[1] = (void *)0; // invalidate the Duplicate Storage
 80046f4:	2300      	movs	r3, #0
 80046f6:	606b      	str	r3, [r5, #4]
            QS_MPC_PRE(nFree);     // # free blocks in the pool
            QS_MPC_PRE(margin);    // the requested margin
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 80046f8:	f7ff fc36 	bl	8003f68 <QF_crit_exit_>

    return (void *)pfb; // return the block or NULL
}
 80046fc:	0028      	movs	r0, r5
 80046fe:	bd70      	pop	{r4, r5, r6, pc}
            Q_ASSERT_INCRIT(360,
 8004700:	6821      	ldr	r1, [r4, #0]
 8004702:	4291      	cmp	r1, r2
 8004704:	d802      	bhi.n	800470c <QMPool_get+0x64>
 8004706:	6861      	ldr	r1, [r4, #4]
 8004708:	4291      	cmp	r1, r2
 800470a:	d202      	bcs.n	8004712 <QMPool_get+0x6a>
 800470c:	21b4      	movs	r1, #180	@ 0xb4
 800470e:	4805      	ldr	r0, [pc, #20]	@ (8004724 <QMPool_get+0x7c>)
 8004710:	e7d8      	b.n	80046c4 <QMPool_get+0x1c>
            if (me->nMin > nFree) { // is this the new minimum?
 8004712:	8a61      	ldrh	r1, [r4, #18]
            me->nFree = nFree; // update the original
 8004714:	8223      	strh	r3, [r4, #16]
            if (me->nMin > nFree) { // is this the new minimum?
 8004716:	4299      	cmp	r1, r3
 8004718:	d9e8      	bls.n	80046ec <QMPool_get+0x44>
                me->nMin = nFree; // remember the minimum so far
 800471a:	8263      	strh	r3, [r4, #18]
 800471c:	e7e6      	b.n	80046ec <QMPool_get+0x44>
        pfb = (void * *)0;
 800471e:	2500      	movs	r5, #0
 8004720:	e7ea      	b.n	80046f8 <QMPool_get+0x50>
 8004722:	46c0      	nop			@ (mov r8, r8)
 8004724:	080060fa 	.word	0x080060fa

08004728 <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 8004728:	b570      	push	{r4, r5, r6, lr}
 800472a:	000c      	movs	r4, r1
 800472c:	0005      	movs	r5, r0
#endif

    void * * const pfb = (void * *)block; // ptr to free block

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800472e:	f7ff fc0d 	bl	8003f4c <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 8004732:	2c00      	cmp	r4, #0
 8004734:	d104      	bne.n	8004740 <QMPool_put+0x18>
 8004736:	21c8      	movs	r1, #200	@ 0xc8
 8004738:	4811      	ldr	r0, [pc, #68]	@ (8004780 <QMPool_put+0x58>)

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 800473a:	0049      	lsls	r1, r1, #1
 800473c:	f7fc f816 	bl	800076c <Q_onError>
 8004740:	682b      	ldr	r3, [r5, #0]
 8004742:	42a3      	cmp	r3, r4
 8004744:	d802      	bhi.n	800474c <QMPool_put+0x24>
 8004746:	686b      	ldr	r3, [r5, #4]
 8004748:	42a3      	cmp	r3, r4
 800474a:	d202      	bcs.n	8004752 <QMPool_put+0x2a>
 800474c:	21cd      	movs	r1, #205	@ 0xcd
 800474e:	480c      	ldr	r0, [pc, #48]	@ (8004780 <QMPool_put+0x58>)
 8004750:	e7f3      	b.n	800473a <QMPool_put+0x12>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 8004752:	6822      	ldr	r2, [r4, #0]
 8004754:	6863      	ldr	r3, [r4, #4]
 8004756:	429a      	cmp	r2, r3
 8004758:	d102      	bne.n	8004760 <QMPool_put+0x38>
 800475a:	21d3      	movs	r1, #211	@ 0xd3
 800475c:	4808      	ldr	r0, [pc, #32]	@ (8004780 <QMPool_put+0x58>)
 800475e:	e7ec      	b.n	800473a <QMPool_put+0x12>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
    QMPoolCtr nFree = me->nFree;
 8004760:	8a2b      	ldrh	r3, [r5, #16]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 8004762:	89e9      	ldrh	r1, [r5, #14]
    void * * const freeHead = me->freeHead;
 8004764:	68aa      	ldr	r2, [r5, #8]
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 8004766:	4299      	cmp	r1, r3
 8004768:	d802      	bhi.n	8004770 <QMPool_put+0x48>
 800476a:	21e1      	movs	r1, #225	@ 0xe1
 800476c:	4804      	ldr	r0, [pc, #16]	@ (8004780 <QMPool_put+0x58>)
 800476e:	e7e4      	b.n	800473a <QMPool_put+0x12>

    ++nFree; // one more free block in this pool
 8004770:	3301      	adds	r3, #1

    me->freeHead = pfb; // set as new head of the free list
 8004772:	60ac      	str	r4, [r5, #8]
    me->nFree    = nFree;
 8004774:	822b      	strh	r3, [r5, #16]
    pfb[0]       = freeHead; // link into the list
 8004776:	6022      	str	r2, [r4, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 8004778:	6062      	str	r2, [r4, #4]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 800477a:	f7ff fbf5 	bl	8003f68 <QF_crit_exit_>
}
 800477e:	bd70      	pop	{r4, r5, r6, pc}
 8004780:	080060fa 	.word	0x080060fa

08004784 <QActive_ctor>:

//----------------------------------------------------------------------------
//! @protected @memberof QActive
void QActive_ctor(QActive * const me,
    QStateHandler const initial)
{
 8004784:	b510      	push	{r4, lr}
 8004786:	0004      	movs	r4, r0
    // NOTE: QActive indirectly inherits the abstract QAsm base class,
    // but it will delegate the state machine behavior to the QHsm class,
    // so the following initiaization is identical as in QHsm ctor:
    QHsm_ctor((QHsm *)(me), initial);
 8004788:	f7ff fde8 	bl	800435c <QHsm_ctor>
        &QHsm_init_,
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    me->super.vptr = &vtable; // hook vptr to QActive vtable
 800478c:	4b01      	ldr	r3, [pc, #4]	@ (8004794 <QActive_ctor+0x10>)
 800478e:	6023      	str	r3, [r4, #0]
}
 8004790:	bd10      	pop	{r4, pc}
 8004792:	46c0      	nop			@ (mov r8, r8)
 8004794:	08006104 	.word	0x08006104

08004798 <QActive_register_>:

//............................................................................
//! @private @memberof QActive
void QActive_register_(QActive * const me) {
 8004798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479a:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800479c:	f7ff fbd6 	bl	8003f4c <QF_crit_entry_>

    if (me->pthre == 0U) { // preemption-threshold not defined?
 80047a0:	7b62      	ldrb	r2, [r4, #13]
 80047a2:	7b23      	ldrb	r3, [r4, #12]
 80047a4:	2a00      	cmp	r2, #0
 80047a6:	d100      	bne.n	80047aa <QActive_register_+0x12>
        me->pthre = me->prio; // apply the default
 80047a8:	7363      	strb	r3, [r4, #13]
    }

    // AO's prio. must be in range
    Q_REQUIRE_INCRIT(100, (0U < me->prio) && (me->prio <= QF_MAX_ACTIVE));
 80047aa:	1e5a      	subs	r2, r3, #1
 80047ac:	b2d2      	uxtb	r2, r2
 80047ae:	2a1f      	cmp	r2, #31
 80047b0:	d903      	bls.n	80047ba <QActive_register_+0x22>
 80047b2:	2164      	movs	r1, #100	@ 0x64
 80047b4:	481c      	ldr	r0, [pc, #112]	@ (8004828 <QActive_register_+0x90>)

    // the AO must NOT be registered already
    Q_REQUIRE_INCRIT(110, QActive_registry_[me->prio] == (QActive *)0);
 80047b6:	f7fb ffd9 	bl	800076c <Q_onError>
 80047ba:	4d1c      	ldr	r5, [pc, #112]	@ (800482c <QActive_register_+0x94>)
 80047bc:	009e      	lsls	r6, r3, #2
 80047be:	5971      	ldr	r1, [r6, r5]
 80047c0:	2900      	cmp	r1, #0
 80047c2:	d002      	beq.n	80047ca <QActive_register_+0x32>
 80047c4:	216e      	movs	r1, #110	@ 0x6e
 80047c6:	4818      	ldr	r0, [pc, #96]	@ (8004828 <QActive_register_+0x90>)
 80047c8:	e7f5      	b.n	80047b6 <QActive_register_+0x1e>

    // the AO's prio. must not exceed the preemption threshold
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 80047ca:	7b61      	ldrb	r1, [r4, #13]
 80047cc:	428b      	cmp	r3, r1
 80047ce:	d805      	bhi.n	80047dc <QActive_register_+0x44>
 80047d0:	0090      	lsls	r0, r2, #2
 80047d2:	1940      	adds	r0, r0, r5

#ifndef Q_UNSAFE
    uint8_t prev_thre = me->pthre;
    uint8_t next_thre = me->pthre;

    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 80047d4:	2a00      	cmp	r2, #0
 80047d6:	d104      	bne.n	80047e2 <QActive_register_+0x4a>
    uint8_t prev_thre = me->pthre;
 80047d8:	000a      	movs	r2, r1
 80047da:	e007      	b.n	80047ec <QActive_register_+0x54>
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 80047dc:	2182      	movs	r1, #130	@ 0x82
 80047de:	4812      	ldr	r0, [pc, #72]	@ (8004828 <QActive_register_+0x90>)
 80047e0:	e7e9      	b.n	80047b6 <QActive_register_+0x1e>
        if (QActive_registry_[p] != (QActive *)0) {
 80047e2:	6807      	ldr	r7, [r0, #0]
 80047e4:	3804      	subs	r0, #4
 80047e6:	2f00      	cmp	r7, #0
 80047e8:	d009      	beq.n	80047fe <QActive_register_+0x66>
            prev_thre = QActive_registry_[p]->pthre;
 80047ea:	7b7a      	ldrb	r2, [r7, #13]
            break;
        }
    }
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 80047ec:	3301      	adds	r3, #1
        if (QActive_registry_[p] != (QActive *)0) {
 80047ee:	4f10      	ldr	r7, [pc, #64]	@ (8004830 <QActive_register_+0x98>)
 80047f0:	b2db      	uxtb	r3, r3
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 80047f2:	b2d8      	uxtb	r0, r3
 80047f4:	2821      	cmp	r0, #33	@ 0x21
 80047f6:	d105      	bne.n	8004804 <QActive_register_+0x6c>
        }
    }

    // the preemption threshold of this AO must be between
    // preemption threshold of the previous AO and next AO
    Q_ASSERT_INCRIT(160,
 80047f8:	4291      	cmp	r1, r2
 80047fa:	d210      	bcs.n	800481e <QActive_register_+0x86>
 80047fc:	e00a      	b.n	8004814 <QActive_register_+0x7c>
    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 80047fe:	3a01      	subs	r2, #1
 8004800:	b2d2      	uxtb	r2, r2
 8004802:	e7e7      	b.n	80047d4 <QActive_register_+0x3c>
        if (QActive_registry_[p] != (QActive *)0) {
 8004804:	3301      	adds	r3, #1
 8004806:	0098      	lsls	r0, r3, #2
 8004808:	5838      	ldr	r0, [r7, r0]
 800480a:	2800      	cmp	r0, #0
 800480c:	d0f1      	beq.n	80047f2 <QActive_register_+0x5a>
            next_thre = QActive_registry_[p]->pthre;
 800480e:	7b43      	ldrb	r3, [r0, #13]
    Q_ASSERT_INCRIT(160,
 8004810:	4291      	cmp	r1, r2
 8004812:	d202      	bcs.n	800481a <QActive_register_+0x82>
 8004814:	21a0      	movs	r1, #160	@ 0xa0
 8004816:	4804      	ldr	r0, [pc, #16]	@ (8004828 <QActive_register_+0x90>)
 8004818:	e7cd      	b.n	80047b6 <QActive_register_+0x1e>
 800481a:	4299      	cmp	r1, r3
 800481c:	d8fa      	bhi.n	8004814 <QActive_register_+0x7c>
        (prev_thre <= me->pthre) && (me->pthre <= next_thre));

#endif // Q_UNSAFE

    // register the AO at the QF-prio.
    QActive_registry_[me->prio] = me;
 800481e:	51ac      	str	r4, [r5, r6]

    QF_CRIT_EXIT();
 8004820:	f7ff fba2 	bl	8003f68 <QF_crit_exit_>
}
 8004824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004826:	46c0      	nop			@ (mov r8, r8)
 8004828:	08006114 	.word	0x08006114
 800482c:	200007b0 	.word	0x200007b0
 8004830:	200007ac 	.word	0x200007ac

08004834 <QPSet_isEmpty>:
}
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 8004834:	6800      	ldr	r0, [r0, #0]
 8004836:	4243      	negs	r3, r0
 8004838:	4158      	adcs	r0, r3
 800483a:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 800483c:	4770      	bx	lr

0800483e <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 800483e:	6800      	ldr	r0, [r0, #0]
 8004840:	1e43      	subs	r3, r0, #1
 8004842:	4198      	sbcs	r0, r3
 8004844:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 8004846:	4770      	bx	lr

08004848 <QPSet_insert>:
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 8004848:	2201      	movs	r2, #1
 800484a:	3901      	subs	r1, #1
 800484c:	408a      	lsls	r2, r1
 800484e:	6803      	ldr	r3, [r0, #0]
 8004850:	4313      	orrs	r3, r2
 8004852:	6003      	str	r3, [r0, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 8004854:	4770      	bx	lr

08004856 <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 8004856:	2201      	movs	r2, #1
 8004858:	3901      	subs	r1, #1
 800485a:	408a      	lsls	r2, r1
 800485c:	6803      	ldr	r3, [r0, #0]
 800485e:	4393      	bics	r3, r2
 8004860:	6003      	str	r3, [r0, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 8004862:	4770      	bx	lr

08004864 <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 8004864:	b510      	push	{r4, lr}
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 8004866:	6800      	ldr	r0, [r0, #0]
 8004868:	f7ff fbc8 	bl	8003ffc <QF_qlog2>
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 800486c:	bd10      	pop	{r4, pc}
	...

08004870 <QEQueue_init>:
//............................................................................
//! @public @memberof QEQueue
void QEQueue_init(QEQueue * const me,
    struct QEvt const * * const qSto,
    uint_fast16_t const qLen)
{
 8004870:	b570      	push	{r4, r5, r6, lr}
 8004872:	0015      	movs	r5, r2
 8004874:	0004      	movs	r4, r0
 8004876:	000e      	movs	r6, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004878:	f7ff fb68 	bl	8003f4c <QF_crit_entry_>

#if (QF_EQUEUE_CTR_SIZE == 1U)
    // the qLen paramter must not exceed the dynamic range of uint8_t
    Q_REQUIRE_INCRIT(10, qLen < 0xFFU);
 800487c:	2dfe      	cmp	r5, #254	@ 0xfe
 800487e:	d903      	bls.n	8004888 <QEQueue_init+0x18>
 8004880:	210a      	movs	r1, #10
 8004882:	4809      	ldr	r0, [pc, #36]	@ (80048a8 <QEQueue_init+0x38>)
 8004884:	f7fb ff72 	bl	800076c <Q_onError>
#endif

    me->frontEvt = (QEvt *)0; // no events in the queue
 8004888:	2200      	movs	r2, #0
    me->ring     = qSto;      // the beginning of the ring buffer
    me->end      = (QEQueueCtr)qLen; // index of the last element
 800488a:	b2eb      	uxtb	r3, r5
    me->frontEvt = (QEvt *)0; // no events in the queue
 800488c:	6022      	str	r2, [r4, #0]
    me->ring     = qSto;      // the beginning of the ring buffer
 800488e:	6066      	str	r6, [r4, #4]
    me->end      = (QEQueueCtr)qLen; // index of the last element
 8004890:	7223      	strb	r3, [r4, #8]
    if (qLen > 0U) { // queue buffer storage provided?
 8004892:	4295      	cmp	r5, r2
 8004894:	d001      	beq.n	800489a <QEQueue_init+0x2a>
        me->head = 0U; // head index: for removing events
 8004896:	7262      	strb	r2, [r4, #9]
        me->tail = 0U; // tail index: for inserting events
 8004898:	72a2      	strb	r2, [r4, #10]
    }
    me->nFree    = (QEQueueCtr)(qLen + 1U); // +1 for frontEvt
 800489a:	3301      	adds	r3, #1
 800489c:	b2db      	uxtb	r3, r3
 800489e:	72e3      	strb	r3, [r4, #11]
    me->nMin     = me->nFree; // minimum so far
 80048a0:	7323      	strb	r3, [r4, #12]

    QF_CRIT_EXIT();
 80048a2:	f7ff fb61 	bl	8003f68 <QF_crit_exit_>
}
 80048a6:	bd70      	pop	{r4, r5, r6, pc}
 80048a8:	0800611c 	.word	0x0800611c

080048ac <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 80048ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ae:	0016      	movs	r6, r2
 80048b0:	0004      	movs	r4, r0
 80048b2:	000f      	movs	r7, r1
 80048b4:	001d      	movs	r5, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80048b6:	f7ff fb49 	bl	8003f4c <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 80048ba:	2e00      	cmp	r6, #0
 80048bc:	d104      	bne.n	80048c8 <QTimeEvt_ctorX+0x1c>
 80048be:	2196      	movs	r1, #150	@ 0x96
 80048c0:	480a      	ldr	r0, [pc, #40]	@ (80048ec <QTimeEvt_ctorX+0x40>)

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 80048c2:	0049      	lsls	r1, r1, #1
 80048c4:	f7fb ff52 	bl	800076c <Q_onError>
 80048c8:	2d00      	cmp	r5, #0
 80048ca:	d002      	beq.n	80048d2 <QTimeEvt_ctorX+0x26>
 80048cc:	219b      	movs	r1, #155	@ 0x9b
 80048ce:	4807      	ldr	r0, [pc, #28]	@ (80048ec <QTimeEvt_ctorX+0x40>)
 80048d0:	e7f7      	b.n	80048c2 <QTimeEvt_ctorX+0x16>
    QF_CRIT_EXIT();
 80048d2:	f7ff fb49 	bl	8003f68 <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 80048d6:	0031      	movs	r1, r6
 80048d8:	0020      	movs	r0, r4
 80048da:	f7ff fd49 	bl	8004370 <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 80048de:	70e5      	strb	r5, [r4, #3]
    me->next     = (QTimeEvt *)0;
 80048e0:	60a5      	str	r5, [r4, #8]
    me->act      = act; // might be NULL for a time-event head
 80048e2:	60e7      	str	r7, [r4, #12]
    me->ctr      = 0U;
 80048e4:	6125      	str	r5, [r4, #16]
    me->interval = 0U;
 80048e6:	6165      	str	r5, [r4, #20]
    me->tickRate = (uint8_t)tickRate;
 80048e8:	8325      	strh	r5, [r4, #24]
    me->flags    = 0U;
}
 80048ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048ec:	08006123 	.word	0x08006123

080048f0 <QTimeEvt_armX>:
//............................................................................
//! @public @memberof QTimeEvt
void QTimeEvt_armX(QTimeEvt * const me,
    uint32_t const nTicks,
    uint32_t const interval)
{
 80048f0:	b570      	push	{r4, r5, r6, lr}
 80048f2:	0004      	movs	r4, r0
 80048f4:	0016      	movs	r6, r2
 80048f6:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80048f8:	f7ff fb28 	bl	8003f4c <QF_crit_entry_>
    Q_REQUIRE_INCRIT(400, nTicks   < 0xFFFFU);
    Q_REQUIRE_INCRIT(410, interval < 0xFFFFU);
#endif

#ifndef Q_UNSAFE
    QTimeEvtCtr const ctr = me->ctr;
 80048fc:	6922      	ldr	r2, [r4, #16]
#endif

    uint8_t const tickRate = me->tickRate;
 80048fe:	7e23      	ldrb	r3, [r4, #24]

    // nTicks must be != 0 for arming a time event
    Q_REQUIRE_INCRIT(440, nTicks != 0U);
 8004900:	2d00      	cmp	r5, #0
 8004902:	d104      	bne.n	800490e <QTimeEvt_armX+0x1e>
 8004904:	21dc      	movs	r1, #220	@ 0xdc
 8004906:	4813      	ldr	r0, [pc, #76]	@ (8004954 <QTimeEvt_armX+0x64>)

    // the time event must not be already armed
    Q_REQUIRE_INCRIT(450, ctr == 0U);
 8004908:	0049      	lsls	r1, r1, #1
 800490a:	f7fb ff2f 	bl	800076c <Q_onError>
 800490e:	2a00      	cmp	r2, #0
 8004910:	d002      	beq.n	8004918 <QTimeEvt_armX+0x28>
 8004912:	21e1      	movs	r1, #225	@ 0xe1
 8004914:	480f      	ldr	r0, [pc, #60]	@ (8004954 <QTimeEvt_armX+0x64>)
 8004916:	e7f7      	b.n	8004908 <QTimeEvt_armX+0x18>

    // the AO associated with this time event must be valid
    Q_REQUIRE_INCRIT(460, me->act != (void *)0);
 8004918:	68e2      	ldr	r2, [r4, #12]
 800491a:	2a00      	cmp	r2, #0
 800491c:	d102      	bne.n	8004924 <QTimeEvt_armX+0x34>
 800491e:	21e6      	movs	r1, #230	@ 0xe6
 8004920:	480c      	ldr	r0, [pc, #48]	@ (8004954 <QTimeEvt_armX+0x64>)
 8004922:	e7f1      	b.n	8004908 <QTimeEvt_armX+0x18>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(470, tickRate < QF_MAX_TICK_RATE);
 8004924:	2b00      	cmp	r3, #0
 8004926:	d002      	beq.n	800492e <QTimeEvt_armX+0x3e>
 8004928:	21eb      	movs	r1, #235	@ 0xeb
 800492a:	480a      	ldr	r0, [pc, #40]	@ (8004954 <QTimeEvt_armX+0x64>)
 800492c:	e7ec      	b.n	8004908 <QTimeEvt_armX+0x18>

    // is the time event unlinked?
    // NOTE: For the duration of a single clock tick of the specified tick
    // rate a time event can be disarmed and yet still linked into the list
    // because un-linking is performed exclusively in QTimeEvt_tick_().
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 800492e:	2319      	movs	r3, #25
    me->ctr = (QTimeEvtCtr)nTicks;
 8004930:	6125      	str	r5, [r4, #16]
    me->interval = (QTimeEvtCtr)interval;
 8004932:	6166      	str	r6, [r4, #20]
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 8004934:	56e3      	ldrsb	r3, [r4, r3]
 8004936:	7e62      	ldrb	r2, [r4, #25]
 8004938:	2b00      	cmp	r3, #0
 800493a:	db07      	blt.n	800494c <QTimeEvt_armX+0x5c>
        // Only later, inside QTimeEvt_tick_(), the "freshly armed"
        // list is appended to the main list of armed time events based on
        // timeEvtHead_[tickRate].next. Again, this is to keep any
        // changes to the main list exclusively inside QTimeEvt_tick_().

        me->flags |= QTE_FLAG_IS_LINKED; // mark as linked
 800493c:	2380      	movs	r3, #128	@ 0x80
 800493e:	425b      	negs	r3, r3
 8004940:	4313      	orrs	r3, r2
 8004942:	7663      	strb	r3, [r4, #25]
        me->next = (QTimeEvt *)QTimeEvt_timeEvtHead_[tickRate].act;
 8004944:	4b04      	ldr	r3, [pc, #16]	@ (8004958 <QTimeEvt_armX+0x68>)
 8004946:	68da      	ldr	r2, [r3, #12]
 8004948:	60a2      	str	r2, [r4, #8]
        QTimeEvt_timeEvtHead_[tickRate].act = me;
 800494a:	60dc      	str	r4, [r3, #12]
        QS_TEC_PRE(nTicks);   // the # ticks
        QS_TEC_PRE(interval); // the interval
        QS_U8_PRE(tickRate);  // tick rate
    QS_END_PRE()

    QF_CRIT_EXIT();
 800494c:	f7ff fb0c 	bl	8003f68 <QF_crit_exit_>
}
 8004950:	bd70      	pop	{r4, r5, r6, pc}
 8004952:	46c0      	nop			@ (mov r8, r8)
 8004954:	08006123 	.word	0x08006123
 8004958:	20000834 	.word	0x20000834

0800495c <QTimeEvt_disarm>:

//............................................................................
//! @public @memberof QTimeEvt
bool QTimeEvt_disarm(QTimeEvt * const me) {
 800495c:	b510      	push	{r4, lr}
 800495e:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004960:	f7ff faf4 	bl	8003f4c <QF_crit_entry_>
    uint_fast8_t const qsId = QACTIVE_CAST_(me->act)->prio;
#endif

    // was the time event actually armed?
    bool wasArmed = false;
    if (ctr != 0U) {
 8004964:	6923      	ldr	r3, [r4, #16]
 8004966:	2140      	movs	r1, #64	@ 0x40
 8004968:	7e62      	ldrb	r2, [r4, #25]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d008      	beq.n	8004980 <QTimeEvt_disarm+0x24>
        wasArmed = true;
        me->flags |= QTE_FLAG_WAS_DISARMED;
        me->ctr = 0U; // schedule removal from the list
 800496e:	2300      	movs	r3, #0
        me->flags |= QTE_FLAG_WAS_DISARMED;
 8004970:	4311      	orrs	r1, r2
 8004972:	7661      	strb	r1, [r4, #25]
        me->ctr = 0U; // schedule removal from the list
 8004974:	6123      	str	r3, [r4, #16]
        wasArmed = true;
 8004976:	2401      	movs	r4, #1
            QS_OBJ_PRE(me->act);      // the target AO
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 8004978:	f7ff faf6 	bl	8003f68 <QF_crit_exit_>

    return wasArmed;
}
 800497c:	0020      	movs	r0, r4
 800497e:	bd10      	pop	{r4, pc}
        me->flags &= (uint8_t)(~QTE_FLAG_WAS_DISARMED & 0xFFU);
 8004980:	438a      	bics	r2, r1
 8004982:	7662      	strb	r2, [r4, #25]
    bool wasArmed = false;
 8004984:	001c      	movs	r4, r3
 8004986:	e7f7      	b.n	8004978 <QTimeEvt_disarm+0x1c>

08004988 <QTimeEvt_init>:
    for (uint_fast8_t tickRate = 0U;
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 8004988:	2300      	movs	r3, #0
void QTimeEvt_init(void) {
 800498a:	b510      	push	{r4, lr}
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 800498c:	2204      	movs	r2, #4
 800498e:	0019      	movs	r1, r3
 8004990:	4801      	ldr	r0, [pc, #4]	@ (8004998 <QTimeEvt_init+0x10>)
 8004992:	f7ff ff8b 	bl	80048ac <QTimeEvt_ctorX>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 8004996:	bd10      	pop	{r4, pc}
 8004998:	20000834 	.word	0x20000834

0800499c <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 800499c:	0003      	movs	r3, r0
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
    if (me->interval != 0U) { // periodic time evt?
 800499e:	695a      	ldr	r2, [r3, #20]
{
 80049a0:	0008      	movs	r0, r1
        me->ctr = me->interval; // rearm the time event
 80049a2:	611a      	str	r2, [r3, #16]
    if (me->interval != 0U) { // periodic time evt?
 80049a4:	2a00      	cmp	r2, #0
 80049a6:	d001      	beq.n	80049ac <QTimeEvt_expire_+0x10>
        prev = me; // advance to this time event
 80049a8:	0018      	movs	r0, r3
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
}
 80049aa:	4770      	bx	lr
        prev->next = me->next;
 80049ac:	689a      	ldr	r2, [r3, #8]
 80049ae:	608a      	str	r2, [r1, #8]
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80049b0:	217f      	movs	r1, #127	@ 0x7f
 80049b2:	7e5a      	ldrb	r2, [r3, #25]
 80049b4:	400a      	ands	r2, r1
 80049b6:	765a      	strb	r2, [r3, #25]
    return prev;
 80049b8:	e7f7      	b.n	80049aa <QTimeEvt_expire_+0xe>
	...

080049bc <QTimeEvt_tick_>:
{
 80049bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049be:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 80049c0:	f7ff fac4 	bl	8003f4c <QF_crit_entry_>
    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 80049c4:	4d1e      	ldr	r5, [pc, #120]	@ (8004a40 <QTimeEvt_tick_+0x84>)
 80049c6:	002e      	movs	r6, r5
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 80049c8:	2c00      	cmp	r4, #0
 80049ca:	d004      	beq.n	80049d6 <QTimeEvt_tick_+0x1a>
 80049cc:	21c8      	movs	r1, #200	@ 0xc8
 80049ce:	481d      	ldr	r0, [pc, #116]	@ (8004a44 <QTimeEvt_tick_+0x88>)
 80049d0:	0089      	lsls	r1, r1, #2
 80049d2:	f7fb fecb 	bl	800076c <Q_onError>
        QTimeEvt *te = prev->next; // advance down the time evt. list
 80049d6:	68ac      	ldr	r4, [r5, #8]
        if (te == (QTimeEvt *)0) { // end of the list?
 80049d8:	2c00      	cmp	r4, #0
 80049da:	d105      	bne.n	80049e8 <QTimeEvt_tick_+0x2c>
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 80049dc:	68f4      	ldr	r4, [r6, #12]
            if (te == (void *)0) { // no newly-armed time events?
 80049de:	2c00      	cmp	r4, #0
 80049e0:	d02a      	beq.n	8004a38 <QTimeEvt_tick_+0x7c>
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 80049e2:	2300      	movs	r3, #0
            prev->next = te;
 80049e4:	60ac      	str	r4, [r5, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 80049e6:	60f3      	str	r3, [r6, #12]
        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 80049e8:	6923      	ldr	r3, [r4, #16]
        if (ctr == 0U) { // time event scheduled for removal?
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10c      	bne.n	8004a08 <QTimeEvt_tick_+0x4c>
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80049ee:	227f      	movs	r2, #127	@ 0x7f
            prev->next = te->next;
 80049f0:	68a3      	ldr	r3, [r4, #8]
 80049f2:	60ab      	str	r3, [r5, #8]
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80049f4:	7e63      	ldrb	r3, [r4, #25]
 80049f6:	4013      	ands	r3, r2
 80049f8:	7663      	strb	r3, [r4, #25]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 80049fa:	f7ff fab5 	bl	8003f68 <QF_crit_exit_>
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 80049fe:	002c      	movs	r4, r5
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 8004a00:	f7ff faa4 	bl	8003f4c <QF_crit_entry_>
    for (;;) {
 8004a04:	0025      	movs	r5, r4
 8004a06:	e7e6      	b.n	80049d6 <QTimeEvt_tick_+0x1a>
        else if (ctr == 1U) { // is time event about to expire?
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d110      	bne.n	8004a2e <QTimeEvt_tick_+0x72>
            QActive * const act = (QActive *)te->act;
 8004a0c:	68e7      	ldr	r7, [r4, #12]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8004a0e:	0029      	movs	r1, r5
 8004a10:	003a      	movs	r2, r7
 8004a12:	2300      	movs	r3, #0
 8004a14:	0020      	movs	r0, r4
 8004a16:	f7ff ffc1 	bl	800499c <QTimeEvt_expire_>
 8004a1a:	0005      	movs	r5, r0
            QF_CRIT_EXIT(); // exit crit. section before posting
 8004a1c:	f7ff faa4 	bl	8003f68 <QF_crit_exit_>
            QACTIVE_POST(act, &te->super, sender);
 8004a20:	2300      	movs	r3, #0
 8004a22:	0021      	movs	r1, r4
 8004a24:	0038      	movs	r0, r7
 8004a26:	4a08      	ldr	r2, [pc, #32]	@ (8004a48 <QTimeEvt_tick_+0x8c>)
 8004a28:	f7ff fcba 	bl	80043a0 <QActive_post_>
 8004a2c:	e7e7      	b.n	80049fe <QTimeEvt_tick_+0x42>
            --ctr; // decrement the tick counter
 8004a2e:	3b01      	subs	r3, #1
            te->ctr = ctr; // update the member original
 8004a30:	6123      	str	r3, [r4, #16]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8004a32:	f7ff fa99 	bl	8003f68 <QF_crit_exit_>
 8004a36:	e7e3      	b.n	8004a00 <QTimeEvt_tick_+0x44>
    QF_CRIT_EXIT();
 8004a38:	f7ff fa96 	bl	8003f68 <QF_crit_exit_>
}
 8004a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a3e:	46c0      	nop			@ (mov r8, r8)
 8004a40:	20000834 	.word	0x20000834
 8004a44:	08006123 	.word	0x08006123
 8004a48:	0000ffff 	.word	0x0000ffff

08004a4c <QK_sched_>:
    }
}

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 8004a4c:	b510      	push	{r4, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 8004a4e:	4c0a      	ldr	r4, [pc, #40]	@ (8004a78 <QK_sched_+0x2c>)
 8004a50:	0020      	movs	r0, r4
 8004a52:	f7ff fef4 	bl	800483e <QPSet_notEmpty>
 8004a56:	2800      	cmp	r0, #0
 8004a58:	d101      	bne.n	8004a5e <QK_sched_+0x12>
    uint8_t p = 0U; // assume NO activation needed
 8004a5a:	2000      	movs	r0, #0
            }
        }
    }

    return p; // the next priority or 0
}
 8004a5c:	bd10      	pop	{r4, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004a5e:	0020      	movs	r0, r4
 8004a60:	f7ff ff00 	bl	8004864 <QPSet_findMax>
        if (p <= QK_priv_.actThre) {
 8004a64:	79a3      	ldrb	r3, [r4, #6]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004a66:	b2c0      	uxtb	r0, r0
        if (p <= QK_priv_.actThre) {
 8004a68:	4283      	cmp	r3, r0
 8004a6a:	d2f6      	bcs.n	8004a5a <QK_sched_+0xe>
            if (p <= QK_priv_.lockCeil) {
 8004a6c:	79e3      	ldrb	r3, [r4, #7]
 8004a6e:	4283      	cmp	r3, r0
 8004a70:	d2f3      	bcs.n	8004a5a <QK_sched_+0xe>
                QK_priv_.nextPrio = p; // next AO to run
 8004a72:	7160      	strb	r0, [r4, #5]
 8004a74:	e7f2      	b.n	8004a5c <QK_sched_+0x10>
 8004a76:	46c0      	nop			@ (mov r8, r8)
 8004a78:	20000850 	.word	0x20000850

08004a7c <QK_sched_act_>:
    uint_fast8_t const pthre_in)
{
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004a7c:	6943      	ldr	r3, [r0, #20]
{
 8004a7e:	b570      	push	{r4, r5, r6, lr}
 8004a80:	000d      	movs	r5, r1
 8004a82:	4c0c      	ldr	r4, [pc, #48]	@ (8004ab4 <QK_sched_act_+0x38>)
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d103      	bne.n	8004a90 <QK_sched_act_+0x14>
        QPSet_remove(&QK_priv_.readySet, p);
 8004a88:	7b01      	ldrb	r1, [r0, #12]
 8004a8a:	0020      	movs	r0, r4
 8004a8c:	f7ff fee3 	bl	8004856 <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 8004a90:	0020      	movs	r0, r4
 8004a92:	f7ff fecf 	bl	8004834 <QPSet_isEmpty>
 8004a96:	2800      	cmp	r0, #0
 8004a98:	d001      	beq.n	8004a9e <QK_sched_act_+0x22>
        p = 0U; // no activation needed
 8004a9a:	2000      	movs	r0, #0
            }
        }
    }

    return p;
}
 8004a9c:	bd70      	pop	{r4, r5, r6, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004a9e:	0020      	movs	r0, r4
 8004aa0:	f7ff fee0 	bl	8004864 <QPSet_findMax>
        if (p <= pthre_in) {
 8004aa4:	b2c3      	uxtb	r3, r0
 8004aa6:	429d      	cmp	r5, r3
 8004aa8:	d2f7      	bcs.n	8004a9a <QK_sched_act_+0x1e>
            if (p <= QK_priv_.lockCeil) {
 8004aaa:	79e3      	ldrb	r3, [r4, #7]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004aac:	b2c0      	uxtb	r0, r0
            if (p <= QK_priv_.lockCeil) {
 8004aae:	4283      	cmp	r3, r0
 8004ab0:	d2f3      	bcs.n	8004a9a <QK_sched_act_+0x1e>
 8004ab2:	e7f3      	b.n	8004a9c <QK_sched_act_+0x20>
 8004ab4:	20000850 	.word	0x20000850

08004ab8 <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 8004ab8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 8004aba:	4b24      	ldr	r3, [pc, #144]	@ (8004b4c <QK_activate_+0x94>)
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 8004abc:	795c      	ldrb	r4, [r3, #5]
    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 8004abe:	791e      	ldrb	r6, [r3, #4]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 8004ac0:	1e62      	subs	r2, r4, #1
 8004ac2:	2a1f      	cmp	r2, #31
 8004ac4:	d903      	bls.n	8004ace <QK_activate_+0x16>
 8004ac6:	2182      	movs	r1, #130	@ 0x82
 8004ac8:	4821      	ldr	r0, [pc, #132]	@ (8004b50 <QK_activate_+0x98>)
    uint8_t pthre_in = 0U; // assume preempting the idle thread
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
        QActive const * const a = QActive_registry_[prio_in];

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8004aca:	0089      	lsls	r1, r1, #2
 8004acc:	e003      	b.n	8004ad6 <QK_activate_+0x1e>
    Q_REQUIRE_INCRIT(530, prio_in < p);
 8004ace:	42a6      	cmp	r6, r4
 8004ad0:	d303      	bcc.n	8004ada <QK_activate_+0x22>
 8004ad2:	481f      	ldr	r0, [pc, #124]	@ (8004b50 <QK_activate_+0x98>)
 8004ad4:	491f      	ldr	r1, [pc, #124]	@ (8004b54 <QK_activate_+0x9c>)
 8004ad6:	f7fb fe49 	bl	800076c <Q_onError>
    QK_priv_.nextPrio = 0U; // clear for the next time
 8004ada:	2200      	movs	r2, #0
 8004adc:	715a      	strb	r2, [r3, #5]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 8004ade:	4296      	cmp	r6, r2
 8004ae0:	d011      	beq.n	8004b06 <QK_activate_+0x4e>
        QActive const * const a = QActive_registry_[prio_in];
 8004ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8004b58 <QK_activate_+0xa0>)
 8004ae4:	00b2      	lsls	r2, r6, #2
 8004ae6:	58d3      	ldr	r3, [r2, r3]
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d102      	bne.n	8004af2 <QK_activate_+0x3a>
 8004aec:	2187      	movs	r1, #135	@ 0x87
 8004aee:	4818      	ldr	r0, [pc, #96]	@ (8004b50 <QK_activate_+0x98>)
 8004af0:	e7eb      	b.n	8004aca <QK_activate_+0x12>

        pthre_in = a->pthre;
 8004af2:	7b5b      	ldrb	r3, [r3, #13]
 8004af4:	9300      	str	r3, [sp, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 8004af6:	4b18      	ldr	r3, [pc, #96]	@ (8004b58 <QK_activate_+0xa0>)
 8004af8:	00a2      	lsls	r2, r4, #2
 8004afa:	58d5      	ldr	r5, [r2, r3]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 8004afc:	2d00      	cmp	r5, #0
 8004afe:	d104      	bne.n	8004b0a <QK_activate_+0x52>
 8004b00:	4813      	ldr	r0, [pc, #76]	@ (8004b50 <QK_activate_+0x98>)
 8004b02:	4916      	ldr	r1, [pc, #88]	@ (8004b5c <QK_activate_+0xa4>)
 8004b04:	e7e7      	b.n	8004ad6 <QK_activate_+0x1e>
    uint8_t pthre_in = 0U; // assume preempting the idle thread
 8004b06:	9600      	str	r6, [sp, #0]
 8004b08:	e7f5      	b.n	8004af6 <QK_activate_+0x3e>
        uint8_t const pthre = a->pthre;
 8004b0a:	7b6b      	ldrb	r3, [r5, #13]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 8004b0c:	4f0f      	ldr	r7, [pc, #60]	@ (8004b4c <QK_activate_+0x94>)
        QK_priv_.actThre = pthre;
 8004b0e:	71bb      	strb	r3, [r7, #6]
        QK_priv_.actPrio = p;
 8004b10:	713c      	strb	r4, [r7, #4]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 8004b12:	f7ff fa0d 	bl	8003f30 <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 8004b16:	0028      	movs	r0, r5
 8004b18:	f7ff fc9a 	bl	8004450 <QActive_get_>
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8004b1c:	682b      	ldr	r3, [r5, #0]
 8004b1e:	0022      	movs	r2, r4
 8004b20:	0001      	movs	r1, r0
 8004b22:	685b      	ldr	r3, [r3, #4]
        QEvt const * const e = QActive_get_(a);
 8004b24:	9001      	str	r0, [sp, #4]
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8004b26:	0028      	movs	r0, r5
 8004b28:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 8004b2a:	9801      	ldr	r0, [sp, #4]
 8004b2c:	f7ff fd44 	bl	80045b8 <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 8004b30:	f7ff f9f0 	bl	8003f14 <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 8004b34:	0028      	movs	r0, r5
 8004b36:	9900      	ldr	r1, [sp, #0]
 8004b38:	f7ff ffa0 	bl	8004a7c <QK_sched_act_>
 8004b3c:	b2c4      	uxtb	r4, r0

    } while (p != 0U);
 8004b3e:	2c00      	cmp	r4, #0
 8004b40:	d1d9      	bne.n	8004af6 <QK_activate_+0x3e>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
    QK_priv_.actThre = pthre_in;
 8004b42:	9b00      	ldr	r3, [sp, #0]
    QK_priv_.actPrio = prio_in;
 8004b44:	713e      	strb	r6, [r7, #4]
    QK_priv_.actThre = pthre_in;
 8004b46:	71bb      	strb	r3, [r7, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 8004b48:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004b4a:	46c0      	nop			@ (mov r8, r8)
 8004b4c:	20000850 	.word	0x20000850
 8004b50:	0800612b 	.word	0x0800612b
 8004b54:	00000212 	.word	0x00000212
 8004b58:	200007b0 	.word	0x200007b0
 8004b5c:	0000023a 	.word	0x0000023a

08004b60 <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004b60:	2221      	movs	r2, #33	@ 0x21
void QF_init(void) {
 8004b62:	b510      	push	{r4, lr}
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004b64:	4b03      	ldr	r3, [pc, #12]	@ (8004b74 <QF_init+0x14>)
 8004b66:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 8004b68:	f7ff ff0e 	bl	8004988 <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 8004b6c:	f7ff fa0a 	bl	8003f84 <QK_init>
#endif
}
 8004b70:	bd10      	pop	{r4, pc}
 8004b72:	46c0      	nop			@ (mov r8, r8)
 8004b74:	20000850 	.word	0x20000850

08004b78 <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 8004b78:	b510      	push	{r4, lr}
    QF_INT_DISABLE();
 8004b7a:	f7ff f9cb 	bl	8003f14 <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 8004b7e:	2200      	movs	r2, #0
 8004b80:	4b07      	ldr	r3, [pc, #28]	@ (8004ba0 <QF_run+0x28>)
 8004b82:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 8004b84:	f7ff ff62 	bl	8004a4c <QK_sched_>
 8004b88:	2800      	cmp	r0, #0
 8004b8a:	d001      	beq.n	8004b90 <QF_run+0x18>
        QK_activate_();
 8004b8c:	f7ff ff94 	bl	8004ab8 <QK_activate_>
    }

    QF_INT_ENABLE();
 8004b90:	f7ff f9ce 	bl	8003f30 <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 8004b94:	f7fc f8ac 	bl	8000cf0 <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 8004b98:	f7fc f8ee 	bl	8000d78 <QK_onIdle>
    for (;;) { // QK idle loop...
 8004b9c:	e7fc      	b.n	8004b98 <QF_run+0x20>
 8004b9e:	46c0      	nop			@ (mov r8, r8)
 8004ba0:	20000850 	.word	0x20000850

08004ba4 <QActive_start>:
    QEvtPtr * const qSto,
    uint_fast16_t const qLen,
    void * const stkSto,
    uint_fast16_t const stkSize,
    void const * const par)
{
 8004ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba6:	0004      	movs	r4, r0
 8004ba8:	001e      	movs	r6, r3
 8004baa:	000f      	movs	r7, r1
 8004bac:	0015      	movs	r5, r2
    Q_UNUSED_PAR(stkSto);  // not needed in QK
    Q_UNUSED_PAR(stkSize); // not needed in QK

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004bae:	f7ff f9cd 	bl	8003f4c <QF_crit_entry_>

    // the VPTR for this AO must be valid
    Q_REQUIRE_INCRIT(900, me->super.vptr != (struct QAsmVtable *)0);
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d104      	bne.n	8004bc2 <QActive_start+0x1e>
 8004bb8:	21e1      	movs	r1, #225	@ 0xe1
 8004bba:	4813      	ldr	r0, [pc, #76]	@ (8004c08 <QActive_start+0x64>)
 8004bbc:	0089      	lsls	r1, r1, #2

    // stack storage must NOT be provided for an AO (QK does not need it)
    Q_REQUIRE_INCRIT(910, stkSto == (void *)0);
 8004bbe:	f7fb fdd5 	bl	800076c <Q_onError>
 8004bc2:	9b06      	ldr	r3, [sp, #24]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d002      	beq.n	8004bce <QActive_start+0x2a>
 8004bc8:	480f      	ldr	r0, [pc, #60]	@ (8004c08 <QActive_start+0x64>)
 8004bca:	4910      	ldr	r1, [pc, #64]	@ (8004c0c <QActive_start+0x68>)
 8004bcc:	e7f7      	b.n	8004bbe <QActive_start+0x1a>
    QF_CRIT_EXIT();
 8004bce:	f7ff f9cb 	bl	8003f68 <QF_crit_exit_>

    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
    me->pthre = (uint8_t)(prioSpec >> 8U);   // preemption-threshold
    QActive_register_(me); // register this AO with the framework
 8004bd2:	0020      	movs	r0, r4
    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
 8004bd4:	81a7      	strh	r7, [r4, #12]
    QActive_register_(me); // register this AO with the framework
 8004bd6:	f7ff fddf 	bl	8004798 <QActive_register_>

    QEQueue_init(&me->eQueue, qSto, qLen); // init the built-in queue
 8004bda:	0020      	movs	r0, r4
 8004bdc:	0032      	movs	r2, r6
 8004bde:	0029      	movs	r1, r5
 8004be0:	3014      	adds	r0, #20
 8004be2:	f7ff fe45 	bl	8004870 <QEQueue_init>

    // top-most initial tran. (virtual call)
    (*me->super.vptr->init)(&me->super, par, me->prio);
 8004be6:	6823      	ldr	r3, [r4, #0]
 8004be8:	0020      	movs	r0, r4
 8004bea:	7b22      	ldrb	r2, [r4, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	9908      	ldr	r1, [sp, #32]
 8004bf0:	4798      	blx	r3
    QS_FLUSH(); // flush the trace buffer to the host

    // see if this AO needs to be scheduled if QK is already running
    QF_CRIT_ENTRY();
 8004bf2:	f7ff f9ab 	bl	8003f4c <QF_crit_entry_>
    if (QK_sched_() != 0U) { // activation needed?
 8004bf6:	f7ff ff29 	bl	8004a4c <QK_sched_>
 8004bfa:	2800      	cmp	r0, #0
 8004bfc:	d001      	beq.n	8004c02 <QActive_start+0x5e>
        QK_activate_();
 8004bfe:	f7ff ff5b 	bl	8004ab8 <QK_activate_>
    }
    QF_CRIT_EXIT();
 8004c02:	f7ff f9b1 	bl	8003f68 <QF_crit_exit_>
}
 8004c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c08:	0800612b 	.word	0x0800612b
 8004c0c:	0000038e 	.word	0x0000038e

08004c10 <LL_SPI_Transmit>:
// ============================================================================



// Simple SPI transmit using LL
void LL_SPI_Transmit(SPI_TypeDef *SPIx, uint8_t *data, uint16_t size) {
 8004c10:	b570      	push	{r4, r5, r6, lr}
    for (uint16_t i = 0; i < size; i++) {
 8004c12:	2300      	movs	r3, #0
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(const SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004c14:	2502      	movs	r5, #2
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004c16:	2601      	movs	r6, #1
 8004c18:	b29c      	uxth	r4, r3
 8004c1a:	4294      	cmp	r4, r2
 8004c1c:	d304      	bcc.n	8004c28 <LL_SPI_Transmit+0x18>
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(const SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8004c1e:	2380      	movs	r3, #128	@ 0x80
 8004c20:	6882      	ldr	r2, [r0, #8]
 8004c22:	421a      	tst	r2, r3
 8004c24:	d1fc      	bne.n	8004c20 <LL_SPI_Transmit+0x10>
        (void)LL_SPI_ReceiveData8(SPIx);  // Dummy read
    }

    // Wait until SPI is not busy
    while (LL_SPI_IsActiveFlag_BSY(SPIx));
}
 8004c26:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004c28:	6884      	ldr	r4, [r0, #8]
 8004c2a:	422c      	tst	r4, r5
 8004c2c:	d0fc      	beq.n	8004c28 <LL_SPI_Transmit+0x18>
        LL_SPI_TransmitData8(SPIx, data[i]);
 8004c2e:	5ccc      	ldrb	r4, [r1, r3]
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
  *spidr = TxData;
 8004c30:	7304      	strb	r4, [r0, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004c32:	6884      	ldr	r4, [r0, #8]
 8004c34:	4234      	tst	r4, r6
 8004c36:	d0fc      	beq.n	8004c32 <LL_SPI_Transmit+0x22>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004c38:	7b04      	ldrb	r4, [r0, #12]
    for (uint16_t i = 0; i < size; i++) {
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	e7ec      	b.n	8004c18 <LL_SPI_Transmit+0x8>
	...

08004c40 <csn_high>:
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004c40:	2202      	movs	r2, #2
 8004c42:	4b01      	ldr	r3, [pc, #4]	@ (8004c48 <csn_high+0x8>)
 8004c44:	619a      	str	r2, [r3, #24]
// GPIO FUNCTIONS (Already LL compatible, just update if needed)
// ============================================================================

void csn_high(void) {
    LL_GPIO_SetOutputPin(csn_gpio_port, csn_gpio_pin);
}
 8004c46:	4770      	bx	lr
 8004c48:	50000400 	.word	0x50000400

08004c4c <ce_high>:
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	4b01      	ldr	r3, [pc, #4]	@ (8004c54 <ce_high+0x8>)
 8004c50:	619a      	str	r2, [r3, #24]
    LL_GPIO_ResetOutputPin(csn_gpio_port, csn_gpio_pin);
}

void ce_high(void) {
    LL_GPIO_SetOutputPin(ce_gpio_port, ce_gpio_pin);
}
 8004c52:	4770      	bx	lr
 8004c54:	50000400 	.word	0x50000400

08004c58 <ce_low>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8004c58:	2201      	movs	r2, #1
 8004c5a:	4b01      	ldr	r3, [pc, #4]	@ (8004c60 <ce_low+0x8>)
 8004c5c:	629a      	str	r2, [r3, #40]	@ 0x28

void ce_low(void) {
    LL_GPIO_ResetOutputPin(ce_gpio_port, ce_gpio_pin);
}
 8004c5e:	4770      	bx	lr
 8004c60:	50000400 	.word	0x50000400

08004c64 <nrf24_w_reg>:

// ============================================================================
// MODIFIED NRF24 FUNCTIONS (Using LL SPI)
// ============================================================================

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size) {
 8004c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c66:	b085      	sub	sp, #20
    uint8_t cmd = W_REGISTER | reg;
 8004c68:	ab02      	add	r3, sp, #8
void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size) {
 8004c6a:	9101      	str	r1, [sp, #4]
    uint8_t cmd = W_REGISTER | reg;
 8004c6c:	1dd9      	adds	r1, r3, #7
 8004c6e:	2320      	movs	r3, #32
 8004c70:	2702      	movs	r7, #2
void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size) {
 8004c72:	0015      	movs	r5, r2
 8004c74:	4e08      	ldr	r6, [pc, #32]	@ (8004c98 <nrf24_w_reg+0x34>)

    csn_low();
    LL_SPI_Transmit(SPIX, &cmd, 1);
 8004c76:	4c09      	ldr	r4, [pc, #36]	@ (8004c9c <nrf24_w_reg+0x38>)
    uint8_t cmd = W_REGISTER | reg;
 8004c78:	4303      	orrs	r3, r0
 8004c7a:	700b      	strb	r3, [r1, #0]
    LL_SPI_Transmit(SPIX, &cmd, 1);
 8004c7c:	0020      	movs	r0, r4
 8004c7e:	2201      	movs	r2, #1
 8004c80:	62b7      	str	r7, [r6, #40]	@ 0x28
 8004c82:	f7ff ffc5 	bl	8004c10 <LL_SPI_Transmit>
    LL_SPI_Transmit(SPIX, data, size);
 8004c86:	002a      	movs	r2, r5
 8004c88:	0020      	movs	r0, r4
 8004c8a:	9901      	ldr	r1, [sp, #4]
 8004c8c:	f7ff ffc0 	bl	8004c10 <LL_SPI_Transmit>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004c90:	61b7      	str	r7, [r6, #24]
    csn_high();
}
 8004c92:	b005      	add	sp, #20
 8004c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c96:	46c0      	nop			@ (mov r8, r8)
 8004c98:	50000400 	.word	0x50000400
 8004c9c:	40013000 	.word	0x40013000

08004ca0 <SPI_WriteByte>:
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	6882      	ldr	r2, [r0, #8]
 8004ca4:	421a      	tst	r2, r3
 8004ca6:	d0fc      	beq.n	8004ca2 <SPI_WriteByte+0x2>
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004ca8:	2301      	movs	r3, #1
  *spidr = TxData;
 8004caa:	7301      	strb	r1, [r0, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004cac:	6882      	ldr	r2, [r0, #8]
 8004cae:	421a      	tst	r2, r3
 8004cb0:	d0fc      	beq.n	8004cac <SPI_WriteByte+0xc>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004cb2:	7b03      	ldrb	r3, [r0, #12]
    LL_SPI_TransmitData8(SPIx, byte);

    // Wait until RX buffer full (dummy read)
    while(!LL_SPI_IsActiveFlag_RXNE(SPIx));
    (void)LL_SPI_ReceiveData8(SPIx); // discard received byte
}
 8004cb4:	4770      	bx	lr

08004cb6 <SPI_ReadByte>:
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	6882      	ldr	r2, [r0, #8]
 8004cba:	421a      	tst	r2, r3
 8004cbc:	d0fc      	beq.n	8004cb8 <SPI_ReadByte+0x2>
  *spidr = TxData;
 8004cbe:	23ff      	movs	r3, #255	@ 0xff
 8004cc0:	7303      	strb	r3, [r0, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004cc2:	3bfe      	subs	r3, #254	@ 0xfe
 8004cc4:	6882      	ldr	r2, [r0, #8]
 8004cc6:	421a      	tst	r2, r3
 8004cc8:	d0fc      	beq.n	8004cc4 <SPI_ReadByte+0xe>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004cca:	7b00      	ldrb	r0, [r0, #12]
 8004ccc:	b2c0      	uxtb	r0, r0
    LL_SPI_TransmitData8(SPIx, 0xFF);

    // Wait until RX buffer full
    while(!LL_SPI_IsActiveFlag_RXNE(SPIx));
    return LL_SPI_ReceiveData8(SPIx);
}
 8004cce:	4770      	bx	lr

08004cd0 <nrf24_r_reg>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8004cd0:	2302      	movs	r3, #2



uint8_t nrf24_r_reg(uint8_t reg, uint8_t size)
{
 8004cd2:	b570      	push	{r4, r5, r6, lr}
 8004cd4:	4e0b      	ldr	r6, [pc, #44]	@ (8004d04 <nrf24_r_reg+0x34>)
 8004cd6:	000c      	movs	r4, r1
 8004cd8:	62b3      	str	r3, [r6, #40]	@ 0x28
    uint8_t cmd = R_REGISTER | reg;
    uint8_t data = 0;

    csn_low();
    SPI_WriteByte(SPIX, cmd);  // send register address
 8004cda:	0001      	movs	r1, r0
 8004cdc:	480a      	ldr	r0, [pc, #40]	@ (8004d08 <nrf24_r_reg+0x38>)
 8004cde:	f7ff ffdf 	bl	8004ca0 <SPI_WriteByte>

    if (size == 1) {
 8004ce2:	2c01      	cmp	r4, #1
 8004ce4:	d008      	beq.n	8004cf8 <nrf24_r_reg+0x28>
 8004ce6:	2500      	movs	r5, #0
    uint8_t data = 0;
 8004ce8:	0028      	movs	r0, r5
        data = SPI_ReadByte(SPIX);
    } else {
        for (uint8_t i = 0; i < size; i++) {
 8004cea:	42a5      	cmp	r5, r4
 8004cec:	d007      	beq.n	8004cfe <nrf24_r_reg+0x2e>
            data = SPI_ReadByte(SPIX); // or fill buffer
 8004cee:	4806      	ldr	r0, [pc, #24]	@ (8004d08 <nrf24_r_reg+0x38>)
 8004cf0:	f7ff ffe1 	bl	8004cb6 <SPI_ReadByte>
        for (uint8_t i = 0; i < size; i++) {
 8004cf4:	3501      	adds	r5, #1
 8004cf6:	e7f8      	b.n	8004cea <nrf24_r_reg+0x1a>
        data = SPI_ReadByte(SPIX);
 8004cf8:	4803      	ldr	r0, [pc, #12]	@ (8004d08 <nrf24_r_reg+0x38>)
 8004cfa:	f7ff ffdc 	bl	8004cb6 <SPI_ReadByte>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004cfe:	2302      	movs	r3, #2
 8004d00:	61b3      	str	r3, [r6, #24]
        }
    }

    csn_high();
    return data;
}
 8004d02:	bd70      	pop	{r4, r5, r6, pc}
 8004d04:	50000400 	.word	0x50000400
 8004d08:	40013000 	.word	0x40013000

08004d0c <nrf24_w_spec_cmd>:


void nrf24_w_spec_cmd(uint8_t cmd) {
 8004d0c:	b507      	push	{r0, r1, r2, lr}
 8004d0e:	466b      	mov	r3, sp
 8004d10:	1dd9      	adds	r1, r3, #7
 8004d12:	7008      	strb	r0, [r1, #0]
    LL_SPI_Transmit(SPIX, &cmd, 1);
 8004d14:	2201      	movs	r2, #1
 8004d16:	4802      	ldr	r0, [pc, #8]	@ (8004d20 <nrf24_w_spec_cmd+0x14>)
 8004d18:	f7ff ff7a 	bl	8004c10 <LL_SPI_Transmit>
}
 8004d1c:	bd07      	pop	{r0, r1, r2, pc}
 8004d1e:	46c0      	nop			@ (mov r8, r8)
 8004d20:	40013000 	.word	0x40013000

08004d24 <nrf24_r_status>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8004d24:	2102      	movs	r1, #2
 8004d26:	4a0b      	ldr	r2, [pc, #44]	@ (8004d54 <nrf24_r_status+0x30>)
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004d28:	4b0b      	ldr	r3, [pc, #44]	@ (8004d58 <nrf24_r_status+0x34>)

void nrf24_r_spec_reg(uint8_t *data, uint8_t size) {
    LL_SPI_Receive(SPIX, data, size);
}

uint8_t nrf24_r_status(void) {
 8004d2a:	b510      	push	{r4, lr}
 8004d2c:	6291      	str	r1, [r2, #40]	@ 0x28
 8004d2e:	6898      	ldr	r0, [r3, #8]
 8004d30:	4208      	tst	r0, r1
 8004d32:	d0fc      	beq.n	8004d2e <nrf24_r_status+0xa>
  *spidr = TxData;
 8004d34:	21ff      	movs	r1, #255	@ 0xff
 8004d36:	7319      	strb	r1, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004d38:	39fe      	subs	r1, #254	@ 0xfe
 8004d3a:	6898      	ldr	r0, [r3, #8]
 8004d3c:	4208      	tst	r0, r1
 8004d3e:	d0fc      	beq.n	8004d3a <nrf24_r_status+0x16>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8004d40:	2180      	movs	r1, #128	@ 0x80
  return (*((__IO uint8_t *)&SPIx->DR));
 8004d42:	7b18      	ldrb	r0, [r3, #12]
 8004d44:	b2c0      	uxtb	r0, r0
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8004d46:	689c      	ldr	r4, [r3, #8]
 8004d48:	420c      	tst	r4, r1
 8004d4a:	d1fc      	bne.n	8004d46 <nrf24_r_status+0x22>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	6193      	str	r3, [r2, #24]
    csn_low();
    LL_SPI_TransmitReceive(SPIX, &cmd, &data, 1);
    csn_high();

    return data;
}
 8004d50:	bd10      	pop	{r4, pc}
 8004d52:	46c0      	nop			@ (mov r8, r8)
 8004d54:	50000400 	.word	0x50000400
 8004d58:	40013000 	.word	0x40013000

08004d5c <nrf24_pwr_up>:





void nrf24_pwr_up(void){
 8004d5c:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;

	data = nrf24_r_reg(CONFIG, 1);
 8004d5e:	2101      	movs	r1, #1
 8004d60:	2000      	movs	r0, #0
 8004d62:	f7ff ffb5 	bl	8004cd0 <nrf24_r_reg>

	data |= (1 << PWR_UP);
 8004d66:	466b      	mov	r3, sp
 8004d68:	1dd9      	adds	r1, r3, #7
 8004d6a:	2302      	movs	r3, #2

	nrf24_w_reg(CONFIG, &data, 1);
 8004d6c:	2201      	movs	r2, #1
	data |= (1 << PWR_UP);
 8004d6e:	4303      	orrs	r3, r0
	nrf24_w_reg(CONFIG, &data, 1);
 8004d70:	2000      	movs	r0, #0
	data |= (1 << PWR_UP);
 8004d72:	700b      	strb	r3, [r1, #0]
	nrf24_w_reg(CONFIG, &data, 1);
 8004d74:	f7ff ff76 	bl	8004c64 <nrf24_w_reg>
}
 8004d78:	bd07      	pop	{r0, r1, r2, pc}

08004d7a <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 8004d7a:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;

	data = nrf24_r_reg(RF_SETUP, 1);
 8004d7c:	2101      	movs	r1, #1
void nrf24_tx_pwr(uint8_t pwr){
 8004d7e:	0004      	movs	r4, r0
	data = nrf24_r_reg(RF_SETUP, 1);
 8004d80:	2006      	movs	r0, #6
 8004d82:	f7ff ffa5 	bl	8004cd0 <nrf24_r_reg>

	data &= 184;

	data |= (pwr << RF_PWR);
 8004d86:	466b      	mov	r3, sp
 8004d88:	1dd9      	adds	r1, r3, #7
	data &= 184;
 8004d8a:	2347      	movs	r3, #71	@ 0x47
	data |= (pwr << RF_PWR);
 8004d8c:	0064      	lsls	r4, r4, #1
	data &= 184;
 8004d8e:	4398      	bics	r0, r3
	data |= (pwr << RF_PWR);
 8004d90:	4320      	orrs	r0, r4
 8004d92:	7008      	strb	r0, [r1, #0]

	nrf24_w_reg(RF_SETUP, &data, 1);
 8004d94:	2201      	movs	r2, #1
 8004d96:	2006      	movs	r0, #6
 8004d98:	f7ff ff64 	bl	8004c64 <nrf24_w_reg>
}
 8004d9c:	bd13      	pop	{r0, r1, r4, pc}

08004d9e <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 8004d9e:	b513      	push	{r0, r1, r4, lr}
 8004da0:	0004      	movs	r4, r0
	uint8_t data = 0;

	data = nrf24_r_reg(RF_SETUP, 1);
 8004da2:	2101      	movs	r1, #1
 8004da4:	2006      	movs	r0, #6
 8004da6:	f7ff ff93 	bl	8004cd0 <nrf24_r_reg>

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8004daa:	23d7      	movs	r3, #215	@ 0xd7
 8004dac:	4018      	ands	r0, r3

	if(bps == _2mbps){
		data |= (1 << RF_DR_HIGH);
 8004dae:	3bcf      	subs	r3, #207	@ 0xcf
	if(bps == _2mbps){
 8004db0:	2c01      	cmp	r4, #1
 8004db2:	d002      	beq.n	8004dba <nrf24_data_rate+0x1c>
	}else if(bps == _250kbps){
 8004db4:	2c02      	cmp	r4, #2
 8004db6:	d101      	bne.n	8004dbc <nrf24_data_rate+0x1e>
		data |= (1 << RF_DR_LOW);
 8004db8:	2320      	movs	r3, #32
 8004dba:	4318      	orrs	r0, r3
		data |= (1 << RF_DR_HIGH);
 8004dbc:	466b      	mov	r3, sp
 8004dbe:	1dd9      	adds	r1, r3, #7
 8004dc0:	7008      	strb	r0, [r1, #0]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	2006      	movs	r0, #6
 8004dc6:	f7ff ff4d 	bl	8004c64 <nrf24_w_reg>
}
 8004dca:	bd13      	pop	{r0, r1, r4, pc}

08004dcc <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 8004dcc:	b507      	push	{r0, r1, r2, lr}
 8004dce:	466b      	mov	r3, sp
 8004dd0:	1dd9      	adds	r1, r3, #7
 8004dd2:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(RF_CH, &ch, 1);
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	2005      	movs	r0, #5
 8004dd8:	f7ff ff44 	bl	8004c64 <nrf24_w_reg>
}
 8004ddc:	bd07      	pop	{r0, r1, r2, pc}

08004dde <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 8004dde:	b510      	push	{r4, lr}
 8004de0:	0001      	movs	r1, r0
	nrf24_w_reg(TX_ADDR, addr, 5);
 8004de2:	2205      	movs	r2, #5
 8004de4:	2010      	movs	r0, #16
 8004de6:	f7ff ff3d 	bl	8004c64 <nrf24_w_reg>
}
 8004dea:	bd10      	pop	{r4, pc}

08004dec <nrf24_pipe_pld_size>:

void nrf24_pipe_pld_size(uint8_t pipe, uint8_t size){
 8004dec:	b507      	push	{r0, r1, r2, lr}
 8004dee:	466b      	mov	r3, sp
 8004df0:	71d9      	strb	r1, [r3, #7]
	if(size > 32){
 8004df2:	2920      	cmp	r1, #32
 8004df4:	d902      	bls.n	8004dfc <nrf24_pipe_pld_size+0x10>
		size = 32;
 8004df6:	2320      	movs	r3, #32
 8004df8:	466a      	mov	r2, sp
 8004dfa:	71d3      	strb	r3, [r2, #7]
	}

	switch(pipe){
 8004dfc:	2805      	cmp	r0, #5
 8004dfe:	d80a      	bhi.n	8004e16 <nrf24_pipe_pld_size+0x2a>
	case 4:
		nrf24_w_reg(RX_PW_P4, &size, 1);

		break;
	case 5:
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8004e00:	466b      	mov	r3, sp
 8004e02:	2201      	movs	r2, #1
 8004e04:	1dd9      	adds	r1, r3, #7
	switch(pipe){
 8004e06:	f7fb f97f 	bl	8000108 <__gnu_thumb1_case_uqi>
 8004e0a:	0703      	.short	0x0703
 8004e0c:	0f0d0b09 	.word	0x0f0d0b09
		nrf24_w_reg(RX_PW_P0, &size, 1);
 8004e10:	2011      	movs	r0, #17
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8004e12:	f7ff ff27 	bl	8004c64 <nrf24_w_reg>

		break;
	}
}
 8004e16:	bd07      	pop	{r0, r1, r2, pc}
		nrf24_w_reg(RX_PW_P1, &size, 1);
 8004e18:	2012      	movs	r0, #18
 8004e1a:	e7fa      	b.n	8004e12 <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P2, &size, 1);
 8004e1c:	2013      	movs	r0, #19
 8004e1e:	e7f8      	b.n	8004e12 <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P3, &size, 1);
 8004e20:	2014      	movs	r0, #20
 8004e22:	e7f6      	b.n	8004e12 <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P4, &size, 1);
 8004e24:	2015      	movs	r0, #21
 8004e26:	e7f4      	b.n	8004e12 <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8004e28:	2016      	movs	r0, #22
 8004e2a:	e7f2      	b.n	8004e12 <nrf24_pipe_pld_size+0x26>

08004e2c <nrf24_open_rx_pipe>:

void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 8004e2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e2e:	0007      	movs	r7, r0
 8004e30:	000e      	movs	r6, r1

	uint8_t data = 0;

	data = nrf24_r_reg(EN_RXADDR, 1);
 8004e32:	2002      	movs	r0, #2
 8004e34:	2101      	movs	r1, #1
 8004e36:	f7ff ff4b 	bl	8004cd0 <nrf24_r_reg>
 8004e3a:	466b      	mov	r3, sp
 8004e3c:	0004      	movs	r4, r0
 8004e3e:	1ddd      	adds	r5, r3, #7
 8004e40:	7028      	strb	r0, [r5, #0]

	switch(pipe){
 8004e42:	2f05      	cmp	r7, #5
 8004e44:	d80d      	bhi.n	8004e62 <nrf24_open_rx_pipe+0x36>
 8004e46:	0038      	movs	r0, r7
 8004e48:	f7fb f95e 	bl	8000108 <__gnu_thumb1_case_uqi>
 8004e4c:	1f181103 	.word	0x1f181103
 8004e50:	2d26      	.short	0x2d26
	case 0:
		nrf24_w_reg(RX_ADDR_P0, addr, 5);
 8004e52:	2205      	movs	r2, #5
 8004e54:	0031      	movs	r1, r6
 8004e56:	200a      	movs	r0, #10
 8004e58:	f7ff ff04 	bl	8004c64 <nrf24_w_reg>

		data |= (1 << ERX_P0);
 8004e5c:	2301      	movs	r3, #1
		data |= (1 << ERX_P4);
		break;
	case 5:
		nrf24_w_reg(RX_ADDR_P5, addr, 1);

		data |= (1 << ERX_P5);
 8004e5e:	4323      	orrs	r3, r4
 8004e60:	702b      	strb	r3, [r5, #0]
		break;
	}

	nrf24_w_reg(EN_RXADDR, &data, 1);
 8004e62:	0029      	movs	r1, r5
 8004e64:	2201      	movs	r2, #1
 8004e66:	2002      	movs	r0, #2
 8004e68:	f7ff fefc 	bl	8004c64 <nrf24_w_reg>
}
 8004e6c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		nrf24_w_reg(RX_ADDR_P1, addr, 5);
 8004e6e:	2205      	movs	r2, #5
 8004e70:	0031      	movs	r1, r6
 8004e72:	200b      	movs	r0, #11
 8004e74:	f7ff fef6 	bl	8004c64 <nrf24_w_reg>
		data |= (1 << ERX_P1);
 8004e78:	2302      	movs	r3, #2
 8004e7a:	e7f0      	b.n	8004e5e <nrf24_open_rx_pipe+0x32>
		nrf24_w_reg(RX_ADDR_P2, addr, 1);
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	0031      	movs	r1, r6
 8004e80:	200c      	movs	r0, #12
 8004e82:	f7ff feef 	bl	8004c64 <nrf24_w_reg>
		data |= (1 << ERX_P2);
 8004e86:	2304      	movs	r3, #4
 8004e88:	e7e9      	b.n	8004e5e <nrf24_open_rx_pipe+0x32>
		nrf24_w_reg(RX_ADDR_P3, addr, 1);
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	0031      	movs	r1, r6
 8004e8e:	200d      	movs	r0, #13
 8004e90:	f7ff fee8 	bl	8004c64 <nrf24_w_reg>
		data |= (1 << ERX_P3);
 8004e94:	2308      	movs	r3, #8
 8004e96:	e7e2      	b.n	8004e5e <nrf24_open_rx_pipe+0x32>
		nrf24_w_reg(RX_ADDR_P4, addr, 1);
 8004e98:	2201      	movs	r2, #1
 8004e9a:	0031      	movs	r1, r6
 8004e9c:	200e      	movs	r0, #14
 8004e9e:	f7ff fee1 	bl	8004c64 <nrf24_w_reg>
		data |= (1 << ERX_P4);
 8004ea2:	2310      	movs	r3, #16
 8004ea4:	e7db      	b.n	8004e5e <nrf24_open_rx_pipe+0x32>
		nrf24_w_reg(RX_ADDR_P5, addr, 1);
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	0031      	movs	r1, r6
 8004eaa:	200f      	movs	r0, #15
 8004eac:	f7ff feda 	bl	8004c64 <nrf24_w_reg>
		data |= (1 << ERX_P5);
 8004eb0:	2320      	movs	r3, #32
 8004eb2:	e7d4      	b.n	8004e5e <nrf24_open_rx_pipe+0x32>

08004eb4 <nrf24_set_crc>:
	data &= ~(1 << pipe);

	nrf24_w_reg(EN_RXADDR, &data, 1);
}

void nrf24_set_crc(uint8_t en_crc, uint8_t crc0){
 8004eb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004eb6:	0004      	movs	r4, r0
 8004eb8:	000d      	movs	r5, r1
	uint8_t data = nrf24_r_reg(CONFIG, 1);
 8004eba:	2000      	movs	r0, #0
 8004ebc:	2101      	movs	r1, #1
 8004ebe:	f7ff ff07 	bl	8004cd0 <nrf24_r_reg>

	data &= ~(1 << EN_CRC) & ~(1 << CRCO);

	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004ec2:	466b      	mov	r3, sp
 8004ec4:	1dd9      	adds	r1, r3, #7
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 8004ec6:	230c      	movs	r3, #12
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004ec8:	00ad      	lsls	r5, r5, #2
 8004eca:	00e4      	lsls	r4, r4, #3
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 8004ecc:	4398      	bics	r0, r3
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004ece:	432c      	orrs	r4, r5
 8004ed0:	4304      	orrs	r4, r0

	nrf24_w_reg(CONFIG, &data, 1);
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	2000      	movs	r0, #0
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004ed6:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(CONFIG, &data, 1);
 8004ed8:	f7ff fec4 	bl	8004c64 <nrf24_w_reg>
}
 8004edc:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08004ede <nrf24_set_addr_width>:

void nrf24_set_addr_width(uint8_t bytes){
 8004ede:	b507      	push	{r0, r1, r2, lr}
 8004ee0:	466b      	mov	r3, sp
 8004ee2:	1dd9      	adds	r1, r3, #7
	bytes -= 2;
 8004ee4:	3802      	subs	r0, #2
 8004ee6:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 8004ee8:	2201      	movs	r2, #1
 8004eea:	2003      	movs	r0, #3
 8004eec:	f7ff feba 	bl	8004c64 <nrf24_w_reg>
}
 8004ef0:	bd07      	pop	{r0, r1, r2, pc}
	...

08004ef4 <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 8004ef4:	b570      	push	{r4, r5, r6, lr}
  WRITE_REG(GPIOx->BRR, PinMask);
 8004ef6:	2502      	movs	r5, #2
 8004ef8:	4c03      	ldr	r4, [pc, #12]	@ (8004f08 <nrf24_flush_tx+0x14>)
	csn_low();
	nrf24_w_spec_cmd(FLUSH_TX);
 8004efa:	20e1      	movs	r0, #225	@ 0xe1
 8004efc:	62a5      	str	r5, [r4, #40]	@ 0x28
 8004efe:	f7ff ff05 	bl	8004d0c <nrf24_w_spec_cmd>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004f02:	61a5      	str	r5, [r4, #24]
	csn_high();
}
 8004f04:	bd70      	pop	{r4, r5, r6, pc}
 8004f06:	46c0      	nop			@ (mov r8, r8)
 8004f08:	50000400 	.word	0x50000400

08004f0c <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 8004f0c:	b570      	push	{r4, r5, r6, lr}
  WRITE_REG(GPIOx->BRR, PinMask);
 8004f0e:	2502      	movs	r5, #2
 8004f10:	4c03      	ldr	r4, [pc, #12]	@ (8004f20 <nrf24_flush_rx+0x14>)
	csn_low();
	nrf24_w_spec_cmd(FLUSH_RX);
 8004f12:	20e2      	movs	r0, #226	@ 0xe2
 8004f14:	62a5      	str	r5, [r4, #40]	@ 0x28
 8004f16:	f7ff fef9 	bl	8004d0c <nrf24_w_spec_cmd>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004f1a:	61a5      	str	r5, [r4, #24]
	csn_high();
}
 8004f1c:	bd70      	pop	{r4, r5, r6, pc}
 8004f1e:	46c0      	nop			@ (mov r8, r8)
 8004f20:	50000400 	.word	0x50000400

08004f24 <nrf24_clear_rx_dr>:



void nrf24_clear_rx_dr(void){
 8004f24:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;

	data = nrf24_r_status();
 8004f26:	f7ff fefd 	bl	8004d24 <nrf24_r_status>

	data |= (1 << RX_DR);
 8004f2a:	466b      	mov	r3, sp
 8004f2c:	1dd9      	adds	r1, r3, #7
 8004f2e:	2340      	movs	r3, #64	@ 0x40

	nrf24_w_reg(STATUS, &data, 1);
 8004f30:	2201      	movs	r2, #1
	data |= (1 << RX_DR);
 8004f32:	4303      	orrs	r3, r0
	nrf24_w_reg(STATUS, &data, 1);
 8004f34:	2007      	movs	r0, #7
	data |= (1 << RX_DR);
 8004f36:	700b      	strb	r3, [r1, #0]
	nrf24_w_reg(STATUS, &data, 1);
 8004f38:	f7ff fe94 	bl	8004c64 <nrf24_w_reg>
}
 8004f3c:	bd07      	pop	{r0, r1, r2, pc}
	...

08004f40 <nrf24_receive>:
  WRITE_REG(GPIOx->BRR, PinMask);
 8004f40:	2302      	movs	r3, #2
void nrf24_receive(uint8_t *data, uint8_t size) {
 8004f42:	b570      	push	{r4, r5, r6, lr}
  *spidr = TxData;
 8004f44:	2461      	movs	r4, #97	@ 0x61
 8004f46:	4a0d      	ldr	r2, [pc, #52]	@ (8004f7c <nrf24_receive+0x3c>)
 8004f48:	6293      	str	r3, [r2, #40]	@ 0x28
 8004f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f80 <nrf24_receive+0x40>)
 8004f4c:	731c      	strb	r4, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004f4e:	3c60      	subs	r4, #96	@ 0x60
 8004f50:	689d      	ldr	r5, [r3, #8]
 8004f52:	4225      	tst	r5, r4
 8004f54:	d0fc      	beq.n	8004f50 <nrf24_receive+0x10>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004f56:	7b1c      	ldrb	r4, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004f58:	2501      	movs	r5, #1
  *spidr = TxData;
 8004f5a:	24ff      	movs	r4, #255	@ 0xff
 8004f5c:	1841      	adds	r1, r0, r1
    for (uint8_t i = 0; i < size; i++) {
 8004f5e:	4281      	cmp	r1, r0
 8004f60:	d104      	bne.n	8004f6c <nrf24_receive+0x2c>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004f62:	2302      	movs	r3, #2
 8004f64:	6193      	str	r3, [r2, #24]
    nrf24_clear_rx_dr();
 8004f66:	f7ff ffdd 	bl	8004f24 <nrf24_clear_rx_dr>
}
 8004f6a:	bd70      	pop	{r4, r5, r6, pc}
 8004f6c:	731c      	strb	r4, [r3, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004f6e:	689e      	ldr	r6, [r3, #8]
 8004f70:	422e      	tst	r6, r5
 8004f72:	d0fc      	beq.n	8004f6e <nrf24_receive+0x2e>
  return (*((__IO uint8_t *)&SPIx->DR));
 8004f74:	7b1e      	ldrb	r6, [r3, #12]
        data[i] = LL_SPI_ReceiveData8(SPIX);
 8004f76:	7006      	strb	r6, [r0, #0]
    for (uint8_t i = 0; i < size; i++) {
 8004f78:	3001      	adds	r0, #1
 8004f7a:	e7f0      	b.n	8004f5e <nrf24_receive+0x1e>
 8004f7c:	50000400 	.word	0x50000400
 8004f80:	40013000 	.word	0x40013000

08004f84 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8004f84:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;

	data = nrf24_r_status();
 8004f86:	f7ff fecd 	bl	8004d24 <nrf24_r_status>

	data |= (1 << TX_DS);
 8004f8a:	466b      	mov	r3, sp
 8004f8c:	1dd9      	adds	r1, r3, #7
 8004f8e:	2320      	movs	r3, #32

    nrf24_w_reg(STATUS, &data, 1);
 8004f90:	2201      	movs	r2, #1
	data |= (1 << TX_DS);
 8004f92:	4303      	orrs	r3, r0
    nrf24_w_reg(STATUS, &data, 1);
 8004f94:	2007      	movs	r0, #7
	data |= (1 << TX_DS);
 8004f96:	700b      	strb	r3, [r1, #0]
    nrf24_w_reg(STATUS, &data, 1);
 8004f98:	f7ff fe64 	bl	8004c64 <nrf24_w_reg>
}
 8004f9c:	bd07      	pop	{r0, r1, r2, pc}

08004f9e <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8004f9e:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;

	data = nrf24_r_status();
 8004fa0:	f7ff fec0 	bl	8004d24 <nrf24_r_status>

	data |= (1 << MAX_RT);
 8004fa4:	466b      	mov	r3, sp
 8004fa6:	1dd9      	adds	r1, r3, #7
 8004fa8:	2310      	movs	r3, #16

    nrf24_w_reg(STATUS, &data, 1);
 8004faa:	2201      	movs	r2, #1
	data |= (1 << MAX_RT);
 8004fac:	4303      	orrs	r3, r0
    nrf24_w_reg(STATUS, &data, 1);
 8004fae:	2007      	movs	r0, #7
	data |= (1 << MAX_RT);
 8004fb0:	700b      	strb	r3, [r1, #0]
    nrf24_w_reg(STATUS, &data, 1);
 8004fb2:	f7ff fe57 	bl	8004c64 <nrf24_w_reg>
}
 8004fb6:	bd07      	pop	{r0, r1, r2, pc}

08004fb8 <nrf24_listen>:
	csn_high();

	return width;
}

void nrf24_listen(void){
 8004fb8:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;

	data = nrf24_r_reg(CONFIG, 1);
 8004fba:	2101      	movs	r1, #1
 8004fbc:	2000      	movs	r0, #0
 8004fbe:	f7ff fe87 	bl	8004cd0 <nrf24_r_reg>

	data |= (1 << PRIM_RX);
 8004fc2:	2401      	movs	r4, #1
 8004fc4:	466b      	mov	r3, sp
 8004fc6:	4320      	orrs	r0, r4
 8004fc8:	1dd9      	adds	r1, r3, #7
 8004fca:	7008      	strb	r0, [r1, #0]

	nrf24_w_reg(CONFIG, &data, 1);
 8004fcc:	0022      	movs	r2, r4
 8004fce:	2000      	movs	r0, #0
 8004fd0:	f7ff fe48 	bl	8004c64 <nrf24_w_reg>
 8004fd4:	4b01      	ldr	r3, [pc, #4]	@ (8004fdc <nrf24_listen+0x24>)
 8004fd6:	619c      	str	r4, [r3, #24]

	ce_high();
}
 8004fd8:	bd13      	pop	{r0, r1, r4, pc}
 8004fda:	46c0      	nop			@ (mov r8, r8)
 8004fdc:	50000400 	.word	0x50000400

08004fe0 <nrf24_dpl>:
	data &= ~(1 << PRIM_RX);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_dpl(uint8_t en){
 8004fe0:	b513      	push	{r0, r1, r4, lr}
 8004fe2:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 8004fe4:	2101      	movs	r1, #1
 8004fe6:	201d      	movs	r0, #29
 8004fe8:	f7ff fe72 	bl	8004cd0 <nrf24_r_reg>

	if(en == enable){
 8004fec:	2204      	movs	r2, #4
		feature |= (1 << EN_DPL);
	}else{
		feature &= ~(1 << EN_DPL);
 8004fee:	0003      	movs	r3, r0
 8004ff0:	4393      	bics	r3, r2
 8004ff2:	b2db      	uxtb	r3, r3
	if(en == enable){
 8004ff4:	2c01      	cmp	r4, #1
 8004ff6:	d101      	bne.n	8004ffc <nrf24_dpl+0x1c>
		feature |= (1 << EN_DPL);
 8004ff8:	4302      	orrs	r2, r0
 8004ffa:	b2d3      	uxtb	r3, r2
 8004ffc:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 8004ffe:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 8005000:	201d      	movs	r0, #29
 8005002:	2201      	movs	r2, #1
 8005004:	700b      	strb	r3, [r1, #0]
 8005006:	f7ff fe2d 	bl	8004c64 <nrf24_w_reg>
}
 800500a:	bd13      	pop	{r0, r1, r4, pc}

0800500c <nrf24_set_rx_dpl>:

void nrf24_set_rx_dpl(uint8_t pipe, uint8_t en){
 800500c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800500e:	0005      	movs	r5, r0
 8005010:	000c      	movs	r4, r1

	uint8_t dynpd = nrf24_r_reg(DYNPD, 1);
 8005012:	201c      	movs	r0, #28
 8005014:	2101      	movs	r1, #1
 8005016:	f7ff fe5b 	bl	8004cd0 <nrf24_r_reg>

	if(pipe > 5){
 800501a:	1c2b      	adds	r3, r5, #0
 800501c:	2d05      	cmp	r5, #5
 800501e:	d900      	bls.n	8005022 <nrf24_set_rx_dpl+0x16>
 8005020:	2305      	movs	r3, #5
		pipe = 5;
	}

	if(en){
		dynpd |= (1 << pipe);
 8005022:	2201      	movs	r2, #1
 8005024:	b2db      	uxtb	r3, r3
 8005026:	409a      	lsls	r2, r3
	}else{
		dynpd &= ~(1 << pipe);
 8005028:	0003      	movs	r3, r0
 800502a:	4393      	bics	r3, r2
 800502c:	b2db      	uxtb	r3, r3
	if(en){
 800502e:	2c00      	cmp	r4, #0
 8005030:	d001      	beq.n	8005036 <nrf24_set_rx_dpl+0x2a>
		dynpd |= (1 << pipe);
 8005032:	4310      	orrs	r0, r2
 8005034:	b2c3      	uxtb	r3, r0
 8005036:	466a      	mov	r2, sp
	}

	nrf24_w_reg(DYNPD, &dynpd, 1);
}
 8005038:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(DYNPD, &dynpd, 1);
 800503a:	201c      	movs	r0, #28
 800503c:	2201      	movs	r2, #1
 800503e:	700b      	strb	r3, [r1, #0]
 8005040:	f7ff fe10 	bl	8004c64 <nrf24_w_reg>
}
 8005044:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08005046 <nrf24_auto_ack_all>:
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}

void nrf24_auto_ack_all(uint8_t ack){
 8005046:	b513      	push	{r0, r1, r4, lr}
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 8005048:	2101      	movs	r1, #1
void nrf24_auto_ack_all(uint8_t ack){
 800504a:	0004      	movs	r4, r0
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 800504c:	0008      	movs	r0, r1
 800504e:	f7ff fe3f 	bl	8004cd0 <nrf24_r_reg>

	if(ack){
 8005052:	2c00      	cmp	r4, #0
 8005054:	d000      	beq.n	8005058 <nrf24_auto_ack_all+0x12>
		enaa = 63;
 8005056:	243f      	movs	r4, #63	@ 0x3f
	}else{
		enaa = 0;
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}
 8005058:	466b      	mov	r3, sp
	nrf24_w_reg(EN_AA, &enaa, 1);
 800505a:	2201      	movs	r2, #1
 800505c:	1dd9      	adds	r1, r3, #7
 800505e:	0010      	movs	r0, r2
 8005060:	700c      	strb	r4, [r1, #0]
 8005062:	f7ff fdff 	bl	8004c64 <nrf24_w_reg>
}
 8005066:	bd13      	pop	{r0, r1, r4, pc}

08005068 <nrf24_en_ack_pld>:

void nrf24_en_ack_pld(uint8_t en){
 8005068:	b513      	push	{r0, r1, r4, lr}
 800506a:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 800506c:	2101      	movs	r1, #1
 800506e:	201d      	movs	r0, #29
 8005070:	f7ff fe2e 	bl	8004cd0 <nrf24_r_reg>

	if(en){
 8005074:	2202      	movs	r2, #2
		feature |= (1 << EN_ACK_PAY);
	}else{
		feature &= ~(1 << EN_ACK_PAY);
 8005076:	0003      	movs	r3, r0
 8005078:	4393      	bics	r3, r2
 800507a:	b2db      	uxtb	r3, r3
	if(en){
 800507c:	2c00      	cmp	r4, #0
 800507e:	d001      	beq.n	8005084 <nrf24_en_ack_pld+0x1c>
		feature |= (1 << EN_ACK_PAY);
 8005080:	4302      	orrs	r2, r0
 8005082:	b2d3      	uxtb	r3, r2
 8005084:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 8005086:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 8005088:	201d      	movs	r0, #29
 800508a:	2201      	movs	r2, #1
 800508c:	700b      	strb	r3, [r1, #0]
 800508e:	f7ff fde9 	bl	8004c64 <nrf24_w_reg>
}
 8005092:	bd13      	pop	{r0, r1, r4, pc}

08005094 <nrf24_auto_retr_delay>:
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}

void nrf24_auto_retr_delay(uint8_t delay){
 8005094:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8005096:	2101      	movs	r1, #1
void nrf24_auto_retr_delay(uint8_t delay){
 8005098:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 800509a:	2004      	movs	r0, #4
 800509c:	f7ff fe18 	bl	8004cd0 <nrf24_r_reg>

	data &= 15;

	data |= (delay << ARD);
 80050a0:	466b      	mov	r3, sp
 80050a2:	1dd9      	adds	r1, r3, #7
	data &= 15;
 80050a4:	230f      	movs	r3, #15
	data |= (delay << ARD);
 80050a6:	0124      	lsls	r4, r4, #4
	data &= 15;
 80050a8:	4018      	ands	r0, r3
	data |= (delay << ARD);
 80050aa:	4320      	orrs	r0, r4
 80050ac:	7008      	strb	r0, [r1, #0]

	nrf24_w_reg(SETUP_RETR, &data, 1);
 80050ae:	2201      	movs	r2, #1
 80050b0:	2004      	movs	r0, #4
 80050b2:	f7ff fdd7 	bl	8004c64 <nrf24_w_reg>
}
 80050b6:	bd13      	pop	{r0, r1, r4, pc}

080050b8 <nrf24_auto_retr_limit>:

void nrf24_auto_retr_limit(uint8_t limit){
 80050b8:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 80050ba:	2101      	movs	r1, #1
void nrf24_auto_retr_limit(uint8_t limit){
 80050bc:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 80050be:	2004      	movs	r0, #4
 80050c0:	f7ff fe06 	bl	8004cd0 <nrf24_r_reg>

	data &= 240;

	data |= (limit << ARC);
 80050c4:	466b      	mov	r3, sp
 80050c6:	1dd9      	adds	r1, r3, #7
	data &= 240;
 80050c8:	230f      	movs	r3, #15
 80050ca:	4398      	bics	r0, r3
	data |= (limit << ARC);
 80050cc:	4304      	orrs	r4, r0

	nrf24_w_reg(SETUP_RETR, &data, 1);
 80050ce:	2201      	movs	r2, #1
 80050d0:	2004      	movs	r0, #4
	data |= (limit << ARC);
 80050d2:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(SETUP_RETR, &data, 1);
 80050d4:	f7ff fdc6 	bl	8004c64 <nrf24_w_reg>
}
 80050d8:	bd13      	pop	{r0, r1, r4, pc}

080050da <nrf24_data_available>:

uint8_t nrf24_carrier_detect(void){
	return nrf24_r_reg(RPD, 1);
}

uint8_t nrf24_data_available(void){
 80050da:	b510      	push	{r4, lr}

 	uint8_t reg_dt = nrf24_r_reg(FIFO_STATUS, 1);
 80050dc:	2101      	movs	r1, #1
 80050de:	2017      	movs	r0, #23
 80050e0:	f7ff fdf6 	bl	8004cd0 <nrf24_r_reg>
	if(!(reg_dt & (1 << RX_EMPTY))){
		return 1;
	}

	return 0;
}
 80050e4:	2301      	movs	r3, #1
 80050e6:	4383      	bics	r3, r0
 80050e8:	0018      	movs	r0, r3
 80050ea:	bd10      	pop	{r4, pc}

080050ec <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 80050ec:	b510      	push	{r4, lr}

	nrf24_pwr_up();
 80050ee:	f7ff fe35 	bl	8004d5c <nrf24_pwr_up>

	nrf24_flush_tx();
 80050f2:	f7ff feff 	bl	8004ef4 <nrf24_flush_tx>
	nrf24_flush_rx();
 80050f6:	f7ff ff09 	bl	8004f0c <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 80050fa:	f7ff ff13 	bl	8004f24 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 80050fe:	f7ff ff41 	bl	8004f84 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 8005102:	f7ff ff4c 	bl	8004f9e <nrf24_clear_max_rt>
}
 8005106:	bd10      	pop	{r4, pc}

08005108 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8005108:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800510a:	2217      	movs	r2, #23
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800510c:	2301      	movs	r3, #1
void ssd1306_WriteCommand(uint8_t byte) {
 800510e:	446a      	add	r2, sp
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005110:	425b      	negs	r3, r3
void ssd1306_WriteCommand(uint8_t byte) {
 8005112:	7010      	strb	r0, [r2, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005114:	9302      	str	r3, [sp, #8]
 8005116:	3302      	adds	r3, #2
 8005118:	9200      	str	r2, [sp, #0]
 800511a:	2178      	movs	r1, #120	@ 0x78
 800511c:	2200      	movs	r2, #0
 800511e:	9301      	str	r3, [sp, #4]
 8005120:	4802      	ldr	r0, [pc, #8]	@ (800512c <ssd1306_WriteCommand+0x24>)
 8005122:	f7fd fedd 	bl	8002ee0 <HAL_I2C_Mem_Write>
}
 8005126:	b007      	add	sp, #28
 8005128:	bd00      	pop	{pc}
 800512a:	46c0      	nop			@ (mov r8, r8)
 800512c:	200004d8 	.word	0x200004d8

08005130 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8005130:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8005132:	2301      	movs	r3, #1
 8005134:	4c06      	ldr	r4, [pc, #24]	@ (8005150 <ssd1306_WriteData+0x20>)
 8005136:	425b      	negs	r3, r3
 8005138:	b289      	uxth	r1, r1
 800513a:	9302      	str	r3, [sp, #8]
 800513c:	9101      	str	r1, [sp, #4]
 800513e:	9000      	str	r0, [sp, #0]
 8005140:	2240      	movs	r2, #64	@ 0x40
 8005142:	2178      	movs	r1, #120	@ 0x78
 8005144:	0020      	movs	r0, r4
 8005146:	3302      	adds	r3, #2
 8005148:	f7fd feca 	bl	8002ee0 <HAL_I2C_Mem_Write>
}
 800514c:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 800514e:	46c0      	nop			@ (mov r8, r8)
 8005150:	200004d8 	.word	0x200004d8

08005154 <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8005154:	1e43      	subs	r3, r0, #1
 8005156:	4198      	sbcs	r0, r3
 8005158:	2280      	movs	r2, #128	@ 0x80
void ssd1306_Fill(SSD1306_COLOR color) {
 800515a:	b510      	push	{r4, lr}
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800515c:	4241      	negs	r1, r0
 800515e:	b2c9      	uxtb	r1, r1
 8005160:	4802      	ldr	r0, [pc, #8]	@ (800516c <ssd1306_Fill+0x18>)
 8005162:	0092      	lsls	r2, r2, #2
 8005164:	f000 fa22 	bl	80055ac <memset>
}
 8005168:	bd10      	pop	{r4, pc}
 800516a:	46c0      	nop			@ (mov r8, r8)
 800516c:	20000862 	.word	0x20000862

08005170 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8005170:	b570      	push	{r4, r5, r6, lr}
 8005172:	24b0      	movs	r4, #176	@ 0xb0
 8005174:	4d09      	ldr	r5, [pc, #36]	@ (800519c <ssd1306_UpdateScreen+0x2c>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8005176:	0020      	movs	r0, r4
 8005178:	f7ff ffc6 	bl	8005108 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800517c:	2000      	movs	r0, #0
 800517e:	f7ff ffc3 	bl	8005108 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005182:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8005184:	2010      	movs	r0, #16
 8005186:	f7ff ffbf 	bl	8005108 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800518a:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800518c:	0028      	movs	r0, r5
 800518e:	2180      	movs	r1, #128	@ 0x80
 8005190:	f7ff ffce 	bl	8005130 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005194:	3580      	adds	r5, #128	@ 0x80
 8005196:	2cb4      	cmp	r4, #180	@ 0xb4
 8005198:	d1ed      	bne.n	8005176 <ssd1306_UpdateScreen+0x6>
    }
}
 800519a:	bd70      	pop	{r4, r5, r6, pc}
 800519c:	20000862 	.word	0x20000862

080051a0 <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80051a0:	b243      	sxtb	r3, r0
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80051a2:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	db0e      	blt.n	80051c6 <ssd1306_DrawPixel+0x26>
 80051a8:	291f      	cmp	r1, #31
 80051aa:	d80c      	bhi.n	80051c6 <ssd1306_DrawPixel+0x26>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80051ac:	2407      	movs	r4, #7
 80051ae:	08cb      	lsrs	r3, r1, #3
 80051b0:	01db      	lsls	r3, r3, #7
 80051b2:	4d06      	ldr	r5, [pc, #24]	@ (80051cc <ssd1306_DrawPixel+0x2c>)
 80051b4:	4021      	ands	r1, r4
 80051b6:	1818      	adds	r0, r3, r0
 80051b8:	3c06      	subs	r4, #6
 80051ba:	408c      	lsls	r4, r1
 80051bc:	5c2b      	ldrb	r3, [r5, r0]
    if(color == White) {
 80051be:	2a01      	cmp	r2, #1
 80051c0:	d102      	bne.n	80051c8 <ssd1306_DrawPixel+0x28>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80051c2:	4323      	orrs	r3, r4
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80051c4:	542b      	strb	r3, [r5, r0]
    }
}
 80051c6:	bd30      	pop	{r4, r5, pc}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80051c8:	43a3      	bics	r3, r4
 80051ca:	e7fb      	b.n	80051c4 <ssd1306_DrawPixel+0x24>
 80051cc:	20000862 	.word	0x20000862

080051d0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80051d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051d2:	0004      	movs	r4, r0
 80051d4:	b08b      	sub	sp, #44	@ 0x2c
 80051d6:	9208      	str	r2, [sp, #32]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80051d8:	0022      	movs	r2, r4
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80051da:	9309      	str	r3, [sp, #36]	@ 0x24
 80051dc:	ab10      	add	r3, sp, #64	@ 0x40
 80051de:	781b      	ldrb	r3, [r3, #0]
    if (ch < 32 || ch > 126)
 80051e0:	3a20      	subs	r2, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80051e2:	9305      	str	r3, [sp, #20]
    if (ch < 32 || ch > 126)
 80051e4:	b2d3      	uxtb	r3, r2
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80051e6:	a807      	add	r0, sp, #28
 80051e8:	9107      	str	r1, [sp, #28]
    if (ch < 32 || ch > 126)
 80051ea:	2b5e      	cmp	r3, #94	@ 0x5e
 80051ec:	d844      	bhi.n	8005278 <ssd1306_WriteChar+0xa8>
 80051ee:	6883      	ldr	r3, [r0, #8]
        return 0;
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d01d      	beq.n	8005230 <ssd1306_WriteChar+0x60>
 80051f4:	191b      	adds	r3, r3, r4
 80051f6:	3b20      	subs	r3, #32
 80051f8:	781d      	ldrb	r5, [r3, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80051fa:	4b20      	ldr	r3, [pc, #128]	@ (800527c <ssd1306_WriteChar+0xac>)
 80051fc:	8819      	ldrh	r1, [r3, #0]
 80051fe:	9101      	str	r1, [sp, #4]
 8005200:	1949      	adds	r1, r1, r5
 8005202:	2980      	cmp	r1, #128	@ 0x80
 8005204:	dc38      	bgt.n	8005278 <ssd1306_WriteChar+0xa8>
 8005206:	7841      	ldrb	r1, [r0, #1]
 8005208:	9103      	str	r1, [sp, #12]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800520a:	885b      	ldrh	r3, [r3, #2]
 800520c:	9304      	str	r3, [sp, #16]
 800520e:	185b      	adds	r3, r3, r1
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8005210:	2b20      	cmp	r3, #32
 8005212:	dc31      	bgt.n	8005278 <ssd1306_WriteChar+0xa8>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8005214:	2700      	movs	r7, #0
 8005216:	434a      	muls	r2, r1
 8005218:	0053      	lsls	r3, r2, #1
 800521a:	9302      	str	r3, [sp, #8]
 800521c:	9b03      	ldr	r3, [sp, #12]
 800521e:	42bb      	cmp	r3, r7
 8005220:	d808      	bhi.n	8005234 <ssd1306_WriteChar+0x64>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8005222:	9a01      	ldr	r2, [sp, #4]
 8005224:	4b15      	ldr	r3, [pc, #84]	@ (800527c <ssd1306_WriteChar+0xac>)
 8005226:	18ad      	adds	r5, r5, r2
 8005228:	801d      	strh	r5, [r3, #0]
    
    // Return written char for validation
    return ch;
}
 800522a:	0020      	movs	r0, r4
 800522c:	b00b      	add	sp, #44	@ 0x2c
 800522e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8005230:	7805      	ldrb	r5, [r0, #0]
 8005232:	e7e2      	b.n	80051fa <ssd1306_WriteChar+0x2a>
        for(j = 0; j < char_width; j++) {
 8005234:	2600      	movs	r6, #0
        b = Font.data[(ch - 32) * Font.height + i];
 8005236:	9b08      	ldr	r3, [sp, #32]
 8005238:	9a02      	ldr	r2, [sp, #8]
 800523a:	5a9b      	ldrh	r3, [r3, r2]
 800523c:	9306      	str	r3, [sp, #24]
        for(j = 0; j < char_width; j++) {
 800523e:	42b5      	cmp	r5, r6
 8005240:	d804      	bhi.n	800524c <ssd1306_WriteChar+0x7c>
    for(i = 0; i < Font.height; i++) {
 8005242:	9b02      	ldr	r3, [sp, #8]
 8005244:	3701      	adds	r7, #1
 8005246:	3302      	adds	r3, #2
 8005248:	9302      	str	r3, [sp, #8]
 800524a:	e7e7      	b.n	800521c <ssd1306_WriteChar+0x4c>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800524c:	9b01      	ldr	r3, [sp, #4]
            if((b << j) & 0x8000)  {
 800524e:	2280      	movs	r2, #128	@ 0x80
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8005250:	18f0      	adds	r0, r6, r3
 8005252:	9b04      	ldr	r3, [sp, #16]
            if((b << j) & 0x8000)  {
 8005254:	0212      	lsls	r2, r2, #8
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8005256:	18f9      	adds	r1, r7, r3
            if((b << j) & 0x8000)  {
 8005258:	9b06      	ldr	r3, [sp, #24]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800525a:	b2c0      	uxtb	r0, r0
            if((b << j) & 0x8000)  {
 800525c:	40b3      	lsls	r3, r6
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800525e:	b2c9      	uxtb	r1, r1
            if((b << j) & 0x8000)  {
 8005260:	4213      	tst	r3, r2
 8005262:	d004      	beq.n	800526e <ssd1306_WriteChar+0x9e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8005264:	9a05      	ldr	r2, [sp, #20]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8005266:	f7ff ff9b 	bl	80051a0 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800526a:	3601      	adds	r6, #1
 800526c:	e7e7      	b.n	800523e <ssd1306_WriteChar+0x6e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800526e:	9b05      	ldr	r3, [sp, #20]
 8005270:	425a      	negs	r2, r3
 8005272:	415a      	adcs	r2, r3
 8005274:	b2d2      	uxtb	r2, r2
 8005276:	e7f6      	b.n	8005266 <ssd1306_WriteChar+0x96>
        return 0;
 8005278:	2400      	movs	r4, #0
 800527a:	e7d6      	b.n	800522a <ssd1306_WriteChar+0x5a>
 800527c:	2000085c 	.word	0x2000085c

08005280 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8005280:	b530      	push	{r4, r5, lr}
 8005282:	0004      	movs	r4, r0
 8005284:	b087      	sub	sp, #28
 8005286:	9305      	str	r3, [sp, #20]
 8005288:	ab0a      	add	r3, sp, #40	@ 0x28
 800528a:	781d      	ldrb	r5, [r3, #0]
 800528c:	9103      	str	r1, [sp, #12]
 800528e:	9204      	str	r2, [sp, #16]
    while (*str) {
 8005290:	7820      	ldrb	r0, [r4, #0]
 8005292:	2800      	cmp	r0, #0
 8005294:	d101      	bne.n	800529a <ssd1306_WriteString+0x1a>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8005296:	b007      	add	sp, #28
 8005298:	bd30      	pop	{r4, r5, pc}
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800529a:	9b05      	ldr	r3, [sp, #20]
 800529c:	9903      	ldr	r1, [sp, #12]
 800529e:	9a04      	ldr	r2, [sp, #16]
 80052a0:	9500      	str	r5, [sp, #0]
 80052a2:	f7ff ff95 	bl	80051d0 <ssd1306_WriteChar>
 80052a6:	0003      	movs	r3, r0
 80052a8:	7820      	ldrb	r0, [r4, #0]
 80052aa:	4283      	cmp	r3, r0
 80052ac:	d1f3      	bne.n	8005296 <ssd1306_WriteString+0x16>
        str++;
 80052ae:	3401      	adds	r4, #1
 80052b0:	e7ee      	b.n	8005290 <ssd1306_WriteString+0x10>
	...

080052b4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 80052b4:	4b01      	ldr	r3, [pc, #4]	@ (80052bc <ssd1306_SetCursor+0x8>)
 80052b6:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 80052b8:	8059      	strh	r1, [r3, #2]
}
 80052ba:	4770      	bx	lr
 80052bc:	2000085c 	.word	0x2000085c

080052c0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80052c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052c2:	b087      	sub	sp, #28
 80052c4:	9300      	str	r3, [sp, #0]
 80052c6:	ab0c      	add	r3, sp, #48	@ 0x30
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	0016      	movs	r6, r2
 80052cc:	9305      	str	r3, [sp, #20]
    int32_t deltaX = abs(x2 - x1);
 80052ce:	1a13      	subs	r3, r2, r0
 80052d0:	17da      	asrs	r2, r3, #31
 80052d2:	189b      	adds	r3, r3, r2
 80052d4:	4053      	eors	r3, r2
 80052d6:	9301      	str	r3, [sp, #4]
    int32_t deltaY = abs(y2 - y1);
 80052d8:	9b00      	ldr	r3, [sp, #0]
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80052da:	0005      	movs	r5, r0
    int32_t deltaY = abs(y2 - y1);
 80052dc:	1a5b      	subs	r3, r3, r1
 80052de:	17da      	asrs	r2, r3, #31
 80052e0:	189b      	adds	r3, r3, r2
 80052e2:	4053      	eors	r3, r2
 80052e4:	9302      	str	r3, [sp, #8]
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80052e6:	000c      	movs	r4, r1
    int32_t signX = ((x1 < x2) ? 1 : -1);
 80052e8:	2301      	movs	r3, #1
 80052ea:	4286      	cmp	r6, r0
 80052ec:	d914      	bls.n	8005318 <ssd1306_Line+0x58>
 80052ee:	9303      	str	r3, [sp, #12]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 80052f0:	9b00      	ldr	r3, [sp, #0]
 80052f2:	42a3      	cmp	r3, r4
 80052f4:	d912      	bls.n	800531c <ssd1306_Line+0x5c>
 80052f6:	2301      	movs	r3, #1
    int32_t error = deltaX - deltaY;
 80052f8:	9a02      	ldr	r2, [sp, #8]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 80052fa:	9304      	str	r3, [sp, #16]
    int32_t error = deltaX - deltaY;
 80052fc:	9b01      	ldr	r3, [sp, #4]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 80052fe:	0030      	movs	r0, r6
    int32_t error = deltaX - deltaY;
 8005300:	1a9f      	subs	r7, r3, r2
    ssd1306_DrawPixel(x2, y2, color);
 8005302:	9900      	ldr	r1, [sp, #0]
 8005304:	9a05      	ldr	r2, [sp, #20]
 8005306:	f7ff ff4b 	bl	80051a0 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 800530a:	42b5      	cmp	r5, r6
 800530c:	d109      	bne.n	8005322 <ssd1306_Line+0x62>
 800530e:	9b00      	ldr	r3, [sp, #0]
 8005310:	429c      	cmp	r4, r3
 8005312:	d106      	bne.n	8005322 <ssd1306_Line+0x62>
            error += deltaX;
            y1 += signY;
        }
    }
    return;
}
 8005314:	b007      	add	sp, #28
 8005316:	bdf0      	pop	{r4, r5, r6, r7, pc}
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8005318:	425b      	negs	r3, r3
 800531a:	e7e8      	b.n	80052ee <ssd1306_Line+0x2e>
    int32_t signY = ((y1 < y2) ? 1 : -1);
 800531c:	2301      	movs	r3, #1
 800531e:	425b      	negs	r3, r3
 8005320:	e7ea      	b.n	80052f8 <ssd1306_Line+0x38>
        ssd1306_DrawPixel(x1, y1, color);
 8005322:	9a05      	ldr	r2, [sp, #20]
 8005324:	0021      	movs	r1, r4
 8005326:	0028      	movs	r0, r5
 8005328:	f7ff ff3a 	bl	80051a0 <ssd1306_DrawPixel>
        if(error2 > -deltaY) {
 800532c:	9a02      	ldr	r2, [sp, #8]
        error2 = error * 2;
 800532e:	007b      	lsls	r3, r7, #1
        if(error2 > -deltaY) {
 8005330:	4252      	negs	r2, r2
 8005332:	429a      	cmp	r2, r3
 8005334:	da04      	bge.n	8005340 <ssd1306_Line+0x80>
            error -= deltaY;
 8005336:	9a02      	ldr	r2, [sp, #8]
 8005338:	1abf      	subs	r7, r7, r2
            x1 += signX;
 800533a:	9a03      	ldr	r2, [sp, #12]
 800533c:	18ad      	adds	r5, r5, r2
 800533e:	b2ed      	uxtb	r5, r5
        if(error2 < deltaX) {
 8005340:	9a01      	ldr	r2, [sp, #4]
 8005342:	429a      	cmp	r2, r3
 8005344:	dde1      	ble.n	800530a <ssd1306_Line+0x4a>
            y1 += signY;
 8005346:	9b04      	ldr	r3, [sp, #16]
            error += deltaX;
 8005348:	18bf      	adds	r7, r7, r2
            y1 += signY;
 800534a:	18e4      	adds	r4, r4, r3
 800534c:	b2e4      	uxtb	r4, r4
 800534e:	e7dc      	b.n	800530a <ssd1306_Line+0x4a>

08005350 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8005350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005352:	001c      	movs	r4, r3
 8005354:	0016      	movs	r6, r2
 8005356:	000d      	movs	r5, r1
 8005358:	b085      	sub	sp, #20
 800535a:	ab0a      	add	r3, sp, #40	@ 0x28
 800535c:	781f      	ldrb	r7, [r3, #0]
    ssd1306_Line(x1,y1,x2,y1,color);
 800535e:	000b      	movs	r3, r1
 8005360:	9700      	str	r7, [sp, #0]
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8005362:	9003      	str	r0, [sp, #12]
    ssd1306_Line(x1,y1,x2,y1,color);
 8005364:	f7ff ffac 	bl	80052c0 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8005368:	0023      	movs	r3, r4
 800536a:	0032      	movs	r2, r6
 800536c:	0029      	movs	r1, r5
 800536e:	0030      	movs	r0, r6
 8005370:	9700      	str	r7, [sp, #0]
 8005372:	f7ff ffa5 	bl	80052c0 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8005376:	0023      	movs	r3, r4
 8005378:	0021      	movs	r1, r4
 800537a:	0030      	movs	r0, r6
 800537c:	9a03      	ldr	r2, [sp, #12]
 800537e:	9700      	str	r7, [sp, #0]
 8005380:	f7ff ff9e 	bl	80052c0 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8005384:	9a03      	ldr	r2, [sp, #12]
 8005386:	002b      	movs	r3, r5
 8005388:	0021      	movs	r1, r4
 800538a:	0010      	movs	r0, r2
 800538c:	9700      	str	r7, [sp, #0]
 800538e:	f7ff ff97 	bl	80052c0 <ssd1306_Line>

    return;
}
 8005392:	b005      	add	sp, #20
 8005394:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005396 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8005396:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005398:	ac08      	add	r4, sp, #32
 800539a:	7824      	ldrb	r4, [r4, #0]
 800539c:	9401      	str	r4, [sp, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 800539e:	1c04      	adds	r4, r0, #0
 80053a0:	4290      	cmp	r0, r2
 80053a2:	d900      	bls.n	80053a6 <ssd1306_FillRectangle+0x10>
 80053a4:	1c14      	adds	r4, r2, #0
 80053a6:	b2e4      	uxtb	r4, r4
 80053a8:	9400      	str	r4, [sp, #0]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 80053aa:	1c06      	adds	r6, r0, #0
 80053ac:	4290      	cmp	r0, r2
 80053ae:	d200      	bcs.n	80053b2 <ssd1306_FillRectangle+0x1c>
 80053b0:	1c16      	adds	r6, r2, #0
 80053b2:	b2f6      	uxtb	r6, r6
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 80053b4:	1c0c      	adds	r4, r1, #0
 80053b6:	4299      	cmp	r1, r3
 80053b8:	d900      	bls.n	80053bc <ssd1306_FillRectangle+0x26>
 80053ba:	1c1c      	adds	r4, r3, #0
 80053bc:	b2e4      	uxtb	r4, r4
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 80053be:	1c0f      	adds	r7, r1, #0
 80053c0:	4299      	cmp	r1, r3
 80053c2:	d200      	bcs.n	80053c6 <ssd1306_FillRectangle+0x30>
 80053c4:	1c1f      	adds	r7, r3, #0
 80053c6:	b2ff      	uxtb	r7, r7

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 80053c8:	42bc      	cmp	r4, r7
 80053ca:	d801      	bhi.n	80053d0 <ssd1306_FillRectangle+0x3a>
 80053cc:	2c1f      	cmp	r4, #31
 80053ce:	d900      	bls.n	80053d2 <ssd1306_FillRectangle+0x3c>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
            ssd1306_DrawPixel(x, y, color);
        }
    }
    return;
}
 80053d0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 80053d2:	9d00      	ldr	r5, [sp, #0]
 80053d4:	e009      	b.n	80053ea <ssd1306_FillRectangle+0x54>
 80053d6:	b26b      	sxtb	r3, r5
 80053d8:	2b00      	cmp	r3, #0
 80053da:	db08      	blt.n	80053ee <ssd1306_FillRectangle+0x58>
            ssd1306_DrawPixel(x, y, color);
 80053dc:	0028      	movs	r0, r5
 80053de:	0021      	movs	r1, r4
 80053e0:	9a01      	ldr	r2, [sp, #4]
 80053e2:	f7ff fedd 	bl	80051a0 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 80053e6:	3501      	adds	r5, #1
 80053e8:	b2ed      	uxtb	r5, r5
 80053ea:	42b5      	cmp	r5, r6
 80053ec:	d9f3      	bls.n	80053d6 <ssd1306_FillRectangle+0x40>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 80053ee:	3401      	adds	r4, #1
 80053f0:	b2e4      	uxtb	r4, r4
 80053f2:	e7e9      	b.n	80053c8 <ssd1306_FillRectangle+0x32>

080053f4 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80053f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053f6:	b087      	sub	sp, #28
 80053f8:	9204      	str	r2, [sp, #16]
 80053fa:	aa0d      	add	r2, sp, #52	@ 0x34
 80053fc:	7812      	ldrb	r2, [r2, #0]
 80053fe:	9000      	str	r0, [sp, #0]
 8005400:	9205      	str	r2, [sp, #20]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
    uint8_t byte = 0;

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8005402:	466a      	mov	r2, sp
 8005404:	7812      	ldrb	r2, [r2, #0]
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8005406:	9301      	str	r3, [sp, #4]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8005408:	b252      	sxtb	r2, r2
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 800540a:	ab0c      	add	r3, sp, #48	@ 0x30
 800540c:	000c      	movs	r4, r1
 800540e:	781b      	ldrb	r3, [r3, #0]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8005410:	2a00      	cmp	r2, #0
 8005412:	db2c      	blt.n	800546e <ssd1306_DrawBitmap+0x7a>
 8005414:	291f      	cmp	r1, #31
 8005416:	d82a      	bhi.n	800546e <ssd1306_DrawBitmap+0x7a>
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8005418:	2700      	movs	r7, #0
    uint8_t byte = 0;
 800541a:	003d      	movs	r5, r7
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800541c:	9a01      	ldr	r2, [sp, #4]
 800541e:	18cb      	adds	r3, r1, r3
 8005420:	3207      	adds	r2, #7
 8005422:	10d2      	asrs	r2, r2, #3
 8005424:	b2db      	uxtb	r3, r3
 8005426:	9202      	str	r2, [sp, #8]
 8005428:	9303      	str	r3, [sp, #12]
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 800542a:	9b03      	ldr	r3, [sp, #12]
 800542c:	429c      	cmp	r4, r3
 800542e:	d01e      	beq.n	800546e <ssd1306_DrawBitmap+0x7a>
 8005430:	2600      	movs	r6, #0
 8005432:	e013      	b.n	800545c <ssd1306_DrawBitmap+0x68>
        for (uint8_t i = 0; i < w; i++) {
            if (i & 7) {
 8005434:	2307      	movs	r3, #7
                byte <<= 1;
 8005436:	006d      	lsls	r5, r5, #1
 8005438:	b2ed      	uxtb	r5, r5
            if (i & 7) {
 800543a:	4218      	tst	r0, r3
 800543c:	d103      	bne.n	8005446 <ssd1306_DrawBitmap+0x52>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 800543e:	9a04      	ldr	r2, [sp, #16]
 8005440:	08c3      	lsrs	r3, r0, #3
 8005442:	19d2      	adds	r2, r2, r7
 8005444:	5cd5      	ldrb	r5, [r2, r3]
            }

            if (byte & 0x80) {
 8005446:	b26b      	sxtb	r3, r5
 8005448:	2b00      	cmp	r3, #0
 800544a:	da06      	bge.n	800545a <ssd1306_DrawBitmap+0x66>
                ssd1306_DrawPixel(x + i, y, color);
 800544c:	9b00      	ldr	r3, [sp, #0]
 800544e:	0021      	movs	r1, r4
 8005450:	1818      	adds	r0, r3, r0
 8005452:	9a05      	ldr	r2, [sp, #20]
 8005454:	b2c0      	uxtb	r0, r0
 8005456:	f7ff fea3 	bl	80051a0 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 800545a:	3601      	adds	r6, #1
 800545c:	9b01      	ldr	r3, [sp, #4]
 800545e:	b2f0      	uxtb	r0, r6
 8005460:	429e      	cmp	r6, r3
 8005462:	d1e7      	bne.n	8005434 <ssd1306_DrawBitmap+0x40>
    for (uint8_t j = 0; j < h; j++, y++) {
 8005464:	9b02      	ldr	r3, [sp, #8]
 8005466:	3401      	adds	r4, #1
 8005468:	b2e4      	uxtb	r4, r4
 800546a:	18ff      	adds	r7, r7, r3
 800546c:	e7dd      	b.n	800542a <ssd1306_DrawBitmap+0x36>
            }
        }
    }
    return;
}
 800546e:	b007      	add	sp, #28
 8005470:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005472 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8005472:	b510      	push	{r4, lr}
 8005474:	0004      	movs	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8005476:	2081      	movs	r0, #129	@ 0x81
 8005478:	f7ff fe46 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800547c:	0020      	movs	r0, r4
 800547e:	f7ff fe43 	bl	8005108 <ssd1306_WriteCommand>
}
 8005482:	bd10      	pop	{r4, pc}

08005484 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8005484:	0003      	movs	r3, r0
 8005486:	b510      	push	{r4, lr}
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
    } else {
        value = 0xAE;   // Display off
 8005488:	20ae      	movs	r0, #174	@ 0xae
    if (on) {
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <ssd1306_SetDisplayOn+0xe>
        SSD1306.DisplayOn = 1;
 800548e:	2301      	movs	r3, #1
        value = 0xAF;   // Display on
 8005490:	18c0      	adds	r0, r0, r3
 8005492:	4a02      	ldr	r2, [pc, #8]	@ (800549c <ssd1306_SetDisplayOn+0x18>)
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
}
 8005494:	7153      	strb	r3, [r2, #5]
    ssd1306_WriteCommand(value);
 8005496:	f7ff fe37 	bl	8005108 <ssd1306_WriteCommand>
}
 800549a:	bd10      	pop	{r4, pc}
 800549c:	2000085c 	.word	0x2000085c

080054a0 <ssd1306_Init>:
void ssd1306_Init(void) {
 80054a0:	b510      	push	{r4, lr}
    BSP_delayMs(100);
 80054a2:	2064      	movs	r0, #100	@ 0x64
 80054a4:	f7fb f980 	bl	80007a8 <BSP_delayMs>
    ssd1306_SetDisplayOn(0); //display off
 80054a8:	2000      	movs	r0, #0
 80054aa:	f7ff ffeb 	bl	8005484 <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80054ae:	2020      	movs	r0, #32
 80054b0:	f7ff fe2a 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80054b4:	2000      	movs	r0, #0
 80054b6:	f7ff fe27 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80054ba:	20b0      	movs	r0, #176	@ 0xb0
 80054bc:	f7ff fe24 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80054c0:	20c8      	movs	r0, #200	@ 0xc8
 80054c2:	f7ff fe21 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 80054c6:	2000      	movs	r0, #0
 80054c8:	f7ff fe1e 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80054cc:	2010      	movs	r0, #16
 80054ce:	f7ff fe1b 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80054d2:	2040      	movs	r0, #64	@ 0x40
 80054d4:	f7ff fe18 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 80054d8:	20ff      	movs	r0, #255	@ 0xff
 80054da:	f7ff ffca 	bl	8005472 <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80054de:	20a1      	movs	r0, #161	@ 0xa1
 80054e0:	f7ff fe12 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 80054e4:	20a6      	movs	r0, #166	@ 0xa6
 80054e6:	f7ff fe0f 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80054ea:	20a8      	movs	r0, #168	@ 0xa8
 80054ec:	f7ff fe0c 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x1F); //
 80054f0:	201f      	movs	r0, #31
 80054f2:	f7ff fe09 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80054f6:	20a4      	movs	r0, #164	@ 0xa4
 80054f8:	f7ff fe06 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80054fc:	20d3      	movs	r0, #211	@ 0xd3
 80054fe:	f7ff fe03 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8005502:	2000      	movs	r0, #0
 8005504:	f7ff fe00 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8005508:	20d5      	movs	r0, #213	@ 0xd5
 800550a:	f7ff fdfd 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800550e:	20f0      	movs	r0, #240	@ 0xf0
 8005510:	f7ff fdfa 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8005514:	20d9      	movs	r0, #217	@ 0xd9
 8005516:	f7ff fdf7 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800551a:	2022      	movs	r0, #34	@ 0x22
 800551c:	f7ff fdf4 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8005520:	20da      	movs	r0, #218	@ 0xda
 8005522:	f7ff fdf1 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x02);
 8005526:	2002      	movs	r0, #2
 8005528:	f7ff fdee 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 800552c:	20db      	movs	r0, #219	@ 0xdb
 800552e:	f7ff fdeb 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8005532:	2020      	movs	r0, #32
 8005534:	f7ff fde8 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8005538:	208d      	movs	r0, #141	@ 0x8d
 800553a:	f7ff fde5 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800553e:	2014      	movs	r0, #20
 8005540:	f7ff fde2 	bl	8005108 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8005544:	2001      	movs	r0, #1
 8005546:	f7ff ff9d 	bl	8005484 <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 800554a:	2000      	movs	r0, #0
 800554c:	f7ff fe02 	bl	8005154 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8005550:	f7ff fe0e 	bl	8005170 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8005554:	2200      	movs	r2, #0
 8005556:	4b03      	ldr	r3, [pc, #12]	@ (8005564 <ssd1306_Init+0xc4>)
 8005558:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800555a:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 800555c:	3201      	adds	r2, #1
 800555e:	711a      	strb	r2, [r3, #4]
}
 8005560:	bd10      	pop	{r4, pc}
 8005562:	46c0      	nop			@ (mov r8, r8)
 8005564:	2000085c 	.word	0x2000085c

08005568 <siprintf>:
 8005568:	b40e      	push	{r1, r2, r3}
 800556a:	b510      	push	{r4, lr}
 800556c:	2400      	movs	r4, #0
 800556e:	490c      	ldr	r1, [pc, #48]	@ (80055a0 <siprintf+0x38>)
 8005570:	b09d      	sub	sp, #116	@ 0x74
 8005572:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005574:	9002      	str	r0, [sp, #8]
 8005576:	9006      	str	r0, [sp, #24]
 8005578:	9107      	str	r1, [sp, #28]
 800557a:	9104      	str	r1, [sp, #16]
 800557c:	4809      	ldr	r0, [pc, #36]	@ (80055a4 <siprintf+0x3c>)
 800557e:	490a      	ldr	r1, [pc, #40]	@ (80055a8 <siprintf+0x40>)
 8005580:	cb04      	ldmia	r3!, {r2}
 8005582:	9105      	str	r1, [sp, #20]
 8005584:	6800      	ldr	r0, [r0, #0]
 8005586:	a902      	add	r1, sp, #8
 8005588:	9301      	str	r3, [sp, #4]
 800558a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800558c:	f000 f9a8 	bl	80058e0 <_svfiprintf_r>
 8005590:	9b02      	ldr	r3, [sp, #8]
 8005592:	701c      	strb	r4, [r3, #0]
 8005594:	b01d      	add	sp, #116	@ 0x74
 8005596:	bc10      	pop	{r4}
 8005598:	bc08      	pop	{r3}
 800559a:	b003      	add	sp, #12
 800559c:	4718      	bx	r3
 800559e:	46c0      	nop			@ (mov r8, r8)
 80055a0:	7fffffff 	.word	0x7fffffff
 80055a4:	20000214 	.word	0x20000214
 80055a8:	ffff0208 	.word	0xffff0208

080055ac <memset>:
 80055ac:	0003      	movs	r3, r0
 80055ae:	1882      	adds	r2, r0, r2
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d100      	bne.n	80055b6 <memset+0xa>
 80055b4:	4770      	bx	lr
 80055b6:	7019      	strb	r1, [r3, #0]
 80055b8:	3301      	adds	r3, #1
 80055ba:	e7f9      	b.n	80055b0 <memset+0x4>

080055bc <__errno>:
 80055bc:	4b01      	ldr	r3, [pc, #4]	@ (80055c4 <__errno+0x8>)
 80055be:	6818      	ldr	r0, [r3, #0]
 80055c0:	4770      	bx	lr
 80055c2:	46c0      	nop			@ (mov r8, r8)
 80055c4:	20000214 	.word	0x20000214

080055c8 <__libc_init_array>:
 80055c8:	b570      	push	{r4, r5, r6, lr}
 80055ca:	2600      	movs	r6, #0
 80055cc:	4c0c      	ldr	r4, [pc, #48]	@ (8005600 <__libc_init_array+0x38>)
 80055ce:	4d0d      	ldr	r5, [pc, #52]	@ (8005604 <__libc_init_array+0x3c>)
 80055d0:	1b64      	subs	r4, r4, r5
 80055d2:	10a4      	asrs	r4, r4, #2
 80055d4:	42a6      	cmp	r6, r4
 80055d6:	d109      	bne.n	80055ec <__libc_init_array+0x24>
 80055d8:	2600      	movs	r6, #0
 80055da:	f000 fc63 	bl	8005ea4 <_init>
 80055de:	4c0a      	ldr	r4, [pc, #40]	@ (8005608 <__libc_init_array+0x40>)
 80055e0:	4d0a      	ldr	r5, [pc, #40]	@ (800560c <__libc_init_array+0x44>)
 80055e2:	1b64      	subs	r4, r4, r5
 80055e4:	10a4      	asrs	r4, r4, #2
 80055e6:	42a6      	cmp	r6, r4
 80055e8:	d105      	bne.n	80055f6 <__libc_init_array+0x2e>
 80055ea:	bd70      	pop	{r4, r5, r6, pc}
 80055ec:	00b3      	lsls	r3, r6, #2
 80055ee:	58eb      	ldr	r3, [r5, r3]
 80055f0:	4798      	blx	r3
 80055f2:	3601      	adds	r6, #1
 80055f4:	e7ee      	b.n	80055d4 <__libc_init_array+0xc>
 80055f6:	00b3      	lsls	r3, r6, #2
 80055f8:	58eb      	ldr	r3, [r5, r3]
 80055fa:	4798      	blx	r3
 80055fc:	3601      	adds	r6, #1
 80055fe:	e7f2      	b.n	80055e6 <__libc_init_array+0x1e>
 8005600:	08007488 	.word	0x08007488
 8005604:	08007488 	.word	0x08007488
 8005608:	0800748c 	.word	0x0800748c
 800560c:	08007488 	.word	0x08007488

08005610 <__retarget_lock_acquire_recursive>:
 8005610:	4770      	bx	lr

08005612 <__retarget_lock_release_recursive>:
 8005612:	4770      	bx	lr

08005614 <memcpy>:
 8005614:	2300      	movs	r3, #0
 8005616:	b510      	push	{r4, lr}
 8005618:	429a      	cmp	r2, r3
 800561a:	d100      	bne.n	800561e <memcpy+0xa>
 800561c:	bd10      	pop	{r4, pc}
 800561e:	5ccc      	ldrb	r4, [r1, r3]
 8005620:	54c4      	strb	r4, [r0, r3]
 8005622:	3301      	adds	r3, #1
 8005624:	e7f8      	b.n	8005618 <memcpy+0x4>
	...

08005628 <_free_r>:
 8005628:	b570      	push	{r4, r5, r6, lr}
 800562a:	0005      	movs	r5, r0
 800562c:	1e0c      	subs	r4, r1, #0
 800562e:	d010      	beq.n	8005652 <_free_r+0x2a>
 8005630:	3c04      	subs	r4, #4
 8005632:	6823      	ldr	r3, [r4, #0]
 8005634:	2b00      	cmp	r3, #0
 8005636:	da00      	bge.n	800563a <_free_r+0x12>
 8005638:	18e4      	adds	r4, r4, r3
 800563a:	0028      	movs	r0, r5
 800563c:	f000 f8e0 	bl	8005800 <__malloc_lock>
 8005640:	4a1d      	ldr	r2, [pc, #116]	@ (80056b8 <_free_r+0x90>)
 8005642:	6813      	ldr	r3, [r2, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d105      	bne.n	8005654 <_free_r+0x2c>
 8005648:	6063      	str	r3, [r4, #4]
 800564a:	6014      	str	r4, [r2, #0]
 800564c:	0028      	movs	r0, r5
 800564e:	f000 f8df 	bl	8005810 <__malloc_unlock>
 8005652:	bd70      	pop	{r4, r5, r6, pc}
 8005654:	42a3      	cmp	r3, r4
 8005656:	d908      	bls.n	800566a <_free_r+0x42>
 8005658:	6820      	ldr	r0, [r4, #0]
 800565a:	1821      	adds	r1, r4, r0
 800565c:	428b      	cmp	r3, r1
 800565e:	d1f3      	bne.n	8005648 <_free_r+0x20>
 8005660:	6819      	ldr	r1, [r3, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	1809      	adds	r1, r1, r0
 8005666:	6021      	str	r1, [r4, #0]
 8005668:	e7ee      	b.n	8005648 <_free_r+0x20>
 800566a:	001a      	movs	r2, r3
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d001      	beq.n	8005676 <_free_r+0x4e>
 8005672:	42a3      	cmp	r3, r4
 8005674:	d9f9      	bls.n	800566a <_free_r+0x42>
 8005676:	6811      	ldr	r1, [r2, #0]
 8005678:	1850      	adds	r0, r2, r1
 800567a:	42a0      	cmp	r0, r4
 800567c:	d10b      	bne.n	8005696 <_free_r+0x6e>
 800567e:	6820      	ldr	r0, [r4, #0]
 8005680:	1809      	adds	r1, r1, r0
 8005682:	1850      	adds	r0, r2, r1
 8005684:	6011      	str	r1, [r2, #0]
 8005686:	4283      	cmp	r3, r0
 8005688:	d1e0      	bne.n	800564c <_free_r+0x24>
 800568a:	6818      	ldr	r0, [r3, #0]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	1841      	adds	r1, r0, r1
 8005690:	6011      	str	r1, [r2, #0]
 8005692:	6053      	str	r3, [r2, #4]
 8005694:	e7da      	b.n	800564c <_free_r+0x24>
 8005696:	42a0      	cmp	r0, r4
 8005698:	d902      	bls.n	80056a0 <_free_r+0x78>
 800569a:	230c      	movs	r3, #12
 800569c:	602b      	str	r3, [r5, #0]
 800569e:	e7d5      	b.n	800564c <_free_r+0x24>
 80056a0:	6820      	ldr	r0, [r4, #0]
 80056a2:	1821      	adds	r1, r4, r0
 80056a4:	428b      	cmp	r3, r1
 80056a6:	d103      	bne.n	80056b0 <_free_r+0x88>
 80056a8:	6819      	ldr	r1, [r3, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	1809      	adds	r1, r1, r0
 80056ae:	6021      	str	r1, [r4, #0]
 80056b0:	6063      	str	r3, [r4, #4]
 80056b2:	6054      	str	r4, [r2, #4]
 80056b4:	e7ca      	b.n	800564c <_free_r+0x24>
 80056b6:	46c0      	nop			@ (mov r8, r8)
 80056b8:	20000ba8 	.word	0x20000ba8

080056bc <sbrk_aligned>:
 80056bc:	b570      	push	{r4, r5, r6, lr}
 80056be:	4e0f      	ldr	r6, [pc, #60]	@ (80056fc <sbrk_aligned+0x40>)
 80056c0:	000d      	movs	r5, r1
 80056c2:	6831      	ldr	r1, [r6, #0]
 80056c4:	0004      	movs	r4, r0
 80056c6:	2900      	cmp	r1, #0
 80056c8:	d102      	bne.n	80056d0 <sbrk_aligned+0x14>
 80056ca:	f000 fb95 	bl	8005df8 <_sbrk_r>
 80056ce:	6030      	str	r0, [r6, #0]
 80056d0:	0029      	movs	r1, r5
 80056d2:	0020      	movs	r0, r4
 80056d4:	f000 fb90 	bl	8005df8 <_sbrk_r>
 80056d8:	1c43      	adds	r3, r0, #1
 80056da:	d103      	bne.n	80056e4 <sbrk_aligned+0x28>
 80056dc:	2501      	movs	r5, #1
 80056de:	426d      	negs	r5, r5
 80056e0:	0028      	movs	r0, r5
 80056e2:	bd70      	pop	{r4, r5, r6, pc}
 80056e4:	2303      	movs	r3, #3
 80056e6:	1cc5      	adds	r5, r0, #3
 80056e8:	439d      	bics	r5, r3
 80056ea:	42a8      	cmp	r0, r5
 80056ec:	d0f8      	beq.n	80056e0 <sbrk_aligned+0x24>
 80056ee:	1a29      	subs	r1, r5, r0
 80056f0:	0020      	movs	r0, r4
 80056f2:	f000 fb81 	bl	8005df8 <_sbrk_r>
 80056f6:	3001      	adds	r0, #1
 80056f8:	d1f2      	bne.n	80056e0 <sbrk_aligned+0x24>
 80056fa:	e7ef      	b.n	80056dc <sbrk_aligned+0x20>
 80056fc:	20000ba4 	.word	0x20000ba4

08005700 <_malloc_r>:
 8005700:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005702:	2203      	movs	r2, #3
 8005704:	1ccb      	adds	r3, r1, #3
 8005706:	4393      	bics	r3, r2
 8005708:	3308      	adds	r3, #8
 800570a:	0005      	movs	r5, r0
 800570c:	001f      	movs	r7, r3
 800570e:	2b0c      	cmp	r3, #12
 8005710:	d234      	bcs.n	800577c <_malloc_r+0x7c>
 8005712:	270c      	movs	r7, #12
 8005714:	42b9      	cmp	r1, r7
 8005716:	d833      	bhi.n	8005780 <_malloc_r+0x80>
 8005718:	0028      	movs	r0, r5
 800571a:	f000 f871 	bl	8005800 <__malloc_lock>
 800571e:	4e37      	ldr	r6, [pc, #220]	@ (80057fc <_malloc_r+0xfc>)
 8005720:	6833      	ldr	r3, [r6, #0]
 8005722:	001c      	movs	r4, r3
 8005724:	2c00      	cmp	r4, #0
 8005726:	d12f      	bne.n	8005788 <_malloc_r+0x88>
 8005728:	0039      	movs	r1, r7
 800572a:	0028      	movs	r0, r5
 800572c:	f7ff ffc6 	bl	80056bc <sbrk_aligned>
 8005730:	0004      	movs	r4, r0
 8005732:	1c43      	adds	r3, r0, #1
 8005734:	d15f      	bne.n	80057f6 <_malloc_r+0xf6>
 8005736:	6834      	ldr	r4, [r6, #0]
 8005738:	9400      	str	r4, [sp, #0]
 800573a:	9b00      	ldr	r3, [sp, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d14a      	bne.n	80057d6 <_malloc_r+0xd6>
 8005740:	2c00      	cmp	r4, #0
 8005742:	d052      	beq.n	80057ea <_malloc_r+0xea>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	0028      	movs	r0, r5
 8005748:	18e3      	adds	r3, r4, r3
 800574a:	9900      	ldr	r1, [sp, #0]
 800574c:	9301      	str	r3, [sp, #4]
 800574e:	f000 fb53 	bl	8005df8 <_sbrk_r>
 8005752:	9b01      	ldr	r3, [sp, #4]
 8005754:	4283      	cmp	r3, r0
 8005756:	d148      	bne.n	80057ea <_malloc_r+0xea>
 8005758:	6823      	ldr	r3, [r4, #0]
 800575a:	0028      	movs	r0, r5
 800575c:	1aff      	subs	r7, r7, r3
 800575e:	0039      	movs	r1, r7
 8005760:	f7ff ffac 	bl	80056bc <sbrk_aligned>
 8005764:	3001      	adds	r0, #1
 8005766:	d040      	beq.n	80057ea <_malloc_r+0xea>
 8005768:	6823      	ldr	r3, [r4, #0]
 800576a:	19db      	adds	r3, r3, r7
 800576c:	6023      	str	r3, [r4, #0]
 800576e:	6833      	ldr	r3, [r6, #0]
 8005770:	685a      	ldr	r2, [r3, #4]
 8005772:	2a00      	cmp	r2, #0
 8005774:	d133      	bne.n	80057de <_malloc_r+0xde>
 8005776:	9b00      	ldr	r3, [sp, #0]
 8005778:	6033      	str	r3, [r6, #0]
 800577a:	e019      	b.n	80057b0 <_malloc_r+0xb0>
 800577c:	2b00      	cmp	r3, #0
 800577e:	dac9      	bge.n	8005714 <_malloc_r+0x14>
 8005780:	230c      	movs	r3, #12
 8005782:	602b      	str	r3, [r5, #0]
 8005784:	2000      	movs	r0, #0
 8005786:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005788:	6821      	ldr	r1, [r4, #0]
 800578a:	1bc9      	subs	r1, r1, r7
 800578c:	d420      	bmi.n	80057d0 <_malloc_r+0xd0>
 800578e:	290b      	cmp	r1, #11
 8005790:	d90a      	bls.n	80057a8 <_malloc_r+0xa8>
 8005792:	19e2      	adds	r2, r4, r7
 8005794:	6027      	str	r7, [r4, #0]
 8005796:	42a3      	cmp	r3, r4
 8005798:	d104      	bne.n	80057a4 <_malloc_r+0xa4>
 800579a:	6032      	str	r2, [r6, #0]
 800579c:	6863      	ldr	r3, [r4, #4]
 800579e:	6011      	str	r1, [r2, #0]
 80057a0:	6053      	str	r3, [r2, #4]
 80057a2:	e005      	b.n	80057b0 <_malloc_r+0xb0>
 80057a4:	605a      	str	r2, [r3, #4]
 80057a6:	e7f9      	b.n	800579c <_malloc_r+0x9c>
 80057a8:	6862      	ldr	r2, [r4, #4]
 80057aa:	42a3      	cmp	r3, r4
 80057ac:	d10e      	bne.n	80057cc <_malloc_r+0xcc>
 80057ae:	6032      	str	r2, [r6, #0]
 80057b0:	0028      	movs	r0, r5
 80057b2:	f000 f82d 	bl	8005810 <__malloc_unlock>
 80057b6:	0020      	movs	r0, r4
 80057b8:	2207      	movs	r2, #7
 80057ba:	300b      	adds	r0, #11
 80057bc:	1d23      	adds	r3, r4, #4
 80057be:	4390      	bics	r0, r2
 80057c0:	1ac2      	subs	r2, r0, r3
 80057c2:	4298      	cmp	r0, r3
 80057c4:	d0df      	beq.n	8005786 <_malloc_r+0x86>
 80057c6:	1a1b      	subs	r3, r3, r0
 80057c8:	50a3      	str	r3, [r4, r2]
 80057ca:	e7dc      	b.n	8005786 <_malloc_r+0x86>
 80057cc:	605a      	str	r2, [r3, #4]
 80057ce:	e7ef      	b.n	80057b0 <_malloc_r+0xb0>
 80057d0:	0023      	movs	r3, r4
 80057d2:	6864      	ldr	r4, [r4, #4]
 80057d4:	e7a6      	b.n	8005724 <_malloc_r+0x24>
 80057d6:	9c00      	ldr	r4, [sp, #0]
 80057d8:	6863      	ldr	r3, [r4, #4]
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	e7ad      	b.n	800573a <_malloc_r+0x3a>
 80057de:	001a      	movs	r2, r3
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	42a3      	cmp	r3, r4
 80057e4:	d1fb      	bne.n	80057de <_malloc_r+0xde>
 80057e6:	2300      	movs	r3, #0
 80057e8:	e7da      	b.n	80057a0 <_malloc_r+0xa0>
 80057ea:	230c      	movs	r3, #12
 80057ec:	0028      	movs	r0, r5
 80057ee:	602b      	str	r3, [r5, #0]
 80057f0:	f000 f80e 	bl	8005810 <__malloc_unlock>
 80057f4:	e7c6      	b.n	8005784 <_malloc_r+0x84>
 80057f6:	6007      	str	r7, [r0, #0]
 80057f8:	e7da      	b.n	80057b0 <_malloc_r+0xb0>
 80057fa:	46c0      	nop			@ (mov r8, r8)
 80057fc:	20000ba8 	.word	0x20000ba8

08005800 <__malloc_lock>:
 8005800:	b510      	push	{r4, lr}
 8005802:	4802      	ldr	r0, [pc, #8]	@ (800580c <__malloc_lock+0xc>)
 8005804:	f7ff ff04 	bl	8005610 <__retarget_lock_acquire_recursive>
 8005808:	bd10      	pop	{r4, pc}
 800580a:	46c0      	nop			@ (mov r8, r8)
 800580c:	20000ba0 	.word	0x20000ba0

08005810 <__malloc_unlock>:
 8005810:	b510      	push	{r4, lr}
 8005812:	4802      	ldr	r0, [pc, #8]	@ (800581c <__malloc_unlock+0xc>)
 8005814:	f7ff fefd 	bl	8005612 <__retarget_lock_release_recursive>
 8005818:	bd10      	pop	{r4, pc}
 800581a:	46c0      	nop			@ (mov r8, r8)
 800581c:	20000ba0 	.word	0x20000ba0

08005820 <__ssputs_r>:
 8005820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005822:	688e      	ldr	r6, [r1, #8]
 8005824:	b085      	sub	sp, #20
 8005826:	001f      	movs	r7, r3
 8005828:	000c      	movs	r4, r1
 800582a:	680b      	ldr	r3, [r1, #0]
 800582c:	9002      	str	r0, [sp, #8]
 800582e:	9203      	str	r2, [sp, #12]
 8005830:	42be      	cmp	r6, r7
 8005832:	d830      	bhi.n	8005896 <__ssputs_r+0x76>
 8005834:	210c      	movs	r1, #12
 8005836:	5e62      	ldrsh	r2, [r4, r1]
 8005838:	2190      	movs	r1, #144	@ 0x90
 800583a:	00c9      	lsls	r1, r1, #3
 800583c:	420a      	tst	r2, r1
 800583e:	d028      	beq.n	8005892 <__ssputs_r+0x72>
 8005840:	2003      	movs	r0, #3
 8005842:	6921      	ldr	r1, [r4, #16]
 8005844:	1a5b      	subs	r3, r3, r1
 8005846:	9301      	str	r3, [sp, #4]
 8005848:	6963      	ldr	r3, [r4, #20]
 800584a:	4343      	muls	r3, r0
 800584c:	9801      	ldr	r0, [sp, #4]
 800584e:	0fdd      	lsrs	r5, r3, #31
 8005850:	18ed      	adds	r5, r5, r3
 8005852:	1c7b      	adds	r3, r7, #1
 8005854:	181b      	adds	r3, r3, r0
 8005856:	106d      	asrs	r5, r5, #1
 8005858:	42ab      	cmp	r3, r5
 800585a:	d900      	bls.n	800585e <__ssputs_r+0x3e>
 800585c:	001d      	movs	r5, r3
 800585e:	0552      	lsls	r2, r2, #21
 8005860:	d528      	bpl.n	80058b4 <__ssputs_r+0x94>
 8005862:	0029      	movs	r1, r5
 8005864:	9802      	ldr	r0, [sp, #8]
 8005866:	f7ff ff4b 	bl	8005700 <_malloc_r>
 800586a:	1e06      	subs	r6, r0, #0
 800586c:	d02c      	beq.n	80058c8 <__ssputs_r+0xa8>
 800586e:	9a01      	ldr	r2, [sp, #4]
 8005870:	6921      	ldr	r1, [r4, #16]
 8005872:	f7ff fecf 	bl	8005614 <memcpy>
 8005876:	89a2      	ldrh	r2, [r4, #12]
 8005878:	4b18      	ldr	r3, [pc, #96]	@ (80058dc <__ssputs_r+0xbc>)
 800587a:	401a      	ands	r2, r3
 800587c:	2380      	movs	r3, #128	@ 0x80
 800587e:	4313      	orrs	r3, r2
 8005880:	81a3      	strh	r3, [r4, #12]
 8005882:	9b01      	ldr	r3, [sp, #4]
 8005884:	6126      	str	r6, [r4, #16]
 8005886:	18f6      	adds	r6, r6, r3
 8005888:	6026      	str	r6, [r4, #0]
 800588a:	003e      	movs	r6, r7
 800588c:	6165      	str	r5, [r4, #20]
 800588e:	1aed      	subs	r5, r5, r3
 8005890:	60a5      	str	r5, [r4, #8]
 8005892:	42be      	cmp	r6, r7
 8005894:	d900      	bls.n	8005898 <__ssputs_r+0x78>
 8005896:	003e      	movs	r6, r7
 8005898:	0032      	movs	r2, r6
 800589a:	9903      	ldr	r1, [sp, #12]
 800589c:	6820      	ldr	r0, [r4, #0]
 800589e:	f000 fa99 	bl	8005dd4 <memmove>
 80058a2:	2000      	movs	r0, #0
 80058a4:	68a3      	ldr	r3, [r4, #8]
 80058a6:	1b9b      	subs	r3, r3, r6
 80058a8:	60a3      	str	r3, [r4, #8]
 80058aa:	6823      	ldr	r3, [r4, #0]
 80058ac:	199b      	adds	r3, r3, r6
 80058ae:	6023      	str	r3, [r4, #0]
 80058b0:	b005      	add	sp, #20
 80058b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058b4:	002a      	movs	r2, r5
 80058b6:	9802      	ldr	r0, [sp, #8]
 80058b8:	f000 fabb 	bl	8005e32 <_realloc_r>
 80058bc:	1e06      	subs	r6, r0, #0
 80058be:	d1e0      	bne.n	8005882 <__ssputs_r+0x62>
 80058c0:	6921      	ldr	r1, [r4, #16]
 80058c2:	9802      	ldr	r0, [sp, #8]
 80058c4:	f7ff feb0 	bl	8005628 <_free_r>
 80058c8:	230c      	movs	r3, #12
 80058ca:	2001      	movs	r0, #1
 80058cc:	9a02      	ldr	r2, [sp, #8]
 80058ce:	4240      	negs	r0, r0
 80058d0:	6013      	str	r3, [r2, #0]
 80058d2:	89a2      	ldrh	r2, [r4, #12]
 80058d4:	3334      	adds	r3, #52	@ 0x34
 80058d6:	4313      	orrs	r3, r2
 80058d8:	81a3      	strh	r3, [r4, #12]
 80058da:	e7e9      	b.n	80058b0 <__ssputs_r+0x90>
 80058dc:	fffffb7f 	.word	0xfffffb7f

080058e0 <_svfiprintf_r>:
 80058e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058e2:	b0a1      	sub	sp, #132	@ 0x84
 80058e4:	9003      	str	r0, [sp, #12]
 80058e6:	001d      	movs	r5, r3
 80058e8:	898b      	ldrh	r3, [r1, #12]
 80058ea:	000f      	movs	r7, r1
 80058ec:	0016      	movs	r6, r2
 80058ee:	061b      	lsls	r3, r3, #24
 80058f0:	d511      	bpl.n	8005916 <_svfiprintf_r+0x36>
 80058f2:	690b      	ldr	r3, [r1, #16]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d10e      	bne.n	8005916 <_svfiprintf_r+0x36>
 80058f8:	2140      	movs	r1, #64	@ 0x40
 80058fa:	f7ff ff01 	bl	8005700 <_malloc_r>
 80058fe:	6038      	str	r0, [r7, #0]
 8005900:	6138      	str	r0, [r7, #16]
 8005902:	2800      	cmp	r0, #0
 8005904:	d105      	bne.n	8005912 <_svfiprintf_r+0x32>
 8005906:	230c      	movs	r3, #12
 8005908:	9a03      	ldr	r2, [sp, #12]
 800590a:	6013      	str	r3, [r2, #0]
 800590c:	2001      	movs	r0, #1
 800590e:	4240      	negs	r0, r0
 8005910:	e0cf      	b.n	8005ab2 <_svfiprintf_r+0x1d2>
 8005912:	2340      	movs	r3, #64	@ 0x40
 8005914:	617b      	str	r3, [r7, #20]
 8005916:	2300      	movs	r3, #0
 8005918:	ac08      	add	r4, sp, #32
 800591a:	6163      	str	r3, [r4, #20]
 800591c:	3320      	adds	r3, #32
 800591e:	7663      	strb	r3, [r4, #25]
 8005920:	3310      	adds	r3, #16
 8005922:	76a3      	strb	r3, [r4, #26]
 8005924:	9507      	str	r5, [sp, #28]
 8005926:	0035      	movs	r5, r6
 8005928:	782b      	ldrb	r3, [r5, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d001      	beq.n	8005932 <_svfiprintf_r+0x52>
 800592e:	2b25      	cmp	r3, #37	@ 0x25
 8005930:	d148      	bne.n	80059c4 <_svfiprintf_r+0xe4>
 8005932:	1bab      	subs	r3, r5, r6
 8005934:	9305      	str	r3, [sp, #20]
 8005936:	42b5      	cmp	r5, r6
 8005938:	d00b      	beq.n	8005952 <_svfiprintf_r+0x72>
 800593a:	0032      	movs	r2, r6
 800593c:	0039      	movs	r1, r7
 800593e:	9803      	ldr	r0, [sp, #12]
 8005940:	f7ff ff6e 	bl	8005820 <__ssputs_r>
 8005944:	3001      	adds	r0, #1
 8005946:	d100      	bne.n	800594a <_svfiprintf_r+0x6a>
 8005948:	e0ae      	b.n	8005aa8 <_svfiprintf_r+0x1c8>
 800594a:	6963      	ldr	r3, [r4, #20]
 800594c:	9a05      	ldr	r2, [sp, #20]
 800594e:	189b      	adds	r3, r3, r2
 8005950:	6163      	str	r3, [r4, #20]
 8005952:	782b      	ldrb	r3, [r5, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d100      	bne.n	800595a <_svfiprintf_r+0x7a>
 8005958:	e0a6      	b.n	8005aa8 <_svfiprintf_r+0x1c8>
 800595a:	2201      	movs	r2, #1
 800595c:	2300      	movs	r3, #0
 800595e:	4252      	negs	r2, r2
 8005960:	6062      	str	r2, [r4, #4]
 8005962:	a904      	add	r1, sp, #16
 8005964:	3254      	adds	r2, #84	@ 0x54
 8005966:	1852      	adds	r2, r2, r1
 8005968:	1c6e      	adds	r6, r5, #1
 800596a:	6023      	str	r3, [r4, #0]
 800596c:	60e3      	str	r3, [r4, #12]
 800596e:	60a3      	str	r3, [r4, #8]
 8005970:	7013      	strb	r3, [r2, #0]
 8005972:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005974:	4b54      	ldr	r3, [pc, #336]	@ (8005ac8 <_svfiprintf_r+0x1e8>)
 8005976:	2205      	movs	r2, #5
 8005978:	0018      	movs	r0, r3
 800597a:	7831      	ldrb	r1, [r6, #0]
 800597c:	9305      	str	r3, [sp, #20]
 800597e:	f000 fa4d 	bl	8005e1c <memchr>
 8005982:	1c75      	adds	r5, r6, #1
 8005984:	2800      	cmp	r0, #0
 8005986:	d11f      	bne.n	80059c8 <_svfiprintf_r+0xe8>
 8005988:	6822      	ldr	r2, [r4, #0]
 800598a:	06d3      	lsls	r3, r2, #27
 800598c:	d504      	bpl.n	8005998 <_svfiprintf_r+0xb8>
 800598e:	2353      	movs	r3, #83	@ 0x53
 8005990:	a904      	add	r1, sp, #16
 8005992:	185b      	adds	r3, r3, r1
 8005994:	2120      	movs	r1, #32
 8005996:	7019      	strb	r1, [r3, #0]
 8005998:	0713      	lsls	r3, r2, #28
 800599a:	d504      	bpl.n	80059a6 <_svfiprintf_r+0xc6>
 800599c:	2353      	movs	r3, #83	@ 0x53
 800599e:	a904      	add	r1, sp, #16
 80059a0:	185b      	adds	r3, r3, r1
 80059a2:	212b      	movs	r1, #43	@ 0x2b
 80059a4:	7019      	strb	r1, [r3, #0]
 80059a6:	7833      	ldrb	r3, [r6, #0]
 80059a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80059aa:	d016      	beq.n	80059da <_svfiprintf_r+0xfa>
 80059ac:	0035      	movs	r5, r6
 80059ae:	2100      	movs	r1, #0
 80059b0:	200a      	movs	r0, #10
 80059b2:	68e3      	ldr	r3, [r4, #12]
 80059b4:	782a      	ldrb	r2, [r5, #0]
 80059b6:	1c6e      	adds	r6, r5, #1
 80059b8:	3a30      	subs	r2, #48	@ 0x30
 80059ba:	2a09      	cmp	r2, #9
 80059bc:	d950      	bls.n	8005a60 <_svfiprintf_r+0x180>
 80059be:	2900      	cmp	r1, #0
 80059c0:	d111      	bne.n	80059e6 <_svfiprintf_r+0x106>
 80059c2:	e017      	b.n	80059f4 <_svfiprintf_r+0x114>
 80059c4:	3501      	adds	r5, #1
 80059c6:	e7af      	b.n	8005928 <_svfiprintf_r+0x48>
 80059c8:	9b05      	ldr	r3, [sp, #20]
 80059ca:	6822      	ldr	r2, [r4, #0]
 80059cc:	1ac0      	subs	r0, r0, r3
 80059ce:	2301      	movs	r3, #1
 80059d0:	4083      	lsls	r3, r0
 80059d2:	4313      	orrs	r3, r2
 80059d4:	002e      	movs	r6, r5
 80059d6:	6023      	str	r3, [r4, #0]
 80059d8:	e7cc      	b.n	8005974 <_svfiprintf_r+0x94>
 80059da:	9b07      	ldr	r3, [sp, #28]
 80059dc:	1d19      	adds	r1, r3, #4
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	9107      	str	r1, [sp, #28]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	db01      	blt.n	80059ea <_svfiprintf_r+0x10a>
 80059e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059e8:	e004      	b.n	80059f4 <_svfiprintf_r+0x114>
 80059ea:	425b      	negs	r3, r3
 80059ec:	60e3      	str	r3, [r4, #12]
 80059ee:	2302      	movs	r3, #2
 80059f0:	4313      	orrs	r3, r2
 80059f2:	6023      	str	r3, [r4, #0]
 80059f4:	782b      	ldrb	r3, [r5, #0]
 80059f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80059f8:	d10c      	bne.n	8005a14 <_svfiprintf_r+0x134>
 80059fa:	786b      	ldrb	r3, [r5, #1]
 80059fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80059fe:	d134      	bne.n	8005a6a <_svfiprintf_r+0x18a>
 8005a00:	9b07      	ldr	r3, [sp, #28]
 8005a02:	3502      	adds	r5, #2
 8005a04:	1d1a      	adds	r2, r3, #4
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	9207      	str	r2, [sp, #28]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	da01      	bge.n	8005a12 <_svfiprintf_r+0x132>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	425b      	negs	r3, r3
 8005a12:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a14:	4e2d      	ldr	r6, [pc, #180]	@ (8005acc <_svfiprintf_r+0x1ec>)
 8005a16:	2203      	movs	r2, #3
 8005a18:	0030      	movs	r0, r6
 8005a1a:	7829      	ldrb	r1, [r5, #0]
 8005a1c:	f000 f9fe 	bl	8005e1c <memchr>
 8005a20:	2800      	cmp	r0, #0
 8005a22:	d006      	beq.n	8005a32 <_svfiprintf_r+0x152>
 8005a24:	2340      	movs	r3, #64	@ 0x40
 8005a26:	1b80      	subs	r0, r0, r6
 8005a28:	4083      	lsls	r3, r0
 8005a2a:	6822      	ldr	r2, [r4, #0]
 8005a2c:	3501      	adds	r5, #1
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	6023      	str	r3, [r4, #0]
 8005a32:	7829      	ldrb	r1, [r5, #0]
 8005a34:	2206      	movs	r2, #6
 8005a36:	4826      	ldr	r0, [pc, #152]	@ (8005ad0 <_svfiprintf_r+0x1f0>)
 8005a38:	1c6e      	adds	r6, r5, #1
 8005a3a:	7621      	strb	r1, [r4, #24]
 8005a3c:	f000 f9ee 	bl	8005e1c <memchr>
 8005a40:	2800      	cmp	r0, #0
 8005a42:	d038      	beq.n	8005ab6 <_svfiprintf_r+0x1d6>
 8005a44:	4b23      	ldr	r3, [pc, #140]	@ (8005ad4 <_svfiprintf_r+0x1f4>)
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d122      	bne.n	8005a90 <_svfiprintf_r+0x1b0>
 8005a4a:	2207      	movs	r2, #7
 8005a4c:	9b07      	ldr	r3, [sp, #28]
 8005a4e:	3307      	adds	r3, #7
 8005a50:	4393      	bics	r3, r2
 8005a52:	3308      	adds	r3, #8
 8005a54:	9307      	str	r3, [sp, #28]
 8005a56:	6963      	ldr	r3, [r4, #20]
 8005a58:	9a04      	ldr	r2, [sp, #16]
 8005a5a:	189b      	adds	r3, r3, r2
 8005a5c:	6163      	str	r3, [r4, #20]
 8005a5e:	e762      	b.n	8005926 <_svfiprintf_r+0x46>
 8005a60:	4343      	muls	r3, r0
 8005a62:	0035      	movs	r5, r6
 8005a64:	2101      	movs	r1, #1
 8005a66:	189b      	adds	r3, r3, r2
 8005a68:	e7a4      	b.n	80059b4 <_svfiprintf_r+0xd4>
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	200a      	movs	r0, #10
 8005a6e:	0019      	movs	r1, r3
 8005a70:	3501      	adds	r5, #1
 8005a72:	6063      	str	r3, [r4, #4]
 8005a74:	782a      	ldrb	r2, [r5, #0]
 8005a76:	1c6e      	adds	r6, r5, #1
 8005a78:	3a30      	subs	r2, #48	@ 0x30
 8005a7a:	2a09      	cmp	r2, #9
 8005a7c:	d903      	bls.n	8005a86 <_svfiprintf_r+0x1a6>
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d0c8      	beq.n	8005a14 <_svfiprintf_r+0x134>
 8005a82:	9109      	str	r1, [sp, #36]	@ 0x24
 8005a84:	e7c6      	b.n	8005a14 <_svfiprintf_r+0x134>
 8005a86:	4341      	muls	r1, r0
 8005a88:	0035      	movs	r5, r6
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	1889      	adds	r1, r1, r2
 8005a8e:	e7f1      	b.n	8005a74 <_svfiprintf_r+0x194>
 8005a90:	aa07      	add	r2, sp, #28
 8005a92:	9200      	str	r2, [sp, #0]
 8005a94:	0021      	movs	r1, r4
 8005a96:	003a      	movs	r2, r7
 8005a98:	4b0f      	ldr	r3, [pc, #60]	@ (8005ad8 <_svfiprintf_r+0x1f8>)
 8005a9a:	9803      	ldr	r0, [sp, #12]
 8005a9c:	e000      	b.n	8005aa0 <_svfiprintf_r+0x1c0>
 8005a9e:	bf00      	nop
 8005aa0:	9004      	str	r0, [sp, #16]
 8005aa2:	9b04      	ldr	r3, [sp, #16]
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	d1d6      	bne.n	8005a56 <_svfiprintf_r+0x176>
 8005aa8:	89bb      	ldrh	r3, [r7, #12]
 8005aaa:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005aac:	065b      	lsls	r3, r3, #25
 8005aae:	d500      	bpl.n	8005ab2 <_svfiprintf_r+0x1d2>
 8005ab0:	e72c      	b.n	800590c <_svfiprintf_r+0x2c>
 8005ab2:	b021      	add	sp, #132	@ 0x84
 8005ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ab6:	aa07      	add	r2, sp, #28
 8005ab8:	9200      	str	r2, [sp, #0]
 8005aba:	0021      	movs	r1, r4
 8005abc:	003a      	movs	r2, r7
 8005abe:	4b06      	ldr	r3, [pc, #24]	@ (8005ad8 <_svfiprintf_r+0x1f8>)
 8005ac0:	9803      	ldr	r0, [sp, #12]
 8005ac2:	f000 f87b 	bl	8005bbc <_printf_i>
 8005ac6:	e7eb      	b.n	8005aa0 <_svfiprintf_r+0x1c0>
 8005ac8:	08005eda 	.word	0x08005eda
 8005acc:	08005ee0 	.word	0x08005ee0
 8005ad0:	08005ee4 	.word	0x08005ee4
 8005ad4:	00000000 	.word	0x00000000
 8005ad8:	08005821 	.word	0x08005821

08005adc <_printf_common>:
 8005adc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ade:	0016      	movs	r6, r2
 8005ae0:	9301      	str	r3, [sp, #4]
 8005ae2:	688a      	ldr	r2, [r1, #8]
 8005ae4:	690b      	ldr	r3, [r1, #16]
 8005ae6:	000c      	movs	r4, r1
 8005ae8:	9000      	str	r0, [sp, #0]
 8005aea:	4293      	cmp	r3, r2
 8005aec:	da00      	bge.n	8005af0 <_printf_common+0x14>
 8005aee:	0013      	movs	r3, r2
 8005af0:	0022      	movs	r2, r4
 8005af2:	6033      	str	r3, [r6, #0]
 8005af4:	3243      	adds	r2, #67	@ 0x43
 8005af6:	7812      	ldrb	r2, [r2, #0]
 8005af8:	2a00      	cmp	r2, #0
 8005afa:	d001      	beq.n	8005b00 <_printf_common+0x24>
 8005afc:	3301      	adds	r3, #1
 8005afe:	6033      	str	r3, [r6, #0]
 8005b00:	6823      	ldr	r3, [r4, #0]
 8005b02:	069b      	lsls	r3, r3, #26
 8005b04:	d502      	bpl.n	8005b0c <_printf_common+0x30>
 8005b06:	6833      	ldr	r3, [r6, #0]
 8005b08:	3302      	adds	r3, #2
 8005b0a:	6033      	str	r3, [r6, #0]
 8005b0c:	6822      	ldr	r2, [r4, #0]
 8005b0e:	2306      	movs	r3, #6
 8005b10:	0015      	movs	r5, r2
 8005b12:	401d      	ands	r5, r3
 8005b14:	421a      	tst	r2, r3
 8005b16:	d027      	beq.n	8005b68 <_printf_common+0x8c>
 8005b18:	0023      	movs	r3, r4
 8005b1a:	3343      	adds	r3, #67	@ 0x43
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	1e5a      	subs	r2, r3, #1
 8005b20:	4193      	sbcs	r3, r2
 8005b22:	6822      	ldr	r2, [r4, #0]
 8005b24:	0692      	lsls	r2, r2, #26
 8005b26:	d430      	bmi.n	8005b8a <_printf_common+0xae>
 8005b28:	0022      	movs	r2, r4
 8005b2a:	9901      	ldr	r1, [sp, #4]
 8005b2c:	9800      	ldr	r0, [sp, #0]
 8005b2e:	9d08      	ldr	r5, [sp, #32]
 8005b30:	3243      	adds	r2, #67	@ 0x43
 8005b32:	47a8      	blx	r5
 8005b34:	3001      	adds	r0, #1
 8005b36:	d025      	beq.n	8005b84 <_printf_common+0xa8>
 8005b38:	2206      	movs	r2, #6
 8005b3a:	6823      	ldr	r3, [r4, #0]
 8005b3c:	2500      	movs	r5, #0
 8005b3e:	4013      	ands	r3, r2
 8005b40:	2b04      	cmp	r3, #4
 8005b42:	d105      	bne.n	8005b50 <_printf_common+0x74>
 8005b44:	6833      	ldr	r3, [r6, #0]
 8005b46:	68e5      	ldr	r5, [r4, #12]
 8005b48:	1aed      	subs	r5, r5, r3
 8005b4a:	43eb      	mvns	r3, r5
 8005b4c:	17db      	asrs	r3, r3, #31
 8005b4e:	401d      	ands	r5, r3
 8005b50:	68a3      	ldr	r3, [r4, #8]
 8005b52:	6922      	ldr	r2, [r4, #16]
 8005b54:	4293      	cmp	r3, r2
 8005b56:	dd01      	ble.n	8005b5c <_printf_common+0x80>
 8005b58:	1a9b      	subs	r3, r3, r2
 8005b5a:	18ed      	adds	r5, r5, r3
 8005b5c:	2600      	movs	r6, #0
 8005b5e:	42b5      	cmp	r5, r6
 8005b60:	d120      	bne.n	8005ba4 <_printf_common+0xc8>
 8005b62:	2000      	movs	r0, #0
 8005b64:	e010      	b.n	8005b88 <_printf_common+0xac>
 8005b66:	3501      	adds	r5, #1
 8005b68:	68e3      	ldr	r3, [r4, #12]
 8005b6a:	6832      	ldr	r2, [r6, #0]
 8005b6c:	1a9b      	subs	r3, r3, r2
 8005b6e:	42ab      	cmp	r3, r5
 8005b70:	ddd2      	ble.n	8005b18 <_printf_common+0x3c>
 8005b72:	0022      	movs	r2, r4
 8005b74:	2301      	movs	r3, #1
 8005b76:	9901      	ldr	r1, [sp, #4]
 8005b78:	9800      	ldr	r0, [sp, #0]
 8005b7a:	9f08      	ldr	r7, [sp, #32]
 8005b7c:	3219      	adds	r2, #25
 8005b7e:	47b8      	blx	r7
 8005b80:	3001      	adds	r0, #1
 8005b82:	d1f0      	bne.n	8005b66 <_printf_common+0x8a>
 8005b84:	2001      	movs	r0, #1
 8005b86:	4240      	negs	r0, r0
 8005b88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005b8a:	2030      	movs	r0, #48	@ 0x30
 8005b8c:	18e1      	adds	r1, r4, r3
 8005b8e:	3143      	adds	r1, #67	@ 0x43
 8005b90:	7008      	strb	r0, [r1, #0]
 8005b92:	0021      	movs	r1, r4
 8005b94:	1c5a      	adds	r2, r3, #1
 8005b96:	3145      	adds	r1, #69	@ 0x45
 8005b98:	7809      	ldrb	r1, [r1, #0]
 8005b9a:	18a2      	adds	r2, r4, r2
 8005b9c:	3243      	adds	r2, #67	@ 0x43
 8005b9e:	3302      	adds	r3, #2
 8005ba0:	7011      	strb	r1, [r2, #0]
 8005ba2:	e7c1      	b.n	8005b28 <_printf_common+0x4c>
 8005ba4:	0022      	movs	r2, r4
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	9901      	ldr	r1, [sp, #4]
 8005baa:	9800      	ldr	r0, [sp, #0]
 8005bac:	9f08      	ldr	r7, [sp, #32]
 8005bae:	321a      	adds	r2, #26
 8005bb0:	47b8      	blx	r7
 8005bb2:	3001      	adds	r0, #1
 8005bb4:	d0e6      	beq.n	8005b84 <_printf_common+0xa8>
 8005bb6:	3601      	adds	r6, #1
 8005bb8:	e7d1      	b.n	8005b5e <_printf_common+0x82>
	...

08005bbc <_printf_i>:
 8005bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bbe:	b08b      	sub	sp, #44	@ 0x2c
 8005bc0:	9206      	str	r2, [sp, #24]
 8005bc2:	000a      	movs	r2, r1
 8005bc4:	3243      	adds	r2, #67	@ 0x43
 8005bc6:	9307      	str	r3, [sp, #28]
 8005bc8:	9005      	str	r0, [sp, #20]
 8005bca:	9203      	str	r2, [sp, #12]
 8005bcc:	7e0a      	ldrb	r2, [r1, #24]
 8005bce:	000c      	movs	r4, r1
 8005bd0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005bd2:	2a78      	cmp	r2, #120	@ 0x78
 8005bd4:	d809      	bhi.n	8005bea <_printf_i+0x2e>
 8005bd6:	2a62      	cmp	r2, #98	@ 0x62
 8005bd8:	d80b      	bhi.n	8005bf2 <_printf_i+0x36>
 8005bda:	2a00      	cmp	r2, #0
 8005bdc:	d100      	bne.n	8005be0 <_printf_i+0x24>
 8005bde:	e0ba      	b.n	8005d56 <_printf_i+0x19a>
 8005be0:	497a      	ldr	r1, [pc, #488]	@ (8005dcc <_printf_i+0x210>)
 8005be2:	9104      	str	r1, [sp, #16]
 8005be4:	2a58      	cmp	r2, #88	@ 0x58
 8005be6:	d100      	bne.n	8005bea <_printf_i+0x2e>
 8005be8:	e08e      	b.n	8005d08 <_printf_i+0x14c>
 8005bea:	0025      	movs	r5, r4
 8005bec:	3542      	adds	r5, #66	@ 0x42
 8005bee:	702a      	strb	r2, [r5, #0]
 8005bf0:	e022      	b.n	8005c38 <_printf_i+0x7c>
 8005bf2:	0010      	movs	r0, r2
 8005bf4:	3863      	subs	r0, #99	@ 0x63
 8005bf6:	2815      	cmp	r0, #21
 8005bf8:	d8f7      	bhi.n	8005bea <_printf_i+0x2e>
 8005bfa:	f7fa fa8f 	bl	800011c <__gnu_thumb1_case_shi>
 8005bfe:	0016      	.short	0x0016
 8005c00:	fff6001f 	.word	0xfff6001f
 8005c04:	fff6fff6 	.word	0xfff6fff6
 8005c08:	001ffff6 	.word	0x001ffff6
 8005c0c:	fff6fff6 	.word	0xfff6fff6
 8005c10:	fff6fff6 	.word	0xfff6fff6
 8005c14:	0036009f 	.word	0x0036009f
 8005c18:	fff6007e 	.word	0xfff6007e
 8005c1c:	00b0fff6 	.word	0x00b0fff6
 8005c20:	0036fff6 	.word	0x0036fff6
 8005c24:	fff6fff6 	.word	0xfff6fff6
 8005c28:	0082      	.short	0x0082
 8005c2a:	0025      	movs	r5, r4
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	3542      	adds	r5, #66	@ 0x42
 8005c30:	1d11      	adds	r1, r2, #4
 8005c32:	6019      	str	r1, [r3, #0]
 8005c34:	6813      	ldr	r3, [r2, #0]
 8005c36:	702b      	strb	r3, [r5, #0]
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e09e      	b.n	8005d7a <_printf_i+0x1be>
 8005c3c:	6818      	ldr	r0, [r3, #0]
 8005c3e:	6809      	ldr	r1, [r1, #0]
 8005c40:	1d02      	adds	r2, r0, #4
 8005c42:	060d      	lsls	r5, r1, #24
 8005c44:	d50b      	bpl.n	8005c5e <_printf_i+0xa2>
 8005c46:	6806      	ldr	r6, [r0, #0]
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	2e00      	cmp	r6, #0
 8005c4c:	da03      	bge.n	8005c56 <_printf_i+0x9a>
 8005c4e:	232d      	movs	r3, #45	@ 0x2d
 8005c50:	9a03      	ldr	r2, [sp, #12]
 8005c52:	4276      	negs	r6, r6
 8005c54:	7013      	strb	r3, [r2, #0]
 8005c56:	4b5d      	ldr	r3, [pc, #372]	@ (8005dcc <_printf_i+0x210>)
 8005c58:	270a      	movs	r7, #10
 8005c5a:	9304      	str	r3, [sp, #16]
 8005c5c:	e018      	b.n	8005c90 <_printf_i+0xd4>
 8005c5e:	6806      	ldr	r6, [r0, #0]
 8005c60:	601a      	str	r2, [r3, #0]
 8005c62:	0649      	lsls	r1, r1, #25
 8005c64:	d5f1      	bpl.n	8005c4a <_printf_i+0x8e>
 8005c66:	b236      	sxth	r6, r6
 8005c68:	e7ef      	b.n	8005c4a <_printf_i+0x8e>
 8005c6a:	6808      	ldr	r0, [r1, #0]
 8005c6c:	6819      	ldr	r1, [r3, #0]
 8005c6e:	c940      	ldmia	r1!, {r6}
 8005c70:	0605      	lsls	r5, r0, #24
 8005c72:	d402      	bmi.n	8005c7a <_printf_i+0xbe>
 8005c74:	0640      	lsls	r0, r0, #25
 8005c76:	d500      	bpl.n	8005c7a <_printf_i+0xbe>
 8005c78:	b2b6      	uxth	r6, r6
 8005c7a:	6019      	str	r1, [r3, #0]
 8005c7c:	4b53      	ldr	r3, [pc, #332]	@ (8005dcc <_printf_i+0x210>)
 8005c7e:	270a      	movs	r7, #10
 8005c80:	9304      	str	r3, [sp, #16]
 8005c82:	2a6f      	cmp	r2, #111	@ 0x6f
 8005c84:	d100      	bne.n	8005c88 <_printf_i+0xcc>
 8005c86:	3f02      	subs	r7, #2
 8005c88:	0023      	movs	r3, r4
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	3343      	adds	r3, #67	@ 0x43
 8005c8e:	701a      	strb	r2, [r3, #0]
 8005c90:	6863      	ldr	r3, [r4, #4]
 8005c92:	60a3      	str	r3, [r4, #8]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	db06      	blt.n	8005ca6 <_printf_i+0xea>
 8005c98:	2104      	movs	r1, #4
 8005c9a:	6822      	ldr	r2, [r4, #0]
 8005c9c:	9d03      	ldr	r5, [sp, #12]
 8005c9e:	438a      	bics	r2, r1
 8005ca0:	6022      	str	r2, [r4, #0]
 8005ca2:	4333      	orrs	r3, r6
 8005ca4:	d00c      	beq.n	8005cc0 <_printf_i+0x104>
 8005ca6:	9d03      	ldr	r5, [sp, #12]
 8005ca8:	0030      	movs	r0, r6
 8005caa:	0039      	movs	r1, r7
 8005cac:	f7fa fac6 	bl	800023c <__aeabi_uidivmod>
 8005cb0:	9b04      	ldr	r3, [sp, #16]
 8005cb2:	3d01      	subs	r5, #1
 8005cb4:	5c5b      	ldrb	r3, [r3, r1]
 8005cb6:	702b      	strb	r3, [r5, #0]
 8005cb8:	0033      	movs	r3, r6
 8005cba:	0006      	movs	r6, r0
 8005cbc:	429f      	cmp	r7, r3
 8005cbe:	d9f3      	bls.n	8005ca8 <_printf_i+0xec>
 8005cc0:	2f08      	cmp	r7, #8
 8005cc2:	d109      	bne.n	8005cd8 <_printf_i+0x11c>
 8005cc4:	6823      	ldr	r3, [r4, #0]
 8005cc6:	07db      	lsls	r3, r3, #31
 8005cc8:	d506      	bpl.n	8005cd8 <_printf_i+0x11c>
 8005cca:	6862      	ldr	r2, [r4, #4]
 8005ccc:	6923      	ldr	r3, [r4, #16]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	dc02      	bgt.n	8005cd8 <_printf_i+0x11c>
 8005cd2:	2330      	movs	r3, #48	@ 0x30
 8005cd4:	3d01      	subs	r5, #1
 8005cd6:	702b      	strb	r3, [r5, #0]
 8005cd8:	9b03      	ldr	r3, [sp, #12]
 8005cda:	1b5b      	subs	r3, r3, r5
 8005cdc:	6123      	str	r3, [r4, #16]
 8005cde:	9b07      	ldr	r3, [sp, #28]
 8005ce0:	0021      	movs	r1, r4
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	9805      	ldr	r0, [sp, #20]
 8005ce6:	9b06      	ldr	r3, [sp, #24]
 8005ce8:	aa09      	add	r2, sp, #36	@ 0x24
 8005cea:	f7ff fef7 	bl	8005adc <_printf_common>
 8005cee:	3001      	adds	r0, #1
 8005cf0:	d148      	bne.n	8005d84 <_printf_i+0x1c8>
 8005cf2:	2001      	movs	r0, #1
 8005cf4:	4240      	negs	r0, r0
 8005cf6:	b00b      	add	sp, #44	@ 0x2c
 8005cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	6809      	ldr	r1, [r1, #0]
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	6022      	str	r2, [r4, #0]
 8005d02:	2278      	movs	r2, #120	@ 0x78
 8005d04:	4932      	ldr	r1, [pc, #200]	@ (8005dd0 <_printf_i+0x214>)
 8005d06:	9104      	str	r1, [sp, #16]
 8005d08:	0021      	movs	r1, r4
 8005d0a:	3145      	adds	r1, #69	@ 0x45
 8005d0c:	700a      	strb	r2, [r1, #0]
 8005d0e:	6819      	ldr	r1, [r3, #0]
 8005d10:	6822      	ldr	r2, [r4, #0]
 8005d12:	c940      	ldmia	r1!, {r6}
 8005d14:	0610      	lsls	r0, r2, #24
 8005d16:	d402      	bmi.n	8005d1e <_printf_i+0x162>
 8005d18:	0650      	lsls	r0, r2, #25
 8005d1a:	d500      	bpl.n	8005d1e <_printf_i+0x162>
 8005d1c:	b2b6      	uxth	r6, r6
 8005d1e:	6019      	str	r1, [r3, #0]
 8005d20:	07d3      	lsls	r3, r2, #31
 8005d22:	d502      	bpl.n	8005d2a <_printf_i+0x16e>
 8005d24:	2320      	movs	r3, #32
 8005d26:	4313      	orrs	r3, r2
 8005d28:	6023      	str	r3, [r4, #0]
 8005d2a:	2e00      	cmp	r6, #0
 8005d2c:	d001      	beq.n	8005d32 <_printf_i+0x176>
 8005d2e:	2710      	movs	r7, #16
 8005d30:	e7aa      	b.n	8005c88 <_printf_i+0xcc>
 8005d32:	2220      	movs	r2, #32
 8005d34:	6823      	ldr	r3, [r4, #0]
 8005d36:	4393      	bics	r3, r2
 8005d38:	6023      	str	r3, [r4, #0]
 8005d3a:	e7f8      	b.n	8005d2e <_printf_i+0x172>
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	680d      	ldr	r5, [r1, #0]
 8005d40:	1d10      	adds	r0, r2, #4
 8005d42:	6949      	ldr	r1, [r1, #20]
 8005d44:	6018      	str	r0, [r3, #0]
 8005d46:	6813      	ldr	r3, [r2, #0]
 8005d48:	062e      	lsls	r6, r5, #24
 8005d4a:	d501      	bpl.n	8005d50 <_printf_i+0x194>
 8005d4c:	6019      	str	r1, [r3, #0]
 8005d4e:	e002      	b.n	8005d56 <_printf_i+0x19a>
 8005d50:	066d      	lsls	r5, r5, #25
 8005d52:	d5fb      	bpl.n	8005d4c <_printf_i+0x190>
 8005d54:	8019      	strh	r1, [r3, #0]
 8005d56:	2300      	movs	r3, #0
 8005d58:	9d03      	ldr	r5, [sp, #12]
 8005d5a:	6123      	str	r3, [r4, #16]
 8005d5c:	e7bf      	b.n	8005cde <_printf_i+0x122>
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	1d11      	adds	r1, r2, #4
 8005d62:	6019      	str	r1, [r3, #0]
 8005d64:	6815      	ldr	r5, [r2, #0]
 8005d66:	2100      	movs	r1, #0
 8005d68:	0028      	movs	r0, r5
 8005d6a:	6862      	ldr	r2, [r4, #4]
 8005d6c:	f000 f856 	bl	8005e1c <memchr>
 8005d70:	2800      	cmp	r0, #0
 8005d72:	d001      	beq.n	8005d78 <_printf_i+0x1bc>
 8005d74:	1b40      	subs	r0, r0, r5
 8005d76:	6060      	str	r0, [r4, #4]
 8005d78:	6863      	ldr	r3, [r4, #4]
 8005d7a:	6123      	str	r3, [r4, #16]
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	9a03      	ldr	r2, [sp, #12]
 8005d80:	7013      	strb	r3, [r2, #0]
 8005d82:	e7ac      	b.n	8005cde <_printf_i+0x122>
 8005d84:	002a      	movs	r2, r5
 8005d86:	6923      	ldr	r3, [r4, #16]
 8005d88:	9906      	ldr	r1, [sp, #24]
 8005d8a:	9805      	ldr	r0, [sp, #20]
 8005d8c:	9d07      	ldr	r5, [sp, #28]
 8005d8e:	47a8      	blx	r5
 8005d90:	3001      	adds	r0, #1
 8005d92:	d0ae      	beq.n	8005cf2 <_printf_i+0x136>
 8005d94:	6823      	ldr	r3, [r4, #0]
 8005d96:	079b      	lsls	r3, r3, #30
 8005d98:	d415      	bmi.n	8005dc6 <_printf_i+0x20a>
 8005d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d9c:	68e0      	ldr	r0, [r4, #12]
 8005d9e:	4298      	cmp	r0, r3
 8005da0:	daa9      	bge.n	8005cf6 <_printf_i+0x13a>
 8005da2:	0018      	movs	r0, r3
 8005da4:	e7a7      	b.n	8005cf6 <_printf_i+0x13a>
 8005da6:	0022      	movs	r2, r4
 8005da8:	2301      	movs	r3, #1
 8005daa:	9906      	ldr	r1, [sp, #24]
 8005dac:	9805      	ldr	r0, [sp, #20]
 8005dae:	9e07      	ldr	r6, [sp, #28]
 8005db0:	3219      	adds	r2, #25
 8005db2:	47b0      	blx	r6
 8005db4:	3001      	adds	r0, #1
 8005db6:	d09c      	beq.n	8005cf2 <_printf_i+0x136>
 8005db8:	3501      	adds	r5, #1
 8005dba:	68e3      	ldr	r3, [r4, #12]
 8005dbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dbe:	1a9b      	subs	r3, r3, r2
 8005dc0:	42ab      	cmp	r3, r5
 8005dc2:	dcf0      	bgt.n	8005da6 <_printf_i+0x1ea>
 8005dc4:	e7e9      	b.n	8005d9a <_printf_i+0x1de>
 8005dc6:	2500      	movs	r5, #0
 8005dc8:	e7f7      	b.n	8005dba <_printf_i+0x1fe>
 8005dca:	46c0      	nop			@ (mov r8, r8)
 8005dcc:	08005eeb 	.word	0x08005eeb
 8005dd0:	08005efc 	.word	0x08005efc

08005dd4 <memmove>:
 8005dd4:	b510      	push	{r4, lr}
 8005dd6:	4288      	cmp	r0, r1
 8005dd8:	d902      	bls.n	8005de0 <memmove+0xc>
 8005dda:	188b      	adds	r3, r1, r2
 8005ddc:	4298      	cmp	r0, r3
 8005dde:	d308      	bcc.n	8005df2 <memmove+0x1e>
 8005de0:	2300      	movs	r3, #0
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d007      	beq.n	8005df6 <memmove+0x22>
 8005de6:	5ccc      	ldrb	r4, [r1, r3]
 8005de8:	54c4      	strb	r4, [r0, r3]
 8005dea:	3301      	adds	r3, #1
 8005dec:	e7f9      	b.n	8005de2 <memmove+0xe>
 8005dee:	5c8b      	ldrb	r3, [r1, r2]
 8005df0:	5483      	strb	r3, [r0, r2]
 8005df2:	3a01      	subs	r2, #1
 8005df4:	d2fb      	bcs.n	8005dee <memmove+0x1a>
 8005df6:	bd10      	pop	{r4, pc}

08005df8 <_sbrk_r>:
 8005df8:	2300      	movs	r3, #0
 8005dfa:	b570      	push	{r4, r5, r6, lr}
 8005dfc:	4d06      	ldr	r5, [pc, #24]	@ (8005e18 <_sbrk_r+0x20>)
 8005dfe:	0004      	movs	r4, r0
 8005e00:	0008      	movs	r0, r1
 8005e02:	602b      	str	r3, [r5, #0]
 8005e04:	f7fc faae 	bl	8002364 <_sbrk>
 8005e08:	1c43      	adds	r3, r0, #1
 8005e0a:	d103      	bne.n	8005e14 <_sbrk_r+0x1c>
 8005e0c:	682b      	ldr	r3, [r5, #0]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d000      	beq.n	8005e14 <_sbrk_r+0x1c>
 8005e12:	6023      	str	r3, [r4, #0]
 8005e14:	bd70      	pop	{r4, r5, r6, pc}
 8005e16:	46c0      	nop			@ (mov r8, r8)
 8005e18:	20000b9c 	.word	0x20000b9c

08005e1c <memchr>:
 8005e1c:	b2c9      	uxtb	r1, r1
 8005e1e:	1882      	adds	r2, r0, r2
 8005e20:	4290      	cmp	r0, r2
 8005e22:	d101      	bne.n	8005e28 <memchr+0xc>
 8005e24:	2000      	movs	r0, #0
 8005e26:	4770      	bx	lr
 8005e28:	7803      	ldrb	r3, [r0, #0]
 8005e2a:	428b      	cmp	r3, r1
 8005e2c:	d0fb      	beq.n	8005e26 <memchr+0xa>
 8005e2e:	3001      	adds	r0, #1
 8005e30:	e7f6      	b.n	8005e20 <memchr+0x4>

08005e32 <_realloc_r>:
 8005e32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e34:	0006      	movs	r6, r0
 8005e36:	000c      	movs	r4, r1
 8005e38:	0015      	movs	r5, r2
 8005e3a:	2900      	cmp	r1, #0
 8005e3c:	d105      	bne.n	8005e4a <_realloc_r+0x18>
 8005e3e:	0011      	movs	r1, r2
 8005e40:	f7ff fc5e 	bl	8005700 <_malloc_r>
 8005e44:	0004      	movs	r4, r0
 8005e46:	0020      	movs	r0, r4
 8005e48:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e4a:	2a00      	cmp	r2, #0
 8005e4c:	d103      	bne.n	8005e56 <_realloc_r+0x24>
 8005e4e:	f7ff fbeb 	bl	8005628 <_free_r>
 8005e52:	002c      	movs	r4, r5
 8005e54:	e7f7      	b.n	8005e46 <_realloc_r+0x14>
 8005e56:	f000 f81c 	bl	8005e92 <_malloc_usable_size_r>
 8005e5a:	0007      	movs	r7, r0
 8005e5c:	4285      	cmp	r5, r0
 8005e5e:	d802      	bhi.n	8005e66 <_realloc_r+0x34>
 8005e60:	0843      	lsrs	r3, r0, #1
 8005e62:	42ab      	cmp	r3, r5
 8005e64:	d3ef      	bcc.n	8005e46 <_realloc_r+0x14>
 8005e66:	0029      	movs	r1, r5
 8005e68:	0030      	movs	r0, r6
 8005e6a:	f7ff fc49 	bl	8005700 <_malloc_r>
 8005e6e:	9001      	str	r0, [sp, #4]
 8005e70:	2800      	cmp	r0, #0
 8005e72:	d101      	bne.n	8005e78 <_realloc_r+0x46>
 8005e74:	9c01      	ldr	r4, [sp, #4]
 8005e76:	e7e6      	b.n	8005e46 <_realloc_r+0x14>
 8005e78:	002a      	movs	r2, r5
 8005e7a:	42bd      	cmp	r5, r7
 8005e7c:	d900      	bls.n	8005e80 <_realloc_r+0x4e>
 8005e7e:	003a      	movs	r2, r7
 8005e80:	0021      	movs	r1, r4
 8005e82:	9801      	ldr	r0, [sp, #4]
 8005e84:	f7ff fbc6 	bl	8005614 <memcpy>
 8005e88:	0021      	movs	r1, r4
 8005e8a:	0030      	movs	r0, r6
 8005e8c:	f7ff fbcc 	bl	8005628 <_free_r>
 8005e90:	e7f0      	b.n	8005e74 <_realloc_r+0x42>

08005e92 <_malloc_usable_size_r>:
 8005e92:	1f0b      	subs	r3, r1, #4
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	1f18      	subs	r0, r3, #4
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	da01      	bge.n	8005ea0 <_malloc_usable_size_r+0xe>
 8005e9c:	580b      	ldr	r3, [r1, r0]
 8005e9e:	18c0      	adds	r0, r0, r3
 8005ea0:	4770      	bx	lr
	...

08005ea4 <_init>:
 8005ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ea6:	46c0      	nop			@ (mov r8, r8)
 8005ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eaa:	bc08      	pop	{r3}
 8005eac:	469e      	mov	lr, r3
 8005eae:	4770      	bx	lr

08005eb0 <_fini>:
 8005eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eb2:	46c0      	nop			@ (mov r8, r8)
 8005eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eb6:	bc08      	pop	{r3}
 8005eb8:	469e      	mov	lr, r3
 8005eba:	4770      	bx	lr
