// Seed: 3788808512
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input wand id_4,
    input tri1 id_5,
    input tri id_6
);
  initial assume (1);
  assign id_3 = id_0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    input supply1 id_3,
    output logic id_4
);
  wire id_6 = id_3, id_7;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_7,
      id_0,
      id_6,
      id_3,
      id_1
  );
  assign modCall_1.type_9 = 0;
  always @* id_4 <= 1 == 1;
endmodule
